 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : instruction_decode
Version: D-2010.03-SP5
Date   : Tue Mar 15 20:40:43 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U68/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[0] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U50/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[1] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U37/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[2] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U33/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[3] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U31/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[4] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U29/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[5] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U27/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[6] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U25/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[7] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U23/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[8] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U21/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[9] (out)                        0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U66/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[10] (out)                       0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U64/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[11] (out)                       0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U62/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[12] (out)                       0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U60/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[13] (out)                       0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U58/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[14] (out)                       0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U292/ZN (NAND3_X2)                       0.14       0.85 f
  U56/ZN (NAND2_X2)                        0.04       0.89 r
  busB_out[15] (out)                       0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U287/ZN (NOR2_X2)                        0.03       0.45 f
  U178/ZN (NAND2_X2)                       0.07       0.52 r
  U275/ZN (NOR3_X2)                        0.05       0.57 f
  U273/ZN (NAND3_X2)                       0.05       0.62 r
  U272/ZN (OAI21_X2)                       0.04       0.65 f
  U162/ZN (NOR4_X2)                        0.10       0.75 r
  U204/ZN (INV_X4)                         0.01       0.77 f
  U317/ZN (AOI211_X2)                      0.08       0.85 r
  U143/ZN (NAND4_X2)                       0.03       0.88 f
  ALUCtrl_out[3] (out)                     0.00       0.88 f
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U68/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[0] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U50/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[1] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U37/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[2] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U33/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[3] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U31/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[4] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U29/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[5] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U27/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[6] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U25/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[7] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U23/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[8] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U21/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[9] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U66/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[10] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U64/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[11] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U62/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[12] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U60/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[13] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U58/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[14] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U56/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[15] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U68/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[0] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U50/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[1] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U37/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[2] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U33/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[3] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U31/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[4] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U29/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[5] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U27/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[6] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U25/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[7] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U23/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[8] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U21/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[9] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U66/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[10] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U64/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[11] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U62/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[12] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U60/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[13] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U58/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[14] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U56/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[15] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U68/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[0] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U50/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[1] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U37/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[2] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U33/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[3] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U31/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[4] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U29/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[5] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U27/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[6] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U25/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[7] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U23/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[8] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U21/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[9] (out)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U66/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[10] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U64/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[11] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U62/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[12] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U60/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[13] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U58/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[14] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U56/ZN (NAND2_X2)                        0.04       0.88 r
  busB_out[15] (out)                       0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U275/ZN (NOR3_X2)                        0.11       0.65 r
  U228/ZN (INV_X4)                         0.01       0.66 f
  U269/ZN (OAI33_X1)                       0.11       0.77 r
  U153/ZN (NOR4_X2)                        0.05       0.81 f
  U152/ZN (NAND4_X2)                       0.06       0.87 r
  ALUCtrl_out[1] (out)                     0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U275/ZN (NOR3_X2)                        0.11       0.65 r
  U273/ZN (NAND3_X2)                       0.03       0.68 f
  U272/ZN (OAI21_X2)                       0.05       0.73 r
  U162/ZN (NOR4_X2)                        0.04       0.77 f
  U204/ZN (INV_X4)                         0.02       0.79 r
  U317/ZN (AOI211_X2)                      0.03       0.82 f
  U143/ZN (NAND4_X2)                       0.05       0.87 r
  ALUCtrl_out[3] (out)                     0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U68/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[0] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U50/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[1] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U37/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[2] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U33/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[3] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U31/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[4] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U29/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[5] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U27/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[6] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U25/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[7] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U23/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[8] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U21/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[9] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U66/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[10] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U64/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[11] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U62/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[12] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U60/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[13] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U58/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[14] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U56/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[15] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U68/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[0] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U50/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[1] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U37/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[2] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U33/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[3] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U31/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[4] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U29/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[5] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U27/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[6] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U25/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[7] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U23/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[8] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U21/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[9] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U66/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[10] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U64/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[11] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U62/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[12] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U60/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[13] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U58/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[14] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U56/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[15] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U68/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[0] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U50/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[1] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U37/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[2] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U33/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[3] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U31/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[4] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U29/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[5] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U27/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[6] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U25/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[7] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U23/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[8] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U21/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[9] (out)                        0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U66/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[10] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U64/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[11] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U62/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[12] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U60/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[13] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U58/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[14] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U292/ZN (NAND3_X2)                       0.14       0.83 f
  U56/ZN (NAND2_X2)                        0.04       0.87 r
  busB_out[15] (out)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U68/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[0] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U50/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[1] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U37/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[2] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U33/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[3] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U31/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[4] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U29/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[5] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U27/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[6] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U25/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[7] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U23/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[8] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U21/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[9] (out)                        0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U66/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[10] (out)                       0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U64/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[11] (out)                       0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U62/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[12] (out)                       0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U60/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[13] (out)                       0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U58/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[14] (out)                       0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U292/ZN (NAND3_X2)                       0.14       0.82 f
  U56/ZN (NAND2_X2)                        0.04       0.86 r
  busB_out[15] (out)                       0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.60 r
  U272/ZN (OAI21_X2)                       0.04       0.64 f
  U162/ZN (NOR4_X2)                        0.10       0.74 r
  U204/ZN (INV_X4)                         0.01       0.75 f
  U317/ZN (AOI211_X2)                      0.08       0.83 r
  U143/ZN (NAND4_X2)                       0.03       0.86 f
  ALUCtrl_out[3] (out)                     0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.60 r
  U272/ZN (OAI21_X2)                       0.04       0.64 f
  U162/ZN (NOR4_X2)                        0.10       0.74 r
  U204/ZN (INV_X4)                         0.01       0.75 f
  U317/ZN (AOI211_X2)                      0.08       0.83 r
  U143/ZN (NAND4_X2)                       0.03       0.86 f
  ALUCtrl_out[3] (out)                     0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.60 r
  U272/ZN (OAI21_X2)                       0.04       0.63 f
  U162/ZN (NOR4_X2)                        0.10       0.74 r
  U204/ZN (INV_X4)                         0.01       0.75 f
  U317/ZN (AOI211_X2)                      0.08       0.83 r
  U143/ZN (NAND4_X2)                       0.03       0.86 f
  ALUCtrl_out[3] (out)                     0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U228/ZN (INV_X4)                         0.01       0.64 f
  U269/ZN (OAI33_X1)                       0.11       0.75 r
  U153/ZN (NOR4_X2)                        0.05       0.80 f
  U152/ZN (NAND4_X2)                       0.06       0.86 r
  ALUCtrl_out[1] (out)                     0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U228/ZN (INV_X4)                         0.01       0.64 f
  U269/ZN (OAI33_X1)                       0.11       0.75 r
  U153/ZN (NOR4_X2)                        0.05       0.80 f
  U152/ZN (NAND4_X2)                       0.06       0.86 r
  ALUCtrl_out[1] (out)                     0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U273/ZN (NAND3_X2)                       0.03       0.66 f
  U272/ZN (OAI21_X2)                       0.05       0.71 r
  U162/ZN (NOR4_X2)                        0.04       0.76 f
  U204/ZN (INV_X4)                         0.02       0.78 r
  U317/ZN (AOI211_X2)                      0.03       0.81 f
  U143/ZN (NAND4_X2)                       0.05       0.86 r
  ALUCtrl_out[3] (out)                     0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U273/ZN (NAND3_X2)                       0.03       0.66 f
  U272/ZN (OAI21_X2)                       0.05       0.71 r
  U162/ZN (NOR4_X2)                        0.04       0.76 f
  U204/ZN (INV_X4)                         0.02       0.78 r
  U317/ZN (AOI211_X2)                      0.03       0.81 f
  U143/ZN (NAND4_X2)                       0.05       0.86 r
  ALUCtrl_out[3] (out)                     0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U228/ZN (INV_X4)                         0.01       0.64 f
  U269/ZN (OAI33_X1)                       0.11       0.75 r
  U153/ZN (NOR4_X2)                        0.05       0.80 f
  U152/ZN (NAND4_X2)                       0.06       0.86 r
  ALUCtrl_out[1] (out)                     0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.59 r
  U272/ZN (OAI21_X2)                       0.04       0.63 f
  U162/ZN (NOR4_X2)                        0.10       0.73 r
  U204/ZN (INV_X4)                         0.01       0.74 f
  U317/ZN (AOI211_X2)                      0.08       0.83 r
  U143/ZN (NAND4_X2)                       0.03       0.86 f
  ALUCtrl_out[3] (out)                     0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U273/ZN (NAND3_X2)                       0.03       0.66 f
  U272/ZN (OAI21_X2)                       0.05       0.71 r
  U162/ZN (NOR4_X2)                        0.04       0.75 f
  U204/ZN (INV_X4)                         0.02       0.78 r
  U317/ZN (AOI211_X2)                      0.03       0.81 f
  U143/ZN (NAND4_X2)                       0.05       0.86 r
  ALUCtrl_out[3] (out)                     0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.59 r
  U272/ZN (OAI21_X2)                       0.04       0.63 f
  U162/ZN (NOR4_X2)                        0.10       0.73 r
  U204/ZN (INV_X4)                         0.01       0.74 f
  U317/ZN (AOI211_X2)                      0.08       0.83 r
  U143/ZN (NAND4_X2)                       0.03       0.86 f
  ALUCtrl_out[3] (out)                     0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.59 r
  U272/ZN (OAI21_X2)                       0.04       0.63 f
  U162/ZN (NOR4_X2)                        0.10       0.73 r
  U204/ZN (INV_X4)                         0.01       0.74 f
  U317/ZN (AOI211_X2)                      0.08       0.83 r
  U143/ZN (NAND4_X2)                       0.03       0.86 f
  ALUCtrl_out[3] (out)                     0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U68/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[0] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U50/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[1] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U37/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[2] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U33/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[3] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U31/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[4] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U29/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[5] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U27/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[6] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U25/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[7] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U23/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[8] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U21/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[9] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U66/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[10] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U64/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[11] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U62/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[12] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U60/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[13] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U58/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[14] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U56/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[15] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.54 f
  U273/ZN (NAND3_X2)                       0.05       0.59 r
  U272/ZN (OAI21_X2)                       0.04       0.62 f
  U162/ZN (NOR4_X2)                        0.10       0.73 r
  U204/ZN (INV_X4)                         0.01       0.74 f
  U317/ZN (AOI211_X2)                      0.08       0.82 r
  U143/ZN (NAND4_X2)                       0.03       0.85 f
  ALUCtrl_out[3] (out)                     0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U68/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[0] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U50/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[1] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U37/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[2] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U33/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[3] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U31/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[4] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U29/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[5] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U27/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[6] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U25/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[7] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U23/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[8] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U21/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[9] (out)                        0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U66/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[10] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U64/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[11] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U62/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[12] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U60/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[13] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U58/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[14] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U292/ZN (NAND3_X2)                       0.14       0.81 f
  U56/ZN (NAND2_X2)                        0.04       0.85 r
  busB_out[15] (out)                       0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U287/ZN (NOR2_X2)                        0.03       0.41 f
  U178/ZN (NAND2_X2)                       0.07       0.48 r
  U275/ZN (NOR3_X2)                        0.05       0.53 f
  U273/ZN (NAND3_X2)                       0.05       0.58 r
  U272/ZN (OAI21_X2)                       0.04       0.61 f
  U162/ZN (NOR4_X2)                        0.10       0.71 r
  U204/ZN (INV_X4)                         0.01       0.73 f
  U317/ZN (AOI211_X2)                      0.08       0.81 r
  U143/ZN (NAND4_X2)                       0.03       0.84 f
  ALUCtrl_out[3] (out)                     0.00       0.84 f
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U287/ZN (NOR2_X2)                        0.03       0.40 f
  U178/ZN (NAND2_X2)                       0.07       0.47 r
  U275/ZN (NOR3_X2)                        0.05       0.53 f
  U273/ZN (NAND3_X2)                       0.05       0.57 r
  U272/ZN (OAI21_X2)                       0.04       0.61 f
  U162/ZN (NOR4_X2)                        0.10       0.71 r
  U204/ZN (INV_X4)                         0.01       0.72 f
  U317/ZN (AOI211_X2)                      0.08       0.81 r
  U143/ZN (NAND4_X2)                       0.03       0.84 f
  ALUCtrl_out[3] (out)                     0.00       0.84 f
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U68/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[0] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U50/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[1] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U37/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[2] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U33/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[3] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U31/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[4] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U29/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[5] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U27/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[6] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U25/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[7] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U23/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[8] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U21/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[9] (out)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U66/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[10] (out)                       0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U64/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[11] (out)                       0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U62/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[12] (out)                       0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U60/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[13] (out)                       0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U58/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[14] (out)                       0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U292/ZN (NAND3_X2)                       0.14       0.79 f
  U56/ZN (NAND2_X2)                        0.04       0.84 r
  busB_out[15] (out)                       0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U275/ZN (NOR3_X2)                        0.11       0.65 r
  U284/ZN (NAND3_X2)                       0.03       0.68 f
  U283/ZN (OAI21_X2)                       0.05       0.73 r
  U153/ZN (NOR4_X2)                        0.04       0.77 f
  U152/ZN (NAND4_X2)                       0.06       0.83 r
  ALUCtrl_out[1] (out)                     0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U68/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[0] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U50/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[1] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U37/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[2] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U33/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[3] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U31/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[4] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U29/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[5] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U27/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[6] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U25/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[7] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U23/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[8] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U21/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[9] (out)                        0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U66/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[10] (out)                       0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U64/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[11] (out)                       0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U62/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[12] (out)                       0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U60/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[13] (out)                       0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U58/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[14] (out)                       0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U56/ZN (NAND2_X2)                        0.04       0.83 r
  busB_out[15] (out)                       0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U287/ZN (NOR2_X2)                        0.03       0.45 f
  U288/ZN (NAND3_X2)                       0.06       0.51 r
  U226/ZN (INV_X4)                         0.02       0.52 f
  U282/ZN (NAND3_X2)                       0.03       0.55 r
  U163/ZN (OAI221_X2)                      0.04       0.59 f
  U162/ZN (NOR4_X2)                        0.11       0.70 r
  U204/ZN (INV_X4)                         0.01       0.71 f
  U317/ZN (AOI211_X2)                      0.08       0.80 r
  U143/ZN (NAND4_X2)                       0.03       0.83 f
  ALUCtrl_out[3] (out)                     0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U68/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[0] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U50/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[1] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U37/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[2] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U33/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[3] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U31/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[4] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U29/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[5] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U27/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[6] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U25/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[7] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U23/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[8] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U21/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[9] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U66/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[10] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U64/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[11] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U62/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[12] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U60/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[13] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U58/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[14] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U56/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[15] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U68/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[0] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U50/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[1] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U37/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[2] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U33/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[3] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U31/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[4] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U29/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[5] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U27/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[6] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U25/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[7] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U23/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[8] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U21/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[9] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U66/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[10] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U64/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[11] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U62/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[12] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U60/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[13] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U58/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[14] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U56/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[15] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U287/ZN (NOR2_X2)                        0.03       0.39 f
  U178/ZN (NAND2_X2)                       0.07       0.46 r
  U275/ZN (NOR3_X2)                        0.05       0.51 f
  U273/ZN (NAND3_X2)                       0.05       0.56 r
  U272/ZN (OAI21_X2)                       0.04       0.60 f
  U162/ZN (NOR4_X2)                        0.10       0.70 r
  U204/ZN (INV_X4)                         0.01       0.71 f
  U317/ZN (AOI211_X2)                      0.08       0.79 r
  U143/ZN (NAND4_X2)                       0.03       0.82 f
  ALUCtrl_out[3] (out)                     0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U68/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[0] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U50/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[1] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U37/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[2] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U33/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[3] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U31/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[4] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U29/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[5] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U27/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[6] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U25/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[7] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U23/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[8] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U21/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[9] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U66/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[10] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U64/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[11] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U62/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[12] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U60/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[13] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U58/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[14] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U56/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[15] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U68/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[0] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U50/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[1] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U37/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[2] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U33/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[3] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U31/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[4] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U29/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[5] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U27/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[6] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U25/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[7] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U23/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[8] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U21/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[9] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U66/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[10] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U64/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[11] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U62/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[12] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U60/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[13] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U58/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[14] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.39 f
  U332/ZN (NOR2_X2)                        0.25       0.64 r
  U292/ZN (NAND3_X2)                       0.14       0.78 f
  U56/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[15] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U275/ZN (NOR3_X2)                        0.11       0.65 r
  U228/ZN (INV_X4)                         0.01       0.66 f
  U269/ZN (OAI33_X1)                       0.11       0.77 r
  U224/ZN (INV_X4)                         0.01       0.77 f
  U143/ZN (NAND4_X2)                       0.05       0.82 r
  ALUCtrl_out[3] (out)                     0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U68/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[0] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U50/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[1] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U37/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[2] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U33/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[3] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U31/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[4] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U29/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[5] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U27/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[6] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U25/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[7] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U23/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[8] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U21/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[9] (out)                        0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U66/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[10] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U64/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[11] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U62/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[12] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U60/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[13] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U58/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[14] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U56/ZN (NAND2_X2)                        0.04       0.82 r
  busB_out[15] (out)                       0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U284/ZN (NAND3_X2)                       0.03       0.66 f
  U283/ZN (OAI21_X2)                       0.05       0.72 r
  U153/ZN (NOR4_X2)                        0.04       0.76 f
  U152/ZN (NAND4_X2)                       0.06       0.81 r
  ALUCtrl_out[1] (out)                     0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U68/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[0] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U50/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[1] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U37/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[2] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U33/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[3] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U31/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[4] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U29/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[5] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U27/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[6] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U25/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[7] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U23/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[8] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U21/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[9] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U66/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[10] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U64/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[11] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U62/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[12] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U60/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[13] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U58/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[14] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U56/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[15] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U284/ZN (NAND3_X2)                       0.03       0.66 f
  U283/ZN (OAI21_X2)                       0.05       0.71 r
  U153/ZN (NOR4_X2)                        0.04       0.75 f
  U152/ZN (NAND4_X2)                       0.06       0.81 r
  ALUCtrl_out[1] (out)                     0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U178/ZN (NAND2_X2)                       0.07       0.45 r
  U275/ZN (NOR3_X2)                        0.05       0.50 f
  U273/ZN (NAND3_X2)                       0.05       0.55 r
  U272/ZN (OAI21_X2)                       0.04       0.59 f
  U162/ZN (NOR4_X2)                        0.10       0.69 r
  U204/ZN (INV_X4)                         0.01       0.70 f
  U317/ZN (AOI211_X2)                      0.08       0.78 r
  U143/ZN (NAND4_X2)                       0.03       0.81 f
  ALUCtrl_out[3] (out)                     0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U284/ZN (NAND3_X2)                       0.03       0.66 f
  U283/ZN (OAI21_X2)                       0.05       0.71 r
  U153/ZN (NOR4_X2)                        0.04       0.75 f
  U152/ZN (NAND4_X2)                       0.06       0.81 r
  ALUCtrl_out[1] (out)                     0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U178/ZN (NAND2_X2)                       0.07       0.45 r
  U275/ZN (NOR3_X2)                        0.05       0.50 f
  U273/ZN (NAND3_X2)                       0.05       0.55 r
  U272/ZN (OAI21_X2)                       0.04       0.58 f
  U162/ZN (NOR4_X2)                        0.10       0.69 r
  U204/ZN (INV_X4)                         0.01       0.70 f
  U317/ZN (AOI211_X2)                      0.08       0.78 r
  U143/ZN (NAND4_X2)                       0.03       0.81 f
  ALUCtrl_out[3] (out)                     0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U178/ZN (NAND2_X2)                       0.07       0.45 r
  U275/ZN (NOR3_X2)                        0.05       0.50 f
  U273/ZN (NAND3_X2)                       0.05       0.55 r
  U272/ZN (OAI21_X2)                       0.04       0.58 f
  U162/ZN (NOR4_X2)                        0.10       0.69 r
  U204/ZN (INV_X4)                         0.01       0.70 f
  U317/ZN (AOI211_X2)                      0.08       0.78 r
  U143/ZN (NAND4_X2)                       0.03       0.81 f
  ALUCtrl_out[3] (out)                     0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U275/ZN (NOR3_X2)                        0.11       0.65 r
  U273/ZN (NAND3_X2)                       0.03       0.68 f
  U272/ZN (OAI21_X2)                       0.05       0.73 r
  U318/ZN (NOR3_X2)                        0.03       0.76 f
  U146/ZN (NAND4_X2)                       0.05       0.81 r
  ALUCtrl_out[2] (out)                     0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U288/ZN (NAND3_X2)                       0.06       0.49 r
  U226/ZN (INV_X4)                         0.02       0.51 f
  U282/ZN (NAND3_X2)                       0.03       0.54 r
  U163/ZN (OAI221_X2)                      0.04       0.58 f
  U162/ZN (NOR4_X2)                        0.11       0.68 r
  U204/ZN (INV_X4)                         0.01       0.70 f
  U317/ZN (AOI211_X2)                      0.08       0.78 r
  U143/ZN (NAND4_X2)                       0.03       0.81 f
  ALUCtrl_out[3] (out)                     0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U68/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[0] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U50/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[1] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U37/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[2] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U33/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[3] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U31/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[4] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U29/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[5] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U27/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[6] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U25/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[7] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U23/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[8] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U21/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[9] (out)                        0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U66/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[10] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U64/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[11] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U62/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[12] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U60/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[13] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U58/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[14] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.38 f
  U332/ZN (NOR2_X2)                        0.25       0.63 r
  U292/ZN (NAND3_X2)                       0.14       0.77 f
  U56/ZN (NAND2_X2)                        0.04       0.81 r
  busB_out[15] (out)                       0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U288/ZN (NAND3_X2)                       0.06       0.49 r
  U226/ZN (INV_X4)                         0.02       0.51 f
  U282/ZN (NAND3_X2)                       0.03       0.53 r
  U163/ZN (OAI221_X2)                      0.04       0.58 f
  U162/ZN (NOR4_X2)                        0.11       0.68 r
  U204/ZN (INV_X4)                         0.01       0.70 f
  U317/ZN (AOI211_X2)                      0.08       0.78 r
  U143/ZN (NAND4_X2)                       0.03       0.81 f
  ALUCtrl_out[3] (out)                     0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U228/ZN (INV_X4)                         0.01       0.64 f
  U269/ZN (OAI33_X1)                       0.11       0.75 r
  U224/ZN (INV_X4)                         0.01       0.76 f
  U143/ZN (NAND4_X2)                       0.05       0.81 r
  ALUCtrl_out[3] (out)                     0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U178/ZN (NAND2_X2)                       0.07       0.45 r
  U275/ZN (NOR3_X2)                        0.05       0.50 f
  U273/ZN (NAND3_X2)                       0.05       0.55 r
  U272/ZN (OAI21_X2)                       0.04       0.58 f
  U162/ZN (NOR4_X2)                        0.10       0.68 r
  U204/ZN (INV_X4)                         0.01       0.69 f
  U317/ZN (AOI211_X2)                      0.08       0.78 r
  U143/ZN (NAND4_X2)                       0.03       0.81 f
  ALUCtrl_out[3] (out)                     0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U178/ZN (NAND2_X2)                       0.07       0.44 r
  U275/ZN (NOR3_X2)                        0.05       0.50 f
  U273/ZN (NAND3_X2)                       0.05       0.55 r
  U272/ZN (OAI21_X2)                       0.04       0.58 f
  U162/ZN (NOR4_X2)                        0.10       0.68 r
  U204/ZN (INV_X4)                         0.01       0.69 f
  U317/ZN (AOI211_X2)                      0.08       0.78 r
  U143/ZN (NAND4_X2)                       0.03       0.81 f
  ALUCtrl_out[3] (out)                     0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U288/ZN (NAND3_X2)                       0.06       0.49 r
  U226/ZN (INV_X4)                         0.02       0.51 f
  U282/ZN (NAND3_X2)                       0.03       0.53 r
  U163/ZN (OAI221_X2)                      0.04       0.57 f
  U162/ZN (NOR4_X2)                        0.11       0.68 r
  U204/ZN (INV_X4)                         0.01       0.69 f
  U317/ZN (AOI211_X2)                      0.08       0.78 r
  U143/ZN (NAND4_X2)                       0.03       0.81 f
  ALUCtrl_out[3] (out)                     0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U228/ZN (INV_X4)                         0.01       0.64 f
  U269/ZN (OAI33_X1)                       0.11       0.75 r
  U224/ZN (INV_X4)                         0.01       0.76 f
  U143/ZN (NAND4_X2)                       0.05       0.81 r
  ALUCtrl_out[3] (out)                     0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U275/ZN (NOR3_X2)                        0.11       0.65 r
  U273/ZN (NAND3_X2)                       0.03       0.68 f
  U272/ZN (OAI21_X2)                       0.05       0.73 r
  U162/ZN (NOR4_X2)                        0.04       0.77 f
  U321/ZN (NAND3_X2)                       0.04       0.81 r
  ALUCtrl_out[0] (out)                     0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U228/ZN (INV_X4)                         0.01       0.64 f
  U269/ZN (OAI33_X1)                       0.11       0.75 r
  U224/ZN (INV_X4)                         0.01       0.76 f
  U143/ZN (NAND4_X2)                       0.05       0.81 r
  ALUCtrl_out[3] (out)                     0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U68/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[0] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U50/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[1] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U37/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[2] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U33/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[3] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U31/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[4] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U29/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[5] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U27/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[6] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U25/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[7] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U23/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[8] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U21/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[9] (out)                        0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U66/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[10] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U64/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[11] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U62/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[12] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U60/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[13] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U58/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[14] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U230/ZN (INV_X4)                         0.07       0.49 r
  U332/ZN (NOR2_X2)                        0.10       0.59 f
  U292/ZN (NAND3_X2)                       0.20       0.80 r
  U56/ZN (NAND2_X2)                        0.01       0.81 f
  busB_out[15] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U68/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[0] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U50/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[1] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U37/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[2] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U33/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[3] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U31/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[4] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U29/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[5] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U27/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[6] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U25/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[7] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U23/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[8] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U21/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[9] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U66/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[10] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U64/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[11] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U62/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[12] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U60/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[13] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U58/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[14] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U230/ZN (INV_X4)                         0.04       0.37 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U56/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[15] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U288/ZN (NAND3_X2)                       0.06       0.48 r
  U226/ZN (INV_X4)                         0.02       0.50 f
  U282/ZN (NAND3_X2)                       0.03       0.53 r
  U163/ZN (OAI221_X2)                      0.04       0.57 f
  U162/ZN (NOR4_X2)                        0.11       0.68 r
  U204/ZN (INV_X4)                         0.01       0.69 f
  U317/ZN (AOI211_X2)                      0.08       0.77 r
  U143/ZN (NAND4_X2)                       0.03       0.80 f
  ALUCtrl_out[3] (out)                     0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U288/ZN (NAND3_X2)                       0.06       0.48 r
  U226/ZN (INV_X4)                         0.02       0.50 f
  U282/ZN (NAND3_X2)                       0.03       0.53 r
  U163/ZN (OAI221_X2)                      0.04       0.57 f
  U162/ZN (NOR4_X2)                        0.11       0.68 r
  U204/ZN (INV_X4)                         0.01       0.69 f
  U317/ZN (AOI211_X2)                      0.08       0.77 r
  U143/ZN (NAND4_X2)                       0.03       0.80 f
  ALUCtrl_out[3] (out)                     0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U288/ZN (NAND3_X2)                       0.06       0.48 r
  U226/ZN (INV_X4)                         0.02       0.50 f
  U282/ZN (NAND3_X2)                       0.03       0.53 r
  U163/ZN (OAI221_X2)                      0.04       0.57 f
  U162/ZN (NOR4_X2)                        0.11       0.68 r
  U204/ZN (INV_X4)                         0.01       0.69 f
  U317/ZN (AOI211_X2)                      0.08       0.77 r
  U143/ZN (NAND4_X2)                       0.03       0.80 f
  ALUCtrl_out[3] (out)                     0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U287/ZN (NOR2_X2)                        0.03       0.37 f
  U178/ZN (NAND2_X2)                       0.07       0.44 r
  U275/ZN (NOR3_X2)                        0.05       0.49 f
  U273/ZN (NAND3_X2)                       0.05       0.54 r
  U272/ZN (OAI21_X2)                       0.04       0.57 f
  U162/ZN (NOR4_X2)                        0.10       0.68 r
  U204/ZN (INV_X4)                         0.01       0.69 f
  U317/ZN (AOI211_X2)                      0.08       0.77 r
  U143/ZN (NAND4_X2)                       0.03       0.80 f
  ALUCtrl_out[3] (out)                     0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U153/ZN (NOR4_X2)                        0.05       0.74 f
  U152/ZN (NAND4_X2)                       0.06       0.80 r
  ALUCtrl_out[1] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U153/ZN (NOR4_X2)                        0.05       0.74 f
  U152/ZN (NAND4_X2)                       0.06       0.80 r
  ALUCtrl_out[1] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U287/ZN (NOR2_X2)                        0.03       0.37 f
  U178/ZN (NAND2_X2)                       0.07       0.44 r
  U275/ZN (NOR3_X2)                        0.05       0.49 f
  U273/ZN (NAND3_X2)                       0.05       0.54 r
  U272/ZN (OAI21_X2)                       0.04       0.57 f
  U162/ZN (NOR4_X2)                        0.10       0.67 r
  U204/ZN (INV_X4)                         0.01       0.69 f
  U317/ZN (AOI211_X2)                      0.08       0.77 r
  U143/ZN (NAND4_X2)                       0.03       0.80 f
  ALUCtrl_out[3] (out)                     0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U68/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[0] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U50/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[1] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U37/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[2] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U33/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[3] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U31/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[4] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U29/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[5] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U27/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[6] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U25/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[7] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U23/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[8] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U21/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[9] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U66/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[10] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U64/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[11] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U62/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[12] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U60/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[13] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U58/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[14] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.62 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U56/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[15] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U153/ZN (NOR4_X2)                        0.05       0.74 f
  U152/ZN (NAND4_X2)                       0.06       0.80 r
  ALUCtrl_out[1] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U273/ZN (NAND3_X2)                       0.03       0.66 f
  U272/ZN (OAI21_X2)                       0.05       0.71 r
  U318/ZN (NOR3_X2)                        0.03       0.75 f
  U146/ZN (NAND4_X2)                       0.05       0.80 r
  ALUCtrl_out[2] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U68/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[0] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U50/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[1] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U37/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[2] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U33/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[3] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U31/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[4] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U29/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[5] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U27/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[6] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U25/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[7] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U23/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[8] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U21/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[9] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U66/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[10] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U64/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[11] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U62/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[12] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U60/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[13] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U58/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[14] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.76 f
  U56/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[15] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U162/ZN (NOR4_X2)                        0.04       0.70 f
  U204/ZN (INV_X4)                         0.02       0.72 r
  U317/ZN (AOI211_X2)                      0.03       0.75 f
  U143/ZN (NAND4_X2)                       0.05       0.80 r
  ALUCtrl_out[3] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U153/ZN (NOR4_X2)                        0.05       0.74 f
  U152/ZN (NAND4_X2)                       0.06       0.80 r
  ALUCtrl_out[1] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U162/ZN (NOR4_X2)                        0.04       0.70 f
  U204/ZN (INV_X4)                         0.02       0.72 r
  U317/ZN (AOI211_X2)                      0.03       0.75 f
  U143/ZN (NAND4_X2)                       0.05       0.80 r
  ALUCtrl_out[3] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U162/ZN (NOR4_X2)                        0.04       0.70 f
  U204/ZN (INV_X4)                         0.02       0.72 r
  U317/ZN (AOI211_X2)                      0.03       0.75 f
  U143/ZN (NAND4_X2)                       0.05       0.80 r
  ALUCtrl_out[3] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U273/ZN (NAND3_X2)                       0.03       0.66 f
  U272/ZN (OAI21_X2)                       0.05       0.71 r
  U318/ZN (NOR3_X2)                        0.03       0.74 f
  U146/ZN (NAND4_X2)                       0.05       0.80 r
  ALUCtrl_out[2] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U288/ZN (NAND3_X2)                       0.06       0.48 r
  U226/ZN (INV_X4)                         0.02       0.50 f
  U282/ZN (NAND3_X2)                       0.03       0.52 r
  U163/ZN (OAI221_X2)                      0.04       0.56 f
  U162/ZN (NOR4_X2)                        0.11       0.67 r
  U204/ZN (INV_X4)                         0.01       0.68 f
  U317/ZN (AOI211_X2)                      0.08       0.77 r
  U143/ZN (NAND4_X2)                       0.03       0.80 f
  ALUCtrl_out[3] (out)                     0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U287/ZN (NOR2_X2)                        0.03       0.36 f
  U178/ZN (NAND2_X2)                       0.07       0.43 r
  U275/ZN (NOR3_X2)                        0.05       0.49 f
  U273/ZN (NAND3_X2)                       0.05       0.53 r
  U272/ZN (OAI21_X2)                       0.04       0.57 f
  U162/ZN (NOR4_X2)                        0.10       0.67 r
  U204/ZN (INV_X4)                         0.01       0.68 f
  U317/ZN (AOI211_X2)                      0.08       0.77 r
  U143/ZN (NAND4_X2)                       0.03       0.80 f
  ALUCtrl_out[3] (out)                     0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U162/ZN (NOR4_X2)                        0.04       0.69 f
  U204/ZN (INV_X4)                         0.02       0.72 r
  U317/ZN (AOI211_X2)                      0.03       0.75 f
  U143/ZN (NAND4_X2)                       0.05       0.80 r
  ALUCtrl_out[3] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U273/ZN (NAND3_X2)                       0.03       0.66 f
  U272/ZN (OAI21_X2)                       0.05       0.71 r
  U318/ZN (NOR3_X2)                        0.03       0.74 f
  U146/ZN (NAND4_X2)                       0.05       0.80 r
  ALUCtrl_out[2] (out)                     0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U68/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[0] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U50/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[1] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U37/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[2] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U33/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[3] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U31/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[4] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U29/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[5] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U27/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[6] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U25/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[7] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U23/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[8] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U21/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[9] (out)                        0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U66/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[10] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U64/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[11] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U62/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[12] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U60/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[13] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U58/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[14] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U56/ZN (NAND2_X2)                        0.04       0.80 r
  busB_out[15] (out)                       0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U273/ZN (NAND3_X2)                       0.03       0.66 f
  U272/ZN (OAI21_X2)                       0.05       0.71 r
  U162/ZN (NOR4_X2)                        0.04       0.76 f
  U321/ZN (NAND3_X2)                       0.04       0.79 r
  ALUCtrl_out[0] (out)                     0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[20] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.01       0.01 f
  U193/ZN (NAND4_X2)                       0.06       0.07 r
  U278/ZN (NOR3_X2)                        0.02       0.09 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U153/ZN (NOR4_X2)                        0.05       0.73 f
  U152/ZN (NAND4_X2)                       0.06       0.79 r
  ALUCtrl_out[1] (out)                     0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U68/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[0] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U50/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[1] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U37/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[2] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U33/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[3] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U31/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[4] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U29/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[5] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U27/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[6] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U25/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[7] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U23/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[8] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U21/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[9] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U66/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[10] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U64/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[11] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U62/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[12] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U60/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[13] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U58/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[14] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U56/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[15] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U273/ZN (NAND3_X2)                       0.03       0.66 f
  U272/ZN (OAI21_X2)                       0.05       0.71 r
  U162/ZN (NOR4_X2)                        0.04       0.76 f
  U321/ZN (NAND3_X2)                       0.04       0.79 r
  ALUCtrl_out[0] (out)                     0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U68/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[0] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U50/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[1] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U37/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[2] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U33/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[3] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U31/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[4] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U29/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[5] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U27/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[6] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U25/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[7] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U23/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[8] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U21/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[9] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U66/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[10] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U64/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[11] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U62/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[12] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U60/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[13] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U58/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[14] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.36 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U56/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[15] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U68/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[0] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U50/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[1] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U37/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[2] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U33/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[3] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U31/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[4] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U29/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[5] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U27/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[6] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U25/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[7] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U23/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[8] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U21/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[9] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U66/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[10] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U64/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[11] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U62/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[12] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U60/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[13] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U58/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[14] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U56/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[15] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[20] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.01       0.01 f
  U193/ZN (NAND4_X2)                       0.06       0.07 r
  U278/ZN (NOR3_X2)                        0.02       0.09 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U162/ZN (NOR4_X2)                        0.04       0.69 f
  U204/ZN (INV_X4)                         0.02       0.71 r
  U317/ZN (AOI211_X2)                      0.03       0.74 f
  U143/ZN (NAND4_X2)                       0.05       0.79 r
  ALUCtrl_out[3] (out)                     0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U273/ZN (NAND3_X2)                       0.03       0.66 f
  U272/ZN (OAI21_X2)                       0.05       0.71 r
  U162/ZN (NOR4_X2)                        0.04       0.75 f
  U321/ZN (NAND3_X2)                       0.04       0.79 r
  ALUCtrl_out[0] (out)                     0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U68/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[0] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U50/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[1] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U37/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[2] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U33/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[3] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U31/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[4] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U29/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[5] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U27/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[6] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U25/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[7] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U23/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[8] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U21/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[9] (out)                        0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U66/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[10] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U64/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[11] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U62/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[12] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U60/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[13] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U58/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[14] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U230/ZN (INV_X4)                         0.07       0.48 r
  U332/ZN (NOR2_X2)                        0.10       0.58 f
  U292/ZN (NAND3_X2)                       0.20       0.78 r
  U56/ZN (NAND2_X2)                        0.01       0.79 f
  busB_out[15] (out)                       0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U287/ZN (NOR2_X2)                        0.03       0.36 f
  U178/ZN (NAND2_X2)                       0.07       0.43 r
  U275/ZN (NOR3_X2)                        0.05       0.48 f
  U273/ZN (NAND3_X2)                       0.05       0.53 r
  U272/ZN (OAI21_X2)                       0.04       0.56 f
  U162/ZN (NOR4_X2)                        0.10       0.66 r
  U204/ZN (INV_X4)                         0.01       0.68 f
  U317/ZN (AOI211_X2)                      0.08       0.76 r
  U143/ZN (NAND4_X2)                       0.03       0.79 f
  ALUCtrl_out[3] (out)                     0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[24] (in)                  0.00       0.00 r
  U260/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.05       0.06 r
  U278/ZN (NOR3_X2)                        0.03       0.09 f
  U189/ZN (AND4_X2)                        0.10       0.18 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.45 f
  U275/ZN (NOR3_X2)                        0.11       0.56 r
  U228/ZN (INV_X4)                         0.01       0.57 f
  U269/ZN (OAI33_X1)                       0.11       0.68 r
  U153/ZN (NOR4_X2)                        0.05       0.73 f
  U152/ZN (NAND4_X2)                       0.06       0.79 r
  ALUCtrl_out[1] (out)                     0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U68/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[0] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U50/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[1] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U37/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[2] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U33/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[3] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U31/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[4] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U29/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[5] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U27/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[6] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U25/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[7] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U23/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[8] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U21/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[9] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U66/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[10] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U64/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[11] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U62/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[12] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U60/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[13] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U58/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[14] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U56/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[15] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U68/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[0] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U50/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[1] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U37/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[2] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U33/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[3] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U31/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[4] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U29/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[5] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U27/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[6] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U25/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[7] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U23/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[8] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U21/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[9] (out)                        0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U66/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[10] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U64/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[11] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U62/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[12] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U60/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[13] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U58/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[14] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.61 r
  U292/ZN (NAND3_X2)                       0.14       0.75 f
  U56/ZN (NAND2_X2)                        0.04       0.79 r
  busB_out[15] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[24] (in)                  0.00       0.00 r
  U260/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.05       0.06 r
  U278/ZN (NOR3_X2)                        0.03       0.09 f
  U189/ZN (AND4_X2)                        0.10       0.18 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.45 f
  U275/ZN (NOR3_X2)                        0.11       0.56 r
  U273/ZN (NAND3_X2)                       0.03       0.59 f
  U272/ZN (OAI21_X2)                       0.05       0.64 r
  U162/ZN (NOR4_X2)                        0.04       0.69 f
  U204/ZN (INV_X4)                         0.02       0.71 r
  U317/ZN (AOI211_X2)                      0.03       0.74 f
  U143/ZN (NAND4_X2)                       0.05       0.79 r
  ALUCtrl_out[3] (out)                     0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U48/ZN (AOI22_X2)                        0.05       0.76 f
  U213/ZN (INV_X4)                         0.02       0.79 r
  busB_out[21] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U45/ZN (AOI22_X2)                        0.05       0.76 f
  U216/ZN (INV_X4)                         0.02       0.79 r
  busB_out[24] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U44/ZN (AOI22_X2)                        0.05       0.76 f
  U217/ZN (INV_X4)                         0.02       0.79 r
  busB_out[25] (out)                       0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U287/ZN (NOR2_X2)                        0.03       0.35 f
  U178/ZN (NAND2_X2)                       0.07       0.42 r
  U275/ZN (NOR3_X2)                        0.05       0.48 f
  U273/ZN (NAND3_X2)                       0.05       0.52 r
  U272/ZN (OAI21_X2)                       0.04       0.56 f
  U162/ZN (NOR4_X2)                        0.10       0.66 r
  U204/ZN (INV_X4)                         0.01       0.67 f
  U317/ZN (AOI211_X2)                      0.08       0.76 r
  U143/ZN (NAND4_X2)                       0.03       0.79 f
  ALUCtrl_out[3] (out)                     0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[23] (in)                  0.00       0.00 r
  U259/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.04       0.06 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.18 f
  U188/ZN (NOR4_X2)                        0.07       0.25 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.40 r
  U178/ZN (NAND2_X2)                       0.05       0.45 f
  U275/ZN (NOR3_X2)                        0.11       0.56 r
  U228/ZN (INV_X4)                         0.01       0.57 f
  U269/ZN (OAI33_X1)                       0.11       0.68 r
  U153/ZN (NOR4_X2)                        0.05       0.73 f
  U152/ZN (NAND4_X2)                       0.06       0.79 r
  ALUCtrl_out[1] (out)                     0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U287/ZN (NOR2_X2)                        0.03       0.41 f
  U288/ZN (NAND3_X2)                       0.06       0.47 r
  U226/ZN (INV_X4)                         0.02       0.48 f
  U282/ZN (NAND3_X2)                       0.03       0.51 r
  U163/ZN (OAI221_X2)                      0.04       0.55 f
  U162/ZN (NOR4_X2)                        0.11       0.66 r
  U204/ZN (INV_X4)                         0.01       0.67 f
  U317/ZN (AOI211_X2)                      0.08       0.76 r
  U143/ZN (NAND4_X2)                       0.03       0.79 f
  ALUCtrl_out[3] (out)                     0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U287/ZN (NOR2_X2)                        0.03       0.35 f
  U178/ZN (NAND2_X2)                       0.07       0.42 r
  U275/ZN (NOR3_X2)                        0.05       0.47 f
  U273/ZN (NAND3_X2)                       0.05       0.52 r
  U272/ZN (OAI21_X2)                       0.04       0.56 f
  U162/ZN (NOR4_X2)                        0.10       0.66 r
  U204/ZN (INV_X4)                         0.01       0.67 f
  U317/ZN (AOI211_X2)                      0.08       0.76 r
  U143/ZN (NAND4_X2)                       0.03       0.79 f
  ALUCtrl_out[3] (out)                     0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U54/ZN (AOI22_X2)                        0.05       0.76 f
  U209/ZN (INV_X4)                         0.02       0.78 r
  busB_out[17] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U53/ZN (AOI22_X2)                        0.05       0.76 f
  U210/ZN (INV_X4)                         0.02       0.78 r
  busB_out[18] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U52/ZN (AOI22_X2)                        0.05       0.76 f
  U211/ZN (INV_X4)                         0.02       0.78 r
  busB_out[19] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U49/ZN (AOI22_X2)                        0.05       0.76 f
  U212/ZN (INV_X4)                         0.02       0.78 r
  busB_out[20] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U46/ZN (AOI22_X2)                        0.05       0.76 f
  U215/ZN (INV_X4)                         0.02       0.78 r
  busB_out[23] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U43/ZN (AOI22_X2)                        0.05       0.76 f
  U218/ZN (INV_X4)                         0.02       0.78 r
  busB_out[26] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[23] (in)                  0.00       0.00 r
  U259/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.04       0.06 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.18 f
  U188/ZN (NOR4_X2)                        0.07       0.25 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.40 r
  U178/ZN (NAND2_X2)                       0.05       0.45 f
  U275/ZN (NOR3_X2)                        0.11       0.56 r
  U273/ZN (NAND3_X2)                       0.03       0.59 f
  U272/ZN (OAI21_X2)                       0.05       0.64 r
  U162/ZN (NOR4_X2)                        0.04       0.68 f
  U204/ZN (INV_X4)                         0.02       0.70 r
  U317/ZN (AOI211_X2)                      0.03       0.73 f
  U143/ZN (NAND4_X2)                       0.05       0.78 r
  ALUCtrl_out[3] (out)                     0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U55/ZN (AOI22_X2)                        0.05       0.76 f
  U208/ZN (INV_X4)                         0.02       0.78 r
  busB_out[16] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U47/ZN (AOI22_X2)                        0.05       0.76 f
  U214/ZN (INV_X4)                         0.02       0.78 r
  busB_out[22] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U40/ZN (AOI22_X2)                        0.05       0.76 f
  U219/ZN (INV_X4)                         0.02       0.78 r
  busB_out[28] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U39/ZN (AOI22_X2)                        0.05       0.76 f
  U220/ZN (INV_X4)                         0.02       0.78 r
  busB_out[29] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U36/ZN (AOI22_X2)                        0.05       0.76 f
  U221/ZN (INV_X4)                         0.02       0.78 r
  busB_out[30] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U230/ZN (INV_X4)                         0.04       0.46 f
  U332/ZN (NOR2_X2)                        0.25       0.71 r
  U35/ZN (AOI22_X2)                        0.05       0.76 f
  U222/ZN (INV_X4)                         0.02       0.78 r
  busB_out[31] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U68/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[0] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U50/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[1] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U37/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[2] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U33/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[3] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U31/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[4] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U29/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[5] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U27/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[6] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U25/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[7] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U23/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[8] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U21/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[9] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U66/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[10] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U64/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[11] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U62/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[12] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U60/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[13] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U58/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[14] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U230/ZN (INV_X4)                         0.04       0.35 f
  U332/ZN (NOR2_X2)                        0.25       0.60 r
  U292/ZN (NAND3_X2)                       0.14       0.74 f
  U56/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[15] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: RegWrite_out
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U335/ZN (INV_X4)                         0.19       0.61 r
  U135/ZN (NAND4_X2)                       0.05       0.66 f
  U286/ZN (NOR2_X2)                        0.06       0.72 r
  U229/ZN (INV_X4)                         0.01       0.73 f
  U327/ZN (NAND3_X2)                       0.03       0.77 r
  U326/ZN (NOR3_X2)                        0.02       0.78 f
  RegWrite_out (out)                       0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U287/ZN (NOR2_X2)                        0.03       0.40 f
  U288/ZN (NAND3_X2)                       0.06       0.46 r
  U226/ZN (INV_X4)                         0.02       0.48 f
  U282/ZN (NAND3_X2)                       0.03       0.51 r
  U163/ZN (OAI221_X2)                      0.04       0.55 f
  U162/ZN (NOR4_X2)                        0.11       0.66 r
  U204/ZN (INV_X4)                         0.01       0.67 f
  U317/ZN (AOI211_X2)                      0.08       0.75 r
  U143/ZN (NAND4_X2)                       0.03       0.78 f
  ALUCtrl_out[3] (out)                     0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[6]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[6] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U287/ZN (NOR2_X2)                        0.03       0.35 f
  U178/ZN (NAND2_X2)                       0.07       0.42 r
  U275/ZN (NOR3_X2)                        0.05       0.47 f
  U273/ZN (NAND3_X2)                       0.05       0.52 r
  U272/ZN (OAI21_X2)                       0.04       0.55 f
  U162/ZN (NOR4_X2)                        0.10       0.66 r
  U204/ZN (INV_X4)                         0.01       0.67 f
  U317/ZN (AOI211_X2)                      0.08       0.75 r
  U143/ZN (NAND4_X2)                       0.03       0.78 f
  ALUCtrl_out[3] (out)                     0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[27] (in)                  0.00       0.00 r
  U263/ZN (INV_X4)                         0.01       0.01 f
  U192/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.17 f
  U188/ZN (NOR4_X2)                        0.07       0.25 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.40 r
  U178/ZN (NAND2_X2)                       0.05       0.44 f
  U275/ZN (NOR3_X2)                        0.11       0.55 r
  U228/ZN (INV_X4)                         0.01       0.56 f
  U269/ZN (OAI33_X1)                       0.11       0.67 r
  U153/ZN (NOR4_X2)                        0.05       0.72 f
  U152/ZN (NAND4_X2)                       0.06       0.78 r
  ALUCtrl_out[1] (out)                     0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U170/ZN (OAI22_X2)                       0.09       0.63 r
  U162/ZN (NOR4_X2)                        0.05       0.68 f
  U204/ZN (INV_X4)                         0.02       0.70 r
  U317/ZN (AOI211_X2)                      0.03       0.73 f
  U143/ZN (NAND4_X2)                       0.05       0.78 r
  ALUCtrl_out[3] (out)                     0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U287/ZN (NOR2_X2)                        0.03       0.45 f
  U178/ZN (NAND2_X2)                       0.07       0.52 r
  U170/ZN (OAI22_X2)                       0.05       0.57 f
  U162/ZN (NOR4_X2)                        0.09       0.65 r
  U204/ZN (INV_X4)                         0.01       0.67 f
  U317/ZN (AOI211_X2)                      0.08       0.75 r
  U143/ZN (NAND4_X2)                       0.03       0.78 f
  ALUCtrl_out[3] (out)                     0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[27] (in)                  0.00       0.00 r
  U263/ZN (INV_X4)                         0.01       0.01 f
  U192/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.17 f
  U188/ZN (NOR4_X2)                        0.07       0.25 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.40 r
  U178/ZN (NAND2_X2)                       0.05       0.44 f
  U275/ZN (NOR3_X2)                        0.11       0.55 r
  U273/ZN (NAND3_X2)                       0.03       0.58 f
  U272/ZN (OAI21_X2)                       0.05       0.63 r
  U162/ZN (NOR4_X2)                        0.04       0.68 f
  U204/ZN (INV_X4)                         0.02       0.70 r
  U317/ZN (AOI211_X2)                      0.03       0.73 f
  U143/ZN (NAND4_X2)                       0.05       0.78 r
  ALUCtrl_out[3] (out)                     0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[31]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[31] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U287/ZN (NOR2_X2)                        0.03       0.35 f
  U178/ZN (NAND2_X2)                       0.07       0.42 r
  U275/ZN (NOR3_X2)                        0.05       0.47 f
  U273/ZN (NAND3_X2)                       0.05       0.52 r
  U272/ZN (OAI21_X2)                       0.04       0.55 f
  U162/ZN (NOR4_X2)                        0.10       0.65 r
  U204/ZN (INV_X4)                         0.01       0.66 f
  U317/ZN (AOI211_X2)                      0.08       0.75 r
  U143/ZN (NAND4_X2)                       0.03       0.78 f
  ALUCtrl_out[3] (out)                     0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[22] (in)                  0.00       0.00 r
  U258/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.17 f
  U188/ZN (NOR4_X2)                        0.07       0.24 r
  U330/ZN (NAND3_X2)                       0.09       0.33 f
  U287/ZN (NOR2_X2)                        0.06       0.39 r
  U178/ZN (NAND2_X2)                       0.05       0.44 f
  U275/ZN (NOR3_X2)                        0.11       0.55 r
  U228/ZN (INV_X4)                         0.01       0.56 f
  U269/ZN (OAI33_X1)                       0.11       0.67 r
  U153/ZN (NOR4_X2)                        0.05       0.72 f
  U152/ZN (NAND4_X2)                       0.06       0.78 r
  ALUCtrl_out[1] (out)                     0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U287/ZN (NOR2_X2)                        0.03       0.45 f
  U178/ZN (NAND2_X2)                       0.07       0.52 r
  U275/ZN (NOR3_X2)                        0.05       0.57 f
  U273/ZN (NAND3_X2)                       0.05       0.62 r
  U272/ZN (OAI21_X2)                       0.04       0.65 f
  U162/ZN (NOR4_X2)                        0.10       0.75 r
  U321/ZN (NAND3_X2)                       0.02       0.78 f
  ALUCtrl_out[0] (out)                     0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U68/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[0] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U50/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[1] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U37/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[2] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U33/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[3] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U31/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[4] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U29/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[5] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U27/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[6] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U25/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[7] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U23/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[8] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U21/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[9] (out)                        0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U66/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[10] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U64/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[11] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U62/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[12] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U60/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[13] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U58/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[14] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U56/ZN (NAND2_X2)                        0.04       0.78 r
  busB_out[15] (out)                       0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[22] (in)                  0.00       0.00 r
  U258/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.17 f
  U188/ZN (NOR4_X2)                        0.07       0.24 r
  U330/ZN (NAND3_X2)                       0.09       0.33 f
  U287/ZN (NOR2_X2)                        0.06       0.39 r
  U178/ZN (NAND2_X2)                       0.05       0.44 f
  U275/ZN (NOR3_X2)                        0.11       0.55 r
  U273/ZN (NAND3_X2)                       0.03       0.58 f
  U272/ZN (OAI21_X2)                       0.05       0.63 r
  U162/ZN (NOR4_X2)                        0.04       0.67 f
  U204/ZN (INV_X4)                         0.02       0.70 r
  U317/ZN (AOI211_X2)                      0.03       0.73 f
  U143/ZN (NAND4_X2)                       0.05       0.78 r
  ALUCtrl_out[3] (out)                     0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[26] (in)                  0.00       0.00 r
  U262/ZN (INV_X4)                         0.01       0.01 f
  U192/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.03       0.07 f
  U189/ZN (AND4_X2)                        0.10       0.17 f
  U188/ZN (NOR4_X2)                        0.07       0.24 r
  U330/ZN (NAND3_X2)                       0.09       0.33 f
  U287/ZN (NOR2_X2)                        0.06       0.39 r
  U178/ZN (NAND2_X2)                       0.05       0.44 f
  U275/ZN (NOR3_X2)                        0.11       0.55 r
  U228/ZN (INV_X4)                         0.01       0.56 f
  U269/ZN (OAI33_X1)                       0.11       0.67 r
  U153/ZN (NOR4_X2)                        0.05       0.72 f
  U152/ZN (NAND4_X2)                       0.06       0.78 r
  ALUCtrl_out[1] (out)                     0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[7]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[7] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.08       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U287/ZN (NOR2_X2)                        0.03       0.34 f
  U178/ZN (NAND2_X2)                       0.07       0.41 r
  U275/ZN (NOR3_X2)                        0.05       0.47 f
  U273/ZN (NAND3_X2)                       0.05       0.51 r
  U272/ZN (OAI21_X2)                       0.04       0.55 f
  U162/ZN (NOR4_X2)                        0.10       0.65 r
  U204/ZN (INV_X4)                         0.01       0.66 f
  U317/ZN (AOI211_X2)                      0.08       0.75 r
  U143/ZN (NAND4_X2)                       0.03       0.78 f
  ALUCtrl_out[3] (out)                     0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[14]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[14] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.07       0.15 r
  U188/ZN (NOR4_X2)                        0.03       0.18 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U287/ZN (NOR2_X2)                        0.03       0.34 f
  U178/ZN (NAND2_X2)                       0.07       0.41 r
  U275/ZN (NOR3_X2)                        0.05       0.46 f
  U273/ZN (NAND3_X2)                       0.05       0.51 r
  U272/ZN (OAI21_X2)                       0.04       0.55 f
  U162/ZN (NOR4_X2)                        0.10       0.65 r
  U204/ZN (INV_X4)                         0.01       0.66 f
  U317/ZN (AOI211_X2)                      0.08       0.75 r
  U143/ZN (NAND4_X2)                       0.03       0.78 f
  ALUCtrl_out[3] (out)                     0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U68/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[0] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U50/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[1] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U37/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[2] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U33/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[3] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U31/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[4] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U29/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[5] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U27/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[6] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U25/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[7] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U23/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[8] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U21/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[9] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U66/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[10] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U64/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[11] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U62/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[12] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U60/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[13] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U58/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[14] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U230/ZN (INV_X4)                         0.04       0.34 f
  U332/ZN (NOR2_X2)                        0.25       0.59 r
  U292/ZN (NAND3_X2)                       0.14       0.73 f
  U56/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[15] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[26] (in)                  0.00       0.00 r
  U262/ZN (INV_X4)                         0.01       0.01 f
  U192/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.03       0.07 f
  U189/ZN (AND4_X2)                        0.10       0.17 f
  U188/ZN (NOR4_X2)                        0.07       0.24 r
  U330/ZN (NAND3_X2)                       0.09       0.33 f
  U287/ZN (NOR2_X2)                        0.06       0.39 r
  U178/ZN (NAND2_X2)                       0.05       0.44 f
  U275/ZN (NOR3_X2)                        0.11       0.55 r
  U273/ZN (NAND3_X2)                       0.03       0.58 f
  U272/ZN (OAI21_X2)                       0.05       0.63 r
  U162/ZN (NOR4_X2)                        0.04       0.67 f
  U204/ZN (INV_X4)                         0.02       0.69 r
  U317/ZN (AOI211_X2)                      0.03       0.72 f
  U143/ZN (NAND4_X2)                       0.05       0.77 r
  ALUCtrl_out[3] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U287/ZN (NOR2_X2)                        0.03       0.45 f
  U178/ZN (NAND2_X2)                       0.07       0.52 r
  U275/ZN (NOR3_X2)                        0.05       0.57 f
  U284/ZN (NAND3_X2)                       0.05       0.62 r
  U283/ZN (OAI21_X2)                       0.04       0.65 f
  U153/ZN (NOR4_X2)                        0.09       0.74 r
  U152/ZN (NAND4_X2)                       0.03       0.77 f
  ALUCtrl_out[1] (out)                     0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U48/ZN (AOI22_X2)                        0.05       0.75 f
  U213/ZN (INV_X4)                         0.02       0.77 r
  busB_out[21] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U45/ZN (AOI22_X2)                        0.05       0.75 f
  U216/ZN (INV_X4)                         0.02       0.77 r
  busB_out[24] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U44/ZN (AOI22_X2)                        0.05       0.75 f
  U217/ZN (INV_X4)                         0.02       0.77 r
  busB_out[25] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U281/ZN (NOR3_X2)                        0.09       0.63 r
  U320/ZN (NAND3_X2)                       0.03       0.66 f
  U319/ZN (OAI21_X2)                       0.04       0.70 r
  U318/ZN (NOR3_X2)                        0.02       0.72 f
  U146/ZN (NAND4_X2)                       0.05       0.77 r
  ALUCtrl_out[2] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U275/ZN (NOR3_X2)                        0.11       0.65 r
  U284/ZN (NAND3_X2)                       0.03       0.68 f
  U283/ZN (OAI21_X2)                       0.05       0.73 r
  U227/ZN (INV_X4)                         0.01       0.74 f
  U321/ZN (NAND3_X2)                       0.03       0.77 r
  ALUCtrl_out[0] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U48/ZN (AOI22_X2)                        0.05       0.75 f
  U213/ZN (INV_X4)                         0.02       0.77 r
  busB_out[21] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U45/ZN (AOI22_X2)                        0.05       0.75 f
  U216/ZN (INV_X4)                         0.02       0.77 r
  busB_out[24] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U44/ZN (AOI22_X2)                        0.05       0.75 f
  U217/ZN (INV_X4)                         0.02       0.77 r
  busB_out[25] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: RegWrite_out
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U335/ZN (INV_X4)                         0.19       0.60 r
  U135/ZN (NAND4_X2)                       0.05       0.65 f
  U286/ZN (NOR2_X2)                        0.06       0.71 r
  U229/ZN (INV_X4)                         0.01       0.72 f
  U327/ZN (NAND3_X2)                       0.03       0.75 r
  U326/ZN (NOR3_X2)                        0.02       0.77 f
  RegWrite_out (out)                       0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[16] (in)                  0.00       0.00 r
  U252/ZN (INV_X4)                         0.01       0.01 f
  U193/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.02       0.07 f
  U189/ZN (AND4_X2)                        0.10       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.24 r
  U330/ZN (NAND3_X2)                       0.09       0.33 f
  U287/ZN (NOR2_X2)                        0.06       0.39 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U228/ZN (INV_X4)                         0.01       0.55 f
  U269/ZN (OAI33_X1)                       0.11       0.66 r
  U153/ZN (NOR4_X2)                        0.05       0.71 f
  U152/ZN (NAND4_X2)                       0.06       0.77 r
  ALUCtrl_out[1] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[15]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[15] (in)                  0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.07       0.07 r
  U189/ZN (AND4_X2)                        0.07       0.14 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.31 r
  U287/ZN (NOR2_X2)                        0.03       0.34 f
  U178/ZN (NAND2_X2)                       0.07       0.41 r
  U275/ZN (NOR3_X2)                        0.05       0.46 f
  U273/ZN (NAND3_X2)                       0.05       0.51 r
  U272/ZN (OAI21_X2)                       0.04       0.54 f
  U162/ZN (NOR4_X2)                        0.10       0.64 r
  U204/ZN (INV_X4)                         0.01       0.66 f
  U317/ZN (AOI211_X2)                      0.08       0.74 r
  U143/ZN (NAND4_X2)                       0.03       0.77 f
  ALUCtrl_out[3] (out)                     0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U54/ZN (AOI22_X2)                        0.05       0.75 f
  U209/ZN (INV_X4)                         0.02       0.77 r
  busB_out[17] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U53/ZN (AOI22_X2)                        0.05       0.75 f
  U210/ZN (INV_X4)                         0.02       0.77 r
  busB_out[18] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U52/ZN (AOI22_X2)                        0.05       0.75 f
  U211/ZN (INV_X4)                         0.02       0.77 r
  busB_out[19] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U49/ZN (AOI22_X2)                        0.05       0.75 f
  U212/ZN (INV_X4)                         0.02       0.77 r
  busB_out[20] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U46/ZN (AOI22_X2)                        0.05       0.75 f
  U215/ZN (INV_X4)                         0.02       0.77 r
  busB_out[23] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U43/ZN (AOI22_X2)                        0.05       0.75 f
  U218/ZN (INV_X4)                         0.02       0.77 r
  busB_out[26] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: RegWrite_out
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U335/ZN (INV_X4)                         0.19       0.60 r
  U135/ZN (NAND4_X2)                       0.05       0.65 f
  U286/ZN (NOR2_X2)                        0.06       0.70 r
  U229/ZN (INV_X4)                         0.01       0.72 f
  U327/ZN (NAND3_X2)                       0.03       0.75 r
  U326/ZN (NOR3_X2)                        0.02       0.77 f
  RegWrite_out (out)                       0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U48/ZN (AOI22_X2)                        0.05       0.75 f
  U213/ZN (INV_X4)                         0.02       0.77 r
  busB_out[21] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U45/ZN (AOI22_X2)                        0.05       0.75 f
  U216/ZN (INV_X4)                         0.02       0.77 r
  busB_out[24] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U44/ZN (AOI22_X2)                        0.05       0.75 f
  U217/ZN (INV_X4)                         0.02       0.77 r
  busB_out[25] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U55/ZN (AOI22_X2)                        0.05       0.75 f
  U208/ZN (INV_X4)                         0.02       0.77 r
  busB_out[16] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U47/ZN (AOI22_X2)                        0.05       0.75 f
  U214/ZN (INV_X4)                         0.02       0.77 r
  busB_out[22] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U40/ZN (AOI22_X2)                        0.05       0.75 f
  U219/ZN (INV_X4)                         0.02       0.77 r
  busB_out[28] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U39/ZN (AOI22_X2)                        0.05       0.75 f
  U220/ZN (INV_X4)                         0.02       0.77 r
  busB_out[29] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U36/ZN (AOI22_X2)                        0.05       0.75 f
  U221/ZN (INV_X4)                         0.02       0.77 r
  busB_out[30] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U35/ZN (AOI22_X2)                        0.05       0.75 f
  U222/ZN (INV_X4)                         0.02       0.77 r
  busB_out[31] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[16] (in)                  0.00       0.00 r
  U252/ZN (INV_X4)                         0.01       0.01 f
  U193/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.02       0.07 f
  U189/ZN (AND4_X2)                        0.10       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.24 r
  U330/ZN (NAND3_X2)                       0.09       0.33 f
  U287/ZN (NOR2_X2)                        0.06       0.39 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U273/ZN (NAND3_X2)                       0.03       0.57 f
  U272/ZN (OAI21_X2)                       0.05       0.62 r
  U162/ZN (NOR4_X2)                        0.04       0.67 f
  U204/ZN (INV_X4)                         0.02       0.69 r
  U317/ZN (AOI211_X2)                      0.03       0.72 f
  U143/ZN (NAND4_X2)                       0.05       0.77 r
  ALUCtrl_out[3] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U287/ZN (NOR2_X2)                        0.03       0.39 f
  U288/ZN (NAND3_X2)                       0.06       0.45 r
  U226/ZN (INV_X4)                         0.02       0.47 f
  U282/ZN (NAND3_X2)                       0.03       0.49 r
  U163/ZN (OAI221_X2)                      0.04       0.53 f
  U162/ZN (NOR4_X2)                        0.11       0.64 r
  U204/ZN (INV_X4)                         0.01       0.65 f
  U317/ZN (AOI211_X2)                      0.08       0.74 r
  U143/ZN (NAND4_X2)                       0.03       0.77 f
  ALUCtrl_out[3] (out)                     0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U288/ZN (NAND3_X2)                       0.04       0.52 f
  U226/ZN (INV_X4)                         0.02       0.55 r
  U282/ZN (NAND3_X2)                       0.02       0.57 f
  U163/ZN (OAI221_X2)                      0.05       0.61 r
  U162/ZN (NOR4_X2)                        0.05       0.67 f
  U204/ZN (INV_X4)                         0.02       0.69 r
  U317/ZN (AOI211_X2)                      0.03       0.72 f
  U143/ZN (NAND4_X2)                       0.05       0.77 r
  ALUCtrl_out[3] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U68/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[0] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U50/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[1] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U37/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[2] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U33/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[3] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U31/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[4] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U29/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[5] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U27/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[6] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U25/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[7] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U23/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[8] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U21/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[9] (out)                        0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U66/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[10] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U64/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[11] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U62/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[12] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U60/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[13] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U58/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[14] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U230/ZN (INV_X4)                         0.04       0.33 f
  U332/ZN (NOR2_X2)                        0.25       0.58 r
  U292/ZN (NAND3_X2)                       0.14       0.72 f
  U56/ZN (NAND2_X2)                        0.04       0.77 r
  busB_out[15] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U54/ZN (AOI22_X2)                        0.05       0.75 f
  U209/ZN (INV_X4)                         0.02       0.77 r
  busB_out[17] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U53/ZN (AOI22_X2)                        0.05       0.75 f
  U210/ZN (INV_X4)                         0.02       0.77 r
  busB_out[18] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U52/ZN (AOI22_X2)                        0.05       0.75 f
  U211/ZN (INV_X4)                         0.02       0.77 r
  busB_out[19] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U49/ZN (AOI22_X2)                        0.05       0.75 f
  U212/ZN (INV_X4)                         0.02       0.77 r
  busB_out[20] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U46/ZN (AOI22_X2)                        0.05       0.75 f
  U215/ZN (INV_X4)                         0.02       0.77 r
  busB_out[23] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U43/ZN (AOI22_X2)                        0.05       0.75 f
  U218/ZN (INV_X4)                         0.02       0.77 r
  busB_out[26] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U55/ZN (AOI22_X2)                        0.05       0.75 f
  U208/ZN (INV_X4)                         0.02       0.77 r
  busB_out[16] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U47/ZN (AOI22_X2)                        0.05       0.75 f
  U214/ZN (INV_X4)                         0.02       0.77 r
  busB_out[22] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U40/ZN (AOI22_X2)                        0.05       0.75 f
  U219/ZN (INV_X4)                         0.02       0.77 r
  busB_out[28] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U39/ZN (AOI22_X2)                        0.05       0.75 f
  U220/ZN (INV_X4)                         0.02       0.77 r
  busB_out[29] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U36/ZN (AOI22_X2)                        0.05       0.75 f
  U221/ZN (INV_X4)                         0.02       0.77 r
  busB_out[30] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U35/ZN (AOI22_X2)                        0.05       0.75 f
  U222/ZN (INV_X4)                         0.02       0.77 r
  busB_out[31] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U170/ZN (OAI22_X2)                       0.09       0.62 r
  U162/ZN (NOR4_X2)                        0.05       0.67 f
  U204/ZN (INV_X4)                         0.02       0.69 r
  U317/ZN (AOI211_X2)                      0.03       0.72 f
  U143/ZN (NAND4_X2)                       0.05       0.77 r
  ALUCtrl_out[3] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: RegWrite_out
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U335/ZN (INV_X4)                         0.19       0.60 r
  U135/ZN (NAND4_X2)                       0.05       0.65 f
  U286/ZN (NOR2_X2)                        0.06       0.70 r
  U229/ZN (INV_X4)                         0.01       0.72 f
  U327/ZN (NAND3_X2)                       0.03       0.75 r
  U326/ZN (NOR3_X2)                        0.02       0.77 f
  RegWrite_out (out)                       0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[21] (in)                  0.00       0.00 r
  U257/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.03       0.04 r
  U278/ZN (NOR3_X2)                        0.03       0.07 f
  U189/ZN (AND4_X2)                        0.10       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.32 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U228/ZN (INV_X4)                         0.01       0.55 f
  U269/ZN (OAI33_X1)                       0.11       0.66 r
  U153/ZN (NOR4_X2)                        0.05       0.71 f
  U152/ZN (NAND4_X2)                       0.06       0.77 r
  ALUCtrl_out[1] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U54/ZN (AOI22_X2)                        0.05       0.75 f
  U209/ZN (INV_X4)                         0.02       0.77 r
  busB_out[17] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U53/ZN (AOI22_X2)                        0.05       0.75 f
  U210/ZN (INV_X4)                         0.02       0.77 r
  busB_out[18] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U52/ZN (AOI22_X2)                        0.05       0.75 f
  U211/ZN (INV_X4)                         0.02       0.77 r
  busB_out[19] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U49/ZN (AOI22_X2)                        0.05       0.75 f
  U212/ZN (INV_X4)                         0.02       0.77 r
  busB_out[20] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U46/ZN (AOI22_X2)                        0.05       0.75 f
  U215/ZN (INV_X4)                         0.02       0.77 r
  busB_out[23] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U43/ZN (AOI22_X2)                        0.05       0.75 f
  U218/ZN (INV_X4)                         0.02       0.77 r
  busB_out[26] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U170/ZN (OAI22_X2)                       0.09       0.61 r
  U162/ZN (NOR4_X2)                        0.05       0.66 f
  U204/ZN (INV_X4)                         0.02       0.69 r
  U317/ZN (AOI211_X2)                      0.03       0.72 f
  U143/ZN (NAND4_X2)                       0.05       0.77 r
  ALUCtrl_out[3] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U55/ZN (AOI22_X2)                        0.05       0.75 f
  U208/ZN (INV_X4)                         0.02       0.77 r
  busB_out[16] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U47/ZN (AOI22_X2)                        0.05       0.75 f
  U214/ZN (INV_X4)                         0.02       0.77 r
  busB_out[22] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U40/ZN (AOI22_X2)                        0.05       0.75 f
  U219/ZN (INV_X4)                         0.02       0.77 r
  busB_out[28] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U39/ZN (AOI22_X2)                        0.05       0.75 f
  U220/ZN (INV_X4)                         0.02       0.77 r
  busB_out[29] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U36/ZN (AOI22_X2)                        0.05       0.75 f
  U221/ZN (INV_X4)                         0.02       0.77 r
  busB_out[30] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U35/ZN (AOI22_X2)                        0.05       0.75 f
  U222/ZN (INV_X4)                         0.02       0.77 r
  busB_out[31] (out)                       0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[13] (in)                  0.00       0.00 r
  U197/ZN (OR4_X2)                         0.05       0.05 r
  U196/ZN (NOR4_X2)                        0.02       0.07 f
  U189/ZN (AND4_X2)                        0.09       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.32 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U228/ZN (INV_X4)                         0.01       0.55 f
  U269/ZN (OAI33_X1)                       0.11       0.66 r
  U153/ZN (NOR4_X2)                        0.05       0.71 f
  U152/ZN (NAND4_X2)                       0.06       0.77 r
  ALUCtrl_out[1] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[21] (in)                  0.00       0.00 r
  U257/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.03       0.04 r
  U278/ZN (NOR3_X2)                        0.03       0.07 f
  U189/ZN (AND4_X2)                        0.10       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.32 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U273/ZN (NAND3_X2)                       0.03       0.57 f
  U272/ZN (OAI21_X2)                       0.05       0.62 r
  U162/ZN (NOR4_X2)                        0.04       0.66 f
  U204/ZN (INV_X4)                         0.02       0.69 r
  U317/ZN (AOI211_X2)                      0.03       0.71 f
  U143/ZN (NAND4_X2)                       0.05       0.77 r
  ALUCtrl_out[3] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[25] (in)                  0.00       0.00 r
  U261/ZN (INV_X4)                         0.01       0.01 f
  U192/ZN (NAND4_X2)                       0.03       0.04 r
  U278/ZN (NOR3_X2)                        0.03       0.06 f
  U189/ZN (AND4_X2)                        0.10       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.32 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U228/ZN (INV_X4)                         0.01       0.55 f
  U269/ZN (OAI33_X1)                       0.11       0.66 r
  U153/ZN (NOR4_X2)                        0.05       0.71 f
  U152/ZN (NAND4_X2)                       0.06       0.77 r
  ALUCtrl_out[1] (out)                     0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U48/ZN (AOI22_X2)                        0.05       0.74 f
  U213/ZN (INV_X4)                         0.02       0.76 r
  busB_out[21] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U45/ZN (AOI22_X2)                        0.05       0.74 f
  U216/ZN (INV_X4)                         0.02       0.76 r
  busB_out[24] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U44/ZN (AOI22_X2)                        0.05       0.74 f
  U217/ZN (INV_X4)                         0.02       0.76 r
  busB_out[25] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U170/ZN (OAI22_X2)                       0.09       0.61 r
  U162/ZN (NOR4_X2)                        0.05       0.66 f
  U204/ZN (INV_X4)                         0.02       0.68 r
  U317/ZN (AOI211_X2)                      0.03       0.71 f
  U143/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[3] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U170/ZN (OAI22_X2)                       0.05       0.55 f
  U162/ZN (NOR4_X2)                        0.09       0.64 r
  U204/ZN (INV_X4)                         0.01       0.65 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[29]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[29] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U287/ZN (NOR2_X2)                        0.03       0.33 f
  U178/ZN (NAND2_X2)                       0.07       0.40 r
  U275/ZN (NOR3_X2)                        0.05       0.45 f
  U273/ZN (NAND3_X2)                       0.05       0.50 r
  U272/ZN (OAI21_X2)                       0.04       0.54 f
  U162/ZN (NOR4_X2)                        0.10       0.64 r
  U204/ZN (INV_X4)                         0.01       0.65 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[12] (in)                  0.00       0.00 r
  U197/ZN (OR4_X2)                         0.05       0.05 r
  U196/ZN (NOR4_X2)                        0.02       0.07 f
  U189/ZN (AND4_X2)                        0.09       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.32 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U228/ZN (INV_X4)                         0.01       0.55 f
  U269/ZN (OAI33_X1)                       0.11       0.66 r
  U153/ZN (NOR4_X2)                        0.05       0.70 f
  U152/ZN (NAND4_X2)                       0.06       0.76 r
  ALUCtrl_out[1] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U48/ZN (AOI22_X2)                        0.05       0.74 f
  U213/ZN (INV_X4)                         0.02       0.76 r
  busB_out[21] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U45/ZN (AOI22_X2)                        0.05       0.74 f
  U216/ZN (INV_X4)                         0.02       0.76 r
  busB_out[24] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U44/ZN (AOI22_X2)                        0.05       0.74 f
  U217/ZN (INV_X4)                         0.02       0.76 r
  busB_out[25] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U48/ZN (AOI22_X2)                        0.05       0.74 f
  U213/ZN (INV_X4)                         0.02       0.76 r
  busB_out[21] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U45/ZN (AOI22_X2)                        0.05       0.74 f
  U216/ZN (INV_X4)                         0.02       0.76 r
  busB_out[24] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U44/ZN (AOI22_X2)                        0.05       0.74 f
  U217/ZN (INV_X4)                         0.02       0.76 r
  busB_out[25] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[13] (in)                  0.00       0.00 r
  U197/ZN (OR4_X2)                         0.05       0.05 r
  U196/ZN (NOR4_X2)                        0.02       0.07 f
  U189/ZN (AND4_X2)                        0.09       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.32 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U273/ZN (NAND3_X2)                       0.03       0.57 f
  U272/ZN (OAI21_X2)                       0.05       0.62 r
  U162/ZN (NOR4_X2)                        0.04       0.66 f
  U204/ZN (INV_X4)                         0.02       0.68 r
  U317/ZN (AOI211_X2)                      0.03       0.71 f
  U143/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[3] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U170/ZN (OAI22_X2)                       0.05       0.55 f
  U162/ZN (NOR4_X2)                        0.09       0.64 r
  U204/ZN (INV_X4)                         0.01       0.65 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[25] (in)                  0.00       0.00 r
  U261/ZN (INV_X4)                         0.01       0.01 f
  U192/ZN (NAND4_X2)                       0.03       0.04 r
  U278/ZN (NOR3_X2)                        0.03       0.06 f
  U189/ZN (AND4_X2)                        0.10       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.32 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U273/ZN (NAND3_X2)                       0.03       0.57 f
  U272/ZN (OAI21_X2)                       0.05       0.62 r
  U162/ZN (NOR4_X2)                        0.04       0.66 f
  U204/ZN (INV_X4)                         0.02       0.68 r
  U317/ZN (AOI211_X2)                      0.03       0.71 f
  U143/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[3] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.60 r
  U272/ZN (OAI21_X2)                       0.04       0.64 f
  U162/ZN (NOR4_X2)                        0.10       0.74 r
  U321/ZN (NAND3_X2)                       0.02       0.76 f
  ALUCtrl_out[0] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[12] (in)                  0.00       0.00 r
  U197/ZN (OR4_X2)                         0.05       0.05 r
  U196/ZN (NOR4_X2)                        0.02       0.07 f
  U189/ZN (AND4_X2)                        0.09       0.16 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.32 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.43 f
  U275/ZN (NOR3_X2)                        0.11       0.54 r
  U273/ZN (NAND3_X2)                       0.03       0.57 f
  U272/ZN (OAI21_X2)                       0.05       0.62 r
  U162/ZN (NOR4_X2)                        0.04       0.66 f
  U204/ZN (INV_X4)                         0.02       0.68 r
  U317/ZN (AOI211_X2)                      0.03       0.71 f
  U143/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[3] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U54/ZN (AOI22_X2)                        0.05       0.74 f
  U209/ZN (INV_X4)                         0.02       0.76 r
  busB_out[17] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U53/ZN (AOI22_X2)                        0.05       0.74 f
  U210/ZN (INV_X4)                         0.02       0.76 r
  busB_out[18] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U52/ZN (AOI22_X2)                        0.05       0.74 f
  U211/ZN (INV_X4)                         0.02       0.76 r
  busB_out[19] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U49/ZN (AOI22_X2)                        0.05       0.74 f
  U212/ZN (INV_X4)                         0.02       0.76 r
  busB_out[20] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U46/ZN (AOI22_X2)                        0.05       0.74 f
  U215/ZN (INV_X4)                         0.02       0.76 r
  busB_out[23] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U43/ZN (AOI22_X2)                        0.05       0.74 f
  U218/ZN (INV_X4)                         0.02       0.76 r
  busB_out[26] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U170/ZN (OAI22_X2)                       0.05       0.55 f
  U162/ZN (NOR4_X2)                        0.09       0.64 r
  U204/ZN (INV_X4)                         0.01       0.65 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.60 r
  U272/ZN (OAI21_X2)                       0.04       0.64 f
  U162/ZN (NOR4_X2)                        0.10       0.74 r
  U321/ZN (NAND3_X2)                       0.02       0.76 f
  ALUCtrl_out[0] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U55/ZN (AOI22_X2)                        0.05       0.74 f
  U208/ZN (INV_X4)                         0.02       0.76 r
  busB_out[16] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U47/ZN (AOI22_X2)                        0.05       0.74 f
  U214/ZN (INV_X4)                         0.02       0.76 r
  busB_out[22] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U40/ZN (AOI22_X2)                        0.05       0.74 f
  U219/ZN (INV_X4)                         0.02       0.76 r
  busB_out[28] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U39/ZN (AOI22_X2)                        0.05       0.74 f
  U220/ZN (INV_X4)                         0.02       0.76 r
  busB_out[29] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U36/ZN (AOI22_X2)                        0.05       0.74 f
  U221/ZN (INV_X4)                         0.02       0.76 r
  busB_out[30] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.44 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U35/ZN (AOI22_X2)                        0.05       0.74 f
  U222/ZN (INV_X4)                         0.02       0.76 r
  busB_out[31] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U54/ZN (AOI22_X2)                        0.05       0.74 f
  U209/ZN (INV_X4)                         0.02       0.76 r
  busB_out[17] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U53/ZN (AOI22_X2)                        0.05       0.74 f
  U210/ZN (INV_X4)                         0.02       0.76 r
  busB_out[18] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U52/ZN (AOI22_X2)                        0.05       0.74 f
  U211/ZN (INV_X4)                         0.02       0.76 r
  busB_out[19] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U49/ZN (AOI22_X2)                        0.05       0.74 f
  U212/ZN (INV_X4)                         0.02       0.76 r
  busB_out[20] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U46/ZN (AOI22_X2)                        0.05       0.74 f
  U215/ZN (INV_X4)                         0.02       0.76 r
  busB_out[23] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U43/ZN (AOI22_X2)                        0.05       0.74 f
  U218/ZN (INV_X4)                         0.02       0.76 r
  busB_out[26] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[8]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[8] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.08       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.17 f
  U330/ZN (NAND3_X2)                       0.13       0.30 r
  U287/ZN (NOR2_X2)                        0.03       0.33 f
  U178/ZN (NAND2_X2)                       0.07       0.40 r
  U275/ZN (NOR3_X2)                        0.05       0.45 f
  U273/ZN (NAND3_X2)                       0.05       0.50 r
  U272/ZN (OAI21_X2)                       0.04       0.53 f
  U162/ZN (NOR4_X2)                        0.10       0.64 r
  U204/ZN (INV_X4)                         0.01       0.65 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U54/ZN (AOI22_X2)                        0.05       0.74 f
  U209/ZN (INV_X4)                         0.02       0.76 r
  busB_out[17] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U53/ZN (AOI22_X2)                        0.05       0.74 f
  U210/ZN (INV_X4)                         0.02       0.76 r
  busB_out[18] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U52/ZN (AOI22_X2)                        0.05       0.74 f
  U211/ZN (INV_X4)                         0.02       0.76 r
  busB_out[19] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U49/ZN (AOI22_X2)                        0.05       0.74 f
  U212/ZN (INV_X4)                         0.02       0.76 r
  busB_out[20] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U46/ZN (AOI22_X2)                        0.05       0.74 f
  U215/ZN (INV_X4)                         0.02       0.76 r
  busB_out[23] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U43/ZN (AOI22_X2)                        0.05       0.74 f
  U218/ZN (INV_X4)                         0.02       0.76 r
  busB_out[26] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U55/ZN (AOI22_X2)                        0.05       0.74 f
  U208/ZN (INV_X4)                         0.02       0.76 r
  busB_out[16] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U47/ZN (AOI22_X2)                        0.05       0.74 f
  U214/ZN (INV_X4)                         0.02       0.76 r
  busB_out[22] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U40/ZN (AOI22_X2)                        0.05       0.74 f
  U219/ZN (INV_X4)                         0.02       0.76 r
  busB_out[28] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U39/ZN (AOI22_X2)                        0.05       0.74 f
  U220/ZN (INV_X4)                         0.02       0.76 r
  busB_out[29] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U36/ZN (AOI22_X2)                        0.05       0.74 f
  U221/ZN (INV_X4)                         0.02       0.76 r
  busB_out[30] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U35/ZN (AOI22_X2)                        0.05       0.74 f
  U222/ZN (INV_X4)                         0.02       0.76 r
  busB_out[31] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U55/ZN (AOI22_X2)                        0.05       0.74 f
  U208/ZN (INV_X4)                         0.02       0.76 r
  busB_out[16] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U47/ZN (AOI22_X2)                        0.05       0.74 f
  U214/ZN (INV_X4)                         0.02       0.76 r
  busB_out[22] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U40/ZN (AOI22_X2)                        0.05       0.74 f
  U219/ZN (INV_X4)                         0.02       0.76 r
  busB_out[28] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U39/ZN (AOI22_X2)                        0.05       0.74 f
  U220/ZN (INV_X4)                         0.02       0.76 r
  busB_out[29] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U36/ZN (AOI22_X2)                        0.05       0.74 f
  U221/ZN (INV_X4)                         0.02       0.76 r
  busB_out[30] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.69 r
  U35/ZN (AOI22_X2)                        0.05       0.74 f
  U222/ZN (INV_X4)                         0.02       0.76 r
  busB_out[31] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.60 r
  U272/ZN (OAI21_X2)                       0.04       0.63 f
  U162/ZN (NOR4_X2)                        0.10       0.74 r
  U321/ZN (NAND3_X2)                       0.02       0.76 f
  ALUCtrl_out[0] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[11] (in)                  0.00       0.00 r
  U197/ZN (OR4_X2)                         0.05       0.05 r
  U196/ZN (NOR4_X2)                        0.02       0.07 f
  U189/ZN (AND4_X2)                        0.09       0.15 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.31 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.42 f
  U275/ZN (NOR3_X2)                        0.11       0.53 r
  U228/ZN (INV_X4)                         0.01       0.54 f
  U269/ZN (OAI33_X1)                       0.11       0.65 r
  U153/ZN (NOR4_X2)                        0.05       0.70 f
  U152/ZN (NAND4_X2)                       0.06       0.76 r
  ALUCtrl_out[1] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U281/ZN (NOR3_X2)                        0.09       0.62 r
  U320/ZN (NAND3_X2)                       0.03       0.65 f
  U319/ZN (OAI21_X2)                       0.04       0.69 r
  U318/ZN (NOR3_X2)                        0.02       0.71 f
  U146/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[2] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U284/ZN (NAND3_X2)                       0.03       0.66 f
  U283/ZN (OAI21_X2)                       0.05       0.72 r
  U227/ZN (INV_X4)                         0.01       0.73 f
  U321/ZN (NAND3_X2)                       0.03       0.76 r
  ALUCtrl_out[0] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U284/ZN (NAND3_X2)                       0.05       0.60 r
  U283/ZN (OAI21_X2)                       0.04       0.64 f
  U153/ZN (NOR4_X2)                        0.09       0.73 r
  U152/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[1] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U48/ZN (AOI22_X2)                        0.05       0.73 f
  U213/ZN (INV_X4)                         0.02       0.76 r
  busB_out[21] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U45/ZN (AOI22_X2)                        0.05       0.73 f
  U216/ZN (INV_X4)                         0.02       0.76 r
  busB_out[24] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U44/ZN (AOI22_X2)                        0.05       0.73 f
  U217/ZN (INV_X4)                         0.02       0.76 r
  busB_out[25] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U281/ZN (NOR3_X2)                        0.09       0.62 r
  U320/ZN (NAND3_X2)                       0.03       0.64 f
  U319/ZN (OAI21_X2)                       0.04       0.68 r
  U318/ZN (NOR3_X2)                        0.02       0.71 f
  U146/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[2] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[23] (in)                  0.00       0.00 f
  U259/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.22 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U288/ZN (NAND3_X2)                       0.06       0.44 r
  U226/ZN (INV_X4)                         0.02       0.46 f
  U282/ZN (NAND3_X2)                       0.03       0.48 r
  U163/ZN (OAI221_X2)                      0.04       0.52 f
  U162/ZN (NOR4_X2)                        0.11       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[11] (in)                  0.00       0.00 r
  U197/ZN (OR4_X2)                         0.05       0.05 r
  U196/ZN (NOR4_X2)                        0.02       0.07 f
  U189/ZN (AND4_X2)                        0.09       0.15 f
  U188/ZN (NOR4_X2)                        0.07       0.23 r
  U330/ZN (NAND3_X2)                       0.09       0.31 f
  U287/ZN (NOR2_X2)                        0.06       0.38 r
  U178/ZN (NAND2_X2)                       0.05       0.42 f
  U275/ZN (NOR3_X2)                        0.11       0.53 r
  U273/ZN (NAND3_X2)                       0.03       0.56 f
  U272/ZN (OAI21_X2)                       0.05       0.61 r
  U162/ZN (NOR4_X2)                        0.04       0.66 f
  U204/ZN (INV_X4)                         0.02       0.68 r
  U317/ZN (AOI211_X2)                      0.03       0.71 f
  U143/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[3] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U284/ZN (NAND3_X2)                       0.03       0.66 f
  U283/ZN (OAI21_X2)                       0.05       0.71 r
  U227/ZN (INV_X4)                         0.01       0.73 f
  U321/ZN (NAND3_X2)                       0.03       0.76 r
  ALUCtrl_out[0] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U284/ZN (NAND3_X2)                       0.05       0.60 r
  U283/ZN (OAI21_X2)                       0.04       0.64 f
  U153/ZN (NOR4_X2)                        0.09       0.73 r
  U152/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[1] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U170/ZN (OAI22_X2)                       0.05       0.54 f
  U162/ZN (NOR4_X2)                        0.09       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[10] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.06       0.07 f
  U196/ZN (NOR4_X2)                        0.04       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U288/ZN (NAND3_X2)                       0.06       0.44 r
  U226/ZN (INV_X4)                         0.02       0.46 f
  U282/ZN (NAND3_X2)                       0.03       0.48 r
  U163/ZN (OAI221_X2)                      0.04       0.52 f
  U162/ZN (NOR4_X2)                        0.11       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[20] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.03       0.04 r
  U193/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.03       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.35 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U288/ZN (NAND3_X2)                       0.06       0.44 r
  U226/ZN (INV_X4)                         0.02       0.46 f
  U282/ZN (NAND3_X2)                       0.03       0.48 r
  U163/ZN (OAI221_X2)                      0.04       0.52 f
  U162/ZN (NOR4_X2)                        0.11       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U170/ZN (OAI22_X2)                       0.05       0.54 f
  U162/ZN (NOR4_X2)                        0.09       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U288/ZN (NAND3_X2)                       0.04       0.51 f
  U226/ZN (INV_X4)                         0.02       0.54 r
  U282/ZN (NAND3_X2)                       0.02       0.56 f
  U163/ZN (OAI221_X2)                      0.05       0.60 r
  U162/ZN (NOR4_X2)                        0.05       0.65 f
  U204/ZN (INV_X4)                         0.02       0.68 r
  U317/ZN (AOI211_X2)                      0.03       0.71 f
  U143/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[3] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U284/ZN (NAND3_X2)                       0.05       0.60 r
  U283/ZN (OAI21_X2)                       0.04       0.64 f
  U153/ZN (NOR4_X2)                        0.09       0.73 r
  U152/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[1] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U281/ZN (NOR3_X2)                        0.09       0.61 r
  U320/ZN (NAND3_X2)                       0.03       0.64 f
  U319/ZN (OAI21_X2)                       0.04       0.68 r
  U318/ZN (NOR3_X2)                        0.02       0.70 f
  U146/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[2] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U170/ZN (OAI22_X2)                       0.05       0.54 f
  U162/ZN (NOR4_X2)                        0.09       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U275/ZN (NOR3_X2)                        0.11       0.63 r
  U284/ZN (NAND3_X2)                       0.03       0.66 f
  U283/ZN (OAI21_X2)                       0.05       0.71 r
  U227/ZN (INV_X4)                         0.01       0.72 f
  U321/ZN (NAND3_X2)                       0.03       0.76 r
  ALUCtrl_out[0] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U54/ZN (AOI22_X2)                        0.05       0.73 f
  U209/ZN (INV_X4)                         0.02       0.76 r
  busB_out[17] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U53/ZN (AOI22_X2)                        0.05       0.73 f
  U210/ZN (INV_X4)                         0.02       0.76 r
  busB_out[18] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U52/ZN (AOI22_X2)                        0.05       0.73 f
  U211/ZN (INV_X4)                         0.02       0.76 r
  busB_out[19] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U49/ZN (AOI22_X2)                        0.05       0.73 f
  U212/ZN (INV_X4)                         0.02       0.76 r
  busB_out[20] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U46/ZN (AOI22_X2)                        0.05       0.73 f
  U215/ZN (INV_X4)                         0.02       0.76 r
  busB_out[23] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U43/ZN (AOI22_X2)                        0.05       0.73 f
  U218/ZN (INV_X4)                         0.02       0.76 r
  busB_out[26] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.59 r
  U272/ZN (OAI21_X2)                       0.04       0.63 f
  U162/ZN (NOR4_X2)                        0.10       0.73 r
  U321/ZN (NAND3_X2)                       0.02       0.76 f
  ALUCtrl_out[0] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U287/ZN (NOR2_X2)                        0.06       0.49 r
  U178/ZN (NAND2_X2)                       0.05       0.54 f
  U172/ZN (OAI22_X2)                       0.08       0.61 r
  U162/ZN (NOR4_X2)                        0.04       0.65 f
  U204/ZN (INV_X4)                         0.02       0.68 r
  U317/ZN (AOI211_X2)                      0.03       0.70 f
  U143/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[3] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U55/ZN (AOI22_X2)                        0.05       0.73 f
  U208/ZN (INV_X4)                         0.02       0.76 r
  busB_out[16] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U47/ZN (AOI22_X2)                        0.05       0.73 f
  U214/ZN (INV_X4)                         0.02       0.76 r
  busB_out[22] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U40/ZN (AOI22_X2)                        0.05       0.73 f
  U219/ZN (INV_X4)                         0.02       0.76 r
  busB_out[28] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U39/ZN (AOI22_X2)                        0.05       0.73 f
  U220/ZN (INV_X4)                         0.02       0.76 r
  busB_out[29] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U36/ZN (AOI22_X2)                        0.05       0.73 f
  U221/ZN (INV_X4)                         0.02       0.76 r
  busB_out[30] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U230/ZN (INV_X4)                         0.04       0.43 f
  U332/ZN (NOR2_X2)                        0.25       0.68 r
  U35/ZN (AOI22_X2)                        0.05       0.73 f
  U222/ZN (INV_X4)                         0.02       0.76 r
  busB_out[31] (out)                       0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U288/ZN (NAND3_X2)                       0.04       0.51 f
  U226/ZN (INV_X4)                         0.02       0.54 r
  U282/ZN (NAND3_X2)                       0.02       0.55 f
  U163/ZN (OAI221_X2)                      0.05       0.60 r
  U162/ZN (NOR4_X2)                        0.05       0.65 f
  U204/ZN (INV_X4)                         0.02       0.68 r
  U317/ZN (AOI211_X2)                      0.03       0.70 f
  U143/ZN (NAND4_X2)                       0.05       0.76 r
  ALUCtrl_out[3] (out)                     0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.59 r
  U272/ZN (OAI21_X2)                       0.04       0.63 f
  U162/ZN (NOR4_X2)                        0.10       0.73 r
  U321/ZN (NAND3_X2)                       0.02       0.76 f
  ALUCtrl_out[0] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[1]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[1] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.05       0.06 r
  U189/ZN (AND4_X2)                        0.07       0.13 r
  U188/ZN (NOR4_X2)                        0.03       0.16 f
  U330/ZN (NAND3_X2)                       0.13       0.29 r
  U287/ZN (NOR2_X2)                        0.03       0.32 f
  U178/ZN (NAND2_X2)                       0.07       0.39 r
  U275/ZN (NOR3_X2)                        0.05       0.44 f
  U273/ZN (NAND3_X2)                       0.05       0.49 r
  U272/ZN (OAI21_X2)                       0.04       0.53 f
  U162/ZN (NOR4_X2)                        0.10       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[22] (in)                  0.00       0.00 f
  U258/ZN (INV_X4)                         0.02       0.02 r
  U191/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U288/ZN (NAND3_X2)                       0.06       0.44 r
  U226/ZN (INV_X4)                         0.02       0.45 f
  U282/ZN (NAND3_X2)                       0.03       0.48 r
  U163/ZN (OAI221_X2)                      0.04       0.52 f
  U162/ZN (NOR4_X2)                        0.11       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.73 r
  U143/ZN (NAND4_X2)                       0.03       0.76 f
  ALUCtrl_out[3] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.59 r
  U272/ZN (OAI21_X2)                       0.04       0.63 f
  U162/ZN (NOR4_X2)                        0.10       0.73 r
  U321/ZN (NAND3_X2)                       0.02       0.76 f
  ALUCtrl_out[0] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: FPRegWrite_out
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[0] (in)                   0.00       0.00 r
  U238/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.07       0.08 r
  U236/ZN (INV_X4)                         0.03       0.11 f
  U193/ZN (NAND4_X2)                       0.04       0.15 r
  U278/ZN (NOR3_X2)                        0.02       0.17 f
  U189/ZN (AND4_X2)                        0.10       0.27 f
  U188/ZN (NOR4_X2)                        0.07       0.34 r
  U330/ZN (NAND3_X2)                       0.09       0.43 f
  U335/ZN (INV_X4)                         0.19       0.61 r
  U135/ZN (NAND4_X2)                       0.05       0.66 f
  U286/ZN (NOR2_X2)                        0.06       0.72 r
  U229/ZN (INV_X4)                         0.01       0.73 f
  U133/ZN (NAND2_X2)                       0.02       0.75 r
  FPRegWrite_out (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[24] (in)                  0.00       0.00 f
  U260/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.06       0.10 r
  U189/ZN (AND4_X2)                        0.08       0.18 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U287/ZN (NOR2_X2)                        0.03       0.38 f
  U288/ZN (NAND3_X2)                       0.06       0.44 r
  U226/ZN (INV_X4)                         0.02       0.45 f
  U282/ZN (NAND3_X2)                       0.03       0.48 r
  U163/ZN (OAI221_X2)                      0.04       0.52 f
  U162/ZN (NOR4_X2)                        0.11       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.72 r
  U143/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[3] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U288/ZN (NAND3_X2)                       0.04       0.51 f
  U226/ZN (INV_X4)                         0.02       0.53 r
  U282/ZN (NAND3_X2)                       0.02       0.55 f
  U163/ZN (OAI221_X2)                      0.05       0.60 r
  U162/ZN (NOR4_X2)                        0.05       0.65 f
  U204/ZN (INV_X4)                         0.02       0.67 r
  U317/ZN (AOI211_X2)                      0.03       0.70 f
  U143/ZN (NAND4_X2)                       0.05       0.75 r
  ALUCtrl_out[3] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U284/ZN (NAND3_X2)                       0.03       0.60 f
  U283/ZN (OAI21_X2)                       0.05       0.65 r
  U153/ZN (NOR4_X2)                        0.04       0.69 f
  U152/ZN (NAND4_X2)                       0.06       0.75 r
  ALUCtrl_out[1] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[10] (in)                  0.00       0.00 r
  U197/ZN (OR4_X2)                         0.04       0.04 r
  U196/ZN (NOR4_X2)                        0.02       0.06 f
  U189/ZN (AND4_X2)                        0.09       0.15 f
  U188/ZN (NOR4_X2)                        0.07       0.22 r
  U330/ZN (NAND3_X2)                       0.09       0.31 f
  U287/ZN (NOR2_X2)                        0.06       0.37 r
  U178/ZN (NAND2_X2)                       0.05       0.42 f
  U275/ZN (NOR3_X2)                        0.11       0.53 r
  U228/ZN (INV_X4)                         0.01       0.54 f
  U269/ZN (OAI33_X1)                       0.11       0.65 r
  U153/ZN (NOR4_X2)                        0.05       0.69 f
  U152/ZN (NAND4_X2)                       0.06       0.75 r
  ALUCtrl_out[1] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U284/ZN (NAND3_X2)                       0.03       0.60 f
  U283/ZN (OAI21_X2)                       0.05       0.65 r
  U153/ZN (NOR4_X2)                        0.04       0.69 f
  U152/ZN (NAND4_X2)                       0.06       0.75 r
  ALUCtrl_out[1] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U284/ZN (NAND3_X2)                       0.03       0.60 f
  U283/ZN (OAI21_X2)                       0.05       0.65 r
  U153/ZN (NOR4_X2)                        0.04       0.69 f
  U152/ZN (NAND4_X2)                       0.06       0.75 r
  ALUCtrl_out[1] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[17] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.08       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U284/ZN (NAND3_X2)                       0.05       0.59 r
  U283/ZN (OAI21_X2)                       0.04       0.63 f
  U153/ZN (NOR4_X2)                        0.09       0.72 r
  U152/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[1] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[10]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[10] (in)                  0.00       0.00 r
  U197/ZN (OR4_X2)                         0.04       0.04 r
  U196/ZN (NOR4_X2)                        0.02       0.06 f
  U189/ZN (AND4_X2)                        0.09       0.15 f
  U188/ZN (NOR4_X2)                        0.07       0.22 r
  U330/ZN (NAND3_X2)                       0.09       0.31 f
  U287/ZN (NOR2_X2)                        0.06       0.37 r
  U178/ZN (NAND2_X2)                       0.05       0.42 f
  U275/ZN (NOR3_X2)                        0.11       0.53 r
  U273/ZN (NAND3_X2)                       0.03       0.56 f
  U272/ZN (OAI21_X2)                       0.05       0.61 r
  U162/ZN (NOR4_X2)                        0.04       0.65 f
  U204/ZN (INV_X4)                         0.02       0.67 r
  U317/ZN (AOI211_X2)                      0.03       0.70 f
  U143/ZN (NAND4_X2)                       0.05       0.75 r
  ALUCtrl_out[3] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U284/ZN (NAND3_X2)                       0.03       0.60 f
  U283/ZN (OAI21_X2)                       0.05       0.65 r
  U153/ZN (NOR4_X2)                        0.04       0.69 f
  U152/ZN (NAND4_X2)                       0.06       0.75 r
  ALUCtrl_out[1] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U170/ZN (OAI22_X2)                       0.05       0.54 f
  U162/ZN (NOR4_X2)                        0.09       0.63 r
  U204/ZN (INV_X4)                         0.01       0.64 f
  U317/ZN (AOI211_X2)                      0.08       0.72 r
  U143/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[3] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[5] (in)                   0.00       0.00 f
  U246/ZN (INV_X4)                         0.02       0.02 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U284/ZN (NAND3_X2)                       0.05       0.59 r
  U283/ZN (OAI21_X2)                       0.04       0.63 f
  U153/ZN (NOR4_X2)                        0.09       0.72 r
  U152/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[1] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[12]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[12] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.11       0.11 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.26 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U284/ZN (NAND3_X2)                       0.05       0.59 r
  U283/ZN (OAI21_X2)                       0.04       0.63 f
  U153/ZN (NOR4_X2)                        0.09       0.72 r
  U152/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[1] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.54 f
  U273/ZN (NAND3_X2)                       0.05       0.59 r
  U272/ZN (OAI21_X2)                       0.04       0.62 f
  U162/ZN (NOR4_X2)                        0.10       0.73 r
  U321/ZN (NAND3_X2)                       0.02       0.75 f
  ALUCtrl_out[0] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U68/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[0] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U50/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[1] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U37/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[2] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U33/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[3] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U31/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[4] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U29/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[5] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U27/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[6] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U25/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[7] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U23/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[8] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U21/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[9] (out)                        0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U66/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[10] (out)                       0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U64/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[11] (out)                       0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U62/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[12] (out)                       0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U60/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[13] (out)                       0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U58/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[14] (out)                       0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.57 r
  U292/ZN (NAND3_X2)                       0.14       0.71 f
  U56/ZN (NAND2_X2)                        0.04       0.75 r
  busB_out[15] (out)                       0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U287/ZN (NOR2_X2)                        0.03       0.45 f
  U178/ZN (NAND2_X2)                       0.07       0.52 r
  U172/ZN (OAI22_X2)                       0.05       0.56 f
  U162/ZN (NOR4_X2)                        0.06       0.62 r
  U204/ZN (INV_X4)                         0.01       0.63 f
  U317/ZN (AOI211_X2)                      0.08       0.72 r
  U143/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[3] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U224/ZN (INV_X4)                         0.01       0.70 f
  U143/ZN (NAND4_X2)                       0.05       0.75 r
  ALUCtrl_out[3] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U224/ZN (INV_X4)                         0.01       0.70 f
  U143/ZN (NAND4_X2)                       0.05       0.75 r
  ALUCtrl_out[3] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U287/ZN (NOR2_X2)                        0.03       0.45 f
  U178/ZN (NAND2_X2)                       0.07       0.52 r
  U275/ZN (NOR3_X2)                        0.05       0.57 f
  U228/ZN (INV_X4)                         0.02       0.59 r
  U269/ZN (OAI33_X1)                       0.05       0.64 f
  U153/ZN (NOR4_X2)                        0.08       0.72 r
  U152/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[1] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[26] (in)                  0.00       0.00 f
  U262/ZN (INV_X4)                         0.02       0.02 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.21 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U287/ZN (NOR2_X2)                        0.03       0.37 f
  U288/ZN (NAND3_X2)                       0.06       0.43 r
  U226/ZN (INV_X4)                         0.02       0.45 f
  U282/ZN (NAND3_X2)                       0.03       0.47 r
  U163/ZN (OAI221_X2)                      0.04       0.51 f
  U162/ZN (NOR4_X2)                        0.11       0.62 r
  U204/ZN (INV_X4)                         0.01       0.63 f
  U317/ZN (AOI211_X2)                      0.08       0.72 r
  U143/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[3] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U224/ZN (INV_X4)                         0.01       0.70 f
  U143/ZN (NAND4_X2)                       0.05       0.75 r
  ALUCtrl_out[3] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U48/ZN (AOI22_X2)                        0.05       0.72 f
  U213/ZN (INV_X4)                         0.02       0.75 r
  busB_out[21] (out)                       0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U45/ZN (AOI22_X2)                        0.05       0.72 f
  U216/ZN (INV_X4)                         0.02       0.75 r
  busB_out[24] (out)                       0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U44/ZN (AOI22_X2)                        0.05       0.72 f
  U217/ZN (INV_X4)                         0.02       0.75 r
  busB_out[25] (out)                       0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[20] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.01       0.01 f
  U193/ZN (NAND4_X2)                       0.06       0.07 r
  U278/ZN (NOR3_X2)                        0.02       0.09 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U284/ZN (NAND3_X2)                       0.03       0.60 f
  U283/ZN (OAI21_X2)                       0.05       0.65 r
  U153/ZN (NOR4_X2)                        0.04       0.69 f
  U152/ZN (NAND4_X2)                       0.06       0.75 r
  ALUCtrl_out[1] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[0]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[0] (in)                   0.00       0.00 f
  U238/ZN (INV_X4)                         0.03       0.03 r
  U200/ZN (NAND2_X2)                       0.05       0.07 f
  U236/ZN (INV_X4)                         0.04       0.12 r
  U193/ZN (NAND4_X2)                       0.02       0.14 f
  U278/ZN (NOR3_X2)                        0.03       0.17 r
  U189/ZN (AND4_X2)                        0.08       0.25 r
  U188/ZN (NOR4_X2)                        0.03       0.28 f
  U330/ZN (NAND3_X2)                       0.13       0.42 r
  U287/ZN (NOR2_X2)                        0.03       0.45 f
  U178/ZN (NAND2_X2)                       0.07       0.52 r
  U275/ZN (NOR3_X2)                        0.05       0.57 f
  U273/ZN (NAND3_X2)                       0.05       0.62 r
  U272/ZN (OAI21_X2)                       0.04       0.65 f
  U318/ZN (NOR3_X2)                        0.06       0.72 r
  U146/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[2] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U224/ZN (INV_X4)                         0.01       0.70 f
  U143/ZN (NAND4_X2)                       0.05       0.75 r
  ALUCtrl_out[3] (out)                     0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[18] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.07       0.08 r
  U193/ZN (NAND4_X2)                       0.03       0.11 f
  U278/ZN (NOR3_X2)                        0.03       0.14 r
  U189/ZN (AND4_X2)                        0.08       0.22 r
  U188/ZN (NOR4_X2)                        0.03       0.25 f
  U330/ZN (NAND3_X2)                       0.13       0.39 r
  U287/ZN (NOR2_X2)                        0.03       0.42 f
  U178/ZN (NAND2_X2)                       0.07       0.49 r
  U275/ZN (NOR3_X2)                        0.05       0.54 f
  U284/ZN (NAND3_X2)                       0.05       0.59 r
  U283/ZN (OAI21_X2)                       0.04       0.63 f
  U153/ZN (NOR4_X2)                        0.09       0.72 r
  U152/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[1] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[27] (in)                  0.00       0.00 f
  U263/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.03       0.04 f
  U278/ZN (NOR3_X2)                        0.05       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.34 r
  U287/ZN (NOR2_X2)                        0.03       0.37 f
  U288/ZN (NAND3_X2)                       0.06       0.43 r
  U226/ZN (INV_X4)                         0.02       0.44 f
  U282/ZN (NAND3_X2)                       0.03       0.47 r
  U163/ZN (OAI221_X2)                      0.04       0.51 f
  U162/ZN (NOR4_X2)                        0.11       0.62 r
  U204/ZN (INV_X4)                         0.01       0.63 f
  U317/ZN (AOI211_X2)                      0.08       0.72 r
  U143/ZN (NAND4_X2)                       0.03       0.75 f
  ALUCtrl_out[3] (out)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U54/ZN (AOI22_X2)                        0.05       0.72 f
  U209/ZN (INV_X4)                         0.02       0.74 r
  busB_out[17] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U53/ZN (AOI22_X2)                        0.05       0.72 f
  U210/ZN (INV_X4)                         0.02       0.74 r
  busB_out[18] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U52/ZN (AOI22_X2)                        0.05       0.72 f
  U211/ZN (INV_X4)                         0.02       0.74 r
  busB_out[19] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U49/ZN (AOI22_X2)                        0.05       0.72 f
  U212/ZN (INV_X4)                         0.02       0.74 r
  busB_out[20] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U46/ZN (AOI22_X2)                        0.05       0.72 f
  U215/ZN (INV_X4)                         0.02       0.74 r
  busB_out[23] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U43/ZN (AOI22_X2)                        0.05       0.72 f
  U218/ZN (INV_X4)                         0.02       0.74 r
  busB_out[26] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U55/ZN (AOI22_X2)                        0.05       0.72 f
  U208/ZN (INV_X4)                         0.02       0.74 r
  busB_out[16] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U47/ZN (AOI22_X2)                        0.05       0.72 f
  U214/ZN (INV_X4)                         0.02       0.74 r
  busB_out[22] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U40/ZN (AOI22_X2)                        0.05       0.72 f
  U219/ZN (INV_X4)                         0.02       0.74 r
  busB_out[28] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U39/ZN (AOI22_X2)                        0.05       0.72 f
  U220/ZN (INV_X4)                         0.02       0.74 r
  busB_out[29] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U36/ZN (AOI22_X2)                        0.05       0.72 f
  U221/ZN (INV_X4)                         0.02       0.74 r
  busB_out[30] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U230/ZN (INV_X4)                         0.04       0.42 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U35/ZN (AOI22_X2)                        0.05       0.72 f
  U222/ZN (INV_X4)                         0.02       0.74 r
  busB_out[31] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U48/ZN (AOI22_X2)                        0.05       0.72 f
  U213/ZN (INV_X4)                         0.02       0.74 r
  busB_out[21] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U45/ZN (AOI22_X2)                        0.05       0.72 f
  U216/ZN (INV_X4)                         0.02       0.74 r
  busB_out[24] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U44/ZN (AOI22_X2)                        0.05       0.72 f
  U217/ZN (INV_X4)                         0.02       0.74 r
  busB_out[25] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U172/ZN (OAI22_X2)                       0.08       0.60 r
  U162/ZN (NOR4_X2)                        0.04       0.64 f
  U204/ZN (INV_X4)                         0.02       0.66 r
  U317/ZN (AOI211_X2)                      0.03       0.69 f
  U143/ZN (NAND4_X2)                       0.05       0.74 r
  ALUCtrl_out[3] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction_in[21]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[21] (in)                  0.00       0.00 f
  U257/ZN (INV_X4)                         0.01       0.01 r
  U191/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.06       0.09 r
  U189/ZN (AND4_X2)                        0.08       0.17 r
  U188/ZN (NOR4_X2)                        0.03       0.20 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U287/ZN (NOR2_X2)                        0.03       0.36 f
  U288/ZN (NAND3_X2)                       0.06       0.42 r
  U226/ZN (INV_X4)                         0.02       0.44 f
  U282/ZN (NAND3_X2)                       0.03       0.47 r
  U163/ZN (OAI221_X2)                      0.04       0.51 f
  U162/ZN (NOR4_X2)                        0.11       0.62 r
  U204/ZN (INV_X4)                         0.01       0.63 f
  U317/ZN (AOI211_X2)                      0.08       0.71 r
  U143/ZN (NAND4_X2)                       0.03       0.74 f
  ALUCtrl_out[3] (out)                     0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U68/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[0] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U50/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[1] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U37/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[2] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U33/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[3] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U31/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[4] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U29/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[5] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U27/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[6] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U25/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[7] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U23/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[8] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U21/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[9] (out)                        0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U66/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[10] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U64/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[11] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U62/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[12] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U60/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[13] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U58/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[14] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U230/ZN (INV_X4)                         0.04       0.31 f
  U332/ZN (NOR2_X2)                        0.25       0.56 r
  U292/ZN (NAND3_X2)                       0.14       0.70 f
  U56/ZN (NAND2_X2)                        0.04       0.74 r
  busB_out[15] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: FPRegWrite_out
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[3] (in)                   0.00       0.00 r
  U241/ZN (INV_X4)                         0.01       0.01 f
  U200/ZN (NAND2_X2)                       0.06       0.07 r
  U236/ZN (INV_X4)                         0.03       0.10 f
  U193/ZN (NAND4_X2)                       0.04       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.26 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.42 f
  U335/ZN (INV_X4)                         0.19       0.60 r
  U135/ZN (NAND4_X2)                       0.05       0.65 f
  U286/ZN (NOR2_X2)                        0.06       0.71 r
  U229/ZN (INV_X4)                         0.01       0.72 f
  U133/ZN (NAND2_X2)                       0.02       0.74 r
  FPRegWrite_out (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[24] (in)                  0.00       0.00 r
  U260/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.05       0.06 r
  U278/ZN (NOR3_X2)                        0.03       0.09 f
  U189/ZN (AND4_X2)                        0.10       0.18 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.45 f
  U275/ZN (NOR3_X2)                        0.11       0.56 r
  U284/ZN (NAND3_X2)                       0.03       0.59 f
  U283/ZN (OAI21_X2)                       0.05       0.64 r
  U153/ZN (NOR4_X2)                        0.04       0.68 f
  U152/ZN (NAND4_X2)                       0.06       0.74 r
  ALUCtrl_out[1] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.48 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U172/ZN (OAI22_X2)                       0.08       0.60 r
  U162/ZN (NOR4_X2)                        0.04       0.64 f
  U204/ZN (INV_X4)                         0.02       0.66 r
  U317/ZN (AOI211_X2)                      0.03       0.69 f
  U143/ZN (NAND4_X2)                       0.05       0.74 r
  ALUCtrl_out[3] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U54/ZN (AOI22_X2)                        0.05       0.72 f
  U209/ZN (INV_X4)                         0.02       0.74 r
  busB_out[17] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U53/ZN (AOI22_X2)                        0.05       0.72 f
  U210/ZN (INV_X4)                         0.02       0.74 r
  busB_out[18] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U52/ZN (AOI22_X2)                        0.05       0.72 f
  U211/ZN (INV_X4)                         0.02       0.74 r
  busB_out[19] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U49/ZN (AOI22_X2)                        0.05       0.72 f
  U212/ZN (INV_X4)                         0.02       0.74 r
  busB_out[20] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U46/ZN (AOI22_X2)                        0.05       0.72 f
  U215/ZN (INV_X4)                         0.02       0.74 r
  busB_out[23] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U43/ZN (AOI22_X2)                        0.05       0.72 f
  U218/ZN (INV_X4)                         0.02       0.74 r
  busB_out[26] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[20] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.01       0.01 f
  U193/ZN (NAND4_X2)                       0.06       0.07 r
  U278/ZN (NOR3_X2)                        0.02       0.09 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U228/ZN (INV_X4)                         0.01       0.58 f
  U269/ZN (OAI33_X1)                       0.11       0.69 r
  U224/ZN (INV_X4)                         0.01       0.69 f
  U143/ZN (NAND4_X2)                       0.05       0.74 r
  ALUCtrl_out[3] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[5]
              (input port clocked by clk)
  Endpoint: FPRegWrite_out
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[5] (in)                   0.00       0.00 r
  U246/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.07       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.33 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U335/ZN (INV_X4)                         0.19       0.60 r
  U135/ZN (NAND4_X2)                       0.05       0.65 f
  U286/ZN (NOR2_X2)                        0.06       0.70 r
  U229/ZN (INV_X4)                         0.01       0.72 f
  U133/ZN (NAND2_X2)                       0.02       0.74 r
  FPRegWrite_out (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U55/ZN (AOI22_X2)                        0.05       0.72 f
  U208/ZN (INV_X4)                         0.02       0.74 r
  busB_out[16] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U47/ZN (AOI22_X2)                        0.05       0.72 f
  U214/ZN (INV_X4)                         0.02       0.74 r
  busB_out[22] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U40/ZN (AOI22_X2)                        0.05       0.72 f
  U219/ZN (INV_X4)                         0.02       0.74 r
  busB_out[28] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U39/ZN (AOI22_X2)                        0.05       0.72 f
  U220/ZN (INV_X4)                         0.02       0.74 r
  busB_out[29] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U36/ZN (AOI22_X2)                        0.05       0.72 f
  U221/ZN (INV_X4)                         0.02       0.74 r
  busB_out[30] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U230/ZN (INV_X4)                         0.04       0.41 f
  U332/ZN (NOR2_X2)                        0.25       0.67 r
  U35/ZN (AOI22_X2)                        0.05       0.72 f
  U222/ZN (INV_X4)                         0.02       0.74 r
  busB_out[31] (out)                       0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U287/ZN (NOR2_X2)                        0.06       0.47 r
  U178/ZN (NAND2_X2)                       0.05       0.52 f
  U172/ZN (OAI22_X2)                       0.08       0.60 r
  U162/ZN (NOR4_X2)                        0.04       0.64 f
  U204/ZN (INV_X4)                         0.02       0.66 r
  U317/ZN (AOI211_X2)                      0.03       0.69 f
  U143/ZN (NAND4_X2)                       0.05       0.74 r
  ALUCtrl_out[3] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U287/ZN (NOR2_X2)                        0.03       0.41 f
  U178/ZN (NAND2_X2)                       0.07       0.48 r
  U170/ZN (OAI22_X2)                       0.05       0.53 f
  U162/ZN (NOR4_X2)                        0.09       0.61 r
  U204/ZN (INV_X4)                         0.01       0.63 f
  U317/ZN (AOI211_X2)                      0.08       0.71 r
  U143/ZN (NAND4_X2)                       0.03       0.74 f
  ALUCtrl_out[3] (out)                     0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: FPRegWrite_out
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[4] (in)                   0.00       0.00 r
  U245/ZN (INV_X4)                         0.01       0.01 f
  U195/ZN (NAND2_X2)                       0.06       0.08 r
  U243/ZN (INV_X4)                         0.01       0.09 f
  U193/ZN (NAND4_X2)                       0.05       0.14 r
  U278/ZN (NOR3_X2)                        0.02       0.16 f
  U189/ZN (AND4_X2)                        0.10       0.25 f
  U188/ZN (NOR4_X2)                        0.07       0.32 r
  U330/ZN (NAND3_X2)                       0.09       0.41 f
  U335/ZN (INV_X4)                         0.19       0.60 r
  U135/ZN (NAND4_X2)                       0.05       0.65 f
  U286/ZN (NOR2_X2)                        0.06       0.70 r
  U229/ZN (INV_X4)                         0.01       0.72 f
  U133/ZN (NAND2_X2)                       0.02       0.74 r
  FPRegWrite_out (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[23] (in)                  0.00       0.00 r
  U259/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.04       0.06 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.18 f
  U188/ZN (NOR4_X2)                        0.07       0.25 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.40 r
  U178/ZN (NAND2_X2)                       0.05       0.45 f
  U275/ZN (NOR3_X2)                        0.11       0.56 r
  U284/ZN (NAND3_X2)                       0.03       0.59 f
  U283/ZN (OAI21_X2)                       0.05       0.64 r
  U153/ZN (NOR4_X2)                        0.04       0.68 f
  U152/ZN (NAND4_X2)                       0.06       0.74 r
  ALUCtrl_out[1] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U287/ZN (NOR2_X2)                        0.03       0.41 f
  U178/ZN (NAND2_X2)                       0.07       0.48 r
  U275/ZN (NOR3_X2)                        0.05       0.53 f
  U273/ZN (NAND3_X2)                       0.05       0.58 r
  U272/ZN (OAI21_X2)                       0.04       0.61 f
  U162/ZN (NOR4_X2)                        0.10       0.71 r
  U321/ZN (NAND3_X2)                       0.02       0.74 f
  ALUCtrl_out[0] (out)                     0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U318/ZN (NOR3_X2)                        0.03       0.69 f
  U146/ZN (NAND4_X2)                       0.05       0.74 r
  ALUCtrl_out[2] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[24]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[24] (in)                  0.00       0.00 r
  U260/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.05       0.06 r
  U278/ZN (NOR3_X2)                        0.03       0.09 f
  U189/ZN (AND4_X2)                        0.10       0.18 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.45 f
  U275/ZN (NOR3_X2)                        0.11       0.56 r
  U228/ZN (INV_X4)                         0.01       0.57 f
  U269/ZN (OAI33_X1)                       0.11       0.68 r
  U224/ZN (INV_X4)                         0.01       0.69 f
  U143/ZN (NAND4_X2)                       0.05       0.74 r
  ALUCtrl_out[3] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U318/ZN (NOR3_X2)                        0.03       0.68 f
  U146/ZN (NAND4_X2)                       0.05       0.74 r
  ALUCtrl_out[2] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U287/ZN (NOR2_X2)                        0.03       0.40 f
  U178/ZN (NAND2_X2)                       0.07       0.47 r
  U170/ZN (OAI22_X2)                       0.05       0.52 f
  U162/ZN (NOR4_X2)                        0.09       0.61 r
  U204/ZN (INV_X4)                         0.01       0.62 f
  U317/ZN (AOI211_X2)                      0.08       0.71 r
  U143/ZN (NAND4_X2)                       0.03       0.74 f
  ALUCtrl_out[3] (out)                     0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U318/ZN (NOR3_X2)                        0.03       0.68 f
  U146/ZN (NAND4_X2)                       0.05       0.74 r
  ALUCtrl_out[2] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[25]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[25] (in)                  0.00       0.00 f
  U261/ZN (INV_X4)                         0.01       0.01 r
  U192/ZN (NAND4_X2)                       0.02       0.03 f
  U278/ZN (NOR3_X2)                        0.05       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.33 r
  U287/ZN (NOR2_X2)                        0.03       0.36 f
  U288/ZN (NAND3_X2)                       0.06       0.42 r
  U226/ZN (INV_X4)                         0.02       0.43 f
  U282/ZN (NAND3_X2)                       0.03       0.46 r
  U163/ZN (OAI221_X2)                      0.04       0.50 f
  U162/ZN (NOR4_X2)                        0.11       0.61 r
  U204/ZN (INV_X4)                         0.01       0.62 f
  U317/ZN (AOI211_X2)                      0.08       0.71 r
  U143/ZN (NAND4_X2)                       0.03       0.74 f
  ALUCtrl_out[3] (out)                     0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[9]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[9] (in)                   0.00       0.00 f
  U198/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.08       0.11 r
  U188/ZN (NOR4_X2)                        0.03       0.14 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U287/ZN (NOR2_X2)                        0.03       0.30 f
  U178/ZN (NAND2_X2)                       0.07       0.37 r
  U275/ZN (NOR3_X2)                        0.05       0.43 f
  U273/ZN (NAND3_X2)                       0.05       0.47 r
  U272/ZN (OAI21_X2)                       0.04       0.51 f
  U162/ZN (NOR4_X2)                        0.10       0.61 r
  U204/ZN (INV_X4)                         0.01       0.62 f
  U317/ZN (AOI211_X2)                      0.08       0.71 r
  U143/ZN (NAND4_X2)                       0.03       0.74 f
  ALUCtrl_out[3] (out)                     0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U318/ZN (NOR3_X2)                        0.03       0.68 f
  U146/ZN (NAND4_X2)                       0.05       0.74 r
  ALUCtrl_out[2] (out)                     0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U287/ZN (NOR2_X2)                        0.03       0.40 f
  U178/ZN (NAND2_X2)                       0.07       0.47 r
  U275/ZN (NOR3_X2)                        0.05       0.53 f
  U273/ZN (NAND3_X2)                       0.05       0.57 r
  U272/ZN (OAI21_X2)                       0.04       0.61 f
  U162/ZN (NOR4_X2)                        0.10       0.71 r
  U321/ZN (NAND3_X2)                       0.02       0.74 f
  ALUCtrl_out[0] (out)                     0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[11]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[11] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.09       0.09 f
  U196/ZN (NOR4_X2)                        0.04       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.38 r
  U287/ZN (NOR2_X2)                        0.03       0.41 f
  U178/ZN (NAND2_X2)                       0.07       0.48 r
  U275/ZN (NOR3_X2)                        0.05       0.53 f
  U284/ZN (NAND3_X2)                       0.05       0.58 r
  U283/ZN (OAI21_X2)                       0.04       0.61 f
  U153/ZN (NOR4_X2)                        0.09       0.70 r
  U152/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[1] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[27]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[27] (in)                  0.00       0.00 r
  U263/ZN (INV_X4)                         0.01       0.01 f
  U192/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.17 f
  U188/ZN (NOR4_X2)                        0.07       0.25 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.40 r
  U178/ZN (NAND2_X2)                       0.05       0.44 f
  U275/ZN (NOR3_X2)                        0.11       0.55 r
  U284/ZN (NAND3_X2)                       0.03       0.58 f
  U283/ZN (OAI21_X2)                       0.05       0.64 r
  U153/ZN (NOR4_X2)                        0.04       0.67 f
  U152/ZN (NAND4_X2)                       0.06       0.73 r
  ALUCtrl_out[1] (out)                     0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[23]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[23] (in)                  0.00       0.00 r
  U259/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.04       0.06 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.18 f
  U188/ZN (NOR4_X2)                        0.07       0.25 r
  U330/ZN (NAND3_X2)                       0.09       0.34 f
  U287/ZN (NOR2_X2)                        0.06       0.40 r
  U178/ZN (NAND2_X2)                       0.05       0.45 f
  U275/ZN (NOR3_X2)                        0.11       0.56 r
  U228/ZN (INV_X4)                         0.01       0.57 f
  U269/ZN (OAI33_X1)                       0.11       0.68 r
  U224/ZN (INV_X4)                         0.01       0.69 f
  U143/ZN (NAND4_X2)                       0.05       0.73 r
  ALUCtrl_out[3] (out)                     0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U162/ZN (NOR4_X2)                        0.04       0.70 f
  U321/ZN (NAND3_X2)                       0.04       0.73 r
  ALUCtrl_out[0] (out)                     0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U172/ZN (OAI22_X2)                       0.05       0.55 f
  U162/ZN (NOR4_X2)                        0.06       0.61 r
  U204/ZN (INV_X4)                         0.01       0.62 f
  U317/ZN (AOI211_X2)                      0.08       0.70 r
  U143/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[3] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U162/ZN (NOR4_X2)                        0.04       0.70 f
  U321/ZN (NAND3_X2)                       0.04       0.73 r
  ALUCtrl_out[0] (out)                     0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.42 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U162/ZN (NOR4_X2)                        0.04       0.70 f
  U321/ZN (NAND3_X2)                       0.04       0.73 r
  ALUCtrl_out[0] (out)                     0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U228/ZN (INV_X4)                         0.02       0.57 r
  U269/ZN (OAI33_X1)                       0.05       0.63 f
  U153/ZN (NOR4_X2)                        0.08       0.70 r
  U152/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[1] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U68/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[0] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U50/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[1] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U37/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[2] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U33/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[3] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U31/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[4] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U29/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[5] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U27/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[6] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U25/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[7] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U23/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[8] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U21/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[9] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U66/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[10] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U64/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[11] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U62/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[12] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U60/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[13] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U58/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[14] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[18]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[18] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U56/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[15] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[16]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[16] (in)                  0.00       0.00 f
  U252/ZN (INV_X4)                         0.02       0.02 r
  U193/ZN (NAND4_X2)                       0.03       0.05 f
  U278/ZN (NOR3_X2)                        0.03       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U287/ZN (NOR2_X2)                        0.03       0.35 f
  U288/ZN (NAND3_X2)                       0.06       0.41 r
  U226/ZN (INV_X4)                         0.02       0.43 f
  U282/ZN (NAND3_X2)                       0.03       0.46 r
  U163/ZN (OAI221_X2)                      0.04       0.50 f
  U162/ZN (NOR4_X2)                        0.11       0.61 r
  U204/ZN (INV_X4)                         0.01       0.62 f
  U317/ZN (AOI211_X2)                      0.08       0.70 r
  U143/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[3] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U68/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[0] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U50/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[1] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U37/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[2] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U33/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[3] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U31/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[4] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U29/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[5] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U27/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[6] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U25/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[7] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U23/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[8] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U21/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[9] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U66/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[10] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U64/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[11] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U62/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[12] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U60/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[13] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U58/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[14] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[17]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[17] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U56/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[15] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U172/ZN (OAI22_X2)                       0.05       0.54 f
  U162/ZN (NOR4_X2)                        0.06       0.61 r
  U204/ZN (INV_X4)                         0.01       0.62 f
  U317/ZN (AOI211_X2)                      0.08       0.70 r
  U143/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[3] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U68/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[0] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U50/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[1] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U37/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[2] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U33/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[3] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U31/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[4] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U29/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[5] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U27/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[6] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U25/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[7] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U23/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[8] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U21/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[9] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U66/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[10] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U64/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[11] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U62/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[12] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U60/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[13] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U58/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[14] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[28] (in)                  0.00       0.00 r
  U264/ZN (INV_X4)                         0.02       0.02 f
  U192/ZN (NAND4_X2)                       0.05       0.07 r
  U278/ZN (NOR3_X2)                        0.03       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.27 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U56/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[15] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[22]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[22] (in)                  0.00       0.00 r
  U258/ZN (INV_X4)                         0.01       0.01 f
  U191/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.03       0.08 f
  U189/ZN (AND4_X2)                        0.10       0.17 f
  U188/ZN (NOR4_X2)                        0.07       0.24 r
  U330/ZN (NAND3_X2)                       0.09       0.33 f
  U287/ZN (NOR2_X2)                        0.06       0.39 r
  U178/ZN (NAND2_X2)                       0.05       0.44 f
  U275/ZN (NOR3_X2)                        0.11       0.55 r
  U284/ZN (NAND3_X2)                       0.03       0.58 f
  U283/ZN (OAI21_X2)                       0.05       0.63 r
  U153/ZN (NOR4_X2)                        0.04       0.67 f
  U152/ZN (NAND4_X2)                       0.06       0.73 r
  ALUCtrl_out[1] (out)                     0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U228/ZN (INV_X4)                         0.02       0.57 r
  U269/ZN (OAI33_X1)                       0.05       0.63 f
  U153/ZN (NOR4_X2)                        0.08       0.70 r
  U152/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[1] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U162/ZN (NOR4_X2)                        0.04       0.69 f
  U321/ZN (NAND3_X2)                       0.04       0.73 r
  ALUCtrl_out[0] (out)                     0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[19] (in)                  0.00       0.00 f
  U194/ZN (NOR4_X2)                        0.06       0.06 r
  U193/ZN (NAND4_X2)                       0.03       0.10 f
  U278/ZN (NOR3_X2)                        0.03       0.13 r
  U189/ZN (AND4_X2)                        0.08       0.21 r
  U188/ZN (NOR4_X2)                        0.03       0.24 f
  U330/ZN (NAND3_X2)                       0.13       0.37 r
  U287/ZN (NOR2_X2)                        0.03       0.40 f
  U178/ZN (NAND2_X2)                       0.07       0.47 r
  U275/ZN (NOR3_X2)                        0.05       0.53 f
  U284/ZN (NAND3_X2)                       0.05       0.57 r
  U283/ZN (OAI21_X2)                       0.04       0.61 f
  U153/ZN (NOR4_X2)                        0.09       0.70 r
  U152/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[1] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[30]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[30] (in)                  0.00       0.00 f
  U196/ZN (NOR4_X2)                        0.08       0.08 r
  U189/ZN (AND4_X2)                        0.08       0.16 r
  U188/ZN (NOR4_X2)                        0.03       0.19 f
  U330/ZN (NAND3_X2)                       0.13       0.32 r
  U287/ZN (NOR2_X2)                        0.03       0.35 f
  U288/ZN (NAND3_X2)                       0.06       0.41 r
  U226/ZN (INV_X4)                         0.02       0.43 f
  U282/ZN (NAND3_X2)                       0.03       0.46 r
  U163/ZN (OAI221_X2)                      0.04       0.50 f
  U162/ZN (NOR4_X2)                        0.11       0.61 r
  U204/ZN (INV_X4)                         0.01       0.62 f
  U317/ZN (AOI211_X2)                      0.08       0.70 r
  U143/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[3] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[3]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[3] (in)                   0.00       0.00 f
  U241/ZN (INV_X4)                         0.02       0.02 r
  U200/ZN (NAND2_X2)                       0.04       0.06 f
  U236/ZN (INV_X4)                         0.04       0.10 r
  U193/ZN (NAND4_X2)                       0.02       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.16 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.60 r
  U272/ZN (OAI21_X2)                       0.04       0.64 f
  U318/ZN (NOR3_X2)                        0.06       0.70 r
  U146/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[2] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[20]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[20] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.01       0.01 f
  U193/ZN (NAND4_X2)                       0.06       0.07 r
  U278/ZN (NOR3_X2)                        0.02       0.09 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U287/ZN (NOR2_X2)                        0.06       0.41 r
  U178/ZN (NAND2_X2)                       0.05       0.46 f
  U275/ZN (NOR3_X2)                        0.11       0.57 r
  U273/ZN (NAND3_X2)                       0.03       0.60 f
  U272/ZN (OAI21_X2)                       0.05       0.65 r
  U318/ZN (NOR3_X2)                        0.03       0.68 f
  U146/ZN (NAND4_X2)                       0.05       0.73 r
  ALUCtrl_out[2] (out)                     0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U68/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[0] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U50/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[1] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U37/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[2] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U33/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[3] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U31/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[4] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U29/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[5] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U27/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[6] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U25/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[7] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U23/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[8] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U21/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[9] (out)                        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U66/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[10] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U64/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[11] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U62/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[12] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U60/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[13] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U58/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[14] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[19]
              (input port clocked by clk)
  Endpoint: busB_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[19] (in)                  0.00       0.00 r
  U194/ZN (NOR4_X2)                        0.02       0.02 f
  U193/ZN (NAND4_X2)                       0.06       0.08 r
  U278/ZN (NOR3_X2)                        0.02       0.10 f
  U189/ZN (AND4_X2)                        0.10       0.19 f
  U188/ZN (NOR4_X2)                        0.07       0.26 r
  U330/ZN (NAND3_X2)                       0.09       0.35 f
  U230/ZN (INV_X4)                         0.07       0.42 r
  U332/ZN (NOR2_X2)                        0.10       0.52 f
  U292/ZN (NAND3_X2)                       0.20       0.72 r
  U56/ZN (NAND2_X2)                        0.01       0.73 f
  busB_out[15] (out)                       0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U48/ZN (AOI22_X2)                        0.05       0.71 f
  U213/ZN (INV_X4)                         0.02       0.73 r
  busB_out[21] (out)                       0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U45/ZN (AOI22_X2)                        0.05       0.71 f
  U216/ZN (INV_X4)                         0.02       0.73 r
  busB_out[24] (out)                       0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[28]
              (input port clocked by clk)
  Endpoint: busB_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[28] (in)                  0.00       0.00 f
  U264/ZN (INV_X4)                         0.03       0.03 r
  U192/ZN (NAND4_X2)                       0.03       0.07 f
  U278/ZN (NOR3_X2)                        0.05       0.12 r
  U189/ZN (AND4_X2)                        0.08       0.19 r
  U188/ZN (NOR4_X2)                        0.03       0.23 f
  U330/ZN (NAND3_X2)                       0.13       0.36 r
  U230/ZN (INV_X4)                         0.04       0.40 f
  U332/ZN (NOR2_X2)                        0.25       0.65 r
  U44/ZN (AOI22_X2)                        0.05       0.71 f
  U217/ZN (INV_X4)                         0.02       0.73 r
  busB_out[25] (out)                       0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U172/ZN (OAI22_X2)                       0.05       0.54 f
  U162/ZN (NOR4_X2)                        0.06       0.61 r
  U204/ZN (INV_X4)                         0.01       0.62 f
  U317/ZN (AOI211_X2)                      0.08       0.70 r
  U143/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[3] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[13]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[13] (in)                  0.00       0.00 f
  U197/ZN (OR4_X2)                         0.12       0.12 f
  U196/ZN (NOR4_X2)                        0.04       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U273/ZN (NAND3_X2)                       0.05       0.60 r
  U272/ZN (OAI21_X2)                       0.04       0.64 f
  U318/ZN (NOR3_X2)                        0.06       0.70 r
  U146/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[2] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[4]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[4] (in)                   0.00       0.00 f
  U245/ZN (INV_X4)                         0.03       0.03 r
  U195/ZN (NAND2_X2)                       0.04       0.07 f
  U243/ZN (INV_X4)                         0.02       0.09 r
  U193/ZN (NAND4_X2)                       0.03       0.12 f
  U278/ZN (NOR3_X2)                        0.03       0.15 r
  U189/ZN (AND4_X2)                        0.08       0.23 r
  U188/ZN (NOR4_X2)                        0.03       0.27 f
  U330/ZN (NAND3_X2)                       0.13       0.40 r
  U287/ZN (NOR2_X2)                        0.03       0.43 f
  U178/ZN (NAND2_X2)                       0.07       0.50 r
  U275/ZN (NOR3_X2)                        0.05       0.55 f
  U228/ZN (INV_X4)                         0.02       0.57 r
  U269/ZN (OAI33_X1)                       0.05       0.62 f
  U153/ZN (NOR4_X2)                        0.08       0.70 r
  U152/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[1] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[2]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction_in[2] (in)                   0.00       0.00 f
  U199/ZN (NOR4_X2)                        0.03       0.03 r
  U189/ZN (AND4_X2)                        0.07       0.10 r
  U188/ZN (NOR4_X2)                        0.03       0.13 f
  U330/ZN (NAND3_X2)                       0.13       0.27 r
  U287/ZN (NOR2_X2)                        0.03       0.30 f
  U178/ZN (NAND2_X2)                       0.07       0.37 r
  U275/ZN (NOR3_X2)                        0.05       0.42 f
  U273/ZN (NAND3_X2)                       0.05       0.47 r
  U272/ZN (OAI21_X2)                       0.04       0.50 f
  U162/ZN (NOR4_X2)                        0.10       0.60 r
  U204/ZN (INV_X4)                         0.01       0.62 f
  U317/ZN (AOI211_X2)                      0.08       0.70 r
  U143/ZN (NAND4_X2)                       0.03       0.73 f
  ALUCtrl_out[3] (out)                     0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction_in[26]
              (input port clocked by clk)
  Endpoint: ALUCtrl_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  instruction_decode 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction_in[26] (in)                  0.00       0.00 r
  U262/ZN (INV_X4)                         0.01       0.01 f
  U192/ZN (NAND4_X2)                       0.04       0.05 r
  U278/ZN (NOR3_X2)                        0.03       0.07 f
  U189/ZN (AND4_X2)                        0.10       0.17 f
  U188/ZN (NOR4_X2)                        0.07       0.24 r
  U330/ZN (NAND3_X2)                       0.09       0.33 f
  U287/ZN (NOR2_X2)                        0.06       0.39 r
  U178/ZN (NAND2_X2)                       0.05       0.44 f
  U275/ZN (NOR3_X2)                        0.11       0.55 r
  U284/ZN (NAND3_X2)                       0.03       0.58 f
  U283/ZN (OAI21_X2)                       0.05       0.63 r
  U153/ZN (NOR4_X2)                        0.04       0.67 f
  U152/ZN (NAND4_X2)                       0.06       0.73 r
  ALUCtrl_out[1] (out)                     0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


1
