#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  5 13:45:44 2023
# Process ID: 5880
# Current directory: C:/Users/tvh10/Desktop/MIPSlearn/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30176 C:\Users\tvh10\Desktop\MIPSlearn\project_2\project_1.xpr
# Log file: C:/Users/tvh10/Desktop/MIPSlearn/project_2/vivado.log
# Journal file: C:/Users/tvh10/Desktop/MIPSlearn/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinix2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 789.805 ; gain = 117.891
update_compile_order -fileset sources_1
close [ open C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/data_ram.v w ]
add_files C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/data_ram.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/hilo_reg.v w ]
add_files C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/hilo_reg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/div.v w ]
add_files C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/div.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/ctrl.v w ]
add_files C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/ctrl.v
update_compile_order -fileset sources_1
close [ open C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/LLbit_reg.v w ]
add_files C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/LLbit_reg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 864.691 ; gain = 37.809
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/openmips_min_sopc0/openmips0}} 
current_wave_config {Untitled 1}
Untitled 1
log_wave {/testbench/openmips_min_sopc0/openmips0} 
current_wave_config {Untitled 1}
Untitled 1
log_wave -r {/testbench/openmips_min_sopc0/openmips0} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 14:28:20 2023...
