Time resolution is 1 ps
$finish called at time : 160 ns : File "D:/Verilog Project/ALU/Arithmetic-Logic-Unit/ALU/ALU.srcs/sim_1/new/alu_TB.v" Line 57
