# Ectron KRIA Evaluation Kit (ECT-KRIA-EVK)

<a href="https://ectron.com/product/ect-kria-evk" target="_blank">
  <b>Product Page</b><br>
  <img src="https://ectron.com/wp-content/uploads/2024/05/ECT-KRIA-EVK.png" alt="Product Page" width="200">
</a><br>

### Description
On this project I **led a full development cycle with board bring-up** for one of the most powerful **IoT development kits** on the market for **Edge computing** applications. It is built around the powerful **Kria SOM** from **AMD**, based on **Zynq UltraScale+ MPSoC FPGA with quad core 64-bit ARM processor**. The board runs **Ubuntu Linux** and is offered as stand-alone product with **4G/LTE Radio + SIM and CORAL TPU**, or as an **Edge Computing or IoT Kit** with a suite of **industrial-grade sensors**.
It is targeting such applications as **Edge Computing with AI/ML, Industrial Machinery, COTS MIL, General Purpose Edge Gateways, Factory and Building Automation, Smart Grid and Energy Monitoring, Automotive Applications, Defense Applications**.

### My Role
- **Schematics** review and modifications across multiple board revisions.
- **Vivado FPGA design development**.
- **Embedded C** *Build-In-Self-Test application* implementation in **Vitis**, customizing **First-Stage-Boot Loader (FSBL)** and **Board Support Package (BSP)**.
- Full **board bring-up** with hardware board debugging and verification as a system.
- Creating **PetaLinux** built for boot image.
- Technical and **documentation** support, **mentoring** junior developers.

### Tools & Technologies
Vivado, Vitis, Zynq UltraScale+ MPSoC FPGA, KRIA SOM, Verilog, Embedded C, Firmware development, BIST, Board Bring-up, FSBL, BSP, Petalinux, hardware verification, PCIe, Gigabit Ethernet, DisplayPort, HDMI.

<hr>

**EСT-KRIA-EVK Board High Level Block Diagram:**
<img alt="ECT-KRIA-EVK Board High Level Block Diagram" src="00ECT-KRIA-EVK Board High Level Block Diagram.jpg">

**EСT-KRIA-EVK Product Brief:**
You can view the [product brief](01EСT-KRIA-EVK%20Product%20Brief.pdf) for more detailed information.

**ECT-KRIA Board Foto (Front):**
<img alt="ECT-KRIA Board Foto (Front)" src="02ECT-KRIA Board Foto (Front).jpg">

**ECT-KRIA-EVK Board Interfaces Connection Diagram:**
<img alt="ECT-KRIA-EVK Board Interfaces Connection Diagram" src="03ECT-KRIA-EVK Board Interfaces Connection Diagram.png">

**ECT-KRIA-EVK Powered up Board Photo:**
<img alt="ECT-KRIA-EVK Powered up Board Photo" src="04ECT-KRIA-EVK Powered up Board Photo.jpg">

**ECT-KRIA-EVK Ubuntu with Display Port Output to Monitor:**
<img alt="ECT-KRIA-EVK Ubuntu with Display Port Output to Monitor" src="05ECT-KRIA-EVK Ubuntu with Display Port Output to Monitor.jpg">

**Vivado Block Diagram:**
<img alt="Vivado Block Diagram" src="06Vivado Block Diagram.png">

**ECT-KRIA-EVK High Level Block Diagram:**
<img alt="ECT-KRIA-EVK High Level Block Diagram" src="07ECT-KRIA-EVK High Level Block Diagram.png">

**ECT-KRIA-EVK Board Detailed Block Diagram:**
<img alt="ECT-KRIA-EVK Board Detailed Block Diagram" src="08ECT-KRIA-EVK BoardDetailed Block Diagram.png">

**MPSOC Configuration:**
<img alt="MPSOC Configuration" src="09MPSOC Configuration.png">

**MPCIe2 (TPU) Eye Scan using Integrated Bit Error Ratio Tester (IBERT):**
<img alt="MPCIe2 (TPU) Eye Scan using Integrated Bit Error Ratio Tester (IBERT)" src="10MPCIe2 (TPU) Eye Scan using Integrated Bit Error Ratio Tester (IBERT).png">

**Si5332 8-channel Clock Generator Configuration:**
<img alt="Si5332 8-channel Clock Generator Configuration" src="11Si5332 8-channel Clock Generator Configuration.png">

**High Level I2C Bus Configuration:**
<img alt="High Level I2C Bus Configuration" src="12High Level I2C Bus Configuration.png">

**K26 SOM:**
<img alt="K26 SOM" src="13K26 SOM.jpg">