--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_SCPU.twx Top_SCPU.ncd -o Top_SCPU.twr Top_SCPU.pcf
-ucf Org-Sword.ucf

Design file:              Top_SCPU.ncd
Physical constraint file: Top_SCPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.946ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X68Y51.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 7)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X66Y51.A6      net (fanout=1)        0.613   XLXN_37<12>
    SLICE_X66Y51.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<972>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X68Y50.C6      net (fanout=32)       0.286   Data_in<12>
    SLICE_X68Y50.CMUX    Tilo                  0.239   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_33
                                                       U5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X71Y50.A2      net (fanout=15)       0.470   Disp_num<12>
    SLICE_X71Y50.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X68Y50.B5      net (fanout=2)        0.356   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X68Y50.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X68Y50.A4      net (fanout=1)        0.244   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X68Y50.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X68Y51.D5      net (fanout=1)        0.259   U6/XLXN_390<36>
    SLICE_X68Y51.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X68Y51.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X68Y51.CLK     Tas                  -0.023   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (2.231ns logic, 2.392ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 7)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y49.A6      net (fanout=1)        0.363   XLXN_37<15>
    SLICE_X63Y49.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<975>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X71Y48.C5      net (fanout=32)       0.361   Data_in<15>
    SLICE_X71Y48.CMUX    Tilo                  0.244   U6/XLXN_390<47>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X69Y49.C4      net (fanout=15)       0.591   Disp_num<15>
    SLICE_X69Y49.C       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X68Y50.B6      net (fanout=2)        0.372   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X68Y50.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X68Y50.A4      net (fanout=1)        0.244   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X68Y50.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X68Y51.D5      net (fanout=1)        0.259   U6/XLXN_390<36>
    SLICE_X68Y51.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X68Y51.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X68Y51.CLK     Tas                  -0.023   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (2.236ns logic, 2.354ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 7)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X66Y51.A6      net (fanout=1)        0.613   XLXN_37<12>
    SLICE_X66Y51.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<972>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X68Y50.C6      net (fanout=32)       0.286   Data_in<12>
    SLICE_X68Y50.CMUX    Tilo                  0.239   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_33
                                                       U5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X69Y49.C6      net (fanout=15)       0.333   Disp_num<12>
    SLICE_X69Y49.C       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X68Y50.B6      net (fanout=2)        0.372   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X68Y50.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X68Y50.A4      net (fanout=1)        0.244   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X68Y50.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X68Y51.D5      net (fanout=1)        0.259   U6/XLXN_390<36>
    SLICE_X68Y51.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X68Y51.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X68Y51.CLK     Tas                  -0.023   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (2.231ns logic, 2.271ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X54Y53.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y52.C6      net (fanout=1)        0.460   XLXN_37<24>
    SLICE_X59Y52.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<984>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X57Y53.C6      net (fanout=32)       0.271   Data_in<24>
    SLICE_X57Y53.CMUX    Tilo                  0.244   U6/XLXN_390<10>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X56Y55.B1      net (fanout=15)       0.948   Disp_num<24>
    SLICE_X56Y55.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X56Y55.A4      net (fanout=1)        0.239   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X56Y55.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X54Y53.D5      net (fanout=1)        0.338   U6/XLXN_390<12>
    SLICE_X54Y53.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X54Y53.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X54Y53.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (2.193ns logic, 2.420ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.481ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y51.A6      net (fanout=1)        0.459   XLXN_37<26>
    SLICE_X61Y51.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<986>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X59Y53.C6      net (fanout=32)       0.299   Data_in<26>
    SLICE_X59Y53.CMUX    Tilo                  0.244   Disp_num<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X57Y54.A6      net (fanout=15)       0.497   Disp_num<26>
    SLICE_X57Y54.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X56Y55.B5      net (fanout=2)        0.249   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X56Y55.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X56Y55.A4      net (fanout=1)        0.239   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X56Y55.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X54Y53.D5      net (fanout=1)        0.338   U6/XLXN_390<12>
    SLICE_X54Y53.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X54Y53.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X54Y53.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (2.236ns logic, 2.245ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y52.C6      net (fanout=1)        0.460   XLXN_37<24>
    SLICE_X59Y52.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<984>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X57Y53.C6      net (fanout=32)       0.271   Data_in<24>
    SLICE_X57Y53.CMUX    Tilo                  0.244   U6/XLXN_390<10>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X56Y54.C5      net (fanout=15)       0.556   Disp_num<24>
    SLICE_X56Y54.C       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X56Y55.B6      net (fanout=2)        0.196   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X56Y55.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X56Y55.A4      net (fanout=1)        0.239   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X56Y55.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X54Y53.D5      net (fanout=1)        0.338   U6/XLXN_390<12>
    SLICE_X54Y53.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X54Y53.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X54Y53.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (2.236ns logic, 2.224ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_21 (SLICE_X49Y50.B6), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO22  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y50.C6      net (fanout=1)        0.620   XLXN_37<22>
    SLICE_X55Y50.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<982>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X48Y50.C6      net (fanout=32)       0.454   Data_in<22>
    SLICE_X48Y50.CMUX    Tilo                  0.244   U6/XLXN_390<23>
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X50Y49.C6      net (fanout=15)       0.358   Disp_num<22>
    SLICE_X50Y49.C       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_20
    SLICE_X51Y50.C6      net (fanout=2)        0.298   U6/SM1/HTS2/MSEG/XLXN_74
    SLICE_X51Y50.C       Tilo                  0.043   U6/XLXN_390<21>
                                                       U6/SM1/HTS2/MSEG/XLXI_49
    SLICE_X49Y50.C6      net (fanout=1)        0.418   U6/XLXN_390<21>
    SLICE_X49Y50.C       Tilo                  0.043   U6/M2/buffer<21>
                                                       U6/M2/mux7711
    SLICE_X49Y50.B6      net (fanout=1)        0.099   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<21>
    SLICE_X49Y50.CLK     Tas                   0.010   U6/M2/buffer<21>
                                                       U6/M2/buffer_21_rstpot
                                                       U6/M2/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (2.226ns logic, 2.247ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.370ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO22  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y50.C6      net (fanout=1)        0.620   XLXN_37<22>
    SLICE_X55Y50.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<982>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X48Y50.C6      net (fanout=32)       0.454   Data_in<22>
    SLICE_X48Y50.CMUX    Tilo                  0.244   U6/XLXN_390<23>
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X51Y50.C2      net (fanout=15)       0.596   Disp_num<22>
    SLICE_X51Y50.C       Tilo                  0.043   U6/XLXN_390<21>
                                                       U6/SM1/HTS2/MSEG/XLXI_49
    SLICE_X49Y50.C6      net (fanout=1)        0.418   U6/XLXN_390<21>
    SLICE_X49Y50.C       Tilo                  0.043   U6/M2/buffer<21>
                                                       U6/M2/mux7711
    SLICE_X49Y50.B6      net (fanout=1)        0.099   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<21>
    SLICE_X49Y50.CLK     Tas                   0.010   U6/M2/buffer<21>
                                                       U6/M2/buffer_21_rstpot
                                                       U6/M2/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (2.183ns logic, 2.187ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 6)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y49.A6      net (fanout=1)        0.623   XLXN_37<20>
    SLICE_X53Y49.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<980>
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X51Y49.C6      net (fanout=32)       0.197   Data_in<20>
    SLICE_X51Y49.CMUX    Tilo                  0.244   Disp_num<20>
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X50Y49.C3      net (fanout=15)       0.406   Disp_num<20>
    SLICE_X50Y49.C       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_20
    SLICE_X51Y50.C6      net (fanout=2)        0.298   U6/SM1/HTS2/MSEG/XLXN_74
    SLICE_X51Y50.C       Tilo                  0.043   U6/XLXN_390<21>
                                                       U6/SM1/HTS2/MSEG/XLXI_49
    SLICE_X49Y50.C6      net (fanout=1)        0.418   U6/XLXN_390<21>
    SLICE_X49Y50.C       Tilo                  0.043   U6/M2/buffer<21>
                                                       U6/M2/mux7711
    SLICE_X49Y50.B6      net (fanout=1)        0.099   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<21>
    SLICE_X49Y50.CLK     Tas                   0.010   U6/M2/buffer<21>
                                                       U6/M2/buffer_21_rstpot
                                                       U6/M2/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (2.226ns logic, 2.041ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X53Y48.A4), 111 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_32 (FF)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.747 - 0.484)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_32 to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y50.CQ      Tcko                  0.100   U6/M2/buffer<32>
                                                       U6/M2/buffer_32
    SLICE_X53Y48.B6      net (fanout=2)        0.109   U6/M2/buffer<32>
    SLICE_X53Y48.B       Tilo                  0.028   U6/M2/buffer<31>
                                                       U6/M2/mux8811
    SLICE_X53Y48.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X53Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.096ns logic, 0.222ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 2)
  Clock Path Skew:      0.255ns (0.747 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y57.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X53Y48.B4      net (fanout=74)       0.636   U6/M2/state_FSM_FFd2
    SLICE_X53Y48.B       Tilo                  0.028   U6/M2/buffer<31>
                                                       U6/M2/mux8811
    SLICE_X53Y48.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X53Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.096ns logic, 0.749ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 2)
  Clock Path Skew:      0.255ns (0.747 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y57.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X53Y48.B1      net (fanout=73)       0.699   U6/M2/state_FSM_FFd1
    SLICE_X53Y48.B       Tilo                  0.028   U6/M2/buffer<31>
                                                       U6/M2/mux8811
    SLICE_X53Y48.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X53Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.096ns logic, 0.812ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X58Y55.A4), 111 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_16 (FF)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 2)
  Clock Path Skew:      0.189ns (0.672 - 0.483)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_16 to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.CQ      Tcko                  0.100   U6/M2/buffer<16>
                                                       U6/M2/buffer_16
    SLICE_X58Y55.B6      net (fanout=2)        0.162   U6/M2/buffer<16>
    SLICE_X58Y55.B       Tilo                  0.028   U6/M2/buffer<15>
                                                       U6/M2/mux7011
    SLICE_X58Y55.A4      net (fanout=1)        0.120   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X58Y55.CLK     Tah         (-Th)     0.059   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.069ns logic, 0.282ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 2)
  Clock Path Skew:      0.180ns (0.672 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y57.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X58Y55.B4      net (fanout=74)       0.605   U6/M2/state_FSM_FFd2
    SLICE_X58Y55.B       Tilo                  0.028   U6/M2/buffer<15>
                                                       U6/M2/mux7011
    SLICE_X58Y55.A4      net (fanout=1)        0.120   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X58Y55.CLK     Tah         (-Th)     0.059   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.069ns logic, 0.725ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.180ns (0.672 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y57.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X58Y55.B2      net (fanout=73)       0.682   U6/M2/state_FSM_FFd1
    SLICE_X58Y55.B       Tilo                  0.028   U6/M2/buffer<15>
                                                       U6/M2/mux7011
    SLICE_X58Y55.A4      net (fanout=1)        0.120   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X58Y55.CLK     Tah         (-Th)     0.059   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.069ns logic, 0.802ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X53Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_55 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_55 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.AQ      Tcko                  0.100   U6/M2/buffer<56>
                                                       U6/M2/buffer_55
    SLICE_X53Y42.A6      net (fanout=2)        0.098   U6/M2/buffer<55>
    SLICE_X53Y42.CLK     Tah         (-Th)     0.032   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.717|    4.973|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2193 connections

Design statistics:
   Minimum period:   9.946ns{1}   (Maximum frequency: 100.543MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 09 16:33:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 794 MB



