{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353598175951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353598175951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 13:29:35 2012 " "Processing started: Thu Nov 22 13:29:35 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353598175951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353598175951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX4X1 -c MUX4X1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX4X1 -c MUX4X1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353598175951 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1353598176544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X1-concurr " "Found design unit 1: MUX4X1-concurr" {  } { { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353598177576 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X1 " "Found entity 1: MUX4X1" {  } { { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353598177576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353598177576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux4x1_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353598177576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX4X1 " "Elaborating entity \"MUX4X1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1353598177654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1353598179685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1353598180435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1353598180435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1353598180513 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1353598180513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1353598180513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1353598180513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353598180529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 13:29:40 2012 " "Processing ended: Thu Nov 22 13:29:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353598180529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353598180529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353598180529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353598180529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353598182297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353598182297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 13:29:42 2012 " "Processing started: Thu Nov 22 13:29:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353598182297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353598182297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MUX4X1 -c MUX4X1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MUX4X1 -c MUX4X1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353598182297 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1353598182532 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MUX4X1 EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design MUX4X1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1353598183091 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1353598183388 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1353598183388 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1353598183732 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1353598183779 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1353598184388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1353598184388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1353598184388 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1353598184388 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 114 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1353598184388 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 116 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1353598184388 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 118 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1353598184388 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 120 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1353598184388 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 122 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1353598184388 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1353598184388 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1353598184388 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMux\[0\] " "Pin outMux\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outMux[0] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outMux[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 43 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMux\[1\] " "Pin outMux\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outMux[1] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outMux[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 44 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMux\[2\] " "Pin outMux\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outMux[2] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outMux[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 45 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMux\[3\] " "Pin outMux\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outMux[3] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outMux[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 46 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMux\[4\] " "Pin outMux\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outMux[4] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outMux[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 47 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMux\[5\] " "Pin outMux\[5\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outMux[5] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outMux[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 48 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMux\[6\] " "Pin outMux\[6\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outMux[6] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outMux[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 49 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMux\[7\] " "Pin outMux\[7\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outMux[7] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outMux[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 50 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in2\[0\] " "Pin in2\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in2[0] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[1\] " "Pin SEL\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SEL[1] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 6 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[0\] " "Pin in1\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in1[0] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[0\] " "Pin SEL\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SEL[0] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 6 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 9 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0\[0\] " "Pin in0\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in0[0] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in3\[0\] " "Pin in3\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in3[0] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[1\] " "Pin in1\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in1[1] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in2\[1\] " "Pin in2\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in2[1] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0\[1\] " "Pin in0\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in0[1] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in3\[1\] " "Pin in3\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in3[1] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 36 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in2\[2\] " "Pin in2\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in2[2] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[2\] " "Pin in1\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in1[2] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0\[2\] " "Pin in0\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in0[2] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in3\[2\] " "Pin in3\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in3[2] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 37 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[3\] " "Pin in1\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in1[3] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in2\[3\] " "Pin in2\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in2[3] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0\[3\] " "Pin in0\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in0[3] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in3\[3\] " "Pin in3\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in3[3] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 38 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in2\[4\] " "Pin in2\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in2[4] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[4\] " "Pin in1\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in1[4] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0\[4\] " "Pin in0\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in0[4] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in3\[4\] " "Pin in3\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in3[4] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 39 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[5\] " "Pin in1\[5\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in1[5] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in2\[5\] " "Pin in2\[5\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in2[5] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 32 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0\[5\] " "Pin in0\[5\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in0[5] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in3\[5\] " "Pin in3\[5\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in3[5] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 40 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in2\[6\] " "Pin in2\[6\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in2[6] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 33 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[6\] " "Pin in1\[6\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in1[6] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0\[6\] " "Pin in0\[6\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in0[6] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in3\[6\] " "Pin in3\[6\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in3[6] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 41 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[7\] " "Pin in1\[7\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in1[7] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in2\[7\] " "Pin in2\[7\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in2[7] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 34 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0\[7\] " "Pin in0\[7\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in0[7] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in3\[7\] " "Pin in3\[7\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { in3[7] } } } { "MUX4X1.vhd" "" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 0 { 0 ""} 0 42 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1353598188357 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1353598188357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MUX4X1.sdc " "Synopsys Design Constraints File file not found: 'MUX4X1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1353598188669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1353598188669 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1353598188669 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1353598188669 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1353598188669 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1353598188669 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1353598188669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1353598188685 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1353598188685 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1353598188685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1353598188685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1353598188685 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1353598188685 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1353598188685 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1353598188685 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1353598188685 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 34 8 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 34 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1353598188685 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1353598188685 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1353598188685 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 14 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1353598188685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1353598188685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1353598188685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1353598188685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1353598188685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1353598188685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1353598188685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1353598188685 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1353598188685 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1353598188685 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1353598188716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1353598190513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1353598190544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1353598190544 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1353598190779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1353598190779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1353598191357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/workspace/sistemasVLSI/Exercicio0/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1353598192732 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1353598192732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1353598192873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1353598192873 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1353598192873 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1353598192873 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1353598193029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1353598193357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1353598193404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1353598193794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353598201591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 13:30:01 2012 " "Processing ended: Thu Nov 22 13:30:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353598201591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353598201591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353598201591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353598201591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353598204875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353598204875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 13:30:04 2012 " "Processing started: Thu Nov 22 13:30:04 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353598204875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353598204875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MUX4X1 -c MUX4X1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MUX4X1 -c MUX4X1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353598204875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353598205079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353598205079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 13:30:04 2012 " "Processing started: Thu Nov 22 13:30:04 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353598205079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353598205079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MUX4X1 -c MUX4X1 " "Command: quartus_sta MUX4X1 -c MUX4X1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353598205079 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1353598205422 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1353598206000 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1353598206641 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1353598206641 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MUX4X1.sdc " "Synopsys Design Constraints File file not found: 'MUX4X1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1353598207907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1353598207907 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1353598207907 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1353598207907 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1353598207907 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1353598207907 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1353598207907 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1353598207922 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1353598207922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598207922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598207922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598207938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598207938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598208094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598208094 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1353598208141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1353598208204 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1353598208360 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1353598208469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353598209610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 13:30:09 2012 " "Processing ended: Thu Nov 22 13:30:09 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353598209610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353598209610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353598209610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353598209610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1353598210110 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1353598210172 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1353598210172 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1353598210172 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1353598210172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210266 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1353598210282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1353598210516 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1353598210516 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1353598210516 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1353598210516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1353598210547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1353598210766 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1353598210766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353598210844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 13:30:10 2012 " "Processing ended: Thu Nov 22 13:30:10 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353598210844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353598210844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353598210844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353598210844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353598212750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353598212750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 13:30:12 2012 " "Processing started: Thu Nov 22 13:30:12 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353598212750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353598212750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MUX4X1 -c MUX4X1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MUX4X1 -c MUX4X1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353598212750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MUX4X1_6_1200mv_85c_slow.vho C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/ simulation " "Generated file MUX4X1_6_1200mv_85c_slow.vho in folder \"C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1353598213943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MUX4X1_6_1200mv_0c_slow.vho C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/ simulation " "Generated file MUX4X1_6_1200mv_0c_slow.vho in folder \"C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1353598213990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MUX4X1_min_1200mv_0c_fast.vho C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/ simulation " "Generated file MUX4X1_min_1200mv_0c_fast.vho in folder \"C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1353598214083 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MUX4X1.vho C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/ simulation " "Generated file MUX4X1.vho in folder \"C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1353598214162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MUX4X1_6_1200mv_85c_vhd_slow.sdo C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/ simulation " "Generated file MUX4X1_6_1200mv_85c_vhd_slow.sdo in folder \"C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1353598214208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MUX4X1_6_1200mv_0c_vhd_slow.sdo C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/ simulation " "Generated file MUX4X1_6_1200mv_0c_vhd_slow.sdo in folder \"C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1353598214318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MUX4X1_min_1200mv_0c_vhd_fast.sdo C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/ simulation " "Generated file MUX4X1_min_1200mv_0c_vhd_fast.sdo in folder \"C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1353598214396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MUX4X1_vhd.sdo C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/ simulation " "Generated file MUX4X1_vhd.sdo in folder \"C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1353598214443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353598214552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 13:30:14 2012 " "Processing ended: Thu Nov 22 13:30:14 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353598214552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353598214552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353598214552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353598214552 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1353598215223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353598215893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353598215893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 13:30:15 2012 " "Processing started: Thu Nov 22 13:30:15 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353598215893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353598215893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/developer-apps/altera/12.0sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MUX4X1 MUX4X1 " "Command: quartus_sh -t c:/developer-apps/altera/12.0sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MUX4X1 MUX4X1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353598215893 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui MUX4X1 MUX4X1 " "Quartus(args): --block_on_gui MUX4X1 MUX4X1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1 1353598215893 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 0 1353598216065 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "" 0 0 1353598216221 ""}
{ "Warning" "0" "" "Warning: File MUX4X1_run_msim_gate_vhdl.do already exists - backing up current file as MUX4X1_run_msim_gate_vhdl.do.bak2" {  } {  } 0 0 "Warning: File MUX4X1_run_msim_gate_vhdl.do already exists - backing up current file as MUX4X1_run_msim_gate_vhdl.do.bak2" 0 0 "" 0 0 1353598216346 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/MUX4X1_run_msim_gate_vhdl.do" {  } { { "C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/MUX4X1_run_msim_gate_vhdl.do" "0" { Text "C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/MUX4X1_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/MUX4X1_run_msim_gate_vhdl.do" 0 0 "" 0 0 1353598216346 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # Reading C:/Modeltech_pe_edu_10.1d/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim Info: # Reading C:/Modeltech_pe_edu_10.1d/tcl/vsim/pref.tcl " 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # do MUX4X1_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim Info: # do MUX4X1_run_msim_gate_vhdl.do " 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir vhdl_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir vhdl_libs" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/altera" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/altera" 0 0 "" 0 0 1353598304235 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera\"." 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera ./vhdl_libs/altera" {  } {  } 0 0 "ModelSim Info: # vmap altera ./vhdl_libs/altera" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # Copying C:\\Modeltech_pe_edu_10.1d\\win32pe_edu/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Copying C:\\Modeltech_pe_edu_10.1d\\win32pe_edu/../modelsim.ini to modelsim.ini" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "" 0 0 1353598304235 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: Copied C:\\Modeltech_pe_edu_10.1d\\win32pe_edu/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim Warning: # ** Warning: Copied C:\\Modeltech_pe_edu_10.1d\\win32pe_edu/../modelsim.ini to modelsim.ini." 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim Info: #          Updated modelsim.ini." 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_syn_attributes.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_syn_attributes.vhd\}" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_syn_attributes" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_syn_attributes" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_standard_functions.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_standard_functions.vhd\}" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_standard_functions" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body altera_standard_functions" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_standard_functions" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/alt_dspbuilder_package.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/alt_dspbuilder_package.vhd\}" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Compiling package alt_dspbuilder_package" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body alt_dspbuilder_package" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Loading package alt_dspbuilder_package" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_europa_support_lib.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_europa_support_lib.vhd\}" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1353598304235 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package NUMERIC_STD" {  } {  } 0 0 "ModelSim Info: # -- Loading package NUMERIC_STD" 0 0 "" 0 0 1353598304250 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "" 0 0 1353598304250 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "" 0 0 1353598304250 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_europa_support_lib" 0 0 "" 0 0 1353598304250 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body altera_europa_support_lib" 0 0 "" 0 0 1353598304250 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_europa_support_lib" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_primitives_components.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_primitives_components.vhd\}" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package dffeas_pack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package dffeas_pack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_primitives_components" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_primitives_components" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_primitives.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/altera_primitives.vhd\}" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity GLOBAL" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of GLOBAL" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CARRY" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CARRY" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CASCADE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CASCADE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CASCADE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CASCADE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CARRY_SUM" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CARRY_SUM" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY_SUM" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY_SUM" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity EXP" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity EXP" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of EXP" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of EXP" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SOFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SOFT" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SOFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SOFT" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity OPNDRN" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity OPNDRN" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of OPNDRN" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of OPNDRN" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity ROW_GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity ROW_GLOBAL" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of ROW_GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of ROW_GLOBAL" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TRI" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TRI" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LUT_INPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LUT_INPUT" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_INPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_INPUT" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LUT_OUTPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LUT_OUTPUT" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_OUTPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_OUTPUT" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity latch" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of latch" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity dlatch" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of dlatch" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GDFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GDFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GDFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFEA" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFEA" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFEA" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFEA" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package dffeas_pack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFEAS" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFEAS" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_dffeas of dffeas" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_dffeas of dffeas" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GTFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GTFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GTFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TFFE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFFE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GJKFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GJKFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GJKFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity JKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity JKFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity JKFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity JKFFE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFFE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GSRFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GSRFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GSRFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SRFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFF" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SRFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SRFFE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFFE" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity clklock" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of clklock" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_inbuf" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_tri" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_iobuf" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_inbuf_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_tri_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_iobuf_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_bidir_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_diff" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_bidir_buf" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_buf" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/cycloneiii" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/cycloneiii" 0 0 "" 0 0 1353598304266 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/cycloneiii\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/cycloneiii\"." 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cycloneiii ./vhdl_libs/cycloneiii" {  } {  } 0 0 "ModelSim Info: # vmap cycloneiii ./vhdl_libs/cycloneiii" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work cycloneiii \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/cycloneiii_atoms.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work cycloneiii \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/cycloneiii_atoms.vhd\}" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package cycloneiii_atom_pack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body cycloneiii_atom_pack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneiii_atom_pack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package cycloneiii_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package cycloneiii_pllpack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body cycloneiii_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body cycloneiii_pllpack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneiii_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneiii_pllpack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneiii_atom_pack" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_dffe" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneiii_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneiii_dffe" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_mux21" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneiii_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneiii_mux21" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_mux41" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneiii_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneiii_mux41" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_and1" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneiii_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneiii_and1" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_lcell_comb" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_lcell_comb of cycloneiii_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_lcell_comb of cycloneiii_lcell_comb" 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_routing_wire" 0 0 "" 0 0 1353598304266 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: \[6\] c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/cycloneiii_atoms.vhd(1639): (vcom-1288) VITAL timing generic \"tpd_datainglitch_dataout\" port specification \"datainglitch\" does not denote a port." {  } {  } 0 0 "ModelSim Warning: # ** Warning: \[6\] c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/cycloneiii_atoms.vhd(1639): (vcom-1288) VITAL timing generic \"tpd_datainglitch_dataout\" port specification \"datainglitch\" does not denote a port." 0 0 "" 0 0 1353598304266 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # (1076.4 section 4.3.2.1.3)" {  } {  } 0 0 "ModelSim Info: # (1076.4 section 4.3.2.1.3)" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneiii_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneiii_routing_wire" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_mn_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_mn_cntr" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneiii_mn_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneiii_mn_cntr" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_scale_cntr" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneiii_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneiii_scale_cntr" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_pll_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneiii_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneiii_pll_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneiii_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneiii_pllpack" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_mn_cntr" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_mn_cntr" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_scale_cntr" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_dffe" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_dffe" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_pll_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_pll" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_pll of cycloneiii_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_pll of cycloneiii_pll" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_and1" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_and1" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_ff" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_lcell_ff of cycloneiii_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_lcell_ff of cycloneiii_ff" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_ram_register" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture reg_arch of cycloneiii_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture reg_arch of cycloneiii_ram_register" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_ram_pulse_generator" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture pgen_arch of cycloneiii_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture pgen_arch of cycloneiii_ram_pulse_generator" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_ram_register" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_ram_pulse_generator" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_ram_block" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture block_arch of cycloneiii_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture block_arch of cycloneiii_ram_block" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_mac_data_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_mac_data_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_cycloneiii_mac_data_reg of cycloneiii_mac_data_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_cycloneiii_mac_data_reg of cycloneiii_mac_data_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_mac_sign_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_mac_sign_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture cycloneiii_mac_sign_reg of cycloneiii_mac_sign_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture cycloneiii_mac_sign_reg of cycloneiii_mac_sign_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_mac_mult_internal" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_mac_mult_internal" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_cycloneiii_mac_mult_internal of cycloneiii_mac_mult_internal" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_cycloneiii_mac_mult_internal of cycloneiii_mac_mult_internal" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_mac_data_reg" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_mac_data_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_mac_sign_reg" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_mac_sign_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_mac_mult_internal" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_mac_mult_internal" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_mac_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_mac_mult" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_cycloneiii_mac_mult of cycloneiii_mac_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_cycloneiii_mac_mult of cycloneiii_mac_mult" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_mac_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_mac_out" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_cycloneiii_mac_out of cycloneiii_mac_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_cycloneiii_mac_out of cycloneiii_mac_out" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_io_ibuf" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneiii_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneiii_io_ibuf" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_io_obuf" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneiii_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneiii_io_obuf" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_ddio_oe" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneiii_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneiii_ddio_oe" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_latch" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_latch of cycloneiii_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_latch of cycloneiii_latch" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_ddio_out" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneiii_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneiii_ddio_out" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_pseudo_diff_out" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneiii_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneiii_pseudo_diff_out" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_io_pad" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneiii_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneiii_io_pad" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_ena_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_ena_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneiii_ena_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneiii_ena_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneiii_ena_reg" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneiii_ena_reg" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_clkctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_clkctrl" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_clkctrl of cycloneiii_clkctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_clkctrl of cycloneiii_clkctrl" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_rublock" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_rublock of cycloneiii_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_rublock of cycloneiii_rublock" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_apfcontroller" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_apfcontroller" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_apfcontroller of cycloneiii_apfcontroller" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_apfcontroller of cycloneiii_apfcontroller" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_termination" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_termination" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture cycloneiii_termination_arch of cycloneiii_termination" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture cycloneiii_termination_arch of cycloneiii_termination" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_jtag" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_jtag of cycloneiii_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_jtag of cycloneiii_jtag" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_crcblock" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_crcblock of cycloneiii_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_crcblock of cycloneiii_crcblock" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneiii_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneiii_oscillator" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_oscillator of cycloneiii_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_oscillator of cycloneiii_oscillator" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work cycloneiii \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/cycloneiii_components.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work cycloneiii \{c:/developer-apps/altera/12.0sp2/quartus/eda/sim_lib/cycloneiii_components.vhd\}" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "" 0 0 1353598304282 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneiii_atom_pack" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package cycloneiii_components" {  } {  } 0 0 "ModelSim Info: # -- Compiling package cycloneiii_components" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim Info: # if \{\[file exists gate_work\]\} \{" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim Info: #     vdel -lib gate_work -all" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # vlib gate_work" {  } {  } 0 0 "ModelSim Info: # vlib gate_work" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim Info: # vmap work gate_work" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work work \{MUX4X1.vho\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work work \{MUX4X1.vho\}" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneiii_atom_pack" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneiii_components" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneiii_components" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity MUX4X1" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity MUX4X1" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture structure of MUX4X1" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture structure of MUX4X1" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work work \{C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/MUX4X1.vht\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work work \{C:/workspace/sistemasVLSI/Exercicio0/simulation/modelsim/MUX4X1.vht\}" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim PE Student Edition vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity MUX4X1_vhd_tst" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity MUX4X1_vhd_tst" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture MUX4X1_arch of MUX4X1_vhd_tst" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture MUX4X1_arch of MUX4X1_vhd_tst" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=MUX4X1_vhd.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\"  MUX4X1" {  } {  } 0 0 "ModelSim Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=MUX4X1_vhd.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\"  MUX4X1" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //  ModelSim PE Student Edition 10.1d Nov  2 2012 " {  } {  } 0 0 "ModelSim Info: # //  ModelSim PE Student Edition 10.1d Nov  2 2012 " 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //" {  } {  } 0 0 "ModelSim Info: # //" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //  Copyright 1991-2012 Mentor Graphics Corporation" {  } {  } 0 0 "ModelSim Info: # //  Copyright 1991-2012 Mentor Graphics Corporation" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //  All Rights Reserved." {  } {  } 0 0 "ModelSim Info: # //  All Rights Reserved." 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //" {  } {  } 0 0 "ModelSim Info: # //" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION" {  } {  } 0 0 "ModelSim Info: # //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS" {  } {  } 0 0 "ModelSim Info: # //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //  LICENSORS AND IS SUBJECT TO LICENSE TERMS." {  } {  } 0 0 "ModelSim Info: # //  LICENSORS AND IS SUBJECT TO LICENSE TERMS." 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //" {  } {  } 0 0 "ModelSim Info: # //" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # // NOT FOR CORPORATE OR PRODUCTION USE." {  } {  } 0 0 "ModelSim Info: # // NOT FOR CORPORATE OR PRODUCTION USE." 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT." {  } {  } 0 0 "ModelSim Info: # // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT." 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # // FOR HIGHER EDUCATION PURPOSES ONLY" {  } {  } 0 0 "ModelSim Info: # // FOR HIGHER EDUCATION PURPOSES ONLY" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # //" {  } {  } 0 0 "ModelSim Info: # //" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /NA=MUX4X1_vhd.sdo -t 1ps MUX4X1 " {  } {  } 0 0 "ModelSim Info: # vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /NA=MUX4X1_vhd.sdo -t 1ps MUX4X1 " 0 0 "" 0 0 1353598304297 ""}
{ "Error" "0" "" "ModelSim Error: # ** Error: ModelSim PE Student Edition license key file not found at C:\\Modeltech_pe_edu_10.1d\\win32pe_edu\\..\\student_license.dat." {  } {  } 0 0 "ModelSim Error: # ** Error: ModelSim PE Student Edition license key file not found at C:\\Modeltech_pe_edu_10.1d\\win32pe_edu\\..\\student_license.dat." 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # ** FATAL ERROR: ModelSim PE Student Edition licensing failure due to one or more problems with the license key such as:" {  } {  } 0 0 "ModelSim Info: # ** FATAL ERROR: ModelSim PE Student Edition licensing failure due to one or more problems with the license key such as:" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # - it is not found" {  } {  } 0 0 "ModelSim Info: # - it is not found" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # - it has expired" {  } {  } 0 0 "ModelSim Info: # - it has expired" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # - it is not for this user" {  } {  } 0 0 "ModelSim Info: # - it is not for this user" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # - it is not for this computer" {  } {  } 0 0 "ModelSim Info: # - it is not for this computer" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # - it is not for this version of ModelSim PE Student Edition." {  } {  } 0 0 "ModelSim Info: # - it is not for this version of ModelSim PE Student Edition." 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # Please go to http://www.model.com and download an updated copy of the ModelSim PE Student Edition." {  } {  } 0 0 "ModelSim Info: # Please go to http://www.model.com and download an updated copy of the ModelSim PE Student Edition." 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # Error loading design" {  } {  } 0 0 "ModelSim Info: # Error loading design" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # Error: Error loading design " {  } {  } 0 0 "ModelSim Info: # Error: Error loading design " 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: #        Pausing macro execution " {  } {  } 0 0 "ModelSim Info: #        Pausing macro execution " 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # MACRO ./MUX4X1_run_msim_gate_vhdl.do PAUSED at line 30" {  } {  } 0 0 "ModelSim Info: # MACRO ./MUX4X1_run_msim_gate_vhdl.do PAUSED at line 30" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: dataset reload -f" {  } {  } 0 0 "ModelSim Info: dataset reload -f" 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # wrong number of args for \"dataset info\"." {  } {  } 0 0 "ModelSim Info: # wrong number of args for \"dataset info\"." 0 0 "" 0 0 1353598304297 ""}
{ "Info" "0" "" "ModelSim Info: # Usage: dataset info <option> <dataset_name>" {  } {  } 0 0 "ModelSim Info: # Usage: dataset info <option> <dataset_name>" 0 0 "" 0 0 1353598304297 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "" 0 0 1353598304407 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "" 0 0 1353598304407 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/workspace/sistemasVLSI/Exercicio0/MUX4X1_nativelink_simulation.rpt" {  } { { "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1_nativelink_simulation.rpt" "0" { Text "C:/workspace/sistemasVLSI/Exercicio0/MUX4X1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/workspace/sistemasVLSI/Exercicio0/MUX4X1_nativelink_simulation.rpt" 0 0 "" 0 0 1353598304407 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 17 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 17 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353598305016 ""}
