Timing Analyzer report for circuit
Wed Jan 10 07:48:18 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'clock'
 13. Slow 1200mV 125C Model Setup: 'controllerQ:inst|ps.init'
 14. Slow 1200mV 125C Model Setup: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 15. Slow 1200mV 125C Model Hold: 'clock'
 16. Slow 1200mV 125C Model Hold: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 17. Slow 1200mV 125C Model Hold: 'controllerQ:inst|ps.init'
 18. Slow 1200mV 125C Model Metastability Summary
 19. Slow 1200mV -40C Model Fmax Summary
 20. Slow 1200mV -40C Model Setup Summary
 21. Slow 1200mV -40C Model Hold Summary
 22. Slow 1200mV -40C Model Recovery Summary
 23. Slow 1200mV -40C Model Removal Summary
 24. Slow 1200mV -40C Model Minimum Pulse Width Summary
 25. Slow 1200mV -40C Model Setup: 'clock'
 26. Slow 1200mV -40C Model Setup: 'controllerQ:inst|ps.init'
 27. Slow 1200mV -40C Model Setup: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 28. Slow 1200mV -40C Model Hold: 'clock'
 29. Slow 1200mV -40C Model Hold: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 30. Slow 1200mV -40C Model Hold: 'controllerQ:inst|ps.init'
 31. Slow 1200mV -40C Model Metastability Summary
 32. Fast 1200mV -40C Model Setup Summary
 33. Fast 1200mV -40C Model Hold Summary
 34. Fast 1200mV -40C Model Recovery Summary
 35. Fast 1200mV -40C Model Removal Summary
 36. Fast 1200mV -40C Model Minimum Pulse Width Summary
 37. Fast 1200mV -40C Model Setup: 'clock'
 38. Fast 1200mV -40C Model Setup: 'controllerQ:inst|ps.init'
 39. Fast 1200mV -40C Model Setup: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 40. Fast 1200mV -40C Model Hold: 'clock'
 41. Fast 1200mV -40C Model Hold: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 42. Fast 1200mV -40C Model Hold: 'controllerQ:inst|ps.init'
 43. Fast 1200mV -40C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv n40c Model)
 48. Signal Integrity Metrics (Slow 1200mv 125c Model)
 49. Signal Integrity Metrics (Fast 1200mv n40c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; circuit                                                ;
; Device Family         ; Cyclone IV GX                                          ;
; Device Name           ; EP4CGX15BF14A7                                         ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.0%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------+
; clock                                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                                          ;
; controllerQ:inst|ps.init                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controllerQ:inst|ps.init }                                                                                       ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] } ;
+----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                     ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------+------+
; 97.73 MHz  ; 97.73 MHz       ; clock                                                                                                          ;      ;
; 235.96 MHz ; 235.96 MHz      ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ;      ;
; 427.53 MHz ; 427.53 MHz      ; controllerQ:inst|ps.init                                                                                       ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                          ; -9.232 ; -227.009      ;
; controllerQ:inst|ps.init                                                                                       ; -3.590 ; -3.590        ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -2.199 ; -16.124       ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+-------+---------------+
; clock                                                                                                          ; 0.424 ; 0.000         ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.583 ; 0.000         ;
; controllerQ:inst|ps.init                                                                                       ; 0.832 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                          ; -3.000 ; -116.277      ;
; controllerQ:inst|ps.init                                                                                       ; 0.393  ; 0.000         ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.420  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clock'                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.232 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 10.154     ;
; -9.222 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 10.144     ;
; -9.094 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 10.017     ;
; -9.084 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 10.007     ;
; -9.062 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.984      ;
; -9.052 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.974      ;
; -9.020 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.942      ;
; -9.001 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.923      ;
; -8.987 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.909      ;
; -8.977 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.899      ;
; -8.940 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.863      ;
; -8.932 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.855      ;
; -8.930 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.853      ;
; -8.928 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.850      ;
; -8.913 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.835      ;
; -8.906 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.828      ;
; -8.889 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.811      ;
; -8.888 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.810      ;
; -8.887 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.809      ;
; -8.882 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.805      ;
; -8.879 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.801      ;
; -8.877 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.799      ;
; -8.863 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.786      ;
; -8.850 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.772      ;
; -8.831 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.753      ;
; -8.825 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.747      ;
; -8.819 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.742      ;
; -8.809 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.732      ;
; -8.795 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.718      ;
; -8.785 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.708      ;
; -8.775 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.698      ;
; -8.775 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.697      ;
; -8.768 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.691      ;
; -8.758 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.680      ;
; -8.756 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.678      ;
; -8.750 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.673      ;
; -8.743 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.665      ;
; -8.736 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.658      ;
; -8.728 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.651      ;
; -8.727 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.649      ;
; -8.718 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.640      ;
; -8.709 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.632      ;
; -8.677 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.599      ;
; -8.675 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.597      ;
; -8.668 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.590      ;
; -8.661 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.583      ;
; -8.658 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.580      ;
; -8.657 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.580      ;
; -8.656 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.578      ;
; -8.643 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.565      ;
; -8.641 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.563      ;
; -8.636 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.559      ;
; -8.633 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.556      ;
; -8.621 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.544      ;
; -8.614 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.537      ;
; -8.607 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.530      ;
; -8.596 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.519      ;
; -8.591 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.513      ;
; -8.588 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.511      ;
; -8.585 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.076     ; 9.506      ;
; -8.583 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.506      ;
; -8.574 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.497      ;
; -8.570 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.492      ;
; -8.568 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.490      ;
; -8.568 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.490      ;
; -8.564 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.487      ;
; -8.563 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.485      ;
; -8.561 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.483      ;
; -8.558 ; controllerQ:inst|ps.mult3                     ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.480      ;
; -8.547 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.076     ; 9.468      ;
; -8.545 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.467      ;
; -8.543 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.465      ;
; -8.538 ; controllerQ:inst|ps.mult3                     ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.461      ;
; -8.537 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.076     ; 9.458      ;
; -8.515 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.437      ;
; -8.512 ; controllerQ:inst|ps.mult4                     ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.434      ;
; -8.500 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.423      ;
; -8.493 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.416      ;
; -8.492 ; controllerQ:inst|ps.mult4                     ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.415      ;
; -8.477 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.399      ;
; -8.476 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.399      ;
; -8.475 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.398      ;
; -8.471 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.393      ;
; -8.469 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.392      ;
; -8.467 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.389      ;
; -8.467 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.389      ;
; -8.451 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.374      ;
; -8.428 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.351      ;
; -8.398 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 9.320      ;
; -8.369 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.291      ;
; -8.349 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.272      ;
; -8.335 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.076     ; 9.256      ;
; -8.317 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.239      ;
; -8.316 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.076     ; 9.237      ;
; -8.299 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.222      ;
; -8.296 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.218      ;
; -8.276 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.199      ;
; -8.275 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.198      ;
; -8.266 ; controllerQ:inst|ps.mult3                     ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 9.189      ;
; -8.265 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 9.187      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'controllerQ:inst|ps.init'                                                                                                   ;
+--------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -3.590 ; controllerQ:inst|ps.mult1 ; controllerQ:inst|addci ; clock                    ; controllerQ:inst|ps.init ; 0.500        ; -1.550     ; 1.111      ;
; -1.339 ; controllerQ:inst|addci    ; controllerQ:inst|addci ; controllerQ:inst|ps.init ; controllerQ:inst|ps.init ; 1.000        ; -0.021     ; 0.909      ;
+--------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                ; Launch Clock                                                                                                   ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.199 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.805      ; 3.153      ;
; -2.089 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.843      ; 3.082      ;
; -2.074 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.795      ; 3.019      ;
; -2.069 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.940      ; 2.980      ;
; -2.037 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.852      ; 3.039      ;
; -2.035 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.856      ; 3.046      ;
; -2.022 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.808      ; 2.985      ;
; -2.015 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.853      ; 3.017      ;
; -2.010 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.804      ; 2.964      ;
; -2.001 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.851      ; 3.001      ;
; -1.987 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.988      ; 2.946      ;
; -1.955 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.805      ; 2.909      ;
; -1.909 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.803      ; 2.861      ;
; -1.872 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.809      ; 2.831      ;
; -1.865 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.857      ; 2.872      ;
; -1.822 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.852      ; 2.830      ;
; -1.808 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.795      ; 2.753      ;
; -1.745 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.940      ; 2.656      ;
; -1.734 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.804      ; 2.688      ;
; -1.710 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.808      ; 2.673      ;
; -1.619 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.525      ; 5.037      ;
; -1.606 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.804      ; 2.566      ;
; -1.591 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.803      ; 2.543      ;
; -1.559 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.809      ; 2.518      ;
; -1.537 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.527      ; 4.957      ;
; -1.524 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.662      ; 4.901      ;
; -1.517 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.517      ; 4.928      ;
; -1.489 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.526      ; 4.909      ;
; -1.461 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.530      ; 4.890      ;
; -1.395 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.526      ; 4.821      ;
; -1.367 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.531      ; 4.792      ;
; -1.166 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.525      ; 5.084      ;
; -1.073 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.527      ; 4.993      ;
; -1.019 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.517      ; 4.930      ;
; -1.008 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.662      ; 4.885      ;
; -0.964 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.526      ; 4.884      ;
; -0.947 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.530      ; 4.876      ;
; -0.865 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.526      ; 4.791      ;
; -0.834 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.531      ; 4.759      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.424 ; controllerQ:inst|ps.idle                                                                                       ; controllerQ:inst|ps.idle                                                                                       ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 0.686      ;
; 0.448 ; controllerQ:inst|ps.mult2                                                                                      ; controllerQ:inst|ps.mult3                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 0.710      ;
; 0.703 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock       ; 0.000        ; 2.722      ; 3.876      ;
; 0.724 ; controllerQ:inst|ps.mult3                                                                                      ; controllerQ:inst|ps.mult4                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 0.986      ;
; 0.753 ; controllerQ:inst|ps.mult4                                                                                      ; controllerQ:inst|ps.compare                                                                                    ; clock                                                                                                          ; clock       ; 0.000        ; 0.493      ; 1.433      ;
; 0.761 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clock                                                                                                          ; clock       ; 0.000        ; 0.045      ; 0.993      ;
; 0.842 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.723      ; 4.006      ;
; 0.842 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.723      ; 4.006      ;
; 0.842 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.723      ; 4.006      ;
; 0.842 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.723      ; 4.006      ;
; 0.863 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.125      ;
; 0.892 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.154      ;
; 0.899 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[2]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.597      ; 2.203      ;
; 0.911 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.597      ; 2.215      ;
; 0.918 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.597      ; 2.222      ;
; 0.934 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.597      ; 2.238      ;
; 0.935 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.597      ; 2.239      ;
; 0.935 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.597      ; 2.239      ;
; 0.941 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.597      ; 2.245      ;
; 0.949 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.112      ;
; 0.951 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.114      ;
; 0.961 ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.load                                                                                       ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.721      ; 4.123      ;
; 0.968 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.596      ; 2.271      ;
; 0.991 ; controllerQ:inst|ps.mult1                                                                                      ; controllerQ:inst|ps.mult2                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.151      ; 1.329      ;
; 0.992 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.674      ; 4.107      ;
; 1.014 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.720      ; 4.175      ;
; 1.014 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.720      ; 4.175      ;
; 1.014 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.720      ; 4.175      ;
; 1.014 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.720      ; 4.175      ;
; 1.014 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.720      ; 4.175      ;
; 1.014 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.720      ; 4.175      ;
; 1.014 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.720      ; 4.175      ;
; 1.014 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.720      ; 4.175      ;
; 1.014 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.720      ; 4.175      ;
; 1.017 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.596      ; 2.320      ;
; 1.018 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.181      ;
; 1.019 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.182      ;
; 1.019 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.182      ;
; 1.027 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.596      ; 2.330      ;
; 1.033 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.196      ;
; 1.037 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.200      ;
; 1.038 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[3]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.201      ;
; 1.038 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[2]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.201      ;
; 1.040 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.596      ; 2.343      ;
; 1.041 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.721      ; 4.203      ;
; 1.041 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.721      ; 4.203      ;
; 1.041 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.721      ; 4.203      ;
; 1.041 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.721      ; 4.203      ;
; 1.041 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[2]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.721      ; 4.203      ;
; 1.041 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.721      ; 4.203      ;
; 1.041 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.721      ; 4.203      ;
; 1.046 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.596      ; 2.349      ;
; 1.050 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.596      ; 2.353      ;
; 1.056 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.596      ; 2.359      ;
; 1.074 ; controllerQ:inst|ps.compare                                                                                    ; controllerQ:inst|ps.subadd                                                                                     ; clock                                                                                                          ; clock       ; 0.000        ; -0.328     ; 0.933      ;
; 1.079 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.242      ;
; 1.079 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.242      ;
; 1.079 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.242      ;
; 1.090 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.253      ;
; 1.091 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock       ; 0.000        ; 2.674      ; 4.216      ;
; 1.100 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.596      ; 2.403      ;
; 1.109 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[7]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.272      ;
; 1.112 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[8]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.722      ; 4.275      ;
; 1.114 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.596      ; 2.417      ;
; 1.115 ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.721      ; 4.277      ;
; 1.140 ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.074      ; 1.401      ;
; 1.148 ; controllerQ:inst|ps.compare                                                                                    ; controllerQ:inst|ps.idle                                                                                       ; clock                                                                                                          ; clock       ; 0.000        ; -0.328     ; 1.007      ;
; 1.171 ; controllerQ:inst|ps.subadd                                                                                     ; controllerQ:inst|ps.mult1                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.058      ; 1.416      ;
; 1.181 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.443      ;
; 1.183 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.445      ;
; 1.216 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.478      ;
; 1.222 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock       ; -0.500       ; 2.722      ; 3.895      ;
; 1.296 ; datapathfinal:inst2|registerQ:treg|regout[7]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.073      ; 1.556      ;
; 1.333 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clock                                                                                                          ; clock       ; 0.000        ; 0.057      ; 1.577      ;
; 1.354 ; controllerQ:inst|ps.load                                                                                       ; controllerQ:inst|ps.mult1                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.058      ; 1.599      ;
; 1.356 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clock                                                                                                          ; clock       ; 0.000        ; 0.057      ; 1.600      ;
; 1.372 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.723      ; 4.036      ;
; 1.372 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.723      ; 4.036      ;
; 1.372 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.723      ; 4.036      ;
; 1.372 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.723      ; 4.036      ;
; 1.387 ; datapathfinal:inst2|registerQ:treg|regout[12]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.073      ; 1.647      ;
; 1.400 ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.662      ;
; 1.410 ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.672      ;
; 1.413 ; datapathfinal:inst2|registerQ:treg|regout[8]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.073      ; 1.673      ;
; 1.421 ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.683      ;
; 1.428 ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.690      ;
; 1.437 ; controllerQ:inst|ps.load                                                                                       ; datapathfinal:inst2|registerQ:xreg|regout[12]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.699      ;
; 1.437 ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.load                                                                                       ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.721      ; 4.099      ;
; 1.441 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.722      ; 4.104      ;
; 1.448 ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.710      ;
; 1.465 ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.074      ; 1.726      ;
; 1.466 ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.728      ;
; 1.481 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.722      ; 4.144      ;
; 1.482 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.722      ; 4.145      ;
; 1.482 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.722      ; 4.145      ;
; 1.483 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.722      ; 4.146      ;
; 1.485 ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.747      ;
; 1.497 ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.075      ; 1.759      ;
; 1.497 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.722      ; 4.160      ;
; 1.501 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.722      ; 4.164      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                ; Launch Clock                                                                                                   ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.583 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.677      ; 4.494      ;
; 0.650 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.814      ; 4.698      ;
; 0.693 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.673      ; 4.600      ;
; 0.733 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.677      ; 4.644      ;
; 0.736 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.672      ; 4.642      ;
; 0.751 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.663      ; 4.648      ;
; 0.850 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.674      ; 4.758      ;
; 0.983 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.671      ; 4.888      ;
; 1.100 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.677      ; 4.531      ;
; 1.147 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.814      ; 4.715      ;
; 1.188 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.673      ; 4.615      ;
; 1.217 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.672      ; 4.643      ;
; 1.227 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.663      ; 4.644      ;
; 1.246 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.677      ; 4.677      ;
; 1.279 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.056      ; 2.365      ;
; 1.286 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.674      ; 4.714      ;
; 1.301 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.060      ; 2.391      ;
; 1.302 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.197      ; 2.529      ;
; 1.338 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.054      ; 2.422      ;
; 1.410 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.046      ; 2.486      ;
; 1.420 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.671      ; 4.845      ;
; 1.435 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.055      ; 2.520      ;
; 1.451 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.060      ; 2.541      ;
; 1.494 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.243      ; 2.767      ;
; 1.534 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.102      ; 2.666      ;
; 1.542 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.054      ; 2.626      ;
; 1.560 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.197      ; 2.787      ;
; 1.561 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.106      ; 2.697      ;
; 1.606 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.060      ; 2.696      ;
; 1.630 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.092      ; 2.752      ;
; 1.635 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.106      ; 2.771      ;
; 1.638 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.101      ; 2.769      ;
; 1.639 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.103      ; 2.772      ;
; 1.642 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.057      ; 2.729      ;
; 1.668 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.100      ; 2.798      ;
; 1.712 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.046      ; 2.788      ;
; 1.715 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.060      ; 2.805      ;
; 1.738 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.055      ; 2.823      ;
; 1.848 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.057      ; 2.935      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'controllerQ:inst|ps.init'                                                                                                   ;
+-------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.832 ; controllerQ:inst|addci    ; controllerQ:inst|addci ; controllerQ:inst|ps.init ; controllerQ:inst|ps.init ; 0.000        ; 0.021      ; 0.853      ;
; 2.869 ; controllerQ:inst|ps.mult1 ; controllerQ:inst|addci ; clock                    ; controllerQ:inst|ps.init ; -0.500       ; -1.401     ; 0.988      ;
+-------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                     ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------+------+
; 114.06 MHz ; 114.06 MHz      ; clock                                                                                                          ;      ;
; 286.7 MHz  ; 286.7 MHz       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ;      ;
; 483.79 MHz ; 483.79 MHz      ; controllerQ:inst|ps.init                                                                                       ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                          ; -7.767 ; -191.552      ;
; controllerQ:inst|ps.init                                                                                       ; -3.122 ; -3.122        ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -1.796 ; -13.140       ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+-------+---------------+
; clock                                                                                                          ; 0.342 ; 0.000         ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.527 ; 0.000         ;
; controllerQ:inst|ps.init                                                                                       ; 0.713 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                          ; -3.000 ; -94.500       ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.358  ; 0.000         ;
; controllerQ:inst|ps.init                                                                                       ; 0.446  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock'                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.767 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.704      ;
; -7.757 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.694      ;
; -7.665 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.602      ;
; -7.658 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.596      ;
; -7.655 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.592      ;
; -7.648 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.586      ;
; -7.632 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.569      ;
; -7.629 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 8.565      ;
; -7.622 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.559      ;
; -7.620 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.557      ;
; -7.604 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.541      ;
; -7.586 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 8.522      ;
; -7.572 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.509      ;
; -7.567 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.504      ;
; -7.566 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.503      ;
; -7.557 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.494      ;
; -7.527 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.463      ;
; -7.520 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.457      ;
; -7.520 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.457      ;
; -7.518 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.455      ;
; -7.513 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.451      ;
; -7.511 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.449      ;
; -7.502 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.439      ;
; -7.496 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.433      ;
; -7.495 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.433      ;
; -7.494 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 8.430      ;
; -7.486 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.423      ;
; -7.485 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.422      ;
; -7.484 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.420      ;
; -7.477 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.414      ;
; -7.469 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.406      ;
; -7.466 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.404      ;
; -7.464 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.401      ;
; -7.457 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.395      ;
; -7.456 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.394      ;
; -7.451 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 8.387      ;
; -7.443 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.381      ;
; -7.437 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.374      ;
; -7.433 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.371      ;
; -7.431 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.368      ;
; -7.429 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.367      ;
; -7.429 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.365      ;
; -7.422 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.359      ;
; -7.420 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.357      ;
; -7.419 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.357      ;
; -7.404 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.341      ;
; -7.386 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.322      ;
; -7.366 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.303      ;
; -7.358 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.294      ;
; -7.349 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.286      ;
; -7.341 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.278      ;
; -7.333 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.270      ;
; -7.328 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.265      ;
; -7.325 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.262      ;
; -7.319 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.257      ;
; -7.315 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.251      ;
; -7.305 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.242      ;
; -7.305 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.242      ;
; -7.304 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.241      ;
; -7.303 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.241      ;
; -7.298 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.236      ;
; -7.296 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.234      ;
; -7.295 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.232      ;
; -7.291 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.228      ;
; -7.287 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.224      ;
; -7.285 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.222      ;
; -7.284 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.222      ;
; -7.283 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.220      ;
; -7.282 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.220      ;
; -7.280 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.218      ;
; -7.271 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.209      ;
; -7.266 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.204      ;
; -7.265 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.203      ;
; -7.262 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.199      ;
; -7.248 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.185      ;
; -7.242 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.180      ;
; -7.239 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.176      ;
; -7.232 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.170      ;
; -7.230 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.167      ;
; -7.228 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.165      ;
; -7.228 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.166      ;
; -7.222 ; controllerQ:inst|ps.mult3                     ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.159      ;
; -7.221 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.159      ;
; -7.209 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.146      ;
; -7.206 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.143      ;
; -7.188 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.125      ;
; -7.176 ; controllerQ:inst|ps.mult3                     ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.114      ;
; -7.176 ; controllerQ:inst|ps.mult4                     ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.113      ;
; -7.155 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.091      ;
; -7.152 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 8.089      ;
; -7.146 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.083      ;
; -7.141 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.078      ;
; -7.130 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.067      ;
; -7.130 ; controllerQ:inst|ps.mult4                     ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.062     ; 8.068      ;
; -7.112 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.048      ;
; -7.070 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.007      ;
; -7.066 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[4]  ; clock        ; clock       ; 1.000        ; -0.063     ; 8.003      ;
; -7.060 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 7.996      ;
; -7.051 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.063     ; 7.988      ;
; -7.045 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[4]  ; clock        ; clock       ; 1.000        ; -0.063     ; 7.982      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'controllerQ:inst|ps.init'                                                                                                   ;
+--------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -3.122 ; controllerQ:inst|ps.mult1 ; controllerQ:inst|addci ; clock                    ; controllerQ:inst|ps.init ; 0.500        ; -1.377     ; 0.966      ;
; -1.067 ; controllerQ:inst|addci    ; controllerQ:inst|addci ; controllerQ:inst|ps.init ; controllerQ:inst|ps.init ; 1.000        ; -0.017     ; 0.791      ;
+--------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                ; Launch Clock                                                                                                   ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.796 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.749      ; 2.803      ;
; -1.696 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.740      ; 2.697      ;
; -1.673 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.748      ; 2.682      ;
; -1.669 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.758      ; 2.692      ;
; -1.665 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.750      ; 2.680      ;
; -1.653 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.757      ; 2.668      ;
; -1.651 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.874      ; 2.635      ;
; -1.649 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.754      ; 2.660      ;
; -1.644 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.747      ; 2.653      ;
; -1.635 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.755      ; 2.652      ;
; -1.632 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.866      ; 2.608      ;
; -1.604 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.749      ; 2.611      ;
; -1.540 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.746      ; 2.543      ;
; -1.519 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.750      ; 2.530      ;
; -1.516 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.756      ; 2.536      ;
; -1.495 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.758      ; 2.514      ;
; -1.454 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.740      ; 2.455      ;
; -1.403 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.866      ; 2.379      ;
; -1.368 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.750      ; 2.383      ;
; -1.365 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.747      ; 2.374      ;
; -1.299 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.748      ; 2.311      ;
; -1.272 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.746      ; 2.275      ;
; -1.244 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.078      ; 4.298      ;
; -1.221 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.750      ; 2.232      ;
; -1.179 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.075      ; 4.229      ;
; -1.163 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.079      ; 4.225      ;
; -1.136 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.077      ; 4.195      ;
; -1.104 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.195      ; 4.127      ;
; -1.102 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.075      ; 4.652      ;
; -1.092 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.079      ; 4.150      ;
; -1.091 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.069      ; 4.139      ;
; -1.076 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.076      ; 4.132      ;
; -1.000 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.078      ; 4.554      ;
; -0.919 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.069      ; 4.467      ;
; -0.908 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.195      ; 4.431      ;
; -0.892 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.076      ; 4.448      ;
; -0.858 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.079      ; 4.420      ;
; -0.645 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.077      ; 4.204      ;
; -0.613 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.079      ; 4.171      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.342 ; controllerQ:inst|ps.idle                                                                                       ; controllerQ:inst|ps.idle                                                                                       ; clock                                                                                                          ; clock       ; 0.000        ; 0.064      ; 0.574      ;
; 0.396 ; controllerQ:inst|ps.mult2                                                                                      ; controllerQ:inst|ps.mult3                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 0.627      ;
; 0.636 ; controllerQ:inst|ps.mult3                                                                                      ; controllerQ:inst|ps.mult4                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 0.867      ;
; 0.666 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clock                                                                                                          ; clock       ; 0.000        ; 0.038      ; 0.872      ;
; 0.673 ; controllerQ:inst|ps.mult4                                                                                      ; controllerQ:inst|ps.compare                                                                                    ; clock                                                                                                          ; clock       ; 0.000        ; 0.434      ; 1.275      ;
; 0.758 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; clock                                                                                                          ; clock       ; 0.000        ; 0.064      ; 0.990      ;
; 0.759 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.331      ; 3.486      ;
; 0.759 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.331      ; 3.486      ;
; 0.759 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.331      ; 3.486      ;
; 0.759 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.331      ; 3.486      ;
; 0.762 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[2]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.383      ; 1.833      ;
; 0.763 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.383      ; 1.834      ;
; 0.773 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.383      ; 1.844      ;
; 0.784 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.383      ; 1.855      ;
; 0.785 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.383      ; 1.856      ;
; 0.787 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.383      ; 1.858      ;
; 0.788 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clock                                                                                                          ; clock       ; 0.000        ; 0.064      ; 1.020      ;
; 0.797 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.383      ; 1.868      ;
; 0.804 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock       ; 0.000        ; 2.329      ; 3.539      ;
; 0.804 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.382      ; 1.874      ;
; 0.861 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.382      ; 1.931      ;
; 0.869 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.382      ; 1.939      ;
; 0.877 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.382      ; 1.947      ;
; 0.883 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.382      ; 1.953      ;
; 0.884 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.382      ; 1.954      ;
; 0.889 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.382      ; 1.959      ;
; 0.898 ; controllerQ:inst|ps.mult1                                                                                      ; controllerQ:inst|ps.mult2                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.094      ; 1.160      ;
; 0.904 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.327      ; 3.627      ;
; 0.904 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.327      ; 3.627      ;
; 0.904 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.327      ; 3.627      ;
; 0.904 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.327      ; 3.627      ;
; 0.904 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.327      ; 3.627      ;
; 0.904 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.327      ; 3.627      ;
; 0.904 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.327      ; 3.627      ;
; 0.904 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.327      ; 3.627      ;
; 0.904 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.327      ; 3.627      ;
; 0.914 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.382      ; 1.984      ;
; 0.919 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.328      ; 3.643      ;
; 0.919 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.328      ; 3.643      ;
; 0.919 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.328      ; 3.643      ;
; 0.919 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.328      ; 3.643      ;
; 0.919 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[2]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.328      ; 3.643      ;
; 0.919 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.328      ; 3.643      ;
; 0.919 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.328      ; 3.643      ;
; 0.936 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 1.382      ; 2.006      ;
; 0.942 ; controllerQ:inst|ps.subadd                                                                                     ; controllerQ:inst|ps.mult1                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.081      ; 1.191      ;
; 0.944 ; controllerQ:inst|ps.compare                                                                                    ; controllerQ:inst|ps.subadd                                                                                     ; clock                                                                                                          ; clock       ; 0.000        ; -0.293     ; 0.819      ;
; 0.948 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.673      ;
; 0.948 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.673      ;
; 0.948 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[3]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.673      ;
; 0.948 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.673      ;
; 0.948 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[2]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.673      ;
; 0.974 ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.062      ; 1.204      ;
; 0.984 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.709      ;
; 0.984 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[8]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.709      ;
; 0.984 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.709      ;
; 0.984 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.709      ;
; 0.990 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[7]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.330      ; 3.716      ;
; 0.990 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.330      ; 3.716      ;
; 1.001 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clock                                                                                                          ; clock       ; 0.000        ; 0.064      ; 1.233      ;
; 1.005 ; controllerQ:inst|ps.compare                                                                                    ; controllerQ:inst|ps.idle                                                                                       ; clock                                                                                                          ; clock       ; 0.000        ; -0.293     ; 0.880      ;
; 1.008 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.321      ; 3.725      ;
; 1.015 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.330      ; 3.741      ;
; 1.019 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock       ; -0.500       ; 2.329      ; 3.254      ;
; 1.029 ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.load                                                                                       ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.754      ;
; 1.040 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock                                                                                                          ; clock       ; 0.000        ; 0.064      ; 1.272      ;
; 1.069 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock                                                                                                          ; clock       ; 0.000        ; 0.064      ; 1.301      ;
; 1.085 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock       ; 0.000        ; 2.321      ; 3.812      ;
; 1.089 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clock                                                                                                          ; clock       ; 0.000        ; 0.080      ; 1.337      ;
; 1.091 ; datapathfinal:inst2|registerQ:treg|regout[7]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.061      ; 1.320      ;
; 1.098 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clock                                                                                                          ; clock       ; 0.000        ; 0.080      ; 1.346      ;
; 1.113 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.838      ;
; 1.113 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.838      ;
; 1.113 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.838      ;
; 1.133 ; controllerQ:inst|ps.load                                                                                       ; controllerQ:inst|ps.mult1                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.081      ; 1.382      ;
; 1.160 ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 2.329      ; 3.885      ;
; 1.161 ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 1.392      ;
; 1.167 ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 1.398      ;
; 1.175 ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 1.406      ;
; 1.177 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.331      ; 3.404      ;
; 1.177 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.331      ; 3.404      ;
; 1.177 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.331      ; 3.404      ;
; 1.177 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.331      ; 3.404      ;
; 1.178 ; datapathfinal:inst2|registerQ:treg|regout[12]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.061      ; 1.407      ;
; 1.181 ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 1.412      ;
; 1.199 ; datapathfinal:inst2|registerQ:treg|regout[8]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.061      ; 1.428      ;
; 1.202 ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 1.433      ;
; 1.212 ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 1.443      ;
; 1.226 ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 1.457      ;
; 1.228 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.330      ; 3.454      ;
; 1.236 ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.063      ; 1.467      ;
; 1.236 ; controllerQ:inst|ps.load                                                                                       ; datapathfinal:inst2|registerQ:xreg|regout[12]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.064      ; 1.468      ;
; 1.249 ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.load                                                                                       ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.329      ; 3.474      ;
; 1.282 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.329      ; 3.507      ;
; 1.283 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.329      ; 3.508      ;
; 1.283 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.329      ; 3.508      ;
; 1.284 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.329      ; 3.509      ;
; 1.289 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock       ; -0.500       ; 2.321      ; 3.516      ;
; 1.296 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 2.329      ; 3.521      ;
; 1.299 ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.062      ; 1.529      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                ; Launch Clock                                                                                                   ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.527 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.209      ; 3.944      ;
; 0.629 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.206      ; 4.043      ;
; 0.694 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.208      ; 4.110      ;
; 0.727 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.328      ; 4.263      ;
; 0.800 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.207      ; 4.215      ;
; 0.808 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.198      ; 4.214      ;
; 0.817 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.205      ; 4.230      ;
; 0.913 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.328      ; 3.969      ;
; 0.975 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.205      ; 3.908      ;
; 0.976 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.198      ; 3.902      ;
; 0.989 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.209      ; 3.926      ;
; 1.011 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.965      ; 2.006      ;
; 1.029 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.207      ; 3.964      ;
; 1.036 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.968      ; 2.034      ;
; 1.045 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.087      ; 2.162      ;
; 1.047 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.208      ; 3.983      ;
; 1.060 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.204      ; 4.472      ;
; 1.075 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.963      ; 2.068      ;
; 1.081 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.206      ; 4.015      ;
; 1.117 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.957      ; 2.104      ;
; 1.137 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.204      ; 4.069      ;
; 1.196 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.964      ; 2.190      ;
; 1.202 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.967      ; 2.199      ;
; 1.245 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.963      ; 2.238      ;
; 1.252 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.094      ; 2.376      ;
; 1.281 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.972      ; 2.283      ;
; 1.291 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.968      ; 2.289      ;
; 1.300 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.087      ; 2.417      ;
; 1.311 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.975      ; 2.316      ;
; 1.352 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.964      ; 2.346      ;
; 1.354 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.966      ; 2.350      ;
; 1.363 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.973      ; 2.366      ;
; 1.398 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.971      ; 2.399      ;
; 1.399 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.970      ; 2.399      ;
; 1.401 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.957      ; 2.388      ;
; 1.427 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.974      ; 2.431      ;
; 1.432 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.964      ; 2.426      ;
; 1.437 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.967      ; 2.434      ;
; 1.475 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.966      ; 2.471      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'controllerQ:inst|ps.init'                                                                                                   ;
+-------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.713 ; controllerQ:inst|addci    ; controllerQ:inst|addci ; controllerQ:inst|ps.init ; controllerQ:inst|ps.init ; 0.000        ; 0.017      ; 0.730      ;
; 2.582 ; controllerQ:inst|ps.mult1 ; controllerQ:inst|addci ; clock                    ; controllerQ:inst|ps.init ; -0.500       ; -1.252     ; 0.850      ;
+-------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                          ; -3.690 ; -75.807       ;
; controllerQ:inst|ps.init                                                                                       ; -1.464 ; -1.464        ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.699 ; -4.890        ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+-------+---------------+
; clock                                                                                                          ; 0.178 ; 0.000         ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.271 ; 0.000         ;
; controllerQ:inst|ps.init                                                                                       ; 0.364 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                          ; -3.000 ; -65.639       ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.399  ; 0.000         ;
; controllerQ:inst|ps.init                                                                                       ; 0.435  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock'                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.690 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.643      ;
; -3.685 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.638      ;
; -3.630 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.584      ;
; -3.625 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.579      ;
; -3.611 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.564      ;
; -3.606 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.559      ;
; -3.597 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.550      ;
; -3.587 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.540      ;
; -3.585 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 4.537      ;
; -3.579 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.532      ;
; -3.568 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.521      ;
; -3.563 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.516      ;
; -3.555 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.509      ;
; -3.550 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.504      ;
; -3.541 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 4.493      ;
; -3.540 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.493      ;
; -3.537 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.490      ;
; -3.537 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.491      ;
; -3.533 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.486      ;
; -3.532 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.485      ;
; -3.528 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.481      ;
; -3.527 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.481      ;
; -3.525 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.478      ;
; -3.519 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.473      ;
; -3.518 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.471      ;
; -3.508 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.461      ;
; -3.506 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 4.458      ;
; -3.503 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.457      ;
; -3.500 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.453      ;
; -3.498 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.452      ;
; -3.495 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.449      ;
; -3.490 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.444      ;
; -3.481 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.434      ;
; -3.480 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.434      ;
; -3.475 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.428      ;
; -3.465 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.418      ;
; -3.463 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 4.415      ;
; -3.462 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 4.414      ;
; -3.462 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.416      ;
; -3.461 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.414      ;
; -3.457 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.410      ;
; -3.452 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.406      ;
; -3.450 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.403      ;
; -3.450 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.403      ;
; -3.444 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.398      ;
; -3.444 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.397      ;
; -3.440 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.393      ;
; -3.434 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.387      ;
; -3.432 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 4.384      ;
; -3.430 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.383      ;
; -3.430 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.383      ;
; -3.428 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 4.380      ;
; -3.426 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.379      ;
; -3.422 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.375      ;
; -3.419 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 4.371      ;
; -3.414 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.367      ;
; -3.410 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.364      ;
; -3.406 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.359      ;
; -3.405 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.359      ;
; -3.402 ; datapathfinal:inst2|registerQ:treg|regout[10] ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.356      ;
; -3.400 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.354      ;
; -3.398 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.351      ;
; -3.392 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.346      ;
; -3.392 ; datapathfinal:inst2|registerQ:treg|regout[4]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.346      ;
; -3.390 ; datapathfinal:inst2|registerQ:treg|regout[7]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.343      ;
; -3.388 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 4.340      ;
; -3.384 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 4.336      ;
; -3.384 ; datapathfinal:inst2|registerQ:treg|regout[8]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.338      ;
; -3.382 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.335      ;
; -3.378 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.331      ;
; -3.370 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.324      ;
; -3.354 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.308      ;
; -3.354 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.307      ;
; -3.353 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[11] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.307      ;
; -3.351 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.304      ;
; -3.351 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.304      ;
; -3.349 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.302      ;
; -3.346 ; datapathfinal:inst2|registerQ:treg|regout[6]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.299      ;
; -3.345 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[13] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.299      ;
; -3.344 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.297      ;
; -3.335 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.288      ;
; -3.335 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.288      ;
; -3.333 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.286      ;
; -3.328 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.281      ;
; -3.325 ; controllerQ:inst|ps.mult4                     ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.278      ;
; -3.308 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.261      ;
; -3.295 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.249      ;
; -3.292 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.245      ;
; -3.290 ; controllerQ:inst|ps.mult4                     ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.244      ;
; -3.279 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[14] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.233      ;
; -3.277 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.230      ;
; -3.273 ; datapathfinal:inst2|registerQ:treg|regout[9]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.226      ;
; -3.261 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.214      ;
; -3.258 ; controllerQ:inst|ps.mult3                     ; datapathfinal:inst2|registerQ:treg|regout[15] ; clock        ; clock       ; 1.000        ; -0.034     ; 4.212      ;
; -3.257 ; datapathfinal:inst2|registerQ:treg|regout[3]  ; datapathfinal:inst2|registerQ:treg|regout[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.210      ;
; -3.257 ; datapathfinal:inst2|registerQ:treg|regout[5]  ; datapathfinal:inst2|registerQ:treg|regout[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.210      ;
; -3.255 ; datapathfinal:inst2|registerQ:treg|regout[2]  ; datapathfinal:inst2|registerQ:treg|regout[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.208      ;
; -3.250 ; datapathfinal:inst2|registerQ:treg|regout[1]  ; datapathfinal:inst2|registerQ:treg|regout[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 4.203      ;
; -3.248 ; controllerQ:inst|ps.mult3                     ; datapathfinal:inst2|registerQ:treg|regout[12] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.201      ;
; -3.246 ; controllerQ:inst|ps.mult4                     ; datapathfinal:inst2|registerQ:treg|regout[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 4.199      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'controllerQ:inst|ps.init'                                                                                                   ;
+--------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.464 ; controllerQ:inst|ps.mult1 ; controllerQ:inst|addci ; clock                    ; controllerQ:inst|ps.init ; 0.500        ; -0.819     ; 0.484      ;
; -0.044 ; controllerQ:inst|addci    ; controllerQ:inst|addci ; controllerQ:inst|ps.init ; controllerQ:inst|ps.init ; 1.000        ; -0.010     ; 0.393      ;
+--------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                ; Launch Clock                                                                                                   ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.699 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.624      ; 2.536      ;
; -0.666 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.681      ; 2.485      ;
; -0.655 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.620      ; 2.492      ;
; -0.650 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.626      ; 2.493      ;
; -0.645 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.627      ; 2.485      ;
; -0.625 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.626      ; 2.468      ;
; -0.596 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.303      ; 1.503      ;
; -0.595 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.309      ; 1.508      ;
; -0.595 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.342      ; 1.537      ;
; -0.556 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.309      ; 1.469      ;
; -0.549 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.307      ; 1.456      ;
; -0.542 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.341      ; 1.487      ;
; -0.540 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.335      ; 1.479      ;
; -0.539 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.396      ; 1.460      ;
; -0.513 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.310      ; 1.423      ;
; -0.504 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.364      ; 1.393      ;
; -0.485 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.626      ; 2.329      ;
; -0.471 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.342      ; 1.413      ;
; -0.465 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.626      ; 2.308      ;
; -0.461 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.309      ; 1.374      ;
; -0.458 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.341      ; 1.403      ;
; -0.420 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.341      ; 1.365      ;
; -0.413 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.309      ; 1.327      ;
; -0.394 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.396      ; 1.315      ;
; -0.393 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.341      ; 1.338      ;
; -0.391 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.335      ; 1.330      ;
; -0.386 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.339      ; 1.325      ;
; -0.369 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.341      ; 1.314      ;
; -0.306 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.339      ; 1.245      ;
; -0.271 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.341      ; 1.216      ;
; -0.256 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.341      ; 1.202      ;
; 0.002  ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.627      ; 2.338      ;
; 0.033  ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.626      ; 2.310      ;
; 0.060  ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.624      ; 2.277      ;
; 0.077  ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.626      ; 2.267      ;
; 0.103  ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.620      ; 2.234      ;
; 0.109  ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.681      ; 2.210      ;
; 0.110  ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.626      ; 2.233      ;
; 0.130  ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.626      ; 2.213      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.178 ; controllerQ:inst|ps.idle                                                                                       ; controllerQ:inst|ps.idle                                                                                       ; clock                                                                                                          ; clock       ; 0.000        ; 0.036      ; 0.296      ;
; 0.189 ; controllerQ:inst|ps.mult2                                                                                      ; controllerQ:inst|ps.mult3                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.306      ;
; 0.250 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock       ; 0.000        ; 1.285      ; 1.750      ;
; 0.279 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.287      ; 1.771      ;
; 0.279 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.287      ; 1.771      ;
; 0.279 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.287      ; 1.771      ;
; 0.279 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.287      ; 1.771      ;
; 0.314 ; controllerQ:inst|ps.mult4                                                                                      ; controllerQ:inst|ps.compare                                                                                    ; clock                                                                                                          ; clock       ; 0.000        ; 0.222      ; 0.618      ;
; 0.316 ; controllerQ:inst|ps.mult3                                                                                      ; controllerQ:inst|ps.mult4                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.433      ;
; 0.324 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.317      ; 1.846      ;
; 0.334 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clock                                                                                                          ; clock       ; 0.000        ; 0.021      ; 0.437      ;
; 0.363 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; clock                                                                                                          ; clock       ; 0.000        ; 0.036      ; 0.481      ;
; 0.370 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock       ; 0.000        ; 1.317      ; 1.902      ;
; 0.370 ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.load                                                                                       ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.860      ;
; 0.373 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.286      ; 1.864      ;
; 0.382 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clock                                                                                                          ; clock       ; 0.000        ; 0.036      ; 0.500      ;
; 0.396 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.886      ;
; 0.396 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.886      ;
; 0.396 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.886      ;
; 0.402 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.892      ;
; 0.402 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.892      ;
; 0.402 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[3]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.892      ;
; 0.402 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.892      ;
; 0.402 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[2]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.892      ;
; 0.405 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.284      ; 1.894      ;
; 0.405 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.284      ; 1.894      ;
; 0.405 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.284      ; 1.894      ;
; 0.405 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.284      ; 1.894      ;
; 0.405 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[2]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.284      ; 1.894      ;
; 0.405 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.284      ; 1.894      ;
; 0.405 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.284      ; 1.894      ;
; 0.406 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.283      ; 1.894      ;
; 0.406 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.283      ; 1.894      ;
; 0.406 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.283      ; 1.894      ;
; 0.406 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.283      ; 1.894      ;
; 0.406 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.283      ; 1.894      ;
; 0.406 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.283      ; 1.894      ;
; 0.406 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.283      ; 1.894      ;
; 0.406 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.283      ; 1.894      ;
; 0.406 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:rreg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.283      ; 1.894      ;
; 0.411 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.901      ;
; 0.411 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[8]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.901      ;
; 0.411 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.901      ;
; 0.411 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.901      ;
; 0.414 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[7]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.286      ; 1.905      ;
; 0.419 ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.285      ; 1.909      ;
; 0.433 ; controllerQ:inst|ps.init                                                                                       ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; 0.000        ; 1.286      ; 1.924      ;
; 0.442 ; controllerQ:inst|ps.subadd                                                                                     ; controllerQ:inst|ps.mult1                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.084      ; 0.608      ;
; 0.458 ; controllerQ:inst|ps.mult1                                                                                      ; controllerQ:inst|ps.mult2                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.019      ; 0.559      ;
; 0.464 ; controllerQ:inst|ps.compare                                                                                    ; controllerQ:inst|ps.subadd                                                                                     ; clock                                                                                                          ; clock       ; 0.000        ; -0.144     ; 0.402      ;
; 0.489 ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.034      ; 0.605      ;
; 0.496 ; controllerQ:inst|ps.compare                                                                                    ; controllerQ:inst|ps.idle                                                                                       ; clock                                                                                                          ; clock       ; 0.000        ; -0.144     ; 0.434      ;
; 0.507 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clock                                                                                                          ; clock       ; 0.000        ; 0.036      ; 0.625      ;
; 0.509 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock                                                                                                          ; clock       ; 0.000        ; 0.036      ; 0.627      ;
; 0.519 ; controllerQ:inst|ps.load                                                                                       ; controllerQ:inst|ps.mult1                                                                                      ; clock                                                                                                          ; clock       ; 0.000        ; 0.084      ; 0.685      ;
; 0.520 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clock                                                                                                          ; clock       ; 0.000        ; 0.083      ; 0.685      ;
; 0.526 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock                                                                                                          ; clock       ; 0.000        ; 0.036      ; 0.644      ;
; 0.537 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clock                                                                                                          ; clock       ; 0.000        ; 0.083      ; 0.702      ;
; 0.561 ; datapathfinal:inst2|registerQ:treg|regout[7]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.033      ; 0.676      ;
; 0.565 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[2]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.785      ; 0.952      ;
; 0.569 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.785      ; 0.956      ;
; 0.571 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.785      ; 0.958      ;
; 0.574 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.785      ; 0.961      ;
; 0.575 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[6]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.785      ; 0.962      ;
; 0.575 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[4]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.785      ; 0.962      ;
; 0.579 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.785      ; 0.966      ;
; 0.588 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[13]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.784      ; 0.974      ;
; 0.596 ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.713      ;
; 0.598 ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.715      ;
; 0.602 ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.719      ;
; 0.605 ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.722      ;
; 0.606 ; datapathfinal:inst2|registerQ:treg|regout[12]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.033      ; 0.721      ;
; 0.611 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[9]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.784      ; 0.997      ;
; 0.614 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[7]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.784      ; 1.000      ;
; 0.615 ; datapathfinal:inst2|registerQ:treg|regout[8]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.033      ; 0.730      ;
; 0.617 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[12]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.784      ; 1.003      ;
; 0.618 ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[0]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.735      ;
; 0.620 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[10]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.784      ; 1.006      ;
; 0.621 ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.738      ;
; 0.621 ; controllerQ:inst|ps.load                                                                                       ; datapathfinal:inst2|registerQ:xreg|regout[12]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.036      ; 0.739      ;
; 0.621 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[14]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.784      ; 1.007      ;
; 0.623 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.784      ; 1.009      ;
; 0.624 ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.741      ;
; 0.629 ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.746      ;
; 0.633 ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[1]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.034      ; 0.749      ;
; 0.643 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[11]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.784      ; 1.029      ;
; 0.649 ; controllerQ:inst|addci                                                                                         ; datapathfinal:inst2|registerQ:rreg|regout[15]                                                                  ; controllerQ:inst|ps.init                                                                                       ; clock       ; -0.500       ; 0.784      ; 1.035      ;
; 0.689 ; datapathfinal:inst2|registerQ:rreg|regout[9]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[9]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.806      ;
; 0.691 ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[2]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.034      ; 0.807      ;
; 0.693 ; datapathfinal:inst2|registerQ:treg|regout[0]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.034      ; 0.809      ;
; 0.696 ; datapathfinal:inst2|registerQ:treg|regout[14]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[14]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.032      ; 0.810      ;
; 0.696 ; datapathfinal:inst2|registerQ:rreg|regout[14]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[14]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.813      ;
; 0.703 ; datapathfinal:inst2|registerQ:treg|regout[15]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[15]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.032      ; 0.817      ;
; 0.706 ; datapathfinal:inst2|registerQ:treg|regout[11]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[11]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.032      ; 0.820      ;
; 0.706 ; datapathfinal:inst2|registerQ:treg|regout[3]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[3]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.034      ; 0.822      ;
; 0.707 ; datapathfinal:inst2|registerQ:treg|regout[13]                                                                  ; datapathfinal:inst2|registerQ:rreg|regout[13]                                                                  ; clock                                                                                                          ; clock       ; 0.000        ; 0.032      ; 0.821      ;
; 0.710 ; datapathfinal:inst2|registerQ:treg|regout[6]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[6]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.034      ; 0.826      ;
; 0.711 ; datapathfinal:inst2|registerQ:treg|regout[5]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[5]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.034      ; 0.827      ;
; 0.712 ; datapathfinal:inst2|registerQ:rreg|regout[2]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[2]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.035      ; 0.829      ;
; 0.713 ; datapathfinal:inst2|registerQ:treg|regout[7]                                                                   ; datapathfinal:inst2|registerQ:rreg|regout[8]                                                                   ; clock                                                                                                          ; clock       ; 0.000        ; 0.033      ; 0.828      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                ; Launch Clock                                                                                                   ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.271 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.752      ; 2.126      ;
; 0.307 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.693      ; 2.103      ;
; 0.310 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.694      ; 2.107      ;
; 0.310 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.688      ; 2.101      ;
; 0.341 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.694      ; 2.138      ;
; 0.363 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.695      ; 2.161      ;
; 0.374 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.694      ; 2.171      ;
; 0.394 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.692      ; 2.189      ;
; 0.563 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.460      ; 1.053      ;
; 0.585 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.518      ; 1.133      ;
; 0.593 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.458      ; 1.081      ;
; 0.614 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.460      ; 1.104      ;
; 0.644 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.459      ; 1.133      ;
; 0.650 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.454      ; 1.134      ;
; 0.666 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.460      ; 1.156      ;
; 0.689 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.460      ; 1.179      ;
; 0.699 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.518      ; 1.247      ;
; 0.734 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.461      ; 1.225      ;
; 0.735 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[5] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.429      ; 1.194      ;
; 0.751 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.458      ; 1.239      ;
; 0.764 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[7] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.429      ; 1.223      ;
; 0.765 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[4] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.487      ; 1.282      ;
; 0.775 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.454      ; 1.259      ;
; 0.781 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.430      ; 1.241      ;
; 0.786 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.428      ; 1.244      ;
; 0.790 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.460      ; 1.280      ;
; 0.798 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[2] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.427      ; 1.255      ;
; 0.801 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[1] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.429      ; 1.260      ;
; 0.806 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[6] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.459      ; 1.295      ;
; 0.813 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; datapathfinal:inst2|romQ:inst2|temp[3] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.461      ; 1.304      ;
; 0.816 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; datapathfinal:inst2|romQ:inst2|temp[0] ; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.423      ; 1.269      ;
; 0.863 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[5] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.694      ; 2.180      ;
; 0.908 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[7] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.694      ; 2.225      ;
; 0.959 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[1] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.694      ; 2.276      ;
; 0.989 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[3] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.695      ; 2.307      ;
; 1.015 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[4] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.752      ; 2.390      ;
; 1.023 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[6] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.693      ; 2.339      ;
; 1.039 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[0] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.688      ; 2.350      ;
; 1.124 ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|romQ:inst2|temp[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.692      ; 2.439      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'controllerQ:inst|ps.init'                                                                                                   ;
+-------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.364 ; controllerQ:inst|addci    ; controllerQ:inst|addci ; controllerQ:inst|ps.init ; controllerQ:inst|ps.init ; 0.000        ; 0.010      ; 0.374      ;
; 1.666 ; controllerQ:inst|ps.mult1 ; controllerQ:inst|addci ; clock                    ; controllerQ:inst|ps.init ; -0.500       ; -0.746     ; 0.440      ;
+-------+---------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                ; -9.232   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clock                                                                                                          ; -9.232   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  controllerQ:inst|ps.init                                                                                       ; -3.590   ; 0.364 ; N/A      ; N/A     ; 0.393               ;
;  datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -2.199   ; 0.271 ; N/A      ; N/A     ; 0.358               ;
; Design-wide TNS                                                                                                 ; -246.723 ; 0.0   ; 0.0      ; 0.0     ; -116.277            ;
;  clock                                                                                                          ; -227.009 ; 0.000 ; N/A      ; N/A     ; -116.277            ;
;  controllerQ:inst|ps.init                                                                                       ; -3.590   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -16.124  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ready         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; start          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ready         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.34 V              ; -0.00641 V          ; 0.183 V                              ; 0.057 V                              ; 1.89e-09 s                  ; 1.74e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.34 V             ; -0.00641 V         ; 0.183 V                             ; 0.057 V                             ; 1.89e-09 s                 ; 1.74e-09 s                 ; No                        ; Yes                       ;
; out[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; out[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; out[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; out[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.41 V              ; -0.0158 V           ; 0.216 V                              ; 0.052 V                              ; 2.75e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.41 V             ; -0.0158 V          ; 0.216 V                             ; 0.052 V                             ; 2.75e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
; out[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; out[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.35 V              ; -0.00566 V          ; 0.203 V                              ; 0.063 V                              ; 1.89e-09 s                  ; 1.76e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.35 V             ; -0.00566 V         ; 0.203 V                             ; 0.063 V                             ; 1.89e-09 s                 ; 1.76e-09 s                 ; No                        ; Yes                       ;
; out[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.41 V              ; -0.0158 V           ; 0.216 V                              ; 0.052 V                              ; 2.75e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.41 V             ; -0.0158 V          ; 0.216 V                             ; 0.052 V                             ; 2.75e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
; out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.35 V              ; -0.00566 V          ; 0.203 V                              ; 0.063 V                              ; 1.89e-09 s                  ; 1.76e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.35 V             ; -0.00566 V         ; 0.203 V                             ; 0.063 V                             ; 1.89e-09 s                 ; 1.76e-09 s                 ; No                        ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.41 V              ; -0.0158 V           ; 0.216 V                              ; 0.052 V                              ; 2.75e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.41 V             ; -0.0158 V          ; 0.216 V                             ; 0.052 V                             ; 2.75e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.37e-09 V                   ; 2.4 V               ; -0.0401 V           ; 0.094 V                              ; 0.061 V                              ; 2.38e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.37e-09 V                  ; 2.4 V              ; -0.0401 V          ; 0.094 V                             ; 0.061 V                             ; 2.38e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.39 V              ; -0.0451 V           ; 0.141 V                              ; 0.088 V                              ; 2.57e-10 s                  ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.39 V             ; -0.0451 V          ; 0.141 V                             ; 0.088 V                             ; 2.57e-10 s                 ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ready         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; -0.00194 V          ; 0.121 V                              ; 0.033 V                              ; 2.59e-09 s                  ; 2.53e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; -0.00194 V         ; 0.121 V                             ; 0.033 V                             ; 2.59e-09 s                 ; 2.53e-09 s                 ; Yes                       ; Yes                       ;
; out[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; out[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; out[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; out[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.35 V              ; -0.0101 V           ; 0.158 V                              ; 0.025 V                              ; 4.69e-10 s                  ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.35 V             ; -0.0101 V          ; 0.158 V                             ; 0.025 V                             ; 4.69e-10 s                 ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; out[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; out[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.33 V              ; -0.0019 V           ; 0.167 V                              ; 0.036 V                              ; 2.62e-09 s                  ; 2.58e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.33 V             ; -0.0019 V          ; 0.167 V                             ; 0.036 V                             ; 2.62e-09 s                 ; 2.58e-09 s                 ; Yes                       ; Yes                       ;
; out[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.35 V              ; -0.0101 V           ; 0.158 V                              ; 0.025 V                              ; 4.69e-10 s                  ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.35 V             ; -0.0101 V          ; 0.158 V                             ; 0.025 V                             ; 4.69e-10 s                 ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.33 V              ; -0.0019 V           ; 0.167 V                              ; 0.036 V                              ; 2.62e-09 s                  ; 2.58e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.33 V             ; -0.0019 V          ; 0.167 V                             ; 0.036 V                             ; 2.62e-09 s                 ; 2.58e-09 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.35 V              ; -0.0101 V           ; 0.158 V                              ; 0.025 V                              ; 4.69e-10 s                  ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.35 V             ; -0.0101 V          ; 0.158 V                             ; 0.025 V                             ; 4.69e-10 s                 ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.19e-06 V                   ; 2.36 V              ; -0.019 V            ; 0.056 V                              ; 0.054 V                              ; 3.05e-10 s                  ; 4.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.19e-06 V                  ; 2.36 V             ; -0.019 V           ; 0.056 V                             ; 0.054 V                             ; 3.05e-10 s                 ; 4.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.92e-06 V                   ; 2.35 V              ; -0.00603 V          ; 0.108 V                              ; 0.018 V                              ; 4.37e-10 s                  ; 3.93e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.92e-06 V                  ; 2.35 V             ; -0.00603 V         ; 0.108 V                             ; 0.018 V                             ; 4.37e-10 s                 ; 3.93e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ready         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.66 V              ; -0.0195 V           ; 0.259 V                              ; 0.131 V                              ; 1.42e-09 s                  ; 1.4e-09 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.66 V             ; -0.0195 V          ; 0.259 V                             ; 0.131 V                             ; 1.42e-09 s                 ; 1.4e-09 s                  ; No                        ; Yes                       ;
; out[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; out[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; out[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; out[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.76 V              ; -0.0298 V           ; 0.181 V                              ; 0.076 V                              ; 2.54e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.76 V             ; -0.0298 V          ; 0.181 V                             ; 0.076 V                             ; 2.54e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; out[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; out[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.66 V              ; -0.0174 V           ; 0.264 V                              ; 0.142 V                              ; 1.44e-09 s                  ; 1.43e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.66 V             ; -0.0174 V          ; 0.264 V                             ; 0.142 V                             ; 1.44e-09 s                 ; 1.43e-09 s                 ; No                        ; Yes                       ;
; out[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.76 V              ; -0.0298 V           ; 0.181 V                              ; 0.076 V                              ; 2.54e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.76 V             ; -0.0298 V          ; 0.181 V                             ; 0.076 V                             ; 2.54e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.66 V              ; -0.0174 V           ; 0.264 V                              ; 0.142 V                              ; 1.44e-09 s                  ; 1.43e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.66 V             ; -0.0174 V          ; 0.264 V                             ; 0.142 V                             ; 1.44e-09 s                 ; 1.43e-09 s                 ; No                        ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.76 V              ; -0.0298 V           ; 0.181 V                              ; 0.076 V                              ; 2.54e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.76 V             ; -0.0298 V          ; 0.181 V                             ; 0.076 V                             ; 2.54e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.63 V                       ; 2.48e-09 V                   ; 2.96 V              ; -0.046 V            ; 0.423 V                              ; 0.125 V                              ; 1e-10 s                     ; 2.25e-10 s                  ; No                         ; Yes                        ; 2.63 V                      ; 2.48e-09 V                  ; 2.96 V             ; -0.046 V           ; 0.423 V                             ; 0.125 V                             ; 1e-10 s                    ; 2.25e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-09 V                   ; 2.76 V              ; -0.0545 V           ; 0.168 V                              ; 0.078 V                              ; 2.52e-10 s                  ; 1.9e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-09 V                  ; 2.76 V             ; -0.0545 V          ; 0.168 V                             ; 0.078 V                             ; 2.52e-10 s                 ; 1.9e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                     ; To Clock                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                                          ; clock                                                                                                          ; 437602   ; 0        ; 0        ; 0        ;
; controllerQ:inst|ps.init                                                                                       ; clock                                                                                                          ; 74       ; 226      ; 0        ; 0        ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock                                                                                                          ; 34305    ; 2        ; 0        ; 0        ;
; clock                                                                                                          ; controllerQ:inst|ps.init                                                                                       ; 0        ; 0        ; 1        ; 0        ;
; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.init                                                                                       ; 0        ; 0        ; 0        ; 1        ;
; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 23       ; 0        ; 0        ; 0        ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 8        ; 8        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                     ; To Clock                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                                          ; clock                                                                                                          ; 437602   ; 0        ; 0        ; 0        ;
; controllerQ:inst|ps.init                                                                                       ; clock                                                                                                          ; 74       ; 226      ; 0        ; 0        ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clock                                                                                                          ; 34305    ; 2        ; 0        ; 0        ;
; clock                                                                                                          ; controllerQ:inst|ps.init                                                                                       ; 0        ; 0        ; 1        ; 0        ;
; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.init                                                                                       ; 0        ; 0        ; 0        ; 1        ;
; clock                                                                                                          ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 23       ; 0        ; 0        ; 0        ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 8        ; 8        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 112   ; 112  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                         ; Clock                                                                                                          ; Type ; Status      ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------------+
; clock                                                                                                          ; clock                                                                                                          ; Base ; Constrained ;
; controllerQ:inst|ps.init                                                                                       ; controllerQ:inst|ps.init                                                                                       ; Base ; Constrained ;
; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; Base ; Constrained ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ready       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ready       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Jan 10 07:48:15 2024
Info: Command: quartus_sta circuit -c circuit
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'circuit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]
    Info (332105): create_clock -period 1.000 -name controllerQ:inst|ps.init controllerQ:inst|ps.init
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.232            -227.009 clock 
    Info (332119):    -3.590              -3.590 controllerQ:inst|ps.init 
    Info (332119):    -2.199             -16.124 datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
Info (332146): Worst-case hold slack is 0.424
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.424               0.000 clock 
    Info (332119):     0.583               0.000 datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):     0.832               0.000 controllerQ:inst|ps.init 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -116.277 clock 
    Info (332119):     0.393               0.000 controllerQ:inst|ps.init 
    Info (332119):     0.420               0.000 datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.767            -191.552 clock 
    Info (332119):    -3.122              -3.122 controllerQ:inst|ps.init 
    Info (332119):    -1.796             -13.140 datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 clock 
    Info (332119):     0.527               0.000 datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):     0.713               0.000 controllerQ:inst|ps.init 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -94.500 clock 
    Info (332119):     0.358               0.000 datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):     0.446               0.000 controllerQ:inst|ps.init 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.690             -75.807 clock 
    Info (332119):    -1.464              -1.464 controllerQ:inst|ps.init 
    Info (332119):    -0.699              -4.890 datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clock 
    Info (332119):     0.271               0.000 datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):     0.364               0.000 controllerQ:inst|ps.init 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -65.639 clock 
    Info (332119):     0.399               0.000 datapathfinal:inst2|counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):     0.435               0.000 controllerQ:inst|ps.init 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Wed Jan 10 07:48:18 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


