#!/usr/bin/python3
#
#  Copyright (C) 2015 Robert Jordens <jordens@gmail.com>
#
#  This program is free software; you can redistribute it and/or modify
#  it under the terms of the GNU General Public License as published by
#  the Free Software Foundation; either version 2 of the License, or
#  (at your option) any later version.
#
#  This program is distributed in the hope that it will be useful,
#  but WITHOUT ANY WARRANTY; without even the implied warranty of
#  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#  GNU General Public License for more details.
#

from migen.fhdl.std import *
from mibuild.generic_platform import *
from mibuild.xilinx import XilinxPlatform


"""
This migen script produces proxy bitstreams to allow programming SPI flashes
behind FPGAs. JTAG signalling is connected directly to SPI signalling. CS_N is
driven when the JTAG IR contains the USER1 instruction.

https://github.com/m-labs/migen
"""


class Series6(Module):
    def __init__(self, platform):
        self.clock_domains.dummy = ClockDomain()
        spi = platform.request("spiflash")
        shift = Signal()
        self.comb += spi.cs_n.eq(~shift)
        self.specials += Instance("BSCAN_SPARTAN6", p_JTAG_CHAIN=1,
                                  o_TCK=spi.clk, o_SHIFT=shift,
                                  o_TDI=spi.mosi, i_TDO=spi.miso)
        try:
            self.comb += platform.request("user_led", 0).eq(1)
            self.comb += platform.request("user_led", 1).eq(shift)
        except ConstraintError:
            pass


class Series7(Module):
    def __init__(self, platform):
        self.clock_domains.dummy = ClockDomain()
        spi = platform.request("spiflash")
        shift = Signal()
        self.comb += spi.cs_n.eq(~shift)
        clk = Signal()
        self.specials += Instance("BSCANE2", p_JTAG_CHAIN=1,
                                  o_SHIFT=shift, o_TCK=clk,
                                  o_TDI=spi.mosi, i_TDO=spi.miso)
        self.specials += Instance("STARTUPE2", i_CLK=0, i_GSR=0, i_GTS=0,
                                  i_KEYCLEARB=0, i_PACK=1, i_USRCCLKO=clk,
                                  i_USRCCLKTS=0, i_USRDONEO=1, i_USRDONETS=1)
        try:
            self.comb += platform.request("user_led", 0).eq(1)
            self.comb += platform.request("user_led", 1).eq(shift)
        except ConstraintError:
            pass


pinouts = {
    #                    cs_n, clk, mosi, miso
    "xc6slx45-csg324-2": (["V3", "R15", "T13", "R13"], "LVTTL", Series6),
    "xc6slx9-tqg144-2": (["P38", "P70", "P64", "P65"], "LVCMOS33", Series6),
    "xc7k325t-ffg900-2": (["U19", None, "P24", "R25"], "LVCMOS25", Series7),
}


def make_platform(name):
    (cs_n, clk, mosi, miso), std, cls = pinouts[name]
    io = ["spiflash", 0,
          Subsignal("cs_n", Pins(cs_n), Misc("PULLUP")),
          Subsignal("mosi", Pins(mosi)),
          Subsignal("miso", Pins(miso), Misc("PULLDOWN")),
          IOStandard(std)]
    if clk:
        io.append(Subsignal("clk", Pins(clk)))

    class Platform(XilinxPlatform):
        def __init__(self):
            XilinxPlatform.__init__(self, name, [io])
            self.name = "bscan_spi_{}".format(name)
            self.toolchain.bitgen_opt += " -g compress"
    return Platform, cls


if __name__ == "__main__":
    #from mibuild.platforms import pipistrello, papilio_pro, kc705
    #build_bscan_spi(pipistrello.Platform(), Spartan6)

    for name in sorted(pinouts):
        P, C = make_platform(name)
        p = P()
        p.build_cmdline(C(p), build_name=p.name)
