v 20010722
T 500 4800 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
4060
T 2000 950 5 10 0 0 0 0
device=4060
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VSS:8
T 2000 1550 5 10 0 0 0 0
net=VDD:16
P 0 2100 300 2100 1
{
T 100 2150 5 8 1 1 0 0
pin1=9
T 350 2100 3 8 1 1 0 0
label=X2
T 350 2100 5 8 0 1 0 2
type=in
}
P 0 2500 300 2500 1
{
T 100 2550 5 8 1 1 0 0
pin2=11
T 350 2500 3 8 1 1 0 0
label=X1
T 350 2500 5 8 0 1 0 2
type=in
}
P 0 2900 300 2900 1
{
T 100 2950 5 8 1 1 0 0
pin3=10
T 350 2900 3 8 1 1 0 0
label=X0
T 350 2900 5 8 0 1 0 2
type=in
}
P 0 1700 300 1700 1
{
T 100 1750 5 8 1 1 0 0
pin4=12
T 350 1700 3 8 1 1 0 0
label=Reset
T 350 1700 5 8 0 1 0 2
type=in
}
P 1600 1900 1300 1900 1
{
T 1400 1950 5 8 1 1 0 0
pin5=15
T 1250 1900 3 8 1 1 0 6
label=Q9
T 1250 1900 5 8 0 1 0 8
type=out
}
P 1600 2300 1300 2300 1
{
T 1400 2350 5 8 1 1 0 0
pin6=13
T 1250 2300 3 8 1 1 0 6
label=Q8
T 1250 2300 5 8 0 1 0 8
type=out
}
P 1600 2700 1300 2700 1
{
T 1400 2750 5 8 1 1 0 0
pin7=14
T 1250 2700 3 8 1 1 0 6
label=Q7
T 1250 2700 5 8 0 1 0 8
type=out
}
P 1600 3100 1300 3100 1
{
T 1400 3150 5 8 1 1 0 0
pin8=6
T 1250 3100 3 8 1 1 0 6
label=Q6
T 1250 3100 5 8 0 1 0 8
type=out
}
P 1600 3500 1300 3500 1
{
T 1400 3550 5 8 1 1 0 0
pin9=4
T 1250 3500 3 8 1 1 0 6
label=Q5
T 1250 3500 5 8 0 1 0 8
type=out
}
P 1600 3900 1300 3900 1
{
T 1400 3950 5 8 1 1 0 0
pin10=5
T 1250 3900 3 8 1 1 0 6
label=Q4
T 1250 3900 5 8 0 1 0 8
type=out
}
P 1600 4300 1300 4300 1
{
T 1400 4350 5 8 1 1 0 0
pin11=7
T 1250 4300 3 8 1 1 0 6
label=Q3
T 1250 4300 5 8 0 1 0 8
type=out
}
P 1600 700 1300 700 1
{
T 1400 750 5 8 1 1 0 0
pin12=3
T 1250 700 3 8 1 1 0 6
label=Q13
T 1250 700 5 8 0 1 0 8
type=out
}
P 1600 1100 1300 1100 1
{
T 1400 1150 5 8 1 1 0 0
pin13=2
T 1250 1100 3 8 1 1 0 6
label=Q12
T 1250 1100 5 8 0 1 0 8
type=out
}
P 1600 1500 1300 1500 1
{
T 1400 1550 5 8 1 1 0 0
pin14=1
T 1250 1500 3 8 1 1 0 6
label=Q11
T 1250 1500 5 8 0 1 0 8
type=out
}
B 300 300 1000 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
