Execution Data Sweep Report File 2024_10_01_02_34_PM

________________________________________________________________________________________________________________________
LAT = 0

RAM CLK Cycles:
# Halted at 276280 time and ran for      13813 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 32.82 MHz ; 32.82 MHz       ; CPUCLK              ;      ;
; 62.17 MHz ; 62.17 MHz       ; CLK                 ;      ;
; 86.6 MHz  ; 86.6 MHz        ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 2

RAM CLK Cycles:
# Halted at 552600 time and ran for      27629 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 37.68 MHz ; 37.68 MHz       ; CPUCLK              ;      ;
; 65.54 MHz ; 65.54 MHz       ; CLK                 ;      ;
; 91.89 MHz ; 91.89 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 6

RAM CLK Cycles:
# Halted at 1.10516e+06 time and ran for      55257 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 37.68 MHz ; 37.68 MHz       ; CPUCLK              ;      ;
; 65.54 MHz ; 65.54 MHz       ; CLK                 ;      ;
; 91.89 MHz ; 91.89 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
(copied from LAT=2)

________________________________________________________________________________________________________________________
LAT = 10

RAM CLK Cycles:
# Halted at 1.65772e+06 time and ran for      82885 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 37.68 MHz ; 37.68 MHz       ; CPUCLK              ;      ;
; 65.54 MHz ; 65.54 MHz       ; CLK                 ;      ;
; 91.89 MHz ; 91.89 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
(copied from LAT=2)
