git clone --depth 1 --no-tags https://github.com/Alec-Battisti/ProjectC-D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369695483
git clone --depth 1 --no-tags https://github.com/olgi9911/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369769963
git clone --depth 1 --no-tags https://github.com/mohamed-naeim/RECTANGLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369831652
git clone --depth 1 --no-tags https://github.com/goldrian10/Estructuras2---2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369402234
git clone --depth 1 --no-tags https://github.com/cgruda/alu4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369606916
git clone --depth 1 --no-tags https://github.com/vadimpy/comp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369412232
git clone --depth 1 --no-tags https://github.com/shubhi704/RoboAnt-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370242894
git clone --depth 1 --no-tags https://github.com/susansun1999/nonuniform_fb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364737236
git clone --depth 1 --no-tags https://github.com/Khallil973/half-adder-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364911388
git clone --depth 1 --no-tags https://github.com/ray-qwer/ICD_HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364162304
git clone --depth 1 --no-tags https://github.com/Nada-Askar/RISC-V-FPGA-Implementation-and-Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366571739
git clone --depth 1 --no-tags https://github.com/Hoanhtai123/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365759575
git clone --depth 1 --no-tags https://github.com/PrashantMata/BDI-Dynamic-base-compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373472978
git clone --depth 1 --no-tags https://github.com/yousha806/CCBD_Bootcamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368455110
git clone --depth 1 --no-tags https://github.com/kkh831/Convolution_Layer_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367821471
git clone --depth 1 --no-tags https://github.com/kkh831/Serial_Adder_Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367822516
git clone --depth 1 --no-tags https://github.com/k3shavkish0re/Btech-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368874215
git clone --depth 1 --no-tags https://github.com/konradwilk/sha1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373345665
git clone --depth 1 --no-tags https://github.com/MasoudHeidary/FPGA-Verilog-Simple-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373267543
git clone --depth 1 --no-tags https://github.com/X-mei/Tetris-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374248561
git clone --depth 1 --no-tags https://github.com/aaron-ev/digital-modules-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372089496
git clone --depth 1 --no-tags https://github.com/DonaldHersam/EE271_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364926144
git clone --depth 1 --no-tags https://github.com/navaneethM1/Queue-Implementation-on-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364979182
git clone --depth 1 --no-tags https://github.com/Exfruit/Computer_Organization_2021_Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364527177
git clone --depth 1 --no-tags https://github.com/JAPS01/FPGA-digital-systems-with-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369959902
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/lisnoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371469895
git clone --depth 1 --no-tags https://github.com/ConorChristensen-RMIT/AlarmSystem_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370573164
git clone --depth 1 --no-tags https://github.com/ray-qwer/DSD_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371939748
git clone --depth 1 --no-tags https://github.com/HariSK20/AsynchronousDecadeCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372245647
git clone --depth 1 --no-tags https://github.com/Ddiimmaann/RSx15.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371699467
git clone --depth 1 --no-tags https://github.com/NoncreativeUsername/combined_Mux_Demux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371807656
git clone --depth 1 --no-tags https://github.com/NoncreativeUsername/7segDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371864379
git clone --depth 1 --no-tags https://github.com/gokcenacak/PLODE-Backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374456514
git clone --depth 1 --no-tags https://github.com/ulixxe/usb_cdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375122072
git clone --depth 1 --no-tags https://github.com/chipsalliance/synlig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382298947
git clone --depth 1 --no-tags https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378987424
git clone --depth 1 --no-tags https://github.com/ultraembedded/openlogicbit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378749586
git clone --depth 1 --no-tags https://github.com/stillwater-sc/RISC-V-TensorCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380509965
git clone --depth 1 --no-tags https://github.com/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381450472
git clone --depth 1 --no-tags https://github.com/shubhi704/APB-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377562419
git clone --depth 1 --no-tags https://github.com/suisuisi/FPGAandPeripheralInterface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376451989
git clone --depth 1 --no-tags https://github.com/jgrip/c128-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385019616
git clone --depth 1 --no-tags https://github.com/emeb/up5k_osc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380588695
git clone --depth 1 --no-tags https://github.com/Zyy438/FPGAudio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383242015
git clone --depth 1 --no-tags https://github.com/Starrynightzyq/soNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374924088
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381774105
git clone --depth 1 --no-tags https://github.com/niklasekstrom/cia-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381762914
git clone --depth 1 --no-tags https://github.com/RatkoFri/MulApprox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380706229
git clone --depth 1 --no-tags https://github.com/dineshannayya/yifive_r0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376463833
git clone --depth 1 --no-tags https://github.com/VoidMercy/Lattice-ECP5-Bitstream-Decompiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379737914
git clone --depth 1 --no-tags https://github.com/h1kari/hpcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375241022
git clone --depth 1 --no-tags https://github.com/montedalrymple/yrv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376948773
git clone --depth 1 --no-tags https://github.com/beebdev/HARU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384304205
git clone --depth 1 --no-tags https://github.com/ishfaqahmed29/SerDes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375101026
git clone --depth 1 --no-tags https://github.com/gyurco/Next186.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383219360
git clone --depth 1 --no-tags https://github.com/CJH8668/risc_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377841699
git clone --depth 1 --no-tags https://github.com/srg320/S32X_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377404971
git clone --depth 1 --no-tags https://github.com/Timothy-Liuxf/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384129975
git clone --depth 1 --no-tags https://github.com/infphyny/FpgaRiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377500726
git clone --depth 1 --no-tags https://github.com/ShonTaware/LowPower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380154051
git clone --depth 1 --no-tags https://github.com/rkbrooks/vg64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374783226
git clone --depth 1 --no-tags https://github.com/blazer82/gb.fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375306006
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/ravenna_standalone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382487029
git clone --depth 1 --no-tags https://github.com/kaitoukito/YSYX-NJU-Group.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384108382
git clone --depth 1 --no-tags https://github.com/sudhamshu091/ldpc-encoder-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378471249
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/FIVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379899269
git clone --depth 1 --no-tags https://github.com/dininduwm/RV32IM-pipeline-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379843839
git clone --depth 1 --no-tags https://github.com/lucasbrasilino/axis_exec_op.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383190555
git clone --depth 1 --no-tags https://github.com/hao0527/fpga-ov2640_fifo_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382537094
git clone --depth 1 --no-tags https://github.com/nhpoole/mixed_signal_mmwave_edge_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382989453
git clone --depth 1 --no-tags https://github.com/KastnerRG/AKER-Access-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379988044
git clone --depth 1 --no-tags https://github.com/martandrMC/cpu-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378211370
git clone --depth 1 --no-tags https://github.com/minhna1112/AdaptiveFilter-LMS-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378352119
git clone --depth 1 --no-tags https://github.com/lnis-uofu/SOFA-Plus-eFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377262170
git clone --depth 1 --no-tags https://github.com/mabrains/caravel_user_project_Analog_LDO_DPLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378751898
git clone --depth 1 --no-tags https://github.com/Ethan-yh/Nexys4DDR-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379890441
git clone --depth 1 --no-tags https://github.com/jhz701/class_d_audio_amplifier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377066914
git clone --depth 1 --no-tags https://github.com/Zyy438/fpga_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380537881
git clone --depth 1 --no-tags https://github.com/TernenceCao/MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376298516
git clone --depth 1 --no-tags https://github.com/veeYceeY/AUK-V-Aethia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378885856
git clone --depth 1 --no-tags https://github.com/santoshkrishna4138/Sparse_Dense_Matrix_Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382613123
git clone --depth 1 --no-tags https://github.com/iCopy-X-Community/icopyx-community-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382319730
git clone --depth 1 --no-tags https://github.com/secworks/grain128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377058859
git clone --depth 1 --no-tags https://github.com/andy39866821/FFT-Convolution-Verilog-Implmentation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383061206
git clone --depth 1 --no-tags https://github.com/hankshyu/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382860064
git clone --depth 1 --no-tags https://github.com/Luca-Dalmasso/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382256243
git clone --depth 1 --no-tags https://github.com/ShaofengWu123/RISC-V-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378575810
git clone --depth 1 --no-tags https://github.com/while-TuRe/multicycle-CPU54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384592891
git clone --depth 1 --no-tags https://github.com/IvyCharon/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382630680
git clone --depth 1 --no-tags https://github.com/xiyurain/UltraMIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381321540
git clone --depth 1 --no-tags https://github.com/ombhilare999/Carry-Lookahead-Adder-Cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377784777
git clone --depth 1 --no-tags https://github.com/lxlonlyn/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379585801
git clone --depth 1 --no-tags https://github.com/lakshmi-sathi/Analog-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378329725
git clone --depth 1 --no-tags https://github.com/tastynoob/FPGA_verilog_easy_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375269825
git clone --depth 1 --no-tags https://github.com/ZJU2018/ECDSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378423463
git clone --depth 1 --no-tags https://github.com/danhans42/fpga_booty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381628629
git clone --depth 1 --no-tags https://github.com/ujjawalece/AES-and-DES-Implementation-in-Verilog-Xilinx-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384232754
git clone --depth 1 --no-tags https://github.com/luuvanduc1999/UART_WithParityCodeCheck__Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375297060
