$date
	Sun Oct 23 08:15:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#122260
b1000 !
1"
#122262
b1000 &
b1000 %
1$
#122263
0"
#122266
b100 &
b100 %
#122270
b10 &
b10 %
#122274
b1 &
b1 %
1#
#122278
b0 &
0#
b0 %
0$
#1152939
b10011 !
1"
#1152942
b10011 &
b10011 %
1$
#1152943
0"
#1152946
b111010 &
b111010 %
#1152950
b11101 &
b11101 %
#1152954
b1011000 &
b1011000 %
#1152958
b101100 &
b101100 %
#1152962
b10110 &
b10110 %
#1152966
b1011 &
b1011 %
#1152970
b100010 &
b100010 %
#1152974
b10001 &
b10001 %
#1152978
b110100 &
b110100 %
#1152982
b11010 &
b11010 %
#1152986
b1101 &
b1101 %
#1152990
b101000 &
b101000 %
#1152994
b10100 &
b10100 %
#1152998
b1010 &
b1010 %
#1153002
b101 &
b101 %
#1153006
b10000 &
b10000 %
#1153010
b1000 &
b1000 %
#1153014
b100 &
b100 %
#1153018
b10 &
b10 %
#1153022
b1 &
1#
b1 %
#1153026
b0 &
b0 %
0#
0$
#2151684
b10100 !
1"
#2151686
b10100 &
b10100 %
1$
#2151687
0"
#2151690
b1010 &
b1010 %
#2151694
b101 &
b101 %
#2151698
b10000 &
b10000 %
#2151702
b1000 &
b1000 %
#2151706
b100 &
b100 %
#2151710
b10 &
b10 %
#2151714
b1 &
b1 %
1#
#2151718
b0 &
0#
b0 %
0$
#4500012
