# RISC16-Verilog
The project aiming to simulate a custom designed architecture in Verilog in the extent of CENG 3010 Computer Organization course.
