
f103-projet-crashtest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011214  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f70  08011328  08011328  00021328  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08012298  08012298  00022298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080122a0  080122a0  000222a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080122a8  080122a8  000222a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a0c  20000000  080122ac  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000724  20000a0c  08012cb8  00030a0c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001130  08012cb8  00031130  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00030a0c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bd34  00000000  00000000  00030a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004b71  00000000  00000000  0004c769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015b8  00000000  00000000  000512e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001420  00000000  00000000  00052898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001b129  00000000  00000000  00053cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00019315  00000000  00000000  0006ede1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00083ef2  00000000  00000000  000880f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0010bfe8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007550  00000000  00000000  0010c03c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a0c 	.word	0x20000a0c
 800012c:	00000000 	.word	0x00000000
 8000130:	0801130c 	.word	0x0801130c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a10 	.word	0x20000a10
 800014c:	0801130c 	.word	0x0801130c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_ldivmod>:
 8001150:	b97b      	cbnz	r3, 8001172 <__aeabi_ldivmod+0x22>
 8001152:	b972      	cbnz	r2, 8001172 <__aeabi_ldivmod+0x22>
 8001154:	2900      	cmp	r1, #0
 8001156:	bfbe      	ittt	lt
 8001158:	2000      	movlt	r0, #0
 800115a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800115e:	e006      	blt.n	800116e <__aeabi_ldivmod+0x1e>
 8001160:	bf08      	it	eq
 8001162:	2800      	cmpeq	r0, #0
 8001164:	bf1c      	itt	ne
 8001166:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800116a:	f04f 30ff 	movne.w	r0, #4294967295
 800116e:	f000 b9b9 	b.w	80014e4 <__aeabi_idiv0>
 8001172:	f1ad 0c08 	sub.w	ip, sp, #8
 8001176:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800117a:	2900      	cmp	r1, #0
 800117c:	db09      	blt.n	8001192 <__aeabi_ldivmod+0x42>
 800117e:	2b00      	cmp	r3, #0
 8001180:	db1a      	blt.n	80011b8 <__aeabi_ldivmod+0x68>
 8001182:	f000 f84d 	bl	8001220 <__udivmoddi4>
 8001186:	f8dd e004 	ldr.w	lr, [sp, #4]
 800118a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800118e:	b004      	add	sp, #16
 8001190:	4770      	bx	lr
 8001192:	4240      	negs	r0, r0
 8001194:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001198:	2b00      	cmp	r3, #0
 800119a:	db1b      	blt.n	80011d4 <__aeabi_ldivmod+0x84>
 800119c:	f000 f840 	bl	8001220 <__udivmoddi4>
 80011a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011a8:	b004      	add	sp, #16
 80011aa:	4240      	negs	r0, r0
 80011ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011b0:	4252      	negs	r2, r2
 80011b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011b6:	4770      	bx	lr
 80011b8:	4252      	negs	r2, r2
 80011ba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011be:	f000 f82f 	bl	8001220 <__udivmoddi4>
 80011c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011ca:	b004      	add	sp, #16
 80011cc:	4240      	negs	r0, r0
 80011ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011d2:	4770      	bx	lr
 80011d4:	4252      	negs	r2, r2
 80011d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011da:	f000 f821 	bl	8001220 <__udivmoddi4>
 80011de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011e6:	b004      	add	sp, #16
 80011e8:	4252      	negs	r2, r2
 80011ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ee:	4770      	bx	lr

080011f0 <__aeabi_uldivmod>:
 80011f0:	b953      	cbnz	r3, 8001208 <__aeabi_uldivmod+0x18>
 80011f2:	b94a      	cbnz	r2, 8001208 <__aeabi_uldivmod+0x18>
 80011f4:	2900      	cmp	r1, #0
 80011f6:	bf08      	it	eq
 80011f8:	2800      	cmpeq	r0, #0
 80011fa:	bf1c      	itt	ne
 80011fc:	f04f 31ff 	movne.w	r1, #4294967295
 8001200:	f04f 30ff 	movne.w	r0, #4294967295
 8001204:	f000 b96e 	b.w	80014e4 <__aeabi_idiv0>
 8001208:	f1ad 0c08 	sub.w	ip, sp, #8
 800120c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001210:	f000 f806 	bl	8001220 <__udivmoddi4>
 8001214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800121c:	b004      	add	sp, #16
 800121e:	4770      	bx	lr

08001220 <__udivmoddi4>:
 8001220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001224:	9e08      	ldr	r6, [sp, #32]
 8001226:	460d      	mov	r5, r1
 8001228:	4604      	mov	r4, r0
 800122a:	468e      	mov	lr, r1
 800122c:	2b00      	cmp	r3, #0
 800122e:	f040 8083 	bne.w	8001338 <__udivmoddi4+0x118>
 8001232:	428a      	cmp	r2, r1
 8001234:	4617      	mov	r7, r2
 8001236:	d947      	bls.n	80012c8 <__udivmoddi4+0xa8>
 8001238:	fab2 f382 	clz	r3, r2
 800123c:	b14b      	cbz	r3, 8001252 <__udivmoddi4+0x32>
 800123e:	f1c3 0120 	rsb	r1, r3, #32
 8001242:	fa05 fe03 	lsl.w	lr, r5, r3
 8001246:	fa20 f101 	lsr.w	r1, r0, r1
 800124a:	409f      	lsls	r7, r3
 800124c:	ea41 0e0e 	orr.w	lr, r1, lr
 8001250:	409c      	lsls	r4, r3
 8001252:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001256:	fbbe fcf8 	udiv	ip, lr, r8
 800125a:	fa1f f987 	uxth.w	r9, r7
 800125e:	fb08 e21c 	mls	r2, r8, ip, lr
 8001262:	fb0c f009 	mul.w	r0, ip, r9
 8001266:	0c21      	lsrs	r1, r4, #16
 8001268:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800126c:	4290      	cmp	r0, r2
 800126e:	d90a      	bls.n	8001286 <__udivmoddi4+0x66>
 8001270:	18ba      	adds	r2, r7, r2
 8001272:	f10c 31ff 	add.w	r1, ip, #4294967295
 8001276:	f080 8118 	bcs.w	80014aa <__udivmoddi4+0x28a>
 800127a:	4290      	cmp	r0, r2
 800127c:	f240 8115 	bls.w	80014aa <__udivmoddi4+0x28a>
 8001280:	f1ac 0c02 	sub.w	ip, ip, #2
 8001284:	443a      	add	r2, r7
 8001286:	1a12      	subs	r2, r2, r0
 8001288:	fbb2 f0f8 	udiv	r0, r2, r8
 800128c:	fb08 2210 	mls	r2, r8, r0, r2
 8001290:	fb00 f109 	mul.w	r1, r0, r9
 8001294:	b2a4      	uxth	r4, r4
 8001296:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800129a:	42a1      	cmp	r1, r4
 800129c:	d909      	bls.n	80012b2 <__udivmoddi4+0x92>
 800129e:	193c      	adds	r4, r7, r4
 80012a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80012a4:	f080 8103 	bcs.w	80014ae <__udivmoddi4+0x28e>
 80012a8:	42a1      	cmp	r1, r4
 80012aa:	f240 8100 	bls.w	80014ae <__udivmoddi4+0x28e>
 80012ae:	3802      	subs	r0, #2
 80012b0:	443c      	add	r4, r7
 80012b2:	1a64      	subs	r4, r4, r1
 80012b4:	2100      	movs	r1, #0
 80012b6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80012ba:	b11e      	cbz	r6, 80012c4 <__udivmoddi4+0xa4>
 80012bc:	2200      	movs	r2, #0
 80012be:	40dc      	lsrs	r4, r3
 80012c0:	e9c6 4200 	strd	r4, r2, [r6]
 80012c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012c8:	b902      	cbnz	r2, 80012cc <__udivmoddi4+0xac>
 80012ca:	deff      	udf	#255	; 0xff
 80012cc:	fab2 f382 	clz	r3, r2
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d14f      	bne.n	8001374 <__udivmoddi4+0x154>
 80012d4:	1a8d      	subs	r5, r1, r2
 80012d6:	2101      	movs	r1, #1
 80012d8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80012dc:	fa1f f882 	uxth.w	r8, r2
 80012e0:	fbb5 fcfe 	udiv	ip, r5, lr
 80012e4:	fb0e 551c 	mls	r5, lr, ip, r5
 80012e8:	fb08 f00c 	mul.w	r0, r8, ip
 80012ec:	0c22      	lsrs	r2, r4, #16
 80012ee:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80012f2:	42a8      	cmp	r0, r5
 80012f4:	d907      	bls.n	8001306 <__udivmoddi4+0xe6>
 80012f6:	197d      	adds	r5, r7, r5
 80012f8:	f10c 32ff 	add.w	r2, ip, #4294967295
 80012fc:	d202      	bcs.n	8001304 <__udivmoddi4+0xe4>
 80012fe:	42a8      	cmp	r0, r5
 8001300:	f200 80e9 	bhi.w	80014d6 <__udivmoddi4+0x2b6>
 8001304:	4694      	mov	ip, r2
 8001306:	1a2d      	subs	r5, r5, r0
 8001308:	fbb5 f0fe 	udiv	r0, r5, lr
 800130c:	fb0e 5510 	mls	r5, lr, r0, r5
 8001310:	fb08 f800 	mul.w	r8, r8, r0
 8001314:	b2a4      	uxth	r4, r4
 8001316:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800131a:	45a0      	cmp	r8, r4
 800131c:	d907      	bls.n	800132e <__udivmoddi4+0x10e>
 800131e:	193c      	adds	r4, r7, r4
 8001320:	f100 32ff 	add.w	r2, r0, #4294967295
 8001324:	d202      	bcs.n	800132c <__udivmoddi4+0x10c>
 8001326:	45a0      	cmp	r8, r4
 8001328:	f200 80d9 	bhi.w	80014de <__udivmoddi4+0x2be>
 800132c:	4610      	mov	r0, r2
 800132e:	eba4 0408 	sub.w	r4, r4, r8
 8001332:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001336:	e7c0      	b.n	80012ba <__udivmoddi4+0x9a>
 8001338:	428b      	cmp	r3, r1
 800133a:	d908      	bls.n	800134e <__udivmoddi4+0x12e>
 800133c:	2e00      	cmp	r6, #0
 800133e:	f000 80b1 	beq.w	80014a4 <__udivmoddi4+0x284>
 8001342:	2100      	movs	r1, #0
 8001344:	e9c6 0500 	strd	r0, r5, [r6]
 8001348:	4608      	mov	r0, r1
 800134a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800134e:	fab3 f183 	clz	r1, r3
 8001352:	2900      	cmp	r1, #0
 8001354:	d14b      	bne.n	80013ee <__udivmoddi4+0x1ce>
 8001356:	42ab      	cmp	r3, r5
 8001358:	d302      	bcc.n	8001360 <__udivmoddi4+0x140>
 800135a:	4282      	cmp	r2, r0
 800135c:	f200 80b9 	bhi.w	80014d2 <__udivmoddi4+0x2b2>
 8001360:	1a84      	subs	r4, r0, r2
 8001362:	eb65 0303 	sbc.w	r3, r5, r3
 8001366:	2001      	movs	r0, #1
 8001368:	469e      	mov	lr, r3
 800136a:	2e00      	cmp	r6, #0
 800136c:	d0aa      	beq.n	80012c4 <__udivmoddi4+0xa4>
 800136e:	e9c6 4e00 	strd	r4, lr, [r6]
 8001372:	e7a7      	b.n	80012c4 <__udivmoddi4+0xa4>
 8001374:	409f      	lsls	r7, r3
 8001376:	f1c3 0220 	rsb	r2, r3, #32
 800137a:	40d1      	lsrs	r1, r2
 800137c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001380:	fbb1 f0fe 	udiv	r0, r1, lr
 8001384:	fa1f f887 	uxth.w	r8, r7
 8001388:	fb0e 1110 	mls	r1, lr, r0, r1
 800138c:	fa24 f202 	lsr.w	r2, r4, r2
 8001390:	409d      	lsls	r5, r3
 8001392:	fb00 fc08 	mul.w	ip, r0, r8
 8001396:	432a      	orrs	r2, r5
 8001398:	0c15      	lsrs	r5, r2, #16
 800139a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800139e:	45ac      	cmp	ip, r5
 80013a0:	fa04 f403 	lsl.w	r4, r4, r3
 80013a4:	d909      	bls.n	80013ba <__udivmoddi4+0x19a>
 80013a6:	197d      	adds	r5, r7, r5
 80013a8:	f100 31ff 	add.w	r1, r0, #4294967295
 80013ac:	f080 808f 	bcs.w	80014ce <__udivmoddi4+0x2ae>
 80013b0:	45ac      	cmp	ip, r5
 80013b2:	f240 808c 	bls.w	80014ce <__udivmoddi4+0x2ae>
 80013b6:	3802      	subs	r0, #2
 80013b8:	443d      	add	r5, r7
 80013ba:	eba5 050c 	sub.w	r5, r5, ip
 80013be:	fbb5 f1fe 	udiv	r1, r5, lr
 80013c2:	fb0e 5c11 	mls	ip, lr, r1, r5
 80013c6:	fb01 f908 	mul.w	r9, r1, r8
 80013ca:	b295      	uxth	r5, r2
 80013cc:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80013d0:	45a9      	cmp	r9, r5
 80013d2:	d907      	bls.n	80013e4 <__udivmoddi4+0x1c4>
 80013d4:	197d      	adds	r5, r7, r5
 80013d6:	f101 32ff 	add.w	r2, r1, #4294967295
 80013da:	d274      	bcs.n	80014c6 <__udivmoddi4+0x2a6>
 80013dc:	45a9      	cmp	r9, r5
 80013de:	d972      	bls.n	80014c6 <__udivmoddi4+0x2a6>
 80013e0:	3902      	subs	r1, #2
 80013e2:	443d      	add	r5, r7
 80013e4:	eba5 0509 	sub.w	r5, r5, r9
 80013e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013ec:	e778      	b.n	80012e0 <__udivmoddi4+0xc0>
 80013ee:	f1c1 0720 	rsb	r7, r1, #32
 80013f2:	408b      	lsls	r3, r1
 80013f4:	fa22 fc07 	lsr.w	ip, r2, r7
 80013f8:	ea4c 0c03 	orr.w	ip, ip, r3
 80013fc:	fa25 f407 	lsr.w	r4, r5, r7
 8001400:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001404:	fbb4 f9fe 	udiv	r9, r4, lr
 8001408:	fa1f f88c 	uxth.w	r8, ip
 800140c:	fb0e 4419 	mls	r4, lr, r9, r4
 8001410:	fa20 f307 	lsr.w	r3, r0, r7
 8001414:	fb09 fa08 	mul.w	sl, r9, r8
 8001418:	408d      	lsls	r5, r1
 800141a:	431d      	orrs	r5, r3
 800141c:	0c2b      	lsrs	r3, r5, #16
 800141e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001422:	45a2      	cmp	sl, r4
 8001424:	fa02 f201 	lsl.w	r2, r2, r1
 8001428:	fa00 f301 	lsl.w	r3, r0, r1
 800142c:	d909      	bls.n	8001442 <__udivmoddi4+0x222>
 800142e:	eb1c 0404 	adds.w	r4, ip, r4
 8001432:	f109 30ff 	add.w	r0, r9, #4294967295
 8001436:	d248      	bcs.n	80014ca <__udivmoddi4+0x2aa>
 8001438:	45a2      	cmp	sl, r4
 800143a:	d946      	bls.n	80014ca <__udivmoddi4+0x2aa>
 800143c:	f1a9 0902 	sub.w	r9, r9, #2
 8001440:	4464      	add	r4, ip
 8001442:	eba4 040a 	sub.w	r4, r4, sl
 8001446:	fbb4 f0fe 	udiv	r0, r4, lr
 800144a:	fb0e 4410 	mls	r4, lr, r0, r4
 800144e:	fb00 fa08 	mul.w	sl, r0, r8
 8001452:	b2ad      	uxth	r5, r5
 8001454:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001458:	45a2      	cmp	sl, r4
 800145a:	d908      	bls.n	800146e <__udivmoddi4+0x24e>
 800145c:	eb1c 0404 	adds.w	r4, ip, r4
 8001460:	f100 35ff 	add.w	r5, r0, #4294967295
 8001464:	d22d      	bcs.n	80014c2 <__udivmoddi4+0x2a2>
 8001466:	45a2      	cmp	sl, r4
 8001468:	d92b      	bls.n	80014c2 <__udivmoddi4+0x2a2>
 800146a:	3802      	subs	r0, #2
 800146c:	4464      	add	r4, ip
 800146e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001472:	fba0 8902 	umull	r8, r9, r0, r2
 8001476:	eba4 040a 	sub.w	r4, r4, sl
 800147a:	454c      	cmp	r4, r9
 800147c:	46c6      	mov	lr, r8
 800147e:	464d      	mov	r5, r9
 8001480:	d319      	bcc.n	80014b6 <__udivmoddi4+0x296>
 8001482:	d016      	beq.n	80014b2 <__udivmoddi4+0x292>
 8001484:	b15e      	cbz	r6, 800149e <__udivmoddi4+0x27e>
 8001486:	ebb3 020e 	subs.w	r2, r3, lr
 800148a:	eb64 0405 	sbc.w	r4, r4, r5
 800148e:	fa04 f707 	lsl.w	r7, r4, r7
 8001492:	fa22 f301 	lsr.w	r3, r2, r1
 8001496:	431f      	orrs	r7, r3
 8001498:	40cc      	lsrs	r4, r1
 800149a:	e9c6 7400 	strd	r7, r4, [r6]
 800149e:	2100      	movs	r1, #0
 80014a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014a4:	4631      	mov	r1, r6
 80014a6:	4630      	mov	r0, r6
 80014a8:	e70c      	b.n	80012c4 <__udivmoddi4+0xa4>
 80014aa:	468c      	mov	ip, r1
 80014ac:	e6eb      	b.n	8001286 <__udivmoddi4+0x66>
 80014ae:	4610      	mov	r0, r2
 80014b0:	e6ff      	b.n	80012b2 <__udivmoddi4+0x92>
 80014b2:	4543      	cmp	r3, r8
 80014b4:	d2e6      	bcs.n	8001484 <__udivmoddi4+0x264>
 80014b6:	ebb8 0e02 	subs.w	lr, r8, r2
 80014ba:	eb69 050c 	sbc.w	r5, r9, ip
 80014be:	3801      	subs	r0, #1
 80014c0:	e7e0      	b.n	8001484 <__udivmoddi4+0x264>
 80014c2:	4628      	mov	r0, r5
 80014c4:	e7d3      	b.n	800146e <__udivmoddi4+0x24e>
 80014c6:	4611      	mov	r1, r2
 80014c8:	e78c      	b.n	80013e4 <__udivmoddi4+0x1c4>
 80014ca:	4681      	mov	r9, r0
 80014cc:	e7b9      	b.n	8001442 <__udivmoddi4+0x222>
 80014ce:	4608      	mov	r0, r1
 80014d0:	e773      	b.n	80013ba <__udivmoddi4+0x19a>
 80014d2:	4608      	mov	r0, r1
 80014d4:	e749      	b.n	800136a <__udivmoddi4+0x14a>
 80014d6:	f1ac 0c02 	sub.w	ip, ip, #2
 80014da:	443d      	add	r5, r7
 80014dc:	e713      	b.n	8001306 <__udivmoddi4+0xe6>
 80014de:	3802      	subs	r0, #2
 80014e0:	443c      	add	r4, r7
 80014e2:	e724      	b.n	800132e <__udivmoddi4+0x10e>

080014e4 <__aeabi_idiv0>:
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop

080014e8 <BUTTON_init>:
bool_e readButton(void) {
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

void BUTTON_init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af02      	add	r7, sp, #8
	//Initialisation du port du bouton bleu en entre
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80014ee:	2303      	movs	r3, #3
 80014f0:	9300      	str	r3, [sp, #0]
 80014f2:	2301      	movs	r3, #1
 80014f4:	2200      	movs	r2, #0
 80014f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014fa:	4806      	ldr	r0, [pc, #24]	; (8001514 <BUTTON_init+0x2c>)
 80014fc:	f001 fe98 	bl	8003230 <BSP_GPIO_PinCfg>

	Systick_add_callback_function(&process_ms);
 8001500:	4805      	ldr	r0, [pc, #20]	; (8001518 <BUTTON_init+0x30>)
 8001502:	f003 fe3f 	bl	8005184 <Systick_add_callback_function>

	initialized = TRUE;
 8001506:	4b05      	ldr	r3, [pc, #20]	; (800151c <BUTTON_init+0x34>)
 8001508:	2201      	movs	r2, #1
 800150a:	601a      	str	r2, [r3, #0]
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40011000 	.word	0x40011000
 8001518:	08001521 	.word	0x08001521
 800151c:	20000a30 	.word	0x20000a30

08001520 <process_ms>:

static void process_ms(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
	static uint32_t t10ms = 0;
	t10ms = (t10ms + 1)%10;		//incrmentation de la variable t10ms (modulo 10 !)
 8001524:	4b10      	ldr	r3, [pc, #64]	; (8001568 <process_ms+0x48>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	1c59      	adds	r1, r3, #1
 800152a:	4b10      	ldr	r3, [pc, #64]	; (800156c <process_ms+0x4c>)
 800152c:	fba3 2301 	umull	r2, r3, r3, r1
 8001530:	08da      	lsrs	r2, r3, #3
 8001532:	4613      	mov	r3, r2
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4413      	add	r3, r2
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	1aca      	subs	r2, r1, r3
 800153c:	4b0a      	ldr	r3, [pc, #40]	; (8001568 <process_ms+0x48>)
 800153e:	601a      	str	r2, [r3, #0]
	if(!t10ms)
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <process_ms+0x48>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d102      	bne.n	800154e <process_ms+0x2e>
		flag_10ms = TRUE; //toutes les 10ms, on lve ce flag.
 8001548:	4b09      	ldr	r3, [pc, #36]	; (8001570 <process_ms+0x50>)
 800154a:	2201      	movs	r2, #1
 800154c:	601a      	str	r2, [r3, #0]
	if(t)
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <process_ms+0x54>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d004      	beq.n	8001560 <process_ms+0x40>
		t--;
 8001556:	4b07      	ldr	r3, [pc, #28]	; (8001574 <process_ms+0x54>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	3b01      	subs	r3, #1
 800155c:	4a05      	ldr	r2, [pc, #20]	; (8001574 <process_ms+0x54>)
 800155e:	6013      	str	r3, [r2, #0]
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr
 8001568:	20000a34 	.word	0x20000a34
 800156c:	cccccccd 	.word	0xcccccccd
 8001570:	20000a28 	.word	0x20000a28
 8001574:	20000a2c 	.word	0x20000a2c

08001578 <Screen_init>:
extern Circle closeButton;

int16_t pointsAngle[15][2];


void Screen_init(void){
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	ILI9341_Init();
 800157c:	f003 fe2c 	bl	80051d8 <ILI9341_Init>
	XPT2046_init();
 8001580:	f004 fc5e 	bl	8005e40 <XPT2046_init>

	ILI9341_Fill(ILI9341_COLOR_BLACK);					 //Back Color
 8001584:	2000      	movs	r0, #0
 8001586:	f004 f855 	bl	8005634 <ILI9341_Fill>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	 //Screen Orientation LandScape
 800158a:	2002      	movs	r0, #2
 800158c:	f004 f8c8 	bl	8005720 <ILI9341_Rotate>
	//A SUPPRIMER
	//DrawSonar(SCREEN_CENTER_X, (uint16_t)(SCREEN_LENGTH - 25), (uint16_t)(SCREEN_CENTER_X - 50), ILI9341_COLOR_BLACK);
	//A SUPPRIMER


	DrawCloseButton();
 8001590:	f000 f814 	bl	80015bc <DrawCloseButton>

	DrawMenu();
 8001594:	f000 f8d6 	bl	8001744 <DrawMenu>

	printScreenCurrentStateInit(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY);
 8001598:	4b07      	ldr	r3, [pc, #28]	; (80015b8 <Screen_init+0x40>)
 800159a:	881a      	ldrh	r2, [r3, #0]
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <Screen_init+0x40>)
 800159e:	889b      	ldrh	r3, [r3, #4]
 80015a0:	4413      	add	r3, r2
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	3307      	adds	r3, #7
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	4a03      	ldr	r2, [pc, #12]	; (80015b8 <Screen_init+0x40>)
 80015aa:	8852      	ldrh	r2, [r2, #2]
 80015ac:	4611      	mov	r1, r2
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 f9f2 	bl	8001998 <printScreenCurrentStateInit>
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000000 	.word	0x20000000

080015bc <DrawCloseButton>:


void DrawCloseButton(void) {
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b085      	sub	sp, #20
 80015c0:	af02      	add	r7, sp, #8
    ILI9341_DrawFilledCircle(closeButton.centerX, closeButton.centerY, closeButton.radius, ILI9341_COLOR_RED);
 80015c2:	4b23      	ldr	r3, [pc, #140]	; (8001650 <DrawCloseButton+0x94>)
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	b218      	sxth	r0, r3
 80015c8:	4b21      	ldr	r3, [pc, #132]	; (8001650 <DrawCloseButton+0x94>)
 80015ca:	885b      	ldrh	r3, [r3, #2]
 80015cc:	b219      	sxth	r1, r3
 80015ce:	4b20      	ldr	r3, [pc, #128]	; (8001650 <DrawCloseButton+0x94>)
 80015d0:	889b      	ldrh	r3, [r3, #4]
 80015d2:	b21a      	sxth	r2, r3
 80015d4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80015d8:	f004 fb44 	bl	8005c64 <ILI9341_DrawFilledCircle>

    // Dessiner une croix blanche pour indiquer la fermeture
    // Calculer les coordonnes pour centrer les lignes sur le centre du cercle
    int16_t line_length = 10; // Longueur de chaque ligne
 80015dc:	230a      	movs	r3, #10
 80015de:	80fb      	strh	r3, [r7, #6]
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY - line_length, closeButton.centerX + line_length, closeButton.centerY + line_length, ILI9341_COLOR_WHITE);
 80015e0:	4b1b      	ldr	r3, [pc, #108]	; (8001650 <DrawCloseButton+0x94>)
 80015e2:	881a      	ldrh	r2, [r3, #0]
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	1ad3      	subs	r3, r2, r3
 80015e8:	b298      	uxth	r0, r3
 80015ea:	4b19      	ldr	r3, [pc, #100]	; (8001650 <DrawCloseButton+0x94>)
 80015ec:	885a      	ldrh	r2, [r3, #2]
 80015ee:	88fb      	ldrh	r3, [r7, #6]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	b299      	uxth	r1, r3
 80015f4:	4b16      	ldr	r3, [pc, #88]	; (8001650 <DrawCloseButton+0x94>)
 80015f6:	881a      	ldrh	r2, [r3, #0]
 80015f8:	88fb      	ldrh	r3, [r7, #6]
 80015fa:	4413      	add	r3, r2
 80015fc:	b29c      	uxth	r4, r3
 80015fe:	4b14      	ldr	r3, [pc, #80]	; (8001650 <DrawCloseButton+0x94>)
 8001600:	885a      	ldrh	r2, [r3, #2]
 8001602:	88fb      	ldrh	r3, [r7, #6]
 8001604:	4413      	add	r3, r2
 8001606:	b29b      	uxth	r3, r3
 8001608:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800160c:	9200      	str	r2, [sp, #0]
 800160e:	4622      	mov	r2, r4
 8001610:	f004 fa10 	bl	8005a34 <ILI9341_DrawLine>
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY + line_length, closeButton.centerX + line_length, closeButton.centerY - line_length, ILI9341_COLOR_WHITE);
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <DrawCloseButton+0x94>)
 8001616:	881a      	ldrh	r2, [r3, #0]
 8001618:	88fb      	ldrh	r3, [r7, #6]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	b298      	uxth	r0, r3
 800161e:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <DrawCloseButton+0x94>)
 8001620:	885a      	ldrh	r2, [r3, #2]
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	4413      	add	r3, r2
 8001626:	b299      	uxth	r1, r3
 8001628:	4b09      	ldr	r3, [pc, #36]	; (8001650 <DrawCloseButton+0x94>)
 800162a:	881a      	ldrh	r2, [r3, #0]
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	4413      	add	r3, r2
 8001630:	b29c      	uxth	r4, r3
 8001632:	4b07      	ldr	r3, [pc, #28]	; (8001650 <DrawCloseButton+0x94>)
 8001634:	885a      	ldrh	r2, [r3, #2]
 8001636:	88fb      	ldrh	r3, [r7, #6]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	b29b      	uxth	r3, r3
 800163c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001640:	9200      	str	r2, [sp, #0]
 8001642:	4622      	mov	r2, r4
 8001644:	f004 f9f6 	bl	8005a34 <ILI9341_DrawLine>
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	bd90      	pop	{r4, r7, pc}
 8001650:	20000000 	.word	0x20000000

08001654 <isClickedOnRectangle>:




bool_e isClickedOnRectangle(uint16_t click_x, uint16_t click_y, uint16_t rect_x1, uint16_t rect_y1, uint16_t rect_x2, uint16_t rect_y2) {
 8001654:	b490      	push	{r4, r7}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4604      	mov	r4, r0
 800165c:	4608      	mov	r0, r1
 800165e:	4611      	mov	r1, r2
 8001660:	461a      	mov	r2, r3
 8001662:	4623      	mov	r3, r4
 8001664:	80fb      	strh	r3, [r7, #6]
 8001666:	4603      	mov	r3, r0
 8001668:	80bb      	strh	r3, [r7, #4]
 800166a:	460b      	mov	r3, r1
 800166c:	807b      	strh	r3, [r7, #2]
 800166e:	4613      	mov	r3, r2
 8001670:	803b      	strh	r3, [r7, #0]
    // Vrifier si les coordonnes du clic sont  l'intrieur des limites du rectangle
    if ((click_x >= rect_x1 && click_x <= rect_x2) && (click_y >= rect_y1 && click_y <= rect_y2)) {
 8001672:	88fa      	ldrh	r2, [r7, #6]
 8001674:	887b      	ldrh	r3, [r7, #2]
 8001676:	429a      	cmp	r2, r3
 8001678:	d30d      	bcc.n	8001696 <isClickedOnRectangle+0x42>
 800167a:	88fa      	ldrh	r2, [r7, #6]
 800167c:	8a3b      	ldrh	r3, [r7, #16]
 800167e:	429a      	cmp	r2, r3
 8001680:	d809      	bhi.n	8001696 <isClickedOnRectangle+0x42>
 8001682:	88ba      	ldrh	r2, [r7, #4]
 8001684:	883b      	ldrh	r3, [r7, #0]
 8001686:	429a      	cmp	r2, r3
 8001688:	d305      	bcc.n	8001696 <isClickedOnRectangle+0x42>
 800168a:	88ba      	ldrh	r2, [r7, #4]
 800168c:	8abb      	ldrh	r3, [r7, #20]
 800168e:	429a      	cmp	r2, r3
 8001690:	d801      	bhi.n	8001696 <isClickedOnRectangle+0x42>
        return TRUE; // Le clic est  l'intrieur du rectangle
 8001692:	2301      	movs	r3, #1
 8001694:	e000      	b.n	8001698 <isClickedOnRectangle+0x44>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du rectangle
 8001696:	2300      	movs	r3, #0
    }
}
 8001698:	4618      	mov	r0, r3
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bc90      	pop	{r4, r7}
 80016a0:	4770      	bx	lr

080016a2 <isClickedOnCircle>:




bool_e isClickedOnCircle(uint16_t click_x, uint16_t click_y, uint16_t circle_x, uint16_t circle_y, uint16_t radius) {
 80016a2:	b5b0      	push	{r4, r5, r7, lr}
 80016a4:	b084      	sub	sp, #16
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	4604      	mov	r4, r0
 80016aa:	4608      	mov	r0, r1
 80016ac:	4611      	mov	r1, r2
 80016ae:	461a      	mov	r2, r3
 80016b0:	4623      	mov	r3, r4
 80016b2:	80fb      	strh	r3, [r7, #6]
 80016b4:	4603      	mov	r3, r0
 80016b6:	80bb      	strh	r3, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	807b      	strh	r3, [r7, #2]
 80016bc:	4613      	mov	r3, r2
 80016be:	803b      	strh	r3, [r7, #0]
    float distance_squared = sqrt(pow(click_x - circle_x, 2) + pow(click_y - circle_y, 2));
 80016c0:	88fa      	ldrh	r2, [r7, #6]
 80016c2:	887b      	ldrh	r3, [r7, #2]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe fe9c 	bl	8000404 <__aeabi_i2d>
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016d4:	f00d ff30 	bl	800f538 <pow>
 80016d8:	4604      	mov	r4, r0
 80016da:	460d      	mov	r5, r1
 80016dc:	88ba      	ldrh	r2, [r7, #4]
 80016de:	883b      	ldrh	r3, [r7, #0]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe fe8e 	bl	8000404 <__aeabi_i2d>
 80016e8:	f04f 0200 	mov.w	r2, #0
 80016ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016f0:	f00d ff22 	bl	800f538 <pow>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4620      	mov	r0, r4
 80016fa:	4629      	mov	r1, r5
 80016fc:	f7fe fd36 	bl	800016c <__adddf3>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4610      	mov	r0, r2
 8001706:	4619      	mov	r1, r3
 8001708:	f00d ffc2 	bl	800f690 <sqrt>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4610      	mov	r0, r2
 8001712:	4619      	mov	r1, r3
 8001714:	f7ff f9d8 	bl	8000ac8 <__aeabi_d2f>
 8001718:	4603      	mov	r3, r0
 800171a:	60fb      	str	r3, [r7, #12]

    // Vrifier si la distance est infrieure ou gale au rayon du cercle au carr
    if (distance_squared <= (float)radius ) {
 800171c:	8c3b      	ldrh	r3, [r7, #32]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fad8 	bl	8000cd4 <__aeabi_ui2f>
 8001724:	4603      	mov	r3, r0
 8001726:	4619      	mov	r1, r3
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f7ff fcd3 	bl	80010d4 <__aeabi_fcmple>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <isClickedOnCircle+0x96>
        return TRUE; // Le clic est  l'intrieur du cercle
 8001734:	2301      	movs	r3, #1
 8001736:	e000      	b.n	800173a <isClickedOnCircle+0x98>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du cercle
 8001738:	2300      	movs	r3, #0
    }
}
 800173a:	4618      	mov	r0, r3
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001744 <DrawMenu>:


void DrawMenu(void){
 8001744:	b590      	push	{r4, r7, lr}
 8001746:	b087      	sub	sp, #28
 8001748:	af02      	add	r7, sp, #8
	// uint16_t x1 = 70;
	// uint16_t y1 = 70;
	// uint16_t x2 = 230;
	// uint16_t y2 = 110;

	uint16_t x1 = SCREEN_WIDTH/4;
 800174a:	2350      	movs	r3, #80	; 0x50
 800174c:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 800174e:	233c      	movs	r3, #60	; 0x3c
 8001750:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001752:	23f0      	movs	r3, #240	; 0xf0
 8001754:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001756:	2355      	movs	r3, #85	; 0x55
 8001758:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800175a:	2302      	movs	r3, #2
 800175c:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 800175e:	893a      	ldrh	r2, [r7, #8]
 8001760:	89bb      	ldrh	r3, [r7, #12]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	b29b      	uxth	r3, r3
 8001766:	330f      	adds	r3, #15
 8001768:	80bb      	strh	r3, [r7, #4]

	uint16_t width = 0;
 800176a:	2300      	movs	r3, #0
 800176c:	807b      	strh	r3, [r7, #2]
    uint16_t height = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	803b      	strh	r3, [r7, #0]
    
    ILI9341_GetStringSize("Scanning & Display", &Font_7x10, &width, &height);
 8001772:	463b      	mov	r3, r7
 8001774:	1cba      	adds	r2, r7, #2
 8001776:	493c      	ldr	r1, [pc, #240]	; (8001868 <DrawMenu+0x124>)
 8001778:	483c      	ldr	r0, [pc, #240]	; (800186c <DrawMenu+0x128>)
 800177a:	f004 f887 	bl	800588c <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1, x2, y2, ILI9341_COLOR_BLUE);
 800177e:	89f8      	ldrh	r0, [r7, #14]
 8001780:	89b9      	ldrh	r1, [r7, #12]
 8001782:	897a      	ldrh	r2, [r7, #10]
 8001784:	893b      	ldrh	r3, [r7, #8]
 8001786:	241f      	movs	r4, #31
 8001788:	9400      	str	r4, [sp, #0]
 800178a:	f003 ff6b 	bl	8005664 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1, x2 - delta1, y2 - delta1, ILI9341_COLOR_GREEN);
 800178e:	89fa      	ldrh	r2, [r7, #14]
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	18d0      	adds	r0, r2, r3
 8001794:	89ba      	ldrh	r2, [r7, #12]
 8001796:	88fb      	ldrh	r3, [r7, #6]
 8001798:	18d1      	adds	r1, r2, r3
 800179a:	897a      	ldrh	r2, [r7, #10]
 800179c:	88fb      	ldrh	r3, [r7, #6]
 800179e:	1ad4      	subs	r4, r2, r3
 80017a0:	893a      	ldrh	r2, [r7, #8]
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80017aa:	9200      	str	r2, [sp, #0]
 80017ac:	4622      	mov	r2, r4
 80017ae:	f003 ff59 	bl	8005664 <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4, "Scanning & Display", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 80017b2:	88fb      	ldrh	r3, [r7, #6]
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	89fb      	ldrh	r3, [r7, #14]
 80017ba:	4413      	add	r3, r2
 80017bc:	b298      	uxth	r0, r3
 80017be:	88fb      	ldrh	r3, [r7, #6]
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	89bb      	ldrh	r3, [r7, #12]
 80017c6:	4413      	add	r3, r2
 80017c8:	b299      	uxth	r1, r3
 80017ca:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80017ce:	9301      	str	r3, [sp, #4]
 80017d0:	2300      	movs	r3, #0
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	4b24      	ldr	r3, [pc, #144]	; (8001868 <DrawMenu+0x124>)
 80017d6:	4a25      	ldr	r2, [pc, #148]	; (800186c <DrawMenu+0x128>)
 80017d8:	f003 ffe4 	bl	80057a4 <ILI9341_Puts>


	ILI9341_GetStringSize("CHOIX 2", &Font_7x10, &width, &height);
 80017dc:	463b      	mov	r3, r7
 80017de:	1cba      	adds	r2, r7, #2
 80017e0:	4921      	ldr	r1, [pc, #132]	; (8001868 <DrawMenu+0x124>)
 80017e2:	4823      	ldr	r0, [pc, #140]	; (8001870 <DrawMenu+0x12c>)
 80017e4:	f004 f852 	bl	800588c <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1 + delta2, x2, y2 + delta2, ILI9341_COLOR_BLUE);
 80017e8:	89f8      	ldrh	r0, [r7, #14]
 80017ea:	89ba      	ldrh	r2, [r7, #12]
 80017ec:	88bb      	ldrh	r3, [r7, #4]
 80017ee:	18d1      	adds	r1, r2, r3
 80017f0:	897c      	ldrh	r4, [r7, #10]
 80017f2:	893a      	ldrh	r2, [r7, #8]
 80017f4:	88bb      	ldrh	r3, [r7, #4]
 80017f6:	4413      	add	r3, r2
 80017f8:	221f      	movs	r2, #31
 80017fa:	9200      	str	r2, [sp, #0]
 80017fc:	4622      	mov	r2, r4
 80017fe:	f003 ff31 	bl	8005664 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1 + delta2, x2 - delta1, y2 - delta1 + delta2, ILI9341_COLOR_GREEN);
 8001802:	89fa      	ldrh	r2, [r7, #14]
 8001804:	88fb      	ldrh	r3, [r7, #6]
 8001806:	18d0      	adds	r0, r2, r3
 8001808:	89ba      	ldrh	r2, [r7, #12]
 800180a:	88fb      	ldrh	r3, [r7, #6]
 800180c:	441a      	add	r2, r3
 800180e:	88bb      	ldrh	r3, [r7, #4]
 8001810:	18d1      	adds	r1, r2, r3
 8001812:	897a      	ldrh	r2, [r7, #10]
 8001814:	88fb      	ldrh	r3, [r7, #6]
 8001816:	1ad4      	subs	r4, r2, r3
 8001818:	893a      	ldrh	r2, [r7, #8]
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	1ad2      	subs	r2, r2, r3
 800181e:	88bb      	ldrh	r3, [r7, #4]
 8001820:	4413      	add	r3, r2
 8001822:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001826:	9200      	str	r2, [sp, #0]
 8001828:	4622      	mov	r2, r4
 800182a:	f003 ff1b 	bl	8005664 <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4 + delta2, "CHOIX 2", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 800182e:	88fb      	ldrh	r3, [r7, #6]
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	b29a      	uxth	r2, r3
 8001834:	89fb      	ldrh	r3, [r7, #14]
 8001836:	4413      	add	r3, r2
 8001838:	b298      	uxth	r0, r3
 800183a:	88fb      	ldrh	r3, [r7, #6]
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	b29a      	uxth	r2, r3
 8001840:	89bb      	ldrh	r3, [r7, #12]
 8001842:	4413      	add	r3, r2
 8001844:	b29a      	uxth	r2, r3
 8001846:	88bb      	ldrh	r3, [r7, #4]
 8001848:	4413      	add	r3, r2
 800184a:	b299      	uxth	r1, r3
 800184c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	2300      	movs	r3, #0
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	4b04      	ldr	r3, [pc, #16]	; (8001868 <DrawMenu+0x124>)
 8001858:	4a05      	ldr	r2, [pc, #20]	; (8001870 <DrawMenu+0x12c>)
 800185a:	f003 ffa3 	bl	80057a4 <ILI9341_Puts>
}
 800185e:	bf00      	nop
 8001860:	3714      	adds	r7, #20
 8001862:	46bd      	mov	sp, r7
 8001864:	bd90      	pop	{r4, r7, pc}
 8001866:	bf00      	nop
 8001868:	20000048 	.word	0x20000048
 800186c:	08011328 	.word	0x08011328
 8001870:	0801133c 	.word	0x0801133c

08001874 <HideMenu>:


void HideMenu(void){
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b087      	sub	sp, #28
 8001878:	af02      	add	r7, sp, #8
	// uint16_t x1 = 70;
	// uint16_t y1 = 70;
	// uint16_t x2 = 230;
	// uint16_t y2 = 110;

	uint16_t x1 = SCREEN_WIDTH/4;
 800187a:	2350      	movs	r3, #80	; 0x50
 800187c:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 800187e:	233c      	movs	r3, #60	; 0x3c
 8001880:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001882:	23f0      	movs	r3, #240	; 0xf0
 8001884:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001886:	2355      	movs	r3, #85	; 0x55
 8001888:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800188a:	2302      	movs	r3, #2
 800188c:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 800188e:	893a      	ldrh	r2, [r7, #8]
 8001890:	89bb      	ldrh	r3, [r7, #12]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	b29b      	uxth	r3, r3
 8001896:	330f      	adds	r3, #15
 8001898:	80bb      	strh	r3, [r7, #4]

	ILI9341_INT_Fill(x1, y1, x2, y2, ILI9341_COLOR_BLACK);
 800189a:	89f8      	ldrh	r0, [r7, #14]
 800189c:	89b9      	ldrh	r1, [r7, #12]
 800189e:	897a      	ldrh	r2, [r7, #10]
 80018a0:	893b      	ldrh	r3, [r7, #8]
 80018a2:	2400      	movs	r4, #0
 80018a4:	9400      	str	r4, [sp, #0]
 80018a6:	f003 fedd 	bl	8005664 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1, x2 - delta1, y2 - delta1, ILI9341_COLOR_BLACK);
 80018aa:	89fa      	ldrh	r2, [r7, #14]
 80018ac:	88fb      	ldrh	r3, [r7, #6]
 80018ae:	18d0      	adds	r0, r2, r3
 80018b0:	89ba      	ldrh	r2, [r7, #12]
 80018b2:	88fb      	ldrh	r3, [r7, #6]
 80018b4:	18d1      	adds	r1, r2, r3
 80018b6:	897a      	ldrh	r2, [r7, #10]
 80018b8:	88fb      	ldrh	r3, [r7, #6]
 80018ba:	1ad4      	subs	r4, r2, r3
 80018bc:	893a      	ldrh	r2, [r7, #8]
 80018be:	88fb      	ldrh	r3, [r7, #6]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2200      	movs	r2, #0
 80018c4:	9200      	str	r2, [sp, #0]
 80018c6:	4622      	mov	r2, r4
 80018c8:	f003 fecc 	bl	8005664 <ILI9341_INT_Fill>

	ILI9341_INT_Fill(x1, y1 + delta2, x2, y2 + delta2, ILI9341_COLOR_BLACK);
 80018cc:	89f8      	ldrh	r0, [r7, #14]
 80018ce:	89ba      	ldrh	r2, [r7, #12]
 80018d0:	88bb      	ldrh	r3, [r7, #4]
 80018d2:	18d1      	adds	r1, r2, r3
 80018d4:	897c      	ldrh	r4, [r7, #10]
 80018d6:	893a      	ldrh	r2, [r7, #8]
 80018d8:	88bb      	ldrh	r3, [r7, #4]
 80018da:	4413      	add	r3, r2
 80018dc:	2200      	movs	r2, #0
 80018de:	9200      	str	r2, [sp, #0]
 80018e0:	4622      	mov	r2, r4
 80018e2:	f003 febf 	bl	8005664 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1 + delta2, x2 - delta1, y2 - delta1 + delta2, ILI9341_COLOR_BLACK);
 80018e6:	89fa      	ldrh	r2, [r7, #14]
 80018e8:	88fb      	ldrh	r3, [r7, #6]
 80018ea:	18d0      	adds	r0, r2, r3
 80018ec:	89ba      	ldrh	r2, [r7, #12]
 80018ee:	88fb      	ldrh	r3, [r7, #6]
 80018f0:	441a      	add	r2, r3
 80018f2:	88bb      	ldrh	r3, [r7, #4]
 80018f4:	18d1      	adds	r1, r2, r3
 80018f6:	897a      	ldrh	r2, [r7, #10]
 80018f8:	88fb      	ldrh	r3, [r7, #6]
 80018fa:	1ad4      	subs	r4, r2, r3
 80018fc:	893a      	ldrh	r2, [r7, #8]
 80018fe:	88fb      	ldrh	r3, [r7, #6]
 8001900:	1ad2      	subs	r2, r2, r3
 8001902:	88bb      	ldrh	r3, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	2200      	movs	r2, #0
 8001908:	9200      	str	r2, [sp, #0]
 800190a:	4622      	mov	r2, r4
 800190c:	f003 feaa 	bl	8005664 <ILI9341_INT_Fill>
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	bd90      	pop	{r4, r7, pc}

08001918 <scanning_enable>:



bool_e scanning_enable(void) {
 8001918:	b590      	push	{r4, r7, lr}
 800191a:	b087      	sub	sp, #28
 800191c:	af02      	add	r7, sp, #8
	static uint16_t static_x,static_y;
	uint16_t x, y;

	uint16_t x1 = SCREEN_WIDTH/4;
 800191e:	2350      	movs	r3, #80	; 0x50
 8001920:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 8001922:	233c      	movs	r3, #60	; 0x3c
 8001924:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001926:	23f0      	movs	r3, #240	; 0xf0
 8001928:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 800192a:	2355      	movs	r3, #85	; 0x55
 800192c:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800192e:	2302      	movs	r3, #2
 8001930:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 8001932:	893a      	ldrh	r2, [r7, #8]
 8001934:	89bb      	ldrh	r3, [r7, #12]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	b29b      	uxth	r3, r3
 800193a:	330f      	adds	r3, #15
 800193c:	80bb      	strh	r3, [r7, #4]

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 800193e:	4639      	mov	r1, r7
 8001940:	1cbb      	adds	r3, r7, #2
 8001942:	2201      	movs	r2, #1
 8001944:	4618      	mov	r0, r3
 8001946:	f004 fb77 	bl	8006038 <XPT2046_getMedianCoordinates>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d019      	beq.n	8001984 <scanning_enable+0x6c>
	{
		//ILI9341_DrawCircle(static_x, static_y, 15,ILI9341_COLOR_BLACK);
		//ILI9341_DrawCircle(x, y, 15, ILI9341_COLOR_BLUE);

		static_x = x;
 8001950:	887a      	ldrh	r2, [r7, #2]
 8001952:	4b0f      	ldr	r3, [pc, #60]	; (8001990 <scanning_enable+0x78>)
 8001954:	801a      	strh	r2, [r3, #0]
		static_y = y;
 8001956:	883a      	ldrh	r2, [r7, #0]
 8001958:	4b0e      	ldr	r3, [pc, #56]	; (8001994 <scanning_enable+0x7c>)
 800195a:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, x1, y1, x2, y2)) {	
 800195c:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <scanning_enable+0x78>)
 800195e:	8818      	ldrh	r0, [r3, #0]
 8001960:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <scanning_enable+0x7c>)
 8001962:	8819      	ldrh	r1, [r3, #0]
 8001964:	89bc      	ldrh	r4, [r7, #12]
 8001966:	89fa      	ldrh	r2, [r7, #14]
 8001968:	893b      	ldrh	r3, [r7, #8]
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	897b      	ldrh	r3, [r7, #10]
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	4623      	mov	r3, r4
 8001972:	f7ff fe6f 	bl	8001654 <isClickedOnRectangle>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <scanning_enable+0x68>
			return TRUE;
 800197c:	2301      	movs	r3, #1
 800197e:	e002      	b.n	8001986 <scanning_enable+0x6e>
		}
		else{
			return FALSE;
 8001980:	2300      	movs	r3, #0
 8001982:	e000      	b.n	8001986 <scanning_enable+0x6e>
		}
	}
	else{
		return FALSE;
 8001984:	2300      	movs	r3, #0
	}
}
 8001986:	4618      	mov	r0, r3
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	bd90      	pop	{r4, r7, pc}
 800198e:	bf00      	nop
 8001990:	20000a38 	.word	0x20000a38
 8001994:	20000a3a 	.word	0x20000a3a

08001998 <printScreenCurrentStateInit>:




void printScreenCurrentStateInit(uint16_t x_pos, uint16_t y_pos) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af02      	add	r7, sp, #8
 800199e:	4603      	mov	r3, r0
 80019a0:	460a      	mov	r2, r1
 80019a2:	80fb      	strh	r3, [r7, #6]
 80019a4:	4613      	mov	r3, r2
 80019a6:	80bb      	strh	r3, [r7, #4]
	ILI9341_Puts(x_pos, 								y_pos, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_BLACK);
 80019a8:	88b9      	ldrh	r1, [r7, #4]
 80019aa:	88f8      	ldrh	r0, [r7, #6]
 80019ac:	2300      	movs	r3, #0
 80019ae:	9301      	str	r3, [sp, #4]
 80019b0:	2300      	movs	r3, #0
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <printScreenCurrentStateInit+0x48>)
 80019b6:	4a0b      	ldr	r2, [pc, #44]	; (80019e4 <printScreenCurrentStateInit+0x4c>)
 80019b8:	f003 fef4 	bl	80057a4 <ILI9341_Puts>
	ILI9341_Puts(x_pos + TEXT_LENGTH_CURRENT_STATE_7_10, y_pos, "Init", &Font_7x10, ILI9341_COLOR_RED, ILI9341_COLOR_BLACK);
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	3370      	adds	r3, #112	; 0x70
 80019c0:	b298      	uxth	r0, r3
 80019c2:	88b9      	ldrh	r1, [r7, #4]
 80019c4:	2300      	movs	r3, #0
 80019c6:	9301      	str	r3, [sp, #4]
 80019c8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80019cc:	9300      	str	r3, [sp, #0]
 80019ce:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <printScreenCurrentStateInit+0x48>)
 80019d0:	4a05      	ldr	r2, [pc, #20]	; (80019e8 <printScreenCurrentStateInit+0x50>)
 80019d2:	f003 fee7 	bl	80057a4 <ILI9341_Puts>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	20000048 	.word	0x20000048
 80019e4:	08011344 	.word	0x08011344
 80019e8:	08011358 	.word	0x08011358
 80019ec:	00000000 	.word	0x00000000

080019f0 <DrawSonar>:
}




void DrawSonar(int16_t centerX, int16_t centerY, int16_t radius, uint16_t color) {
 80019f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019f4:	b08c      	sub	sp, #48	; 0x30
 80019f6:	af02      	add	r7, sp, #8
 80019f8:	4604      	mov	r4, r0
 80019fa:	4608      	mov	r0, r1
 80019fc:	4611      	mov	r1, r2
 80019fe:	461a      	mov	r2, r3
 8001a00:	4623      	mov	r3, r4
 8001a02:	80fb      	strh	r3, [r7, #6]
 8001a04:	4603      	mov	r3, r0
 8001a06:	80bb      	strh	r3, [r7, #4]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	807b      	strh	r3, [r7, #2]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	803b      	strh	r3, [r7, #0]
    // Dessiner le demi-cercle
    //for (int i = 0; i <= 180; i++) {
	for (int i = 15; i <= 165; i++) {
 8001a10:	230f      	movs	r3, #15
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24
 8001a14:	e2f8      	b.n	8002008 <DrawSonar+0x618>
		int x = centerX - round(radius / 1.75 * cos(M_PI * i / 180));
 8001a16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7fe fcf2 	bl	8000404 <__aeabi_i2d>
 8001a20:	4604      	mov	r4, r0
 8001a22:	460d      	mov	r5, r1
 8001a24:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7fe fceb 	bl	8000404 <__aeabi_i2d>
 8001a2e:	f04f 0200 	mov.w	r2, #0
 8001a32:	4be7      	ldr	r3, [pc, #924]	; (8001dd0 <DrawSonar+0x3e0>)
 8001a34:	f7fe fe7a 	bl	800072c <__aeabi_ddiv>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4690      	mov	r8, r2
 8001a3e:	4699      	mov	r9, r3
 8001a40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001a42:	f7fe fcdf 	bl	8000404 <__aeabi_i2d>
 8001a46:	a3e0      	add	r3, pc, #896	; (adr r3, 8001dc8 <DrawSonar+0x3d8>)
 8001a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a4c:	f7fe fd44 	bl	80004d8 <__aeabi_dmul>
 8001a50:	4602      	mov	r2, r0
 8001a52:	460b      	mov	r3, r1
 8001a54:	4610      	mov	r0, r2
 8001a56:	4619      	mov	r1, r3
 8001a58:	f04f 0200 	mov.w	r2, #0
 8001a5c:	4bdd      	ldr	r3, [pc, #884]	; (8001dd4 <DrawSonar+0x3e4>)
 8001a5e:	f7fe fe65 	bl	800072c <__aeabi_ddiv>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	4610      	mov	r0, r2
 8001a68:	4619      	mov	r1, r3
 8001a6a:	f00d fc95 	bl	800f398 <cos>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4640      	mov	r0, r8
 8001a74:	4649      	mov	r1, r9
 8001a76:	f7fe fd2f 	bl	80004d8 <__aeabi_dmul>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	4610      	mov	r0, r2
 8001a80:	4619      	mov	r1, r3
 8001a82:	f00d fccb 	bl	800f41c <round>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4620      	mov	r0, r4
 8001a8c:	4629      	mov	r1, r5
 8001a8e:	f7fe fb6b 	bl	8000168 <__aeabi_dsub>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f7fe ffcd 	bl	8000a38 <__aeabi_d2iz>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	61fb      	str	r3, [r7, #28]
		int y = centerY - round(radius / 1.75 * sin(M_PI * i / 180));
 8001aa2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7fe fcac 	bl	8000404 <__aeabi_i2d>
 8001aac:	4604      	mov	r4, r0
 8001aae:	460d      	mov	r5, r1
 8001ab0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fca5 	bl	8000404 <__aeabi_i2d>
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	4bc4      	ldr	r3, [pc, #784]	; (8001dd0 <DrawSonar+0x3e0>)
 8001ac0:	f7fe fe34 	bl	800072c <__aeabi_ddiv>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4690      	mov	r8, r2
 8001aca:	4699      	mov	r9, r3
 8001acc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ace:	f7fe fc99 	bl	8000404 <__aeabi_i2d>
 8001ad2:	a3bd      	add	r3, pc, #756	; (adr r3, 8001dc8 <DrawSonar+0x3d8>)
 8001ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad8:	f7fe fcfe 	bl	80004d8 <__aeabi_dmul>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	4bba      	ldr	r3, [pc, #744]	; (8001dd4 <DrawSonar+0x3e4>)
 8001aea:	f7fe fe1f 	bl	800072c <__aeabi_ddiv>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4610      	mov	r0, r2
 8001af4:	4619      	mov	r1, r3
 8001af6:	f00d fcd9 	bl	800f4ac <sin>
 8001afa:	4602      	mov	r2, r0
 8001afc:	460b      	mov	r3, r1
 8001afe:	4640      	mov	r0, r8
 8001b00:	4649      	mov	r1, r9
 8001b02:	f7fe fce9 	bl	80004d8 <__aeabi_dmul>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f00d fc85 	bl	800f41c <round>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	4620      	mov	r0, r4
 8001b18:	4629      	mov	r1, r5
 8001b1a:	f7fe fb25 	bl	8000168 <__aeabi_dsub>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4610      	mov	r0, r2
 8001b24:	4619      	mov	r1, r3
 8001b26:	f7fe ff87 	bl	8000a38 <__aeabi_d2iz>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	61bb      	str	r3, [r7, #24]
		ILI9341_DrawPixel(x, y, color);
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	b291      	uxth	r1, r2
 8001b36:	883a      	ldrh	r2, [r7, #0]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f003 fd0f 	bl	800555c <ILI9341_DrawPixel>

		x = centerX - round(radius / 2.25 * cos(M_PI * i / 180));
 8001b3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7fe fc5e 	bl	8000404 <__aeabi_i2d>
 8001b48:	4604      	mov	r4, r0
 8001b4a:	460d      	mov	r5, r1
 8001b4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7fe fc57 	bl	8000404 <__aeabi_i2d>
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	4b9f      	ldr	r3, [pc, #636]	; (8001dd8 <DrawSonar+0x3e8>)
 8001b5c:	f7fe fde6 	bl	800072c <__aeabi_ddiv>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4690      	mov	r8, r2
 8001b66:	4699      	mov	r9, r3
 8001b68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001b6a:	f7fe fc4b 	bl	8000404 <__aeabi_i2d>
 8001b6e:	a396      	add	r3, pc, #600	; (adr r3, 8001dc8 <DrawSonar+0x3d8>)
 8001b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b74:	f7fe fcb0 	bl	80004d8 <__aeabi_dmul>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4610      	mov	r0, r2
 8001b7e:	4619      	mov	r1, r3
 8001b80:	f04f 0200 	mov.w	r2, #0
 8001b84:	4b93      	ldr	r3, [pc, #588]	; (8001dd4 <DrawSonar+0x3e4>)
 8001b86:	f7fe fdd1 	bl	800072c <__aeabi_ddiv>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	4610      	mov	r0, r2
 8001b90:	4619      	mov	r1, r3
 8001b92:	f00d fc01 	bl	800f398 <cos>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	4640      	mov	r0, r8
 8001b9c:	4649      	mov	r1, r9
 8001b9e:	f7fe fc9b 	bl	80004d8 <__aeabi_dmul>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	4610      	mov	r0, r2
 8001ba8:	4619      	mov	r1, r3
 8001baa:	f00d fc37 	bl	800f41c <round>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4620      	mov	r0, r4
 8001bb4:	4629      	mov	r1, r5
 8001bb6:	f7fe fad7 	bl	8000168 <__aeabi_dsub>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f7fe ff39 	bl	8000a38 <__aeabi_d2iz>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	61fb      	str	r3, [r7, #28]
		y = centerY - round(radius / 2.25 * sin(M_PI * i / 180));
 8001bca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7fe fc18 	bl	8000404 <__aeabi_i2d>
 8001bd4:	4604      	mov	r4, r0
 8001bd6:	460d      	mov	r5, r1
 8001bd8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7fe fc11 	bl	8000404 <__aeabi_i2d>
 8001be2:	f04f 0200 	mov.w	r2, #0
 8001be6:	4b7c      	ldr	r3, [pc, #496]	; (8001dd8 <DrawSonar+0x3e8>)
 8001be8:	f7fe fda0 	bl	800072c <__aeabi_ddiv>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4690      	mov	r8, r2
 8001bf2:	4699      	mov	r9, r3
 8001bf4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001bf6:	f7fe fc05 	bl	8000404 <__aeabi_i2d>
 8001bfa:	a373      	add	r3, pc, #460	; (adr r3, 8001dc8 <DrawSonar+0x3d8>)
 8001bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c00:	f7fe fc6a 	bl	80004d8 <__aeabi_dmul>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f04f 0200 	mov.w	r2, #0
 8001c10:	4b70      	ldr	r3, [pc, #448]	; (8001dd4 <DrawSonar+0x3e4>)
 8001c12:	f7fe fd8b 	bl	800072c <__aeabi_ddiv>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	4610      	mov	r0, r2
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f00d fc45 	bl	800f4ac <sin>
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	4640      	mov	r0, r8
 8001c28:	4649      	mov	r1, r9
 8001c2a:	f7fe fc55 	bl	80004d8 <__aeabi_dmul>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	460b      	mov	r3, r1
 8001c32:	4610      	mov	r0, r2
 8001c34:	4619      	mov	r1, r3
 8001c36:	f00d fbf1 	bl	800f41c <round>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	4620      	mov	r0, r4
 8001c40:	4629      	mov	r1, r5
 8001c42:	f7fe fa91 	bl	8000168 <__aeabi_dsub>
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	4610      	mov	r0, r2
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f7fe fef3 	bl	8000a38 <__aeabi_d2iz>
 8001c52:	4603      	mov	r3, r0
 8001c54:	61bb      	str	r3, [r7, #24]
		ILI9341_DrawPixel(x, y, color);
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	b291      	uxth	r1, r2
 8001c5e:	883a      	ldrh	r2, [r7, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f003 fc7b 	bl	800555c <ILI9341_DrawPixel>

		x = centerX - round(radius / 1.25 * cos(M_PI * i / 180));
 8001c66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fbca 	bl	8000404 <__aeabi_i2d>
 8001c70:	4604      	mov	r4, r0
 8001c72:	460d      	mov	r5, r1
 8001c74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe fbc3 	bl	8000404 <__aeabi_i2d>
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	4b56      	ldr	r3, [pc, #344]	; (8001ddc <DrawSonar+0x3ec>)
 8001c84:	f7fe fd52 	bl	800072c <__aeabi_ddiv>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4690      	mov	r8, r2
 8001c8e:	4699      	mov	r9, r3
 8001c90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c92:	f7fe fbb7 	bl	8000404 <__aeabi_i2d>
 8001c96:	a34c      	add	r3, pc, #304	; (adr r3, 8001dc8 <DrawSonar+0x3d8>)
 8001c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9c:	f7fe fc1c 	bl	80004d8 <__aeabi_dmul>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	4610      	mov	r0, r2
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	4b49      	ldr	r3, [pc, #292]	; (8001dd4 <DrawSonar+0x3e4>)
 8001cae:	f7fe fd3d 	bl	800072c <__aeabi_ddiv>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	4610      	mov	r0, r2
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f00d fb6d 	bl	800f398 <cos>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4640      	mov	r0, r8
 8001cc4:	4649      	mov	r1, r9
 8001cc6:	f7fe fc07 	bl	80004d8 <__aeabi_dmul>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	4610      	mov	r0, r2
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f00d fba3 	bl	800f41c <round>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4620      	mov	r0, r4
 8001cdc:	4629      	mov	r1, r5
 8001cde:	f7fe fa43 	bl	8000168 <__aeabi_dsub>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f7fe fea5 	bl	8000a38 <__aeabi_d2iz>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	61fb      	str	r3, [r7, #28]
		y = centerY - round(radius / 1.25 * sin(M_PI * i / 180));
 8001cf2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7fe fb84 	bl	8000404 <__aeabi_i2d>
 8001cfc:	4604      	mov	r4, r0
 8001cfe:	460d      	mov	r5, r1
 8001d00:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7fe fb7d 	bl	8000404 <__aeabi_i2d>
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	4b33      	ldr	r3, [pc, #204]	; (8001ddc <DrawSonar+0x3ec>)
 8001d10:	f7fe fd0c 	bl	800072c <__aeabi_ddiv>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	4690      	mov	r8, r2
 8001d1a:	4699      	mov	r9, r3
 8001d1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001d1e:	f7fe fb71 	bl	8000404 <__aeabi_i2d>
 8001d22:	a329      	add	r3, pc, #164	; (adr r3, 8001dc8 <DrawSonar+0x3d8>)
 8001d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d28:	f7fe fbd6 	bl	80004d8 <__aeabi_dmul>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	460b      	mov	r3, r1
 8001d30:	4610      	mov	r0, r2
 8001d32:	4619      	mov	r1, r3
 8001d34:	f04f 0200 	mov.w	r2, #0
 8001d38:	4b26      	ldr	r3, [pc, #152]	; (8001dd4 <DrawSonar+0x3e4>)
 8001d3a:	f7fe fcf7 	bl	800072c <__aeabi_ddiv>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4610      	mov	r0, r2
 8001d44:	4619      	mov	r1, r3
 8001d46:	f00d fbb1 	bl	800f4ac <sin>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	4640      	mov	r0, r8
 8001d50:	4649      	mov	r1, r9
 8001d52:	f7fe fbc1 	bl	80004d8 <__aeabi_dmul>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f00d fb5d 	bl	800f41c <round>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	4620      	mov	r0, r4
 8001d68:	4629      	mov	r1, r5
 8001d6a:	f7fe f9fd 	bl	8000168 <__aeabi_dsub>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	4610      	mov	r0, r2
 8001d74:	4619      	mov	r1, r3
 8001d76:	f7fe fe5f 	bl	8000a38 <__aeabi_d2iz>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	61bb      	str	r3, [r7, #24]
		ILI9341_DrawPixel(x, y, color);
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	b291      	uxth	r1, r2
 8001d86:	883a      	ldrh	r2, [r7, #0]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f003 fbe7 	bl	800555c <ILI9341_DrawPixel>

        x = centerX - round(radius * cos(M_PI * i / 180));
 8001d8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe fb36 	bl	8000404 <__aeabi_i2d>
 8001d98:	4604      	mov	r4, r0
 8001d9a:	460d      	mov	r5, r1
 8001d9c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7fe fb2f 	bl	8000404 <__aeabi_i2d>
 8001da6:	4680      	mov	r8, r0
 8001da8:	4689      	mov	r9, r1
 8001daa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001dac:	f7fe fb2a 	bl	8000404 <__aeabi_i2d>
 8001db0:	a305      	add	r3, pc, #20	; (adr r3, 8001dc8 <DrawSonar+0x3d8>)
 8001db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db6:	f7fe fb8f 	bl	80004d8 <__aeabi_dmul>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	e00e      	b.n	8001de0 <DrawSonar+0x3f0>
 8001dc2:	bf00      	nop
 8001dc4:	f3af 8000 	nop.w
 8001dc8:	54442d18 	.word	0x54442d18
 8001dcc:	400921fb 	.word	0x400921fb
 8001dd0:	3ffc0000 	.word	0x3ffc0000
 8001dd4:	40668000 	.word	0x40668000
 8001dd8:	40020000 	.word	0x40020000
 8001ddc:	3ff40000 	.word	0x3ff40000
 8001de0:	4619      	mov	r1, r3
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	4b94      	ldr	r3, [pc, #592]	; (8002038 <DrawSonar+0x648>)
 8001de8:	f7fe fca0 	bl	800072c <__aeabi_ddiv>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	4610      	mov	r0, r2
 8001df2:	4619      	mov	r1, r3
 8001df4:	f00d fad0 	bl	800f398 <cos>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	4640      	mov	r0, r8
 8001dfe:	4649      	mov	r1, r9
 8001e00:	f7fe fb6a 	bl	80004d8 <__aeabi_dmul>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4610      	mov	r0, r2
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	f00d fb06 	bl	800f41c <round>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	4620      	mov	r0, r4
 8001e16:	4629      	mov	r1, r5
 8001e18:	f7fe f9a6 	bl	8000168 <__aeabi_dsub>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	460b      	mov	r3, r1
 8001e20:	4610      	mov	r0, r2
 8001e22:	4619      	mov	r1, r3
 8001e24:	f7fe fe08 	bl	8000a38 <__aeabi_d2iz>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	61fb      	str	r3, [r7, #28]
        y = centerY - round(radius * sin(M_PI * i / 180));
 8001e2c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fae7 	bl	8000404 <__aeabi_i2d>
 8001e36:	4604      	mov	r4, r0
 8001e38:	460d      	mov	r5, r1
 8001e3a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7fe fae0 	bl	8000404 <__aeabi_i2d>
 8001e44:	4680      	mov	r8, r0
 8001e46:	4689      	mov	r9, r1
 8001e48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e4a:	f7fe fadb 	bl	8000404 <__aeabi_i2d>
 8001e4e:	a374      	add	r3, pc, #464	; (adr r3, 8002020 <DrawSonar+0x630>)
 8001e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e54:	f7fe fb40 	bl	80004d8 <__aeabi_dmul>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	4610      	mov	r0, r2
 8001e5e:	4619      	mov	r1, r3
 8001e60:	f04f 0200 	mov.w	r2, #0
 8001e64:	4b74      	ldr	r3, [pc, #464]	; (8002038 <DrawSonar+0x648>)
 8001e66:	f7fe fc61 	bl	800072c <__aeabi_ddiv>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	4610      	mov	r0, r2
 8001e70:	4619      	mov	r1, r3
 8001e72:	f00d fb1b 	bl	800f4ac <sin>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	4640      	mov	r0, r8
 8001e7c:	4649      	mov	r1, r9
 8001e7e:	f7fe fb2b 	bl	80004d8 <__aeabi_dmul>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	4610      	mov	r0, r2
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f00d fac7 	bl	800f41c <round>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	4620      	mov	r0, r4
 8001e94:	4629      	mov	r1, r5
 8001e96:	f7fe f967 	bl	8000168 <__aeabi_dsub>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f7fe fdc9 	bl	8000a38 <__aeabi_d2iz>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	61bb      	str	r3, [r7, #24]
        ILI9341_DrawPixel(x, y, color);
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	b291      	uxth	r1, r2
 8001eb2:	883a      	ldrh	r2, [r7, #0]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f003 fb51 	bl	800555c <ILI9341_DrawPixel>

        if(i % 15 == 0){
 8001eba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ebc:	4b5f      	ldr	r3, [pc, #380]	; (800203c <DrawSonar+0x64c>)
 8001ebe:	fb83 1302 	smull	r1, r3, r3, r2
 8001ec2:	4413      	add	r3, r2
 8001ec4:	10d9      	asrs	r1, r3, #3
 8001ec6:	17d3      	asrs	r3, r2, #31
 8001ec8:	1ac9      	subs	r1, r1, r3
 8001eca:	460b      	mov	r3, r1
 8001ecc:	011b      	lsls	r3, r3, #4
 8001ece:	1a5b      	subs	r3, r3, r1
 8001ed0:	1ad1      	subs	r1, r2, r3
 8001ed2:	2900      	cmp	r1, #0
 8001ed4:	f040 8095 	bne.w	8002002 <DrawSonar+0x612>
        	ILI9341_DrawLine(centerX, centerY, x, y, color);
 8001ed8:	88f8      	ldrh	r0, [r7, #6]
 8001eda:	88b9      	ldrh	r1, [r7, #4]
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	b29c      	uxth	r4, r3
 8001ee4:	883b      	ldrh	r3, [r7, #0]
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	4623      	mov	r3, r4
 8001eea:	f003 fda3 	bl	8005a34 <ILI9341_DrawLine>
			char angle[10];
			sprintf(angle, "%d'", i);
 8001eee:	f107 030c 	add.w	r3, r7, #12
 8001ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ef4:	4952      	ldr	r1, [pc, #328]	; (8002040 <DrawSonar+0x650>)
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f007 fc76 	bl	80097e8 <sprintf>

			// Adjust the position for the text to be outside the half-circle
			uint16_t text_x = x;
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	847b      	strh	r3, [r7, #34]	; 0x22
			uint16_t text_y = y;
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	843b      	strh	r3, [r7, #32]

			// Determine the position based on the angle
        if (i < 45) {
 8001f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f06:	2b2c      	cmp	r3, #44	; 0x2c
 8001f08:	dc22      	bgt.n	8001f50 <DrawSonar+0x560>
            text_x -= TEXT_GAP_7_10 * 3.1;        // Center horizontally
 8001f0a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7fe fa79 	bl	8000404 <__aeabi_i2d>
 8001f12:	a345      	add	r3, pc, #276	; (adr r3, 8002028 <DrawSonar+0x638>)
 8001f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f18:	f7fe f926 	bl	8000168 <__aeabi_dsub>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4610      	mov	r0, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	f7fe fdb0 	bl	8000a88 <__aeabi_d2uiz>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	847b      	strh	r3, [r7, #34]	; 0x22
            text_y -= TEXT_HEIGHT_7_10 / 1.3;         // Move up to ensure it is outside the circle
 8001f2c:	8c3b      	ldrh	r3, [r7, #32]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7fe fa68 	bl	8000404 <__aeabi_i2d>
 8001f34:	a33e      	add	r3, pc, #248	; (adr r3, 8002030 <DrawSonar+0x640>)
 8001f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3a:	f7fe f915 	bl	8000168 <__aeabi_dsub>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	460b      	mov	r3, r1
 8001f42:	4610      	mov	r0, r2
 8001f44:	4619      	mov	r1, r3
 8001f46:	f7fe fd9f 	bl	8000a88 <__aeabi_d2uiz>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	843b      	strh	r3, [r7, #32]
 8001f4e:	e031      	b.n	8001fb4 <DrawSonar+0x5c4>
        } else if (i < 90) {
 8001f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f52:	2b59      	cmp	r3, #89	; 0x59
 8001f54:	dc14      	bgt.n	8001f80 <DrawSonar+0x590>
            text_x -= TEXT_GAP_7_10 * 2;        // Center horizontally
 8001f56:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001f58:	3b0e      	subs	r3, #14
 8001f5a:	847b      	strh	r3, [r7, #34]	; 0x22
            text_y -= TEXT_HEIGHT_7_10 * 1.5;   // Move up to ensure it is outside the circle
 8001f5c:	8c3b      	ldrh	r3, [r7, #32]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7fe fa50 	bl	8000404 <__aeabi_i2d>
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	4b36      	ldr	r3, [pc, #216]	; (8002044 <DrawSonar+0x654>)
 8001f6a:	f7fe f8fd 	bl	8000168 <__aeabi_dsub>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4610      	mov	r0, r2
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7fe fd87 	bl	8000a88 <__aeabi_d2uiz>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	843b      	strh	r3, [r7, #32]
 8001f7e:	e019      	b.n	8001fb4 <DrawSonar+0x5c4>
        } else if (i == 90) {
 8001f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f82:	2b5a      	cmp	r3, #90	; 0x5a
 8001f84:	d106      	bne.n	8001f94 <DrawSonar+0x5a4>
            text_x -= TEXT_GAP_7_10 / 2;        // Center horizontally
 8001f86:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001f88:	3b03      	subs	r3, #3
 8001f8a:	847b      	strh	r3, [r7, #34]	; 0x22
            text_y -= TEXT_HEIGHT_7_10 * 2;     // Move up
 8001f8c:	8c3b      	ldrh	r3, [r7, #32]
 8001f8e:	3b14      	subs	r3, #20
 8001f90:	843b      	strh	r3, [r7, #32]
 8001f92:	e00f      	b.n	8001fb4 <DrawSonar+0x5c4>
        } else if (i < 135) {
 8001f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f96:	2b86      	cmp	r3, #134	; 0x86
 8001f98:	dc06      	bgt.n	8001fa8 <DrawSonar+0x5b8>
            text_x -= TEXT_GAP_7_10 / 2;        // Center horizontally
 8001f9a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001f9c:	3b03      	subs	r3, #3
 8001f9e:	847b      	strh	r3, [r7, #34]	; 0x22
            text_y -= TEXT_HEIGHT_7_10 * 2;     // Move up
 8001fa0:	8c3b      	ldrh	r3, [r7, #32]
 8001fa2:	3b14      	subs	r3, #20
 8001fa4:	843b      	strh	r3, [r7, #32]
 8001fa6:	e005      	b.n	8001fb4 <DrawSonar+0x5c4>
        } else {
            text_x += TEXT_GAP_7_10;        // Center horizontally
 8001fa8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001faa:	3307      	adds	r3, #7
 8001fac:	847b      	strh	r3, [r7, #34]	; 0x22
            text_y -= TEXT_HEIGHT_7_10;     // Move up to ensure it is outside the circle
 8001fae:	8c3b      	ldrh	r3, [r7, #32]
 8001fb0:	3b0a      	subs	r3, #10
 8001fb2:	843b      	strh	r3, [r7, #32]
        }

			ILI9341_Puts(text_x, text_y, angle, &Font_7x10, color, ILI9341_COLOR_BLACK);
 8001fb4:	f107 020c 	add.w	r2, r7, #12
 8001fb8:	8c39      	ldrh	r1, [r7, #32]
 8001fba:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	9301      	str	r3, [sp, #4]
 8001fc0:	883b      	ldrh	r3, [r7, #0]
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	4b20      	ldr	r3, [pc, #128]	; (8002048 <DrawSonar+0x658>)
 8001fc6:	f003 fbed 	bl	80057a4 <ILI9341_Puts>

			pointsAngle[i / 15][0] = text_x;
 8001fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fcc:	4a1b      	ldr	r2, [pc, #108]	; (800203c <DrawSonar+0x64c>)
 8001fce:	fb82 1203 	smull	r1, r2, r2, r3
 8001fd2:	441a      	add	r2, r3
 8001fd4:	10d2      	asrs	r2, r2, #3
 8001fd6:	17db      	asrs	r3, r3, #31
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	f9b7 1022 	ldrsh.w	r1, [r7, #34]	; 0x22
 8001fde:	4a1b      	ldr	r2, [pc, #108]	; (800204c <DrawSonar+0x65c>)
 8001fe0:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			pointsAngle[i / 15][1] = text_y;
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe6:	4a15      	ldr	r2, [pc, #84]	; (800203c <DrawSonar+0x64c>)
 8001fe8:	fb82 1203 	smull	r1, r2, r2, r3
 8001fec:	441a      	add	r2, r3
 8001fee:	10d2      	asrs	r2, r2, #3
 8001ff0:	17db      	asrs	r3, r3, #31
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	f9b7 1020 	ldrsh.w	r1, [r7, #32]
 8001ff8:	4a14      	ldr	r2, [pc, #80]	; (800204c <DrawSonar+0x65c>)
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	460a      	mov	r2, r1
 8002000:	805a      	strh	r2, [r3, #2]
	for (int i = 15; i <= 165; i++) {
 8002002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002004:	3301      	adds	r3, #1
 8002006:	627b      	str	r3, [r7, #36]	; 0x24
 8002008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200a:	2ba5      	cmp	r3, #165	; 0xa5
 800200c:	f77f ad03 	ble.w	8001a16 <DrawSonar+0x26>
        }
    }
}
 8002010:	bf00      	nop
 8002012:	bf00      	nop
 8002014:	3728      	adds	r7, #40	; 0x28
 8002016:	46bd      	mov	sp, r7
 8002018:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800201c:	f3af 8000 	nop.w
 8002020:	54442d18 	.word	0x54442d18
 8002024:	400921fb 	.word	0x400921fb
 8002028:	33333333 	.word	0x33333333
 800202c:	4035b333 	.word	0x4035b333
 8002030:	4ec4ec4e 	.word	0x4ec4ec4e
 8002034:	401ec4ec 	.word	0x401ec4ec
 8002038:	40668000 	.word	0x40668000
 800203c:	88888889 	.word	0x88888889
 8002040:	08011360 	.word	0x08011360
 8002044:	402e0000 	.word	0x402e0000
 8002048:	20000048 	.word	0x20000048
 800204c:	200010cc 	.word	0x200010cc

08002050 <process_ms>:
static void state_machine(void);


static volatile uint32_t t = 0;
void process_ms(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
	if(t)
 8002054:	4b06      	ldr	r3, [pc, #24]	; (8002070 <process_ms+0x20>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d004      	beq.n	8002066 <process_ms+0x16>
		t--;
 800205c:	4b04      	ldr	r3, [pc, #16]	; (8002070 <process_ms+0x20>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	3b01      	subs	r3, #1
 8002062:	4a03      	ldr	r2, [pc, #12]	; (8002070 <process_ms+0x20>)
 8002064:	6013      	str	r3, [r2, #0]

}
 8002066:	bf00      	nop
 8002068:	46bd      	mov	sp, r7
 800206a:	bc80      	pop	{r7}
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	20000a40 	.word	0x20000a40

08002074 <main>:
static uint16_t y = 30 + TEXT_HEIGHT_7_10;			//static uint16_t y = closeButton.centerY + TEXT_HEIGHT_7_10;
static uint16_t y2 = 30 + TEXT_HEIGHT_7_10 * 2;
static uint16_t y4 = 30 + TEXT_HEIGHT_7_10 * 4;

int main(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi re  tape de la fonction main().
	HAL_Init();
 800207a:	f004 f97d 	bl	8006378 <HAL_Init>

	//Initialisation de l'UART2   la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
	//Attention, les pins PA2 et PA3 ne sont pas reli es jusqu'au connecteur de la Nucleo.
	//Ces broches sont redirig es vers la sonde de d bogage, la liaison UART  tant ensuite encapsul e sur l'USB vers le PC de d veloppement.
	UART_init(UART2_ID,115200);
 800207e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8002082:	2001      	movs	r0, #1
 8002084:	f002 fb1e 	bl	80046c4 <UART_init>

	//"Indique que les printf sortent vers le p riph rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8002088:	2201      	movs	r2, #1
 800208a:	2101      	movs	r1, #1
 800208c:	2001      	movs	r0, #1
 800208e:	f001 fbeb 	bl	8003868 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8002092:	2303      	movs	r3, #3
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	2300      	movs	r3, #0
 8002098:	2201      	movs	r2, #1
 800209a:	2120      	movs	r1, #32
 800209c:	480b      	ldr	r0, [pc, #44]	; (80020cc <main+0x58>)
 800209e:	f001 f8c7 	bl	8003230 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80020a2:	2303      	movs	r3, #3
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	2301      	movs	r3, #1
 80020a8:	2200      	movs	r2, #0
 80020aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020ae:	4808      	ldr	r0, [pc, #32]	; (80020d0 <main+0x5c>)
 80020b0:	f001 f8be 	bl	8003230 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms   la liste des fonctions appel es automatiquement chaque ms par la routine d'interruption du p riph rique SYSTICK
	Systick_add_callback_function(&process_ms);
 80020b4:	4807      	ldr	r0, [pc, #28]	; (80020d4 <main+0x60>)
 80020b6:	f003 f865 	bl	8005184 <Systick_add_callback_function>


	Screen_init();
 80020ba:	f7ff fa5d 	bl	8001578 <Screen_init>
	SERVO_init();
 80020be:	f000 fab9 	bl	8002634 <SERVO_init>
	BUTTON_init();
 80020c2:	f7ff fa11 	bl	80014e8 <BUTTON_init>

		//test_scan = scanning_enable();
		//test_scan = TRUE;


		state_machine();
 80020c6:	f000 f807 	bl	80020d8 <state_machine>
 80020ca:	e7fc      	b.n	80020c6 <main+0x52>
 80020cc:	40010800 	.word	0x40010800
 80020d0:	40011000 	.word	0x40011000
 80020d4:	08002051 	.word	0x08002051

080020d8 <state_machine>:
bool_e test_scan;


/**/
static void state_machine(void)
{
 80020d8:	b590      	push	{r4, r7, lr}
 80020da:	b095      	sub	sp, #84	; 0x54
 80020dc:	af02      	add	r7, sp, #8


    bool_e entrance = (state!=previous_state)?TRUE:FALSE;
 80020de:	4b8f      	ldr	r3, [pc, #572]	; (800231c <state_machine+0x244>)
 80020e0:	781a      	ldrb	r2, [r3, #0]
 80020e2:	4b8f      	ldr	r3, [pc, #572]	; (8002320 <state_machine+0x248>)
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	bf14      	ite	ne
 80020ea:	2301      	movne	r3, #1
 80020ec:	2300      	moveq	r3, #0
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    previous_state = state;
 80020f2:	4b8a      	ldr	r3, [pc, #552]	; (800231c <state_machine+0x244>)
 80020f4:	781a      	ldrb	r2, [r3, #0]
 80020f6:	4b8a      	ldr	r3, [pc, #552]	; (8002320 <state_machine+0x248>)
 80020f8:	701a      	strb	r2, [r3, #0]


    //bool_e button_event = BUTTON_state_machine();    // chaque passage ici, on scrute un ventuel vnement sur le bouton


    switch(state)
 80020fa:	4b88      	ldr	r3, [pc, #544]	; (800231c <state_machine+0x244>)
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b04      	cmp	r3, #4
 8002100:	f200 8219 	bhi.w	8002536 <state_machine+0x45e>
 8002104:	a201      	add	r2, pc, #4	; (adr r2, 800210c <state_machine+0x34>)
 8002106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800210a:	bf00      	nop
 800210c:	08002121 	.word	0x08002121
 8002110:	0800212f 	.word	0x0800212f
 8002114:	08002201 	.word	0x08002201
 8002118:	0800242b 	.word	0x0800242b
 800211c:	080024b3 	.word	0x080024b3
            //Screen_init();
            //SERVO_init();
            //BUTTON_init();
            //UltraSound_init();//
             */
            Systick_add_callback_function(&process_ms);
 8002120:	4880      	ldr	r0, [pc, #512]	; (8002324 <state_machine+0x24c>)
 8002122:	f003 f82f 	bl	8005184 <Systick_add_callback_function>
            state = MENU_CHOICE;
 8002126:	4b7d      	ldr	r3, [pc, #500]	; (800231c <state_machine+0x244>)
 8002128:	2201      	movs	r2, #1
 800212a:	701a      	strb	r2, [r3, #0]
            break;
 800212c:	e20a      	b.n	8002544 <state_machine+0x46c>

        case MENU_CHOICE:
            if(entrance)
 800212e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002130:	2b00      	cmp	r3, #0
 8002132:	d04e      	beq.n	80021d2 <state_machine+0xfa>
            {
                //printf("[STATEMACHINE] choix menu\n");

				ILI9341_Puts(x, y4, "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_BLACK);		//Hide distance display
 8002134:	4b7c      	ldr	r3, [pc, #496]	; (8002328 <state_machine+0x250>)
 8002136:	8818      	ldrh	r0, [r3, #0]
 8002138:	4b7c      	ldr	r3, [pc, #496]	; (800232c <state_machine+0x254>)
 800213a:	8819      	ldrh	r1, [r3, #0]
 800213c:	2300      	movs	r3, #0
 800213e:	9301      	str	r3, [sp, #4]
 8002140:	2300      	movs	r3, #0
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	4b7a      	ldr	r3, [pc, #488]	; (8002330 <state_machine+0x258>)
 8002146:	4a7b      	ldr	r2, [pc, #492]	; (8002334 <state_machine+0x25c>)
 8002148:	f003 fb2c 	bl	80057a4 <ILI9341_Puts>
				ILI9341_Puts(x, y2, "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_BLACK);		//Hide position motor display
 800214c:	4b76      	ldr	r3, [pc, #472]	; (8002328 <state_machine+0x250>)
 800214e:	8818      	ldrh	r0, [r3, #0]
 8002150:	4b79      	ldr	r3, [pc, #484]	; (8002338 <state_machine+0x260>)
 8002152:	8819      	ldrh	r1, [r3, #0]
 8002154:	2300      	movs	r3, #0
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	2300      	movs	r3, #0
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	4b74      	ldr	r3, [pc, #464]	; (8002330 <state_machine+0x258>)
 800215e:	4a75      	ldr	r2, [pc, #468]	; (8002334 <state_machine+0x25c>)
 8002160:	f003 fb20 	bl	80057a4 <ILI9341_Puts>

				DrawMenu();
 8002164:	f7ff faee 	bl	8001744 <DrawMenu>

				ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_BLACK);
 8002168:	4b6f      	ldr	r3, [pc, #444]	; (8002328 <state_machine+0x250>)
 800216a:	8818      	ldrh	r0, [r3, #0]
 800216c:	4b73      	ldr	r3, [pc, #460]	; (800233c <state_machine+0x264>)
 800216e:	8859      	ldrh	r1, [r3, #2]
 8002170:	2300      	movs	r3, #0
 8002172:	9301      	str	r3, [sp, #4]
 8002174:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002178:	9300      	str	r3, [sp, #0]
 800217a:	4b6d      	ldr	r3, [pc, #436]	; (8002330 <state_machine+0x258>)
 800217c:	4a70      	ldr	r2, [pc, #448]	; (8002340 <state_machine+0x268>)
 800217e:	f003 fb11 	bl	80057a4 <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_BLACK);
 8002182:	4b69      	ldr	r3, [pc, #420]	; (8002328 <state_machine+0x250>)
 8002184:	881a      	ldrh	r2, [r3, #0]
 8002186:	4b6f      	ldr	r3, [pc, #444]	; (8002344 <state_machine+0x26c>)
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	4413      	add	r3, r2
 800218c:	b298      	uxth	r0, r3
 800218e:	4b6b      	ldr	r3, [pc, #428]	; (800233c <state_machine+0x264>)
 8002190:	8859      	ldrh	r1, [r3, #2]
 8002192:	4b65      	ldr	r3, [pc, #404]	; (8002328 <state_machine+0x250>)
 8002194:	881a      	ldrh	r2, [r3, #0]
 8002196:	4b6b      	ldr	r3, [pc, #428]	; (8002344 <state_machine+0x26c>)
 8002198:	881b      	ldrh	r3, [r3, #0]
 800219a:	4413      	add	r3, r2
 800219c:	b29a      	uxth	r2, r3
 800219e:	4b6a      	ldr	r3, [pc, #424]	; (8002348 <state_machine+0x270>)
 80021a0:	881b      	ldrh	r3, [r3, #0]
 80021a2:	4413      	add	r3, r2
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	4b69      	ldr	r3, [pc, #420]	; (800234c <state_machine+0x274>)
 80021a8:	881b      	ldrh	r3, [r3, #0]
 80021aa:	2400      	movs	r4, #0
 80021ac:	9400      	str	r4, [sp, #0]
 80021ae:	f003 fd21 	bl	8005bf4 <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Choix menu", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_BLACK);
 80021b2:	4b5d      	ldr	r3, [pc, #372]	; (8002328 <state_machine+0x250>)
 80021b4:	881a      	ldrh	r2, [r3, #0]
 80021b6:	4b63      	ldr	r3, [pc, #396]	; (8002344 <state_machine+0x26c>)
 80021b8:	881b      	ldrh	r3, [r3, #0]
 80021ba:	4413      	add	r3, r2
 80021bc:	b298      	uxth	r0, r3
 80021be:	4b5f      	ldr	r3, [pc, #380]	; (800233c <state_machine+0x264>)
 80021c0:	8859      	ldrh	r1, [r3, #2]
 80021c2:	2300      	movs	r3, #0
 80021c4:	9301      	str	r3, [sp, #4]
 80021c6:	231f      	movs	r3, #31
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	4b59      	ldr	r3, [pc, #356]	; (8002330 <state_machine+0x258>)
 80021cc:	4a60      	ldr	r2, [pc, #384]	; (8002350 <state_machine+0x278>)
 80021ce:	f003 fae9 	bl	80057a4 <ILI9341_Puts>

			}

            test_scan = scanning_enable();
 80021d2:	f7ff fba1 	bl	8001918 <scanning_enable>
 80021d6:	4603      	mov	r3, r0
 80021d8:	4a5e      	ldr	r2, [pc, #376]	; (8002354 <state_machine+0x27c>)
 80021da:	6013      	str	r3, [r2, #0]

            if (test_scan)
 80021dc:	4b5d      	ldr	r3, [pc, #372]	; (8002354 <state_machine+0x27c>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f000 81aa 	beq.w	800253a <state_machine+0x462>
            {
                state = SCANNING_ENVIRONNEMENT;
 80021e6:	4b4d      	ldr	r3, [pc, #308]	; (800231c <state_machine+0x244>)
 80021e8:	2202      	movs	r2, #2
 80021ea:	701a      	strb	r2, [r3, #0]
                HideMenu();
 80021ec:	f7ff fb42 	bl	8001874 <HideMenu>
                //DrawHalfCircle(SCREEN_CENTER_X, (uint16_t)(SCREEN_LENGTH - 25), (uint16_t)(SCREEN_CENTER_X - 50), ILI9341_COLOR_WHITE);
                DrawSonar(SCREEN_CENTER_X, (uint16_t)(SCREEN_LENGTH - 25), (uint16_t)(SCREEN_CENTER_X - 50), ILI9341_COLOR_WHITE);
 80021f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021f4:	226e      	movs	r2, #110	; 0x6e
 80021f6:	21d7      	movs	r1, #215	; 0xd7
 80021f8:	20a0      	movs	r0, #160	; 0xa0
 80021fa:	f7ff fbf9 	bl	80019f0 <DrawSonar>
            }
            break;
 80021fe:	e19c      	b.n	800253a <state_machine+0x462>

        case SCANNING_ENVIRONNEMENT:
            if(entrance)
 8002200:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002202:	2b00      	cmp	r3, #0
 8002204:	d034      	beq.n	8002270 <state_machine+0x198>
            {
            	ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_BLACK);
 8002206:	4b48      	ldr	r3, [pc, #288]	; (8002328 <state_machine+0x250>)
 8002208:	8818      	ldrh	r0, [r3, #0]
 800220a:	4b4c      	ldr	r3, [pc, #304]	; (800233c <state_machine+0x264>)
 800220c:	8859      	ldrh	r1, [r3, #2]
 800220e:	2300      	movs	r3, #0
 8002210:	9301      	str	r3, [sp, #4]
 8002212:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	4b45      	ldr	r3, [pc, #276]	; (8002330 <state_machine+0x258>)
 800221a:	4a49      	ldr	r2, [pc, #292]	; (8002340 <state_machine+0x268>)
 800221c:	f003 fac2 	bl	80057a4 <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_BLACK);
 8002220:	4b41      	ldr	r3, [pc, #260]	; (8002328 <state_machine+0x250>)
 8002222:	881a      	ldrh	r2, [r3, #0]
 8002224:	4b47      	ldr	r3, [pc, #284]	; (8002344 <state_machine+0x26c>)
 8002226:	881b      	ldrh	r3, [r3, #0]
 8002228:	4413      	add	r3, r2
 800222a:	b298      	uxth	r0, r3
 800222c:	4b43      	ldr	r3, [pc, #268]	; (800233c <state_machine+0x264>)
 800222e:	8859      	ldrh	r1, [r3, #2]
 8002230:	4b3d      	ldr	r3, [pc, #244]	; (8002328 <state_machine+0x250>)
 8002232:	881a      	ldrh	r2, [r3, #0]
 8002234:	4b43      	ldr	r3, [pc, #268]	; (8002344 <state_machine+0x26c>)
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	4413      	add	r3, r2
 800223a:	b29a      	uxth	r2, r3
 800223c:	4b42      	ldr	r3, [pc, #264]	; (8002348 <state_machine+0x270>)
 800223e:	881b      	ldrh	r3, [r3, #0]
 8002240:	4413      	add	r3, r2
 8002242:	b29a      	uxth	r2, r3
 8002244:	4b41      	ldr	r3, [pc, #260]	; (800234c <state_machine+0x274>)
 8002246:	881b      	ldrh	r3, [r3, #0]
 8002248:	2400      	movs	r4, #0
 800224a:	9400      	str	r4, [sp, #0]
 800224c:	f003 fcd2 	bl	8005bf4 <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Scanne environnement", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_BLACK);
 8002250:	4b35      	ldr	r3, [pc, #212]	; (8002328 <state_machine+0x250>)
 8002252:	881a      	ldrh	r2, [r3, #0]
 8002254:	4b3b      	ldr	r3, [pc, #236]	; (8002344 <state_machine+0x26c>)
 8002256:	881b      	ldrh	r3, [r3, #0]
 8002258:	4413      	add	r3, r2
 800225a:	b298      	uxth	r0, r3
 800225c:	4b37      	ldr	r3, [pc, #220]	; (800233c <state_machine+0x264>)
 800225e:	8859      	ldrh	r1, [r3, #2]
 8002260:	2300      	movs	r3, #0
 8002262:	9301      	str	r3, [sp, #4]
 8002264:	231f      	movs	r3, #31
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	4b31      	ldr	r3, [pc, #196]	; (8002330 <state_machine+0x258>)
 800226a:	4a3b      	ldr	r2, [pc, #236]	; (8002358 <state_machine+0x280>)
 800226c:	f003 fa9a 	bl	80057a4 <ILI9341_Puts>
            }

            //printf("[STATEMACHINE] scanne l'environnement\n");


            HCSR04_state_machine();
 8002270:	f000 fa5e 	bl	8002730 <HCSR04_state_machine>
            SERVO_rotation();
 8002274:	f000 fa12 	bl	800269c <SERVO_rotation>

            uint32_t current_time = HAL_GetTick();		// Obtenir le temps actuel en millisecondes
 8002278:	f004 f8d6 	bl	8006428 <HAL_GetTick>
 800227c:	63b8      	str	r0, [r7, #56]	; 0x38

			if (current_time - last_display_time >= DISPLAY_REFRESH_INTERVAL) {
 800227e:	4b37      	ldr	r3, [pc, #220]	; (800235c <state_machine+0x284>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2bf9      	cmp	r3, #249	; 0xf9
 8002288:	d93e      	bls.n	8002308 <state_machine+0x230>
				char buffer[50];
				//printf("Position : %d", getPosition());

				ILI9341_Puts(x, y4, "Position moteur : ", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_BLACK);
 800228a:	4b27      	ldr	r3, [pc, #156]	; (8002328 <state_machine+0x250>)
 800228c:	8818      	ldrh	r0, [r3, #0]
 800228e:	4b27      	ldr	r3, [pc, #156]	; (800232c <state_machine+0x254>)
 8002290:	8819      	ldrh	r1, [r3, #0]
 8002292:	2300      	movs	r3, #0
 8002294:	9301      	str	r3, [sp, #4]
 8002296:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	4b24      	ldr	r3, [pc, #144]	; (8002330 <state_machine+0x258>)
 800229e:	4a30      	ldr	r2, [pc, #192]	; (8002360 <state_machine+0x288>)
 80022a0:	f003 fa80 	bl	80057a4 <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 80022a4:	463b      	mov	r3, r7
 80022a6:	492f      	ldr	r1, [pc, #188]	; (8002364 <state_machine+0x28c>)
 80022a8:	4618      	mov	r0, r3
 80022aa:	f007 fa9d 	bl	80097e8 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtPosMot), y4, buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_BLACK);
 80022ae:	4b1e      	ldr	r3, [pc, #120]	; (8002328 <state_machine+0x250>)
 80022b0:	881a      	ldrh	r2, [r3, #0]
 80022b2:	4b2d      	ldr	r3, [pc, #180]	; (8002368 <state_machine+0x290>)
 80022b4:	881b      	ldrh	r3, [r3, #0]
 80022b6:	4413      	add	r3, r2
 80022b8:	b298      	uxth	r0, r3
 80022ba:	4b1c      	ldr	r3, [pc, #112]	; (800232c <state_machine+0x254>)
 80022bc:	8819      	ldrh	r1, [r3, #0]
 80022be:	463a      	mov	r2, r7
 80022c0:	2300      	movs	r3, #0
 80022c2:	9301      	str	r3, [sp, #4]
 80022c4:	2300      	movs	r3, #0
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	4b19      	ldr	r3, [pc, #100]	; (8002330 <state_machine+0x258>)
 80022ca:	f003 fa6b 	bl	80057a4 <ILI9341_Puts>


				sprintf(buffer, "%d", getPosition());
 80022ce:	f000 fa25 	bl	800271c <getPosition>
 80022d2:	4603      	mov	r3, r0
 80022d4:	461a      	mov	r2, r3
 80022d6:	463b      	mov	r3, r7
 80022d8:	4924      	ldr	r1, [pc, #144]	; (800236c <state_machine+0x294>)
 80022da:	4618      	mov	r0, r3
 80022dc:	f007 fa84 	bl	80097e8 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtPosMot), y4, buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_BLACK);
 80022e0:	4b11      	ldr	r3, [pc, #68]	; (8002328 <state_machine+0x250>)
 80022e2:	881a      	ldrh	r2, [r3, #0]
 80022e4:	4b20      	ldr	r3, [pc, #128]	; (8002368 <state_machine+0x290>)
 80022e6:	881b      	ldrh	r3, [r3, #0]
 80022e8:	4413      	add	r3, r2
 80022ea:	b298      	uxth	r0, r3
 80022ec:	4b0f      	ldr	r3, [pc, #60]	; (800232c <state_machine+0x254>)
 80022ee:	8819      	ldrh	r1, [r3, #0]
 80022f0:	463a      	mov	r2, r7
 80022f2:	2300      	movs	r3, #0
 80022f4:	9301      	str	r3, [sp, #4]
 80022f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <state_machine+0x258>)
 80022fe:	f003 fa51 	bl	80057a4 <ILI9341_Puts>

				last_display_time = current_time; // Mettre  jour le temps du dernier affichage
 8002302:	4a16      	ldr	r2, [pc, #88]	; (800235c <state_machine+0x284>)
 8002304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002306:	6013      	str	r3, [r2, #0]
			}

            //printf("print scanning environnment %u\n", DISTANCE_GLOBAL);

			static uint16_t distance;
			uint32_t sum = 0;
 8002308:	2300      	movs	r3, #0
 800230a:	647b      	str	r3, [r7, #68]	; 0x44
			uint8_t valid_sensor_count = 0;
 800230c:	2300      	movs	r3, #0
 800230e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

			for (uint8_t i = 0; i < 5; i++) {
 8002312:	2300      	movs	r3, #0
 8002314:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8002318:	e047      	b.n	80023aa <state_machine+0x2d2>
 800231a:	bf00      	nop
 800231c:	20000a44 	.word	0x20000a44
 8002320:	20000a45 	.word	0x20000a45
 8002324:	08002051 	.word	0x08002051
 8002328:	20000016 	.word	0x20000016
 800232c:	2000001c 	.word	0x2000001c
 8002330:	20000048 	.word	0x20000048
 8002334:	08011364 	.word	0x08011364
 8002338:	2000001a 	.word	0x2000001a
 800233c:	20000008 	.word	0x20000008
 8002340:	08011388 	.word	0x08011388
 8002344:	2000000e 	.word	0x2000000e
 8002348:	20000014 	.word	0x20000014
 800234c:	20000018 	.word	0x20000018
 8002350:	0801139c 	.word	0x0801139c
 8002354:	2000110c 	.word	0x2000110c
 8002358:	080113a8 	.word	0x080113a8
 800235c:	20000a3c 	.word	0x20000a3c
 8002360:	080113c0 	.word	0x080113c0
 8002364:	080113d4 	.word	0x080113d4
 8002368:	20000010 	.word	0x20000010
 800236c:	080113ec 	.word	0x080113ec
				HAL_StatusTypeDef status = HCSR04_get_value(i, &distance);
 8002370:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8002374:	4975      	ldr	r1, [pc, #468]	; (800254c <state_machine+0x474>)
 8002376:	4618      	mov	r0, r3
 8002378:	f000 fcce 	bl	8002d18 <HCSR04_get_value>
 800237c:	4603      	mov	r3, r0
 800237e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
				if (status == HAL_OK) {
 8002382:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10a      	bne.n	80023a0 <state_machine+0x2c8>
					sum += distance;
 800238a:	4b70      	ldr	r3, [pc, #448]	; (800254c <state_machine+0x474>)
 800238c:	881b      	ldrh	r3, [r3, #0]
 800238e:	461a      	mov	r2, r3
 8002390:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002392:	4413      	add	r3, r2
 8002394:	647b      	str	r3, [r7, #68]	; 0x44
					valid_sensor_count++;
 8002396:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800239a:	3301      	adds	r3, #1
 800239c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
			for (uint8_t i = 0; i < 5; i++) {
 80023a0:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80023a4:	3301      	adds	r3, #1
 80023a6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80023aa:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	d9de      	bls.n	8002370 <state_machine+0x298>
				}
			}

			float average_distance;

			if (valid_sensor_count > 0) {
 80023b2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d017      	beq.n	80023ea <state_machine+0x312>
				average_distance = (float)sum / valid_sensor_count;
 80023ba:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80023bc:	f7fe fc8a 	bl	8000cd4 <__aeabi_ui2f>
 80023c0:	4604      	mov	r4, r0
 80023c2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7fe fc88 	bl	8000cdc <__aeabi_i2f>
 80023cc:	4603      	mov	r3, r0
 80023ce:	4619      	mov	r1, r3
 80023d0:	4620      	mov	r0, r4
 80023d2:	f7fe fd8b 	bl	8000eec <__aeabi_fdiv>
 80023d6:	4603      	mov	r3, r0
 80023d8:	637b      	str	r3, [r7, #52]	; 0x34
				distance = (uint16_t) average_distance;
 80023da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80023dc:	f7fe fe98 	bl	8001110 <__aeabi_f2uiz>
 80023e0:	4603      	mov	r3, r0
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	4b59      	ldr	r3, [pc, #356]	; (800254c <state_machine+0x474>)
 80023e6:	801a      	strh	r2, [r3, #0]
 80023e8:	e002      	b.n	80023f0 <state_machine+0x318>
			} else {
				distance = 0;
 80023ea:	4b58      	ldr	r3, [pc, #352]	; (800254c <state_machine+0x474>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	801a      	strh	r2, [r3, #0]
			}

			//###########################################################
			//############## !!!!!!!! A SUPPRIMER !!!!!!!! ##############
			//###########################################################
			distance = (uint16_t)((current_time % 4000) + 1);
 80023f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023f2:	4b57      	ldr	r3, [pc, #348]	; (8002550 <state_machine+0x478>)
 80023f4:	fba3 1302 	umull	r1, r3, r3, r2
 80023f8:	0a1b      	lsrs	r3, r3, #8
 80023fa:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80023fe:	fb01 f303 	mul.w	r3, r1, r3
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	b29b      	uxth	r3, r3
 8002406:	3301      	adds	r3, #1
 8002408:	b29a      	uxth	r2, r3
 800240a:	4b50      	ldr	r3, [pc, #320]	; (800254c <state_machine+0x474>)
 800240c:	801a      	strh	r2, [r3, #0]
			//###########################################################
			//###########################################################
			//###########################################################

            //if (DISTANCE_GLOBAL > 0)
            if (distance > 0)
 800240e:	4b4f      	ldr	r3, [pc, #316]	; (800254c <state_machine+0x474>)
 8002410:	881b      	ldrh	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <state_machine+0x346>
            {
                state = SCREEN_DISPLAY;
 8002416:	4b4f      	ldr	r3, [pc, #316]	; (8002554 <state_machine+0x47c>)
 8002418:	2204      	movs	r2, #4
 800241a:	701a      	strb	r2, [r3, #0]
 800241c:	e002      	b.n	8002424 <state_machine+0x34c>
            }
            else{
            	state = SCANNING_ENVIRONNEMENT;
 800241e:	4b4d      	ldr	r3, [pc, #308]	; (8002554 <state_machine+0x47c>)
 8002420:	2202      	movs	r2, #2
 8002422:	701a      	strb	r2, [r3, #0]
            	//state = PAUSE;
            }

            isClicked();
 8002424:	f000 f8b4 	bl	8002590 <isClicked>
            break;
 8002428:	e08c      	b.n	8002544 <state_machine+0x46c>

        case PAUSE:
			if(entrance) {
 800242a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800242c:	2b00      	cmp	r3, #0
 800242e:	d038      	beq.n	80024a2 <state_machine+0x3ca>
				t = 3000;
 8002430:	4b49      	ldr	r3, [pc, #292]	; (8002558 <state_machine+0x480>)
 8002432:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002436:	601a      	str	r2, [r3, #0]
				//t = 30;
				ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_BLACK);
 8002438:	4b48      	ldr	r3, [pc, #288]	; (800255c <state_machine+0x484>)
 800243a:	8818      	ldrh	r0, [r3, #0]
 800243c:	4b48      	ldr	r3, [pc, #288]	; (8002560 <state_machine+0x488>)
 800243e:	8859      	ldrh	r1, [r3, #2]
 8002440:	2300      	movs	r3, #0
 8002442:	9301      	str	r3, [sp, #4]
 8002444:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	4b46      	ldr	r3, [pc, #280]	; (8002564 <state_machine+0x48c>)
 800244c:	4a46      	ldr	r2, [pc, #280]	; (8002568 <state_machine+0x490>)
 800244e:	f003 f9a9 	bl	80057a4 <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_BLACK);
 8002452:	4b42      	ldr	r3, [pc, #264]	; (800255c <state_machine+0x484>)
 8002454:	881a      	ldrh	r2, [r3, #0]
 8002456:	4b45      	ldr	r3, [pc, #276]	; (800256c <state_machine+0x494>)
 8002458:	881b      	ldrh	r3, [r3, #0]
 800245a:	4413      	add	r3, r2
 800245c:	b298      	uxth	r0, r3
 800245e:	4b40      	ldr	r3, [pc, #256]	; (8002560 <state_machine+0x488>)
 8002460:	8859      	ldrh	r1, [r3, #2]
 8002462:	4b3e      	ldr	r3, [pc, #248]	; (800255c <state_machine+0x484>)
 8002464:	881a      	ldrh	r2, [r3, #0]
 8002466:	4b41      	ldr	r3, [pc, #260]	; (800256c <state_machine+0x494>)
 8002468:	881b      	ldrh	r3, [r3, #0]
 800246a:	4413      	add	r3, r2
 800246c:	b29a      	uxth	r2, r3
 800246e:	4b40      	ldr	r3, [pc, #256]	; (8002570 <state_machine+0x498>)
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	4413      	add	r3, r2
 8002474:	b29a      	uxth	r2, r3
 8002476:	4b3f      	ldr	r3, [pc, #252]	; (8002574 <state_machine+0x49c>)
 8002478:	881b      	ldrh	r3, [r3, #0]
 800247a:	2400      	movs	r4, #0
 800247c:	9400      	str	r4, [sp, #0]
 800247e:	f003 fbb9 	bl	8005bf4 <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Pause", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_BLACK);
 8002482:	4b36      	ldr	r3, [pc, #216]	; (800255c <state_machine+0x484>)
 8002484:	881a      	ldrh	r2, [r3, #0]
 8002486:	4b39      	ldr	r3, [pc, #228]	; (800256c <state_machine+0x494>)
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	4413      	add	r3, r2
 800248c:	b298      	uxth	r0, r3
 800248e:	4b34      	ldr	r3, [pc, #208]	; (8002560 <state_machine+0x488>)
 8002490:	8859      	ldrh	r1, [r3, #2]
 8002492:	2300      	movs	r3, #0
 8002494:	9301      	str	r3, [sp, #4]
 8002496:	231f      	movs	r3, #31
 8002498:	9300      	str	r3, [sp, #0]
 800249a:	4b32      	ldr	r3, [pc, #200]	; (8002564 <state_machine+0x48c>)
 800249c:	4a36      	ldr	r2, [pc, #216]	; (8002578 <state_machine+0x4a0>)
 800249e:	f003 f981 	bl	80057a4 <ILI9341_Puts>
			}


			if(!t) {
 80024a2:	4b2d      	ldr	r3, [pc, #180]	; (8002558 <state_machine+0x480>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d149      	bne.n	800253e <state_machine+0x466>
				state = SCANNING_ENVIRONNEMENT;
 80024aa:	4b2a      	ldr	r3, [pc, #168]	; (8002554 <state_machine+0x47c>)
 80024ac:	2202      	movs	r2, #2
 80024ae:	701a      	strb	r2, [r3, #0]
			}
			break;
 80024b0:	e045      	b.n	800253e <state_machine+0x466>

        case SCREEN_DISPLAY:
            if(entrance)
 80024b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d044      	beq.n	8002542 <state_machine+0x46a>
            {
            	//printf("print screen display %u\n", DISTANCE_GLOBAL);

            	char buffer[50];

				ILI9341_Puts(x, y2, "Distance : ", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_BLACK);
 80024b8:	4b28      	ldr	r3, [pc, #160]	; (800255c <state_machine+0x484>)
 80024ba:	8818      	ldrh	r0, [r3, #0]
 80024bc:	4b2f      	ldr	r3, [pc, #188]	; (800257c <state_machine+0x4a4>)
 80024be:	8819      	ldrh	r1, [r3, #0]
 80024c0:	2300      	movs	r3, #0
 80024c2:	9301      	str	r3, [sp, #4]
 80024c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	4b26      	ldr	r3, [pc, #152]	; (8002564 <state_machine+0x48c>)
 80024cc:	4a2c      	ldr	r2, [pc, #176]	; (8002580 <state_machine+0x4a8>)
 80024ce:	f003 f969 	bl	80057a4 <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 80024d2:	463b      	mov	r3, r7
 80024d4:	492b      	ldr	r1, [pc, #172]	; (8002584 <state_machine+0x4ac>)
 80024d6:	4618      	mov	r0, r3
 80024d8:	f007 f986 	bl	80097e8 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtDistance), y2, buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_BLACK);
 80024dc:	4b1f      	ldr	r3, [pc, #124]	; (800255c <state_machine+0x484>)
 80024de:	881a      	ldrh	r2, [r3, #0]
 80024e0:	4b29      	ldr	r3, [pc, #164]	; (8002588 <state_machine+0x4b0>)
 80024e2:	881b      	ldrh	r3, [r3, #0]
 80024e4:	4413      	add	r3, r2
 80024e6:	b298      	uxth	r0, r3
 80024e8:	4b24      	ldr	r3, [pc, #144]	; (800257c <state_machine+0x4a4>)
 80024ea:	8819      	ldrh	r1, [r3, #0]
 80024ec:	463a      	mov	r2, r7
 80024ee:	2300      	movs	r3, #0
 80024f0:	9301      	str	r3, [sp, #4]
 80024f2:	2300      	movs	r3, #0
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	4b1b      	ldr	r3, [pc, #108]	; (8002564 <state_machine+0x48c>)
 80024f8:	f003 f954 	bl	80057a4 <ILI9341_Puts>

				//sprintf(buffer, "%d", DISTANCE_GLOBAL);
				sprintf(buffer, "%d", distance);
 80024fc:	4b13      	ldr	r3, [pc, #76]	; (800254c <state_machine+0x474>)
 80024fe:	881b      	ldrh	r3, [r3, #0]
 8002500:	461a      	mov	r2, r3
 8002502:	463b      	mov	r3, r7
 8002504:	4921      	ldr	r1, [pc, #132]	; (800258c <state_machine+0x4b4>)
 8002506:	4618      	mov	r0, r3
 8002508:	f007 f96e 	bl	80097e8 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtDistance), y2, buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_BLACK);
 800250c:	4b13      	ldr	r3, [pc, #76]	; (800255c <state_machine+0x484>)
 800250e:	881a      	ldrh	r2, [r3, #0]
 8002510:	4b1d      	ldr	r3, [pc, #116]	; (8002588 <state_machine+0x4b0>)
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	4413      	add	r3, r2
 8002516:	b298      	uxth	r0, r3
 8002518:	4b18      	ldr	r3, [pc, #96]	; (800257c <state_machine+0x4a4>)
 800251a:	8819      	ldrh	r1, [r3, #0]
 800251c:	463a      	mov	r2, r7
 800251e:	2300      	movs	r3, #0
 8002520:	9301      	str	r3, [sp, #4]
 8002522:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <state_machine+0x48c>)
 800252a:	f003 f93b 	bl	80057a4 <ILI9341_Puts>

                state = SCANNING_ENVIRONNEMENT;
 800252e:	4b09      	ldr	r3, [pc, #36]	; (8002554 <state_machine+0x47c>)
 8002530:	2202      	movs	r2, #2
 8002532:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002534:	e005      	b.n	8002542 <state_machine+0x46a>
        default:
            break;
 8002536:	bf00      	nop
 8002538:	e004      	b.n	8002544 <state_machine+0x46c>
            break;
 800253a:	bf00      	nop
 800253c:	e002      	b.n	8002544 <state_machine+0x46c>
			break;
 800253e:	bf00      	nop
 8002540:	e000      	b.n	8002544 <state_machine+0x46c>
            break;
 8002542:	bf00      	nop
    }
}
 8002544:	bf00      	nop
 8002546:	374c      	adds	r7, #76	; 0x4c
 8002548:	46bd      	mov	sp, r7
 800254a:	bd90      	pop	{r4, r7, pc}
 800254c:	20000a46 	.word	0x20000a46
 8002550:	10624dd3 	.word	0x10624dd3
 8002554:	20000a44 	.word	0x20000a44
 8002558:	20000a40 	.word	0x20000a40
 800255c:	20000016 	.word	0x20000016
 8002560:	20000008 	.word	0x20000008
 8002564:	20000048 	.word	0x20000048
 8002568:	08011388 	.word	0x08011388
 800256c:	2000000e 	.word	0x2000000e
 8002570:	20000014 	.word	0x20000014
 8002574:	20000018 	.word	0x20000018
 8002578:	080113f0 	.word	0x080113f0
 800257c:	2000001a 	.word	0x2000001a
 8002580:	080113f8 	.word	0x080113f8
 8002584:	080113d4 	.word	0x080113d4
 8002588:	20000012 	.word	0x20000012
 800258c:	080113ec 	.word	0x080113ec

08002590 <isClicked>:




void isClicked(void) {
 8002590:	b590      	push	{r4, r7, lr}
 8002592:	b087      	sub	sp, #28
 8002594:	af02      	add	r7, sp, #8
	static uint16_t static_x,static_y;
	Sint16 x, y;

	uint16_t x1 = SCREEN_WIDTH/4;
 8002596:	2350      	movs	r3, #80	; 0x50
 8002598:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 800259a:	233c      	movs	r3, #60	; 0x3c
 800259c:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 800259e:	23f0      	movs	r3, #240	; 0xf0
 80025a0:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 80025a2:	2355      	movs	r3, #85	; 0x55
 80025a4:	813b      	strh	r3, [r7, #8]

	//uint16_t delta1 = 2;
	//uint16_t delta2 = y2 - y1 + 15;

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 80025a6:	1d39      	adds	r1, r7, #4
 80025a8:	1dbb      	adds	r3, r7, #6
 80025aa:	2201      	movs	r2, #1
 80025ac:	4618      	mov	r0, r3
 80025ae:	f003 fd43 	bl	8006038 <XPT2046_getMedianCoordinates>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d031      	beq.n	800261c <isClicked+0x8c>
	{
		static_x = (uint16_t)x;
 80025b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025bc:	b29a      	uxth	r2, r3
 80025be:	4b19      	ldr	r3, [pc, #100]	; (8002624 <isClicked+0x94>)
 80025c0:	801a      	strh	r2, [r3, #0]
		static_y = (uint16_t)y;
 80025c2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	4b17      	ldr	r3, [pc, #92]	; (8002628 <isClicked+0x98>)
 80025ca:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, x1, y1, x2, y2)) {	
 80025cc:	4b15      	ldr	r3, [pc, #84]	; (8002624 <isClicked+0x94>)
 80025ce:	8818      	ldrh	r0, [r3, #0]
 80025d0:	4b15      	ldr	r3, [pc, #84]	; (8002628 <isClicked+0x98>)
 80025d2:	8819      	ldrh	r1, [r3, #0]
 80025d4:	89bc      	ldrh	r4, [r7, #12]
 80025d6:	89fa      	ldrh	r2, [r7, #14]
 80025d8:	893b      	ldrh	r3, [r7, #8]
 80025da:	9301      	str	r3, [sp, #4]
 80025dc:	897b      	ldrh	r3, [r7, #10]
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	4623      	mov	r3, r4
 80025e2:	f7ff f837 	bl	8001654 <isClickedOnRectangle>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <isClicked+0x64>
			state = PAUSE;
 80025ec:	4b0f      	ldr	r3, [pc, #60]	; (800262c <isClicked+0x9c>)
 80025ee:	2203      	movs	r2, #3
 80025f0:	701a      	strb	r2, [r3, #0]
		}
		else if(isClickedOnCircle(static_x, static_y, closeButton.centerX, closeButton.centerY, closeButton.radius)) {
			state = MENU_CHOICE;
		}
	}
}
 80025f2:	e013      	b.n	800261c <isClicked+0x8c>
		else if(isClickedOnCircle(static_x, static_y, closeButton.centerX, closeButton.centerY, closeButton.radius)) {
 80025f4:	4b0b      	ldr	r3, [pc, #44]	; (8002624 <isClicked+0x94>)
 80025f6:	8818      	ldrh	r0, [r3, #0]
 80025f8:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <isClicked+0x98>)
 80025fa:	8819      	ldrh	r1, [r3, #0]
 80025fc:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <isClicked+0xa0>)
 80025fe:	881a      	ldrh	r2, [r3, #0]
 8002600:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <isClicked+0xa0>)
 8002602:	885c      	ldrh	r4, [r3, #2]
 8002604:	4b0a      	ldr	r3, [pc, #40]	; (8002630 <isClicked+0xa0>)
 8002606:	889b      	ldrh	r3, [r3, #4]
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	4623      	mov	r3, r4
 800260c:	f7ff f849 	bl	80016a2 <isClickedOnCircle>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d002      	beq.n	800261c <isClicked+0x8c>
			state = MENU_CHOICE;
 8002616:	4b05      	ldr	r3, [pc, #20]	; (800262c <isClicked+0x9c>)
 8002618:	2201      	movs	r2, #1
 800261a:	701a      	strb	r2, [r3, #0]
}
 800261c:	bf00      	nop
 800261e:	3714      	adds	r7, #20
 8002620:	46bd      	mov	sp, r7
 8002622:	bd90      	pop	{r4, r7, pc}
 8002624:	20000a48 	.word	0x20000a48
 8002628:	20000a4a 	.word	0x20000a4a
 800262c:	20000a44 	.word	0x20000a44
 8002630:	20000008 	.word	0x20000008

08002634 <SERVO_init>:
#include "macro_types.h"

#define PERIOD_TIMER 10 //ms
static uint16_t current_position;

void SERVO_init(void){
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af02      	add	r7, sp, #8
    //initialisation et lancement du timer1   une priode de 10 ms
    TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 800263a:	2200      	movs	r2, #0
 800263c:	f242 7110 	movw	r1, #10000	; 0x2710
 8002640:	2000      	movs	r0, #0
 8002642:	f001 fae5 	bl	8003c10 <TIMER_run_us>
    //activation du signal PWM sur le canal 1 du timer 1 (broche PA8)

    //TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_3, 150, FALSE, FALSE);
    TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, TRUE);
 8002646:	2301      	movs	r3, #1
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	2300      	movs	r3, #0
 800264c:	2296      	movs	r2, #150	; 0x96
 800264e:	2100      	movs	r1, #0
 8002650:	2000      	movs	r0, #0
 8002652:	f001 fc73 	bl	8003f3c <TIMER_enable_PWM>

    //rapport cyclique regl pour une position servo de 50%
    SERVO_set_position(0);
 8002656:	2000      	movs	r0, #0
 8002658:	f000 f804 	bl	8002664 <SERVO_set_position>
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <SERVO_set_position>:


void SERVO_set_position(uint16_t position) {
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	80fb      	strh	r3, [r7, #6]
    current_position = position;
 800266e:	4a0a      	ldr	r2, [pc, #40]	; (8002698 <SERVO_set_position+0x34>)
 8002670:	88fb      	ldrh	r3, [r7, #6]
 8002672:	8013      	strh	r3, [r2, #0]
    uint16_t servopos;
    TIMER_run_us(TIMER1_ID,10000,FALSE);
 8002674:	2200      	movs	r2, #0
 8002676:	f242 7110 	movw	r1, #10000	; 0x2710
 800267a:	2000      	movs	r0, #0
 800267c:	f001 fac8 	bl	8003c10 <TIMER_run_us>

    TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, position+100);
 8002680:	88fb      	ldrh	r3, [r7, #6]
 8002682:	3364      	adds	r3, #100	; 0x64
 8002684:	b29b      	uxth	r3, r3
 8002686:	461a      	mov	r2, r3
 8002688:	2100      	movs	r1, #0
 800268a:	2000      	movs	r0, #0
 800268c:	f001 fed2 	bl	8004434 <TIMER_set_duty>

    //HAL_Delay(25);
}
 8002690:	bf00      	nop
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	20000a4c 	.word	0x20000a4c

0800269c <SERVO_rotation>:

static uint16_t position = 0;

void SERVO_rotation(void) {
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
    static bool_e rotation = TRUE; // Initialisation  true par dfaut

    rotation = (position >= 170) ? !rotation : rotation;
 80026a0:	4b1c      	ldr	r3, [pc, #112]	; (8002714 <SERVO_rotation+0x78>)
 80026a2:	881b      	ldrh	r3, [r3, #0]
 80026a4:	2ba9      	cmp	r3, #169	; 0xa9
 80026a6:	d907      	bls.n	80026b8 <SERVO_rotation+0x1c>
 80026a8:	4b1b      	ldr	r3, [pc, #108]	; (8002718 <SERVO_rotation+0x7c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	e001      	b.n	80026bc <SERVO_rotation+0x20>
 80026b8:	4b17      	ldr	r3, [pc, #92]	; (8002718 <SERVO_rotation+0x7c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a16      	ldr	r2, [pc, #88]	; (8002718 <SERVO_rotation+0x7c>)
 80026be:	6013      	str	r3, [r2, #0]

    if (rotation) {										//Test pour viter de faire position - 10 < 0
 80026c0:	4b15      	ldr	r3, [pc, #84]	; (8002718 <SERVO_rotation+0x7c>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d006      	beq.n	80026d6 <SERVO_rotation+0x3a>
		position = position + 10;
 80026c8:	4b12      	ldr	r3, [pc, #72]	; (8002714 <SERVO_rotation+0x78>)
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	330a      	adds	r3, #10
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	4b10      	ldr	r3, [pc, #64]	; (8002714 <SERVO_rotation+0x78>)
 80026d2:	801a      	strh	r2, [r3, #0]
 80026d4:	e017      	b.n	8002706 <SERVO_rotation+0x6a>
    } else if(position - 10 > 0) {
 80026d6:	4b0f      	ldr	r3, [pc, #60]	; (8002714 <SERVO_rotation+0x78>)
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	2b0a      	cmp	r3, #10
 80026dc:	d906      	bls.n	80026ec <SERVO_rotation+0x50>
    	position = position - 10;
 80026de:	4b0d      	ldr	r3, [pc, #52]	; (8002714 <SERVO_rotation+0x78>)
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	3b0a      	subs	r3, #10
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	4b0b      	ldr	r3, [pc, #44]	; (8002714 <SERVO_rotation+0x78>)
 80026e8:	801a      	strh	r2, [r3, #0]
 80026ea:	e00c      	b.n	8002706 <SERVO_rotation+0x6a>
    } else {
    	position = 0;
 80026ec:	4b09      	ldr	r3, [pc, #36]	; (8002714 <SERVO_rotation+0x78>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	801a      	strh	r2, [r3, #0]
    	rotation = !rotation;
 80026f2:	4b09      	ldr	r3, [pc, #36]	; (8002718 <SERVO_rotation+0x7c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	bf0c      	ite	eq
 80026fa:	2301      	moveq	r3, #1
 80026fc:	2300      	movne	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	461a      	mov	r2, r3
 8002702:	4b05      	ldr	r3, [pc, #20]	; (8002718 <SERVO_rotation+0x7c>)
 8002704:	601a      	str	r2, [r3, #0]
    }

    SERVO_set_position(position);
 8002706:	4b03      	ldr	r3, [pc, #12]	; (8002714 <SERVO_rotation+0x78>)
 8002708:	881b      	ldrh	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f7ff ffaa 	bl	8002664 <SERVO_set_position>

    //HAL_Delay(10); //anti-rebond "de fortune" en cadencant la lecture du bouton
}
 8002710:	bf00      	nop
 8002712:	bd80      	pop	{r7, pc}
 8002714:	20000a4e 	.word	0x20000a4e
 8002718:	20000020 	.word	0x20000020

0800271c <getPosition>:

uint16_t getPosition(void){
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
	return position;
 8002720:	4b02      	ldr	r3, [pc, #8]	; (800272c <getPosition+0x10>)
 8002722:	881b      	ldrh	r3, [r3, #0]
}
 8002724:	4618      	mov	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr
 800272c:	20000a4e 	.word	0x20000a4e

08002730 <HCSR04_state_machine>:
 * @note cette fonction n'utilise que des fonctions publiques. Elle peut donc tre duplique  l'extrieur de ce module logiciel.
 */

/**/
void HCSR04_state_machine(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af02      	add	r7, sp, #8
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en tche de fond cette fonction.
	HCSR04_process_main();
 8002736:	f000 f9ef 	bl	8002b18 <HCSR04_process_main>


	switch(state)
 800273a:	4b37      	ldr	r3, [pc, #220]	; (8002818 <HCSR04_state_machine+0xe8>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	2b05      	cmp	r3, #5
 8002740:	d861      	bhi.n	8002806 <HCSR04_state_machine+0xd6>
 8002742:	a201      	add	r2, pc, #4	; (adr r2, 8002748 <HCSR04_state_machine+0x18>)
 8002744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002748:	08002761 	.word	0x08002761
 800274c:	08002807 	.word	0x08002807
 8002750:	08002787 	.word	0x08002787
 8002754:	08002807 	.word	0x08002807
 8002758:	080027a3 	.word	0x080027a3
 800275c:	080027ef 	.word	0x080027ef
	{
		case INIT:
			if(HCSR04_add(&id_sensor, GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6) != HAL_OK)
 8002760:	2340      	movs	r3, #64	; 0x40
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	4b2d      	ldr	r3, [pc, #180]	; (800281c <HCSR04_state_machine+0xec>)
 8002766:	2280      	movs	r2, #128	; 0x80
 8002768:	492d      	ldr	r1, [pc, #180]	; (8002820 <HCSR04_state_machine+0xf0>)
 800276a:	482e      	ldr	r0, [pc, #184]	; (8002824 <HCSR04_state_machine+0xf4>)
 800276c:	f000 f860 	bl	8002830 <HCSR04_add>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d003      	beq.n	800277e <HCSR04_state_machine+0x4e>
			{
				//printf("HCSR04 non ajout - erreur gnante\n");
				state = FAIL;
 8002776:	4b28      	ldr	r3, [pc, #160]	; (8002818 <HCSR04_state_machine+0xe8>)
 8002778:	2201      	movs	r2, #1
 800277a:	701a      	strb	r2, [r3, #0]
			else
			{
				//printf("HCSR04 ajout\n");
				state = LAUNCH_MEASURE;
			}
			break;
 800277c:	e048      	b.n	8002810 <HCSR04_state_machine+0xe0>
				state = LAUNCH_MEASURE;
 800277e:	4b26      	ldr	r3, [pc, #152]	; (8002818 <HCSR04_state_machine+0xe8>)
 8002780:	2202      	movs	r2, #2
 8002782:	701a      	strb	r2, [r3, #0]
			break;
 8002784:	e044      	b.n	8002810 <HCSR04_state_machine+0xe0>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 8002786:	4b27      	ldr	r3, [pc, #156]	; (8002824 <HCSR04_state_machine+0xf4>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f000 f8b8 	bl	8002900 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8002790:	f003 fe4a 	bl	8006428 <HAL_GetTick>
 8002794:	4603      	mov	r3, r0
 8002796:	4a24      	ldr	r2, [pc, #144]	; (8002828 <HCSR04_state_machine+0xf8>)
 8002798:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 800279a:	4b1f      	ldr	r3, [pc, #124]	; (8002818 <HCSR04_state_machine+0xe8>)
 800279c:	2204      	movs	r2, #4
 800279e:	701a      	strb	r2, [r3, #0]
			break;
 80027a0:	e036      	b.n	8002810 <HCSR04_state_machine+0xe0>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 80027a2:	4b20      	ldr	r3, [pc, #128]	; (8002824 <HCSR04_state_machine+0xf4>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	1dba      	adds	r2, r7, #6
 80027a8:	4611      	mov	r1, r2
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 fab4 	bl	8002d18 <HCSR04_get_value>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b03      	cmp	r3, #3
 80027b4:	d829      	bhi.n	800280a <HCSR04_state_machine+0xda>
 80027b6:	a201      	add	r2, pc, #4	; (adr r2, 80027bc <HCSR04_state_machine+0x8c>)
 80027b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027bc:	080027cd 	.word	0x080027cd
 80027c0:	080027db 	.word	0x080027db
 80027c4:	080027eb 	.word	0x080027eb
 80027c8:	080027e3 	.word	0x080027e3
					//rien  faire... on attend...
					break;
				case HAL_OK:
					//printf("sensor %d - distance : %d\n", id_sensor, distance);

					DISTANCE_GLOBAL = distance;
 80027cc:	88fa      	ldrh	r2, [r7, #6]
 80027ce:	4b17      	ldr	r3, [pc, #92]	; (800282c <HCSR04_state_machine+0xfc>)
 80027d0:	801a      	strh	r2, [r3, #0]

					state = WAIT_BEFORE_NEXT_MEASURE;
 80027d2:	4b11      	ldr	r3, [pc, #68]	; (8002818 <HCSR04_state_machine+0xe8>)
 80027d4:	2205      	movs	r2, #5
 80027d6:	701a      	strb	r2, [r3, #0]
					break;
 80027d8:	e008      	b.n	80027ec <HCSR04_state_machine+0xbc>
				case HAL_ERROR:
					//printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 80027da:	4b0f      	ldr	r3, [pc, #60]	; (8002818 <HCSR04_state_machine+0xe8>)
 80027dc:	2205      	movs	r2, #5
 80027de:	701a      	strb	r2, [r3, #0]
					break;
 80027e0:	e004      	b.n	80027ec <HCSR04_state_machine+0xbc>

				case HAL_TIMEOUT:
					//printf("sensor %d - timeout\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 80027e2:	4b0d      	ldr	r3, [pc, #52]	; (8002818 <HCSR04_state_machine+0xe8>)
 80027e4:	2205      	movs	r2, #5
 80027e6:	701a      	strb	r2, [r3, #0]
					break;
 80027e8:	e000      	b.n	80027ec <HCSR04_state_machine+0xbc>
					break;
 80027ea:	bf00      	nop
			}
			break;
 80027ec:	e00d      	b.n	800280a <HCSR04_state_machine+0xda>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 80027ee:	f003 fe1b 	bl	8006428 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	4b0c      	ldr	r3, [pc, #48]	; (8002828 <HCSR04_state_machine+0xf8>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	3364      	adds	r3, #100	; 0x64
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d907      	bls.n	800280e <HCSR04_state_machine+0xde>
				state = LAUNCH_MEASURE;
 80027fe:	4b06      	ldr	r3, [pc, #24]	; (8002818 <HCSR04_state_machine+0xe8>)
 8002800:	2202      	movs	r2, #2
 8002802:	701a      	strb	r2, [r3, #0]
			break;
 8002804:	e003      	b.n	800280e <HCSR04_state_machine+0xde>
		default:
			break;
 8002806:	bf00      	nop
 8002808:	e002      	b.n	8002810 <HCSR04_state_machine+0xe0>
			break;
 800280a:	bf00      	nop
 800280c:	e000      	b.n	8002810 <HCSR04_state_machine+0xe0>
			break;
 800280e:	bf00      	nop
	}
}
 8002810:	bf00      	nop
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	20000af4 	.word	0x20000af4
 800281c:	40010c00 	.word	0x40010c00
 8002820:	40011000 	.word	0x40011000
 8002824:	20000af5 	.word	0x20000af5
 8002828:	20000af8 	.word	0x20000af8
 800282c:	20001108 	.word	0x20001108

08002830 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b088      	sub	sp, #32
 8002834:	af02      	add	r7, sp, #8
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	603b      	str	r3, [r7, #0]
 800283c:	4613      	mov	r3, r2
 800283e:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8002844:	2300      	movs	r3, #0
 8002846:	75bb      	strb	r3, [r7, #22]
 8002848:	e04c      	b.n	80028e4 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 800284a:	7dbb      	ldrb	r3, [r7, #22]
 800284c:	4a29      	ldr	r2, [pc, #164]	; (80028f4 <HCSR04_add+0xc4>)
 800284e:	015b      	lsls	r3, r3, #5
 8002850:	4413      	add	r3, r2
 8002852:	330e      	adds	r3, #14
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d141      	bne.n	80028de <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	7dba      	ldrb	r2, [r7, #22]
 800285e:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8002860:	7dbb      	ldrb	r3, [r7, #22]
 8002862:	4a24      	ldr	r2, [pc, #144]	; (80028f4 <HCSR04_add+0xc4>)
 8002864:	015b      	lsls	r3, r3, #5
 8002866:	4413      	add	r3, r2
 8002868:	330e      	adds	r3, #14
 800286a:	2201      	movs	r2, #1
 800286c:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 800286e:	7dbb      	ldrb	r3, [r7, #22]
 8002870:	4a20      	ldr	r2, [pc, #128]	; (80028f4 <HCSR04_add+0xc4>)
 8002872:	015b      	lsls	r3, r3, #5
 8002874:	4413      	add	r3, r2
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 800287a:	7dbb      	ldrb	r3, [r7, #22]
 800287c:	4a1d      	ldr	r2, [pc, #116]	; (80028f4 <HCSR04_add+0xc4>)
 800287e:	015b      	lsls	r3, r3, #5
 8002880:	4413      	add	r3, r2
 8002882:	3304      	adds	r3, #4
 8002884:	88fa      	ldrh	r2, [r7, #6]
 8002886:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8002888:	7dbb      	ldrb	r3, [r7, #22]
 800288a:	4a1a      	ldr	r2, [pc, #104]	; (80028f4 <HCSR04_add+0xc4>)
 800288c:	015b      	lsls	r3, r3, #5
 800288e:	4413      	add	r3, r2
 8002890:	3308      	adds	r3, #8
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8002896:	7dbb      	ldrb	r3, [r7, #22]
 8002898:	4a16      	ldr	r2, [pc, #88]	; (80028f4 <HCSR04_add+0xc4>)
 800289a:	015b      	lsls	r3, r3, #5
 800289c:	4413      	add	r3, r2
 800289e:	330c      	adds	r3, #12
 80028a0:	8c3a      	ldrh	r2, [r7, #32]
 80028a2:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 80028a4:	8c39      	ldrh	r1, [r7, #32]
 80028a6:	2303      	movs	r3, #3
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	2302      	movs	r3, #2
 80028ac:	4a12      	ldr	r2, [pc, #72]	; (80028f8 <HCSR04_add+0xc8>)
 80028ae:	6838      	ldr	r0, [r7, #0]
 80028b0:	f000 fcbe 	bl	8003230 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80028b4:	88f9      	ldrh	r1, [r7, #6]
 80028b6:	2303      	movs	r3, #3
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	2300      	movs	r3, #0
 80028bc:	2201      	movs	r2, #1
 80028be:	68b8      	ldr	r0, [r7, #8]
 80028c0:	f000 fcb6 	bl	8003230 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 80028c4:	8c3b      	ldrh	r3, [r7, #32]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f000 fb04 	bl	8002ed4 <EXTI_gpiopin_to_pin_number>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2201      	movs	r2, #1
 80028d0:	4619      	mov	r1, r3
 80028d2:	480a      	ldr	r0, [pc, #40]	; (80028fc <HCSR04_add+0xcc>)
 80028d4:	f000 fa96 	bl	8002e04 <EXTIT_set_callback>
			ret = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	75fb      	strb	r3, [r7, #23]
			break;
 80028dc:	e005      	b.n	80028ea <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 80028de:	7dbb      	ldrb	r3, [r7, #22]
 80028e0:	3301      	adds	r3, #1
 80028e2:	75bb      	strb	r3, [r7, #22]
 80028e4:	7dbb      	ldrb	r3, [r7, #22]
 80028e6:	2b04      	cmp	r3, #4
 80028e8:	d9af      	bls.n	800284a <HCSR04_add+0x1a>
		}
	}

	return ret;
 80028ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3718      	adds	r7, #24
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000a50 	.word	0x20000a50
 80028f8:	10310000 	.word	0x10310000
 80028fc:	08002941 	.word	0x08002941

08002900 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	4a0a      	ldr	r2, [pc, #40]	; (8002938 <HCSR04_run_measure+0x38>)
 800290e:	015b      	lsls	r3, r3, #5
 8002910:	4413      	add	r3, r2
 8002912:	330e      	adds	r3, #14
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d009      	beq.n	800292e <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 800291a:	4b08      	ldr	r3, [pc, #32]	; (800293c <HCSR04_run_measure+0x3c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8002922:	f000 f8e1 	bl	8002ae8 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	4618      	mov	r0, r3
 800292a:	f000 f881 	bl	8002a30 <HCSR04_trig>
	}
}
 800292e:	bf00      	nop
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20000a50 	.word	0x20000a50
 800293c:	20000af0 	.word	0x20000af0

08002940 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8002940:	b590      	push	{r4, r7, lr}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800294a:	2300      	movs	r3, #0
 800294c:	73fb      	strb	r3, [r7, #15]
 800294e:	e063      	b.n	8002a18 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 8002950:	7bfb      	ldrb	r3, [r7, #15]
 8002952:	4a36      	ldr	r2, [pc, #216]	; (8002a2c <HCSR04_callback+0xec>)
 8002954:	015b      	lsls	r3, r3, #5
 8002956:	4413      	add	r3, r2
 8002958:	330c      	adds	r3, #12
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	88fa      	ldrh	r2, [r7, #6]
 800295e:	429a      	cmp	r2, r3
 8002960:	d157      	bne.n	8002a12 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8002962:	7bfb      	ldrb	r3, [r7, #15]
 8002964:	4a31      	ldr	r2, [pc, #196]	; (8002a2c <HCSR04_callback+0xec>)
 8002966:	015b      	lsls	r3, r3, #5
 8002968:	4413      	add	r3, r2
 800296a:	330e      	adds	r3, #14
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	2b03      	cmp	r3, #3
 8002970:	d123      	bne.n	80029ba <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8002972:	7bfb      	ldrb	r3, [r7, #15]
 8002974:	4a2d      	ldr	r2, [pc, #180]	; (8002a2c <HCSR04_callback+0xec>)
 8002976:	015b      	lsls	r3, r3, #5
 8002978:	4413      	add	r3, r2
 800297a:	3308      	adds	r3, #8
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	492a      	ldr	r1, [pc, #168]	; (8002a2c <HCSR04_callback+0xec>)
 8002982:	015b      	lsls	r3, r3, #5
 8002984:	440b      	add	r3, r1
 8002986:	330c      	adds	r3, #12
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	4619      	mov	r1, r3
 800298c:	4610      	mov	r0, r2
 800298e:	f004 f993 	bl	8006cb8 <HAL_GPIO_ReadPin>
 8002992:	4603      	mov	r3, r0
 8002994:	2b01      	cmp	r3, #1
 8002996:	d143      	bne.n	8002a20 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8002998:	7bfc      	ldrb	r4, [r7, #15]
 800299a:	f000 f89d 	bl	8002ad8 <HCSR04_ReadTimerUs>
 800299e:	4602      	mov	r2, r0
 80029a0:	4922      	ldr	r1, [pc, #136]	; (8002a2c <HCSR04_callback+0xec>)
 80029a2:	0163      	lsls	r3, r4, #5
 80029a4:	440b      	add	r3, r1
 80029a6:	3318      	adds	r3, #24
 80029a8:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
 80029ac:	4a1f      	ldr	r2, [pc, #124]	; (8002a2c <HCSR04_callback+0xec>)
 80029ae:	015b      	lsls	r3, r3, #5
 80029b0:	4413      	add	r3, r2
 80029b2:	330e      	adds	r3, #14
 80029b4:	2204      	movs	r2, #4
 80029b6:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 80029b8:	e032      	b.n	8002a20 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 80029ba:	7bfb      	ldrb	r3, [r7, #15]
 80029bc:	4a1b      	ldr	r2, [pc, #108]	; (8002a2c <HCSR04_callback+0xec>)
 80029be:	015b      	lsls	r3, r3, #5
 80029c0:	4413      	add	r3, r2
 80029c2:	330e      	adds	r3, #14
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b04      	cmp	r3, #4
 80029c8:	d12a      	bne.n	8002a20 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	4a17      	ldr	r2, [pc, #92]	; (8002a2c <HCSR04_callback+0xec>)
 80029ce:	015b      	lsls	r3, r3, #5
 80029d0:	4413      	add	r3, r2
 80029d2:	3308      	adds	r3, #8
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	4914      	ldr	r1, [pc, #80]	; (8002a2c <HCSR04_callback+0xec>)
 80029da:	015b      	lsls	r3, r3, #5
 80029dc:	440b      	add	r3, r1
 80029de:	330c      	adds	r3, #12
 80029e0:	881b      	ldrh	r3, [r3, #0]
 80029e2:	4619      	mov	r1, r3
 80029e4:	4610      	mov	r0, r2
 80029e6:	f004 f967 	bl	8006cb8 <HAL_GPIO_ReadPin>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d117      	bne.n	8002a20 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 80029f0:	7bfc      	ldrb	r4, [r7, #15]
 80029f2:	f000 f871 	bl	8002ad8 <HCSR04_ReadTimerUs>
 80029f6:	4602      	mov	r2, r0
 80029f8:	490c      	ldr	r1, [pc, #48]	; (8002a2c <HCSR04_callback+0xec>)
 80029fa:	0163      	lsls	r3, r4, #5
 80029fc:	440b      	add	r3, r1
 80029fe:	3314      	adds	r3, #20
 8002a00:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8002a02:	7bfb      	ldrb	r3, [r7, #15]
 8002a04:	4a09      	ldr	r2, [pc, #36]	; (8002a2c <HCSR04_callback+0xec>)
 8002a06:	015b      	lsls	r3, r3, #5
 8002a08:	4413      	add	r3, r2
 8002a0a:	330e      	adds	r3, #14
 8002a0c:	2205      	movs	r2, #5
 8002a0e:	701a      	strb	r2, [r3, #0]
			break;
 8002a10:	e006      	b.n	8002a20 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002a12:	7bfb      	ldrb	r3, [r7, #15]
 8002a14:	3301      	adds	r3, #1
 8002a16:	73fb      	strb	r3, [r7, #15]
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	d998      	bls.n	8002950 <HCSR04_callback+0x10>
		}
	}
}
 8002a1e:	e000      	b.n	8002a22 <HCSR04_callback+0xe2>
			break;
 8002a20:	bf00      	nop
}
 8002a22:	bf00      	nop
 8002a24:	3714      	adds	r7, #20
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd90      	pop	{r4, r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000a50 	.word	0x20000a50

08002a30 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8002a30:	b590      	push	{r4, r7, lr}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	4a25      	ldr	r2, [pc, #148]	; (8002ad4 <HCSR04_trig+0xa4>)
 8002a3e:	015b      	lsls	r3, r3, #5
 8002a40:	4413      	add	r3, r2
 8002a42:	330e      	adds	r3, #14
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d03f      	beq.n	8002aca <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 8002a4a:	79fb      	ldrb	r3, [r7, #7]
 8002a4c:	4a21      	ldr	r2, [pc, #132]	; (8002ad4 <HCSR04_trig+0xa4>)
 8002a4e:	015b      	lsls	r3, r3, #5
 8002a50:	4413      	add	r3, r2
 8002a52:	330e      	adds	r3, #14
 8002a54:	2202      	movs	r2, #2
 8002a56:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	4a1e      	ldr	r2, [pc, #120]	; (8002ad4 <HCSR04_trig+0xa4>)
 8002a5c:	015b      	lsls	r3, r3, #5
 8002a5e:	4413      	add	r3, r2
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	4a1b      	ldr	r2, [pc, #108]	; (8002ad4 <HCSR04_trig+0xa4>)
 8002a66:	015b      	lsls	r3, r3, #5
 8002a68:	4413      	add	r3, r2
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	4619      	mov	r1, r3
 8002a72:	f004 f938 	bl	8006ce6 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 8002a76:	f000 f82f 	bl	8002ad8 <HCSR04_ReadTimerUs>
 8002a7a:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 8002a7c:	bf00      	nop
 8002a7e:	f000 f82b 	bl	8002ad8 <HCSR04_ReadTimerUs>
 8002a82:	4602      	mov	r2, r0
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b09      	cmp	r3, #9
 8002a8a:	d9f8      	bls.n	8002a7e <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8002a8c:	79fb      	ldrb	r3, [r7, #7]
 8002a8e:	4a11      	ldr	r2, [pc, #68]	; (8002ad4 <HCSR04_trig+0xa4>)
 8002a90:	015b      	lsls	r3, r3, #5
 8002a92:	4413      	add	r3, r2
 8002a94:	6818      	ldr	r0, [r3, #0]
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	4a0e      	ldr	r2, [pc, #56]	; (8002ad4 <HCSR04_trig+0xa4>)
 8002a9a:	015b      	lsls	r3, r3, #5
 8002a9c:	4413      	add	r3, r2
 8002a9e:	3304      	adds	r3, #4
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f004 f91e 	bl	8006ce6 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	4a09      	ldr	r2, [pc, #36]	; (8002ad4 <HCSR04_trig+0xa4>)
 8002aae:	015b      	lsls	r3, r3, #5
 8002ab0:	4413      	add	r3, r2
 8002ab2:	330e      	adds	r3, #14
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8002ab8:	79fc      	ldrb	r4, [r7, #7]
 8002aba:	f003 fcb5 	bl	8006428 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	4904      	ldr	r1, [pc, #16]	; (8002ad4 <HCSR04_trig+0xa4>)
 8002ac2:	0163      	lsls	r3, r4, #5
 8002ac4:	440b      	add	r3, r1
 8002ac6:	3310      	adds	r3, #16
 8002ac8:	601a      	str	r2, [r3, #0]
	}
}
 8002aca:	bf00      	nop
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd90      	pop	{r4, r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000a50 	.word	0x20000a50

08002ad8 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8002adc:	2000      	movs	r0, #0
 8002ade:	f001 f9df 	bl	8003ea0 <TIMER_read>
 8002ae2:	4603      	mov	r3, r0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 8002aec:	2200      	movs	r2, #0
 8002aee:	f242 7110 	movw	r1, #10000	; 0x2710
 8002af2:	2000      	movs	r0, #0
 8002af4:	f001 f88c 	bl	8003c10 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8002af8:	21a0      	movs	r1, #160	; 0xa0
 8002afa:	2000      	movs	r0, #0
 8002afc:	f001 fa06 	bl	8003f0c <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 8002b00:	f649 4140 	movw	r1, #40000	; 0x9c40
 8002b04:	2000      	movs	r0, #0
 8002b06:	f001 f9df 	bl	8003ec8 <TIMER_set_period>
	timer_is_running = TRUE;
 8002b0a:	4b02      	ldr	r3, [pc, #8]	; (8002b14 <HCSR04_RunTimerUs+0x2c>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]
}
 8002b10:	bf00      	nop
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	20000af0 	.word	0x20000af0

08002b18 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002b1e:	2300      	movs	r3, #0
 8002b20:	71fb      	strb	r3, [r7, #7]
 8002b22:	e04e      	b.n	8002bc2 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8002b24:	79fb      	ldrb	r3, [r7, #7]
 8002b26:	4a2b      	ldr	r2, [pc, #172]	; (8002bd4 <HCSR04_process_main+0xbc>)
 8002b28:	015b      	lsls	r3, r3, #5
 8002b2a:	4413      	add	r3, r2
 8002b2c:	330e      	adds	r3, #14
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d840      	bhi.n	8002bb6 <HCSR04_process_main+0x9e>
 8002b34:	a201      	add	r2, pc, #4	; (adr r2, 8002b3c <HCSR04_process_main+0x24>)
 8002b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b3a:	bf00      	nop
 8002b3c:	08002bb7 	.word	0x08002bb7
 8002b40:	08002bb7 	.word	0x08002bb7
 8002b44:	08002bb7 	.word	0x08002bb7
 8002b48:	08002b61 	.word	0x08002b61
 8002b4c:	08002b61 	.word	0x08002b61
 8002b50:	08002b89 	.word	0x08002b89
 8002b54:	08002bb7 	.word	0x08002bb7
 8002b58:	08002bb7 	.word	0x08002bb7
 8002b5c:	08002bb7 	.word	0x08002bb7
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8002b60:	f003 fc62 	bl	8006428 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	491a      	ldr	r1, [pc, #104]	; (8002bd4 <HCSR04_process_main+0xbc>)
 8002b6a:	015b      	lsls	r3, r3, #5
 8002b6c:	440b      	add	r3, r1
 8002b6e:	3310      	adds	r3, #16
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b96      	cmp	r3, #150	; 0x96
 8002b76:	d920      	bls.n	8002bba <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 8002b78:	79fb      	ldrb	r3, [r7, #7]
 8002b7a:	4a16      	ldr	r2, [pc, #88]	; (8002bd4 <HCSR04_process_main+0xbc>)
 8002b7c:	015b      	lsls	r3, r3, #5
 8002b7e:	4413      	add	r3, r2
 8002b80:	330e      	adds	r3, #14
 8002b82:	2206      	movs	r2, #6
 8002b84:	701a      	strb	r2, [r3, #0]
				}
				break;
 8002b86:	e018      	b.n	8002bba <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 f824 	bl	8002bd8 <HCSR04_compute_distance>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d107      	bne.n	8002ba6 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 8002b96:	79fb      	ldrb	r3, [r7, #7]
 8002b98:	4a0e      	ldr	r2, [pc, #56]	; (8002bd4 <HCSR04_process_main+0xbc>)
 8002b9a:	015b      	lsls	r3, r3, #5
 8002b9c:	4413      	add	r3, r2
 8002b9e:	330e      	adds	r3, #14
 8002ba0:	2208      	movs	r2, #8
 8002ba2:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8002ba4:	e00a      	b.n	8002bbc <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 8002ba6:	79fb      	ldrb	r3, [r7, #7]
 8002ba8:	4a0a      	ldr	r2, [pc, #40]	; (8002bd4 <HCSR04_process_main+0xbc>)
 8002baa:	015b      	lsls	r3, r3, #5
 8002bac:	4413      	add	r3, r2
 8002bae:	330e      	adds	r3, #14
 8002bb0:	2207      	movs	r2, #7
 8002bb2:	701a      	strb	r2, [r3, #0]
				break;
 8002bb4:	e002      	b.n	8002bbc <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 8002bb6:	bf00      	nop
 8002bb8:	e000      	b.n	8002bbc <HCSR04_process_main+0xa4>
				break;
 8002bba:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	71fb      	strb	r3, [r7, #7]
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	2b04      	cmp	r3, #4
 8002bc6:	d9ad      	bls.n	8002b24 <HCSR04_process_main+0xc>
		}
	}
}
 8002bc8:	bf00      	nop
 8002bca:	bf00      	nop
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20000a50 	.word	0x20000a50

08002bd8 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	4603      	mov	r3, r0
 8002be0:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 8002be2:	79fb      	ldrb	r3, [r7, #7]
 8002be4:	4a48      	ldr	r2, [pc, #288]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002be6:	015b      	lsls	r3, r3, #5
 8002be8:	4413      	add	r3, r2
 8002bea:	331c      	adds	r3, #28
 8002bec:	2200      	movs	r2, #0
 8002bee:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	4a45      	ldr	r2, [pc, #276]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002bf4:	015b      	lsls	r3, r3, #5
 8002bf6:	4413      	add	r3, r2
 8002bf8:	330e      	adds	r3, #14
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	2b05      	cmp	r3, #5
 8002bfe:	d001      	beq.n	8002c04 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e07d      	b.n	8002d00 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	4a40      	ldr	r2, [pc, #256]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002c08:	015b      	lsls	r3, r3, #5
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3314      	adds	r3, #20
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	493d      	ldr	r1, [pc, #244]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002c14:	015b      	lsls	r3, r3, #5
 8002c16:	440b      	add	r3, r1
 8002c18:	3318      	adds	r3, #24
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d20e      	bcs.n	8002c3e <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	4a39      	ldr	r2, [pc, #228]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002c24:	015b      	lsls	r3, r3, #5
 8002c26:	4413      	add	r3, r2
 8002c28:	3314      	adds	r3, #20
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	79fa      	ldrb	r2, [r7, #7]
 8002c2e:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8002c32:	3340      	adds	r3, #64	; 0x40
 8002c34:	4934      	ldr	r1, [pc, #208]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002c36:	0152      	lsls	r2, r2, #5
 8002c38:	440a      	add	r2, r1
 8002c3a:	3214      	adds	r2, #20
 8002c3c:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 8002c3e:	79fb      	ldrb	r3, [r7, #7]
 8002c40:	4a31      	ldr	r2, [pc, #196]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002c42:	015b      	lsls	r3, r3, #5
 8002c44:	4413      	add	r3, r2
 8002c46:	3314      	adds	r3, #20
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	492e      	ldr	r1, [pc, #184]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002c4e:	015b      	lsls	r3, r3, #5
 8002c50:	440b      	add	r3, r1
 8002c52:	3318      	adds	r3, #24
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d201      	bcs.n	8002c5e <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e050      	b.n	8002d00 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 8002c5e:	79fb      	ldrb	r3, [r7, #7]
 8002c60:	4a29      	ldr	r2, [pc, #164]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002c62:	015b      	lsls	r3, r3, #5
 8002c64:	4413      	add	r3, r2
 8002c66:	3314      	adds	r3, #20
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	4926      	ldr	r1, [pc, #152]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002c6e:	015b      	lsls	r3, r3, #5
 8002c70:	440b      	add	r3, r1
 8002c72:	3318      	adds	r3, #24
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	015b      	lsls	r3, r3, #5
 8002c84:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002c86:	f004 fc2f 	bl	80074e8 <HAL_RCC_GetPCLK2Freq>
 8002c8a:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8002c8c:	4b1f      	ldr	r3, [pc, #124]	; (8002d0c <HCSR04_compute_distance+0x134>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	0adb      	lsrs	r3, r3, #11
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d002      	beq.n	8002ca0 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	4a1b      	ldr	r2, [pc, #108]	; (8002d10 <HCSR04_compute_distance+0x138>)
 8002ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca8:	0c9b      	lsrs	r3, r3, #18
 8002caa:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e024      	b.n	8002d00 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cbe:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8002cc6:	fb02 f303 	mul.w	r3, r2, r3
 8002cca:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4a11      	ldr	r2, [pc, #68]	; (8002d14 <HCSR04_compute_distance+0x13c>)
 8002cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd4:	099b      	lsrs	r3, r3, #6
 8002cd6:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	085b      	lsrs	r3, r3, #1
 8002cdc:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d901      	bls.n	8002cec <HCSR04_compute_distance+0x114>
		distance = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 8002cec:	79fb      	ldrb	r3, [r7, #7]
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	b291      	uxth	r1, r2
 8002cf2:	4a05      	ldr	r2, [pc, #20]	; (8002d08 <HCSR04_compute_distance+0x130>)
 8002cf4:	015b      	lsls	r3, r3, #5
 8002cf6:	4413      	add	r3, r2
 8002cf8:	331c      	adds	r3, #28
 8002cfa:	460a      	mov	r2, r1
 8002cfc:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	20000a50 	.word	0x20000a50
 8002d0c:	40021000 	.word	0x40021000
 8002d10:	431bde83 	.word	0x431bde83
 8002d14:	10624dd3 	.word	0x10624dd3

08002d18 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	6039      	str	r1, [r7, #0]
 8002d22:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8002d24:	2302      	movs	r3, #2
 8002d26:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	4a1b      	ldr	r2, [pc, #108]	; (8002d98 <HCSR04_get_value+0x80>)
 8002d2c:	015b      	lsls	r3, r3, #5
 8002d2e:	4413      	add	r3, r2
 8002d30:	330e      	adds	r3, #14
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	2b08      	cmp	r3, #8
 8002d36:	d826      	bhi.n	8002d86 <HCSR04_get_value+0x6e>
 8002d38:	a201      	add	r2, pc, #4	; (adr r2, 8002d40 <HCSR04_get_value+0x28>)
 8002d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d3e:	bf00      	nop
 8002d40:	08002d81 	.word	0x08002d81
 8002d44:	08002d81 	.word	0x08002d81
 8002d48:	08002d87 	.word	0x08002d87
 8002d4c:	08002d87 	.word	0x08002d87
 8002d50:	08002d87 	.word	0x08002d87
 8002d54:	08002d87 	.word	0x08002d87
 8002d58:	08002d7b 	.word	0x08002d7b
 8002d5c:	08002d81 	.word	0x08002d81
 8002d60:	08002d65 	.word	0x08002d65
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 8002d64:	79fb      	ldrb	r3, [r7, #7]
 8002d66:	4a0c      	ldr	r2, [pc, #48]	; (8002d98 <HCSR04_get_value+0x80>)
 8002d68:	015b      	lsls	r3, r3, #5
 8002d6a:	4413      	add	r3, r2
 8002d6c:	331c      	adds	r3, #28
 8002d6e:	881a      	ldrh	r2, [r3, #0]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8002d74:	2300      	movs	r3, #0
 8002d76:	73fb      	strb	r3, [r7, #15]
			break;
 8002d78:	e008      	b.n	8002d8c <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	73fb      	strb	r3, [r7, #15]
			break;
 8002d7e:	e005      	b.n	8002d8c <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	73fb      	strb	r3, [r7, #15]
			break;
 8002d84:	e002      	b.n	8002d8c <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 8002d86:	2302      	movs	r3, #2
 8002d88:	73fb      	strb	r3, [r7, #15]
			break;
 8002d8a:	bf00      	nop
	}
	return ret;
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bc80      	pop	{r7}
 8002d96:	4770      	bx	lr
 8002d98:	20000a50 	.word	0x20000a50

08002d9c <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8002da0:	4b07      	ldr	r3, [pc, #28]	; (8002dc0 <DMA1_Channel1_IRQHandler+0x24>)
 8002da2:	2201      	movs	r2, #1
 8002da4:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8002da6:	4807      	ldr	r0, [pc, #28]	; (8002dc4 <DMA1_Channel1_IRQHandler+0x28>)
 8002da8:	f003 fcfc 	bl	80067a4 <HAL_DMA_IRQHandler>
	if(callback_function)
 8002dac:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <DMA1_Channel1_IRQHandler+0x2c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d002      	beq.n	8002dba <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8002db4:	4b04      	ldr	r3, [pc, #16]	; (8002dc8 <DMA1_Channel1_IRQHandler+0x2c>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4798      	blx	r3
}
 8002dba:	bf00      	nop
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	20000b44 	.word	0x20000b44
 8002dc4:	20000afc 	.word	0x20000afc
 8002dc8:	20000b40 	.word	0x20000b40

08002dcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	db0b      	blt.n	8002df6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dde:	79fb      	ldrb	r3, [r7, #7]
 8002de0:	f003 021f 	and.w	r2, r3, #31
 8002de4:	4906      	ldr	r1, [pc, #24]	; (8002e00 <__NVIC_EnableIRQ+0x34>)
 8002de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dea:	095b      	lsrs	r3, r3, #5
 8002dec:	2001      	movs	r0, #1
 8002dee:	fa00 f202 	lsl.w	r2, r0, r2
 8002df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr
 8002e00:	e000e100 	.word	0xe000e100

08002e04 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	607a      	str	r2, [r7, #4]
 8002e10:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 8002e12:	7afb      	ldrb	r3, [r7, #11]
 8002e14:	4907      	ldr	r1, [pc, #28]	; (8002e34 <EXTIT_set_callback+0x30>)
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 8002e22:	7afb      	ldrb	r3, [r7, #11]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f000 f807 	bl	8002e38 <EXTIT_enable>
}
 8002e2a:	bf00      	nop
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20000b48 	.word	0x20000b48

08002e38 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 8002e42:	79fb      	ldrb	r3, [r7, #7]
 8002e44:	2b0f      	cmp	r3, #15
 8002e46:	d80c      	bhi.n	8002e62 <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8002e48:	79fb      	ldrb	r3, [r7, #7]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	b21a      	sxth	r2, r3
 8002e52:	4b1f      	ldr	r3, [pc, #124]	; (8002ed0 <EXTIT_enable+0x98>)
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	b21b      	sxth	r3, r3
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	b21b      	sxth	r3, r3
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	4b1c      	ldr	r3, [pc, #112]	; (8002ed0 <EXTIT_enable+0x98>)
 8002e60:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 8002e62:	79fb      	ldrb	r3, [r7, #7]
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d821      	bhi.n	8002eac <EXTIT_enable+0x74>
 8002e68:	a201      	add	r2, pc, #4	; (adr r2, 8002e70 <EXTIT_enable+0x38>)
 8002e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e6e:	bf00      	nop
 8002e70:	08002e85 	.word	0x08002e85
 8002e74:	08002e8d 	.word	0x08002e8d
 8002e78:	08002e95 	.word	0x08002e95
 8002e7c:	08002e9d 	.word	0x08002e9d
 8002e80:	08002ea5 	.word	0x08002ea5
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 8002e84:	2006      	movs	r0, #6
 8002e86:	f7ff ffa1 	bl	8002dcc <__NVIC_EnableIRQ>
 8002e8a:	e01d      	b.n	8002ec8 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8002e8c:	2007      	movs	r0, #7
 8002e8e:	f7ff ff9d 	bl	8002dcc <__NVIC_EnableIRQ>
 8002e92:	e019      	b.n	8002ec8 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8002e94:	2008      	movs	r0, #8
 8002e96:	f7ff ff99 	bl	8002dcc <__NVIC_EnableIRQ>
 8002e9a:	e015      	b.n	8002ec8 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8002e9c:	2009      	movs	r0, #9
 8002e9e:	f7ff ff95 	bl	8002dcc <__NVIC_EnableIRQ>
 8002ea2:	e011      	b.n	8002ec8 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8002ea4:	200a      	movs	r0, #10
 8002ea6:	f7ff ff91 	bl	8002dcc <__NVIC_EnableIRQ>
 8002eaa:	e00d      	b.n	8002ec8 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	2b09      	cmp	r3, #9
 8002eb0:	d803      	bhi.n	8002eba <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002eb2:	2017      	movs	r0, #23
 8002eb4:	f7ff ff8a 	bl	8002dcc <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8002eb8:	e005      	b.n	8002ec6 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	2b0f      	cmp	r3, #15
 8002ebe:	d802      	bhi.n	8002ec6 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ec0:	2028      	movs	r0, #40	; 0x28
 8002ec2:	f7ff ff83 	bl	8002dcc <__NVIC_EnableIRQ>
			break;
 8002ec6:	bf00      	nop
	}
}
 8002ec8:	bf00      	nop
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	20000b88 	.word	0x20000b88

08002ed4 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	4603      	mov	r3, r0
 8002edc:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 8002ede:	23ff      	movs	r3, #255	; 0xff
 8002ee0:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 8002ee2:	88fb      	ldrh	r3, [r7, #6]
 8002ee4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ee8:	f000 80b8 	beq.w	800305c <EXTI_gpiopin_to_pin_number+0x188>
 8002eec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ef0:	f300 80b7 	bgt.w	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002ef4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ef8:	f000 80ad 	beq.w	8003056 <EXTI_gpiopin_to_pin_number+0x182>
 8002efc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f00:	f300 80af 	bgt.w	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f08:	f000 80a2 	beq.w	8003050 <EXTI_gpiopin_to_pin_number+0x17c>
 8002f0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f10:	f300 80a7 	bgt.w	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f18:	f000 8097 	beq.w	800304a <EXTI_gpiopin_to_pin_number+0x176>
 8002f1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f20:	f300 809f 	bgt.w	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f28:	f000 808c 	beq.w	8003044 <EXTI_gpiopin_to_pin_number+0x170>
 8002f2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f30:	f300 8097 	bgt.w	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f38:	f000 8081 	beq.w	800303e <EXTI_gpiopin_to_pin_number+0x16a>
 8002f3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f40:	f300 808f 	bgt.w	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f48:	d076      	beq.n	8003038 <EXTI_gpiopin_to_pin_number+0x164>
 8002f4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f4e:	f300 8088 	bgt.w	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f56:	d06c      	beq.n	8003032 <EXTI_gpiopin_to_pin_number+0x15e>
 8002f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f5c:	f300 8081 	bgt.w	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f60:	2b80      	cmp	r3, #128	; 0x80
 8002f62:	d063      	beq.n	800302c <EXTI_gpiopin_to_pin_number+0x158>
 8002f64:	2b80      	cmp	r3, #128	; 0x80
 8002f66:	dc7c      	bgt.n	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f68:	2b20      	cmp	r3, #32
 8002f6a:	dc47      	bgt.n	8002ffc <EXTI_gpiopin_to_pin_number+0x128>
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	dd78      	ble.n	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f70:	3b01      	subs	r3, #1
 8002f72:	2b1f      	cmp	r3, #31
 8002f74:	d875      	bhi.n	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
 8002f76:	a201      	add	r2, pc, #4	; (adr r2, 8002f7c <EXTI_gpiopin_to_pin_number+0xa8>)
 8002f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7c:	08003003 	.word	0x08003003
 8002f80:	08003009 	.word	0x08003009
 8002f84:	08003063 	.word	0x08003063
 8002f88:	0800300f 	.word	0x0800300f
 8002f8c:	08003063 	.word	0x08003063
 8002f90:	08003063 	.word	0x08003063
 8002f94:	08003063 	.word	0x08003063
 8002f98:	08003015 	.word	0x08003015
 8002f9c:	08003063 	.word	0x08003063
 8002fa0:	08003063 	.word	0x08003063
 8002fa4:	08003063 	.word	0x08003063
 8002fa8:	08003063 	.word	0x08003063
 8002fac:	08003063 	.word	0x08003063
 8002fb0:	08003063 	.word	0x08003063
 8002fb4:	08003063 	.word	0x08003063
 8002fb8:	0800301b 	.word	0x0800301b
 8002fbc:	08003063 	.word	0x08003063
 8002fc0:	08003063 	.word	0x08003063
 8002fc4:	08003063 	.word	0x08003063
 8002fc8:	08003063 	.word	0x08003063
 8002fcc:	08003063 	.word	0x08003063
 8002fd0:	08003063 	.word	0x08003063
 8002fd4:	08003063 	.word	0x08003063
 8002fd8:	08003063 	.word	0x08003063
 8002fdc:	08003063 	.word	0x08003063
 8002fe0:	08003063 	.word	0x08003063
 8002fe4:	08003063 	.word	0x08003063
 8002fe8:	08003063 	.word	0x08003063
 8002fec:	08003063 	.word	0x08003063
 8002ff0:	08003063 	.word	0x08003063
 8002ff4:	08003063 	.word	0x08003063
 8002ff8:	08003021 	.word	0x08003021
 8002ffc:	2b40      	cmp	r3, #64	; 0x40
 8002ffe:	d012      	beq.n	8003026 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8003000:	e02f      	b.n	8003062 <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 8003002:	2300      	movs	r3, #0
 8003004:	73fb      	strb	r3, [r7, #15]
 8003006:	e02d      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8003008:	2301      	movs	r3, #1
 800300a:	73fb      	strb	r3, [r7, #15]
 800300c:	e02a      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 800300e:	2302      	movs	r3, #2
 8003010:	73fb      	strb	r3, [r7, #15]
 8003012:	e027      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8003014:	2303      	movs	r3, #3
 8003016:	73fb      	strb	r3, [r7, #15]
 8003018:	e024      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 800301a:	2304      	movs	r3, #4
 800301c:	73fb      	strb	r3, [r7, #15]
 800301e:	e021      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8003020:	2305      	movs	r3, #5
 8003022:	73fb      	strb	r3, [r7, #15]
 8003024:	e01e      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8003026:	2306      	movs	r3, #6
 8003028:	73fb      	strb	r3, [r7, #15]
 800302a:	e01b      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 800302c:	2307      	movs	r3, #7
 800302e:	73fb      	strb	r3, [r7, #15]
 8003030:	e018      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 8003032:	2308      	movs	r3, #8
 8003034:	73fb      	strb	r3, [r7, #15]
 8003036:	e015      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8003038:	2309      	movs	r3, #9
 800303a:	73fb      	strb	r3, [r7, #15]
 800303c:	e012      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 800303e:	230a      	movs	r3, #10
 8003040:	73fb      	strb	r3, [r7, #15]
 8003042:	e00f      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8003044:	230b      	movs	r3, #11
 8003046:	73fb      	strb	r3, [r7, #15]
 8003048:	e00c      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 800304a:	230c      	movs	r3, #12
 800304c:	73fb      	strb	r3, [r7, #15]
 800304e:	e009      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8003050:	230d      	movs	r3, #13
 8003052:	73fb      	strb	r3, [r7, #15]
 8003054:	e006      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8003056:	230e      	movs	r3, #14
 8003058:	73fb      	strb	r3, [r7, #15]
 800305a:	e003      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 800305c:	230f      	movs	r3, #15
 800305e:	73fb      	strb	r3, [r7, #15]
 8003060:	e000      	b.n	8003064 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8003062:	bf00      	nop
	}
	return ret;
 8003064:	7bfb      	ldrb	r3, [r7, #15]
}
 8003066:	4618      	mov	r0, r3
 8003068:	3714      	adds	r7, #20
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr

08003070 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	2201      	movs	r2, #1
 800307e:	fa02 f303 	lsl.w	r3, r2, r3
 8003082:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8003084:	4b10      	ldr	r3, [pc, #64]	; (80030c8 <EXTI_call+0x58>)
 8003086:	695a      	ldr	r2, [r3, #20]
 8003088:	89fb      	ldrh	r3, [r7, #14]
 800308a:	4013      	ands	r3, r2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d016      	beq.n	80030be <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8003090:	4a0d      	ldr	r2, [pc, #52]	; (80030c8 <EXTI_call+0x58>)
 8003092:	89fb      	ldrh	r3, [r7, #14]
 8003094:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8003096:	4b0d      	ldr	r3, [pc, #52]	; (80030cc <EXTI_call+0x5c>)
 8003098:	881a      	ldrh	r2, [r3, #0]
 800309a:	89fb      	ldrh	r3, [r7, #14]
 800309c:	4013      	ands	r3, r2
 800309e:	b29b      	uxth	r3, r3
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00c      	beq.n	80030be <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80030a4:	79fb      	ldrb	r3, [r7, #7]
 80030a6:	4a0a      	ldr	r2, [pc, #40]	; (80030d0 <EXTI_call+0x60>)
 80030a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d006      	beq.n	80030be <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80030b0:	79fb      	ldrb	r3, [r7, #7]
 80030b2:	4a07      	ldr	r2, [pc, #28]	; (80030d0 <EXTI_call+0x60>)
 80030b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b8:	89fa      	ldrh	r2, [r7, #14]
 80030ba:	4610      	mov	r0, r2
 80030bc:	4798      	blx	r3
		}
	}
}
 80030be:	bf00      	nop
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	40010400 	.word	0x40010400
 80030cc:	20000b88 	.word	0x20000b88
 80030d0:	20000b48 	.word	0x20000b48

080030d4 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80030d8:	2000      	movs	r0, #0
 80030da:	f7ff ffc9 	bl	8003070 <EXTI_call>
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80030e6:	2001      	movs	r0, #1
 80030e8:	f7ff ffc2 	bl	8003070 <EXTI_call>
}
 80030ec:	bf00      	nop
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80030f4:	2002      	movs	r0, #2
 80030f6:	f7ff ffbb 	bl	8003070 <EXTI_call>
}
 80030fa:	bf00      	nop
 80030fc:	bd80      	pop	{r7, pc}

080030fe <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8003102:	2003      	movs	r0, #3
 8003104:	f7ff ffb4 	bl	8003070 <EXTI_call>
}
 8003108:	bf00      	nop
 800310a:	bd80      	pop	{r7, pc}

0800310c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8003110:	2004      	movs	r0, #4
 8003112:	f7ff ffad 	bl	8003070 <EXTI_call>
}
 8003116:	bf00      	nop
 8003118:	bd80      	pop	{r7, pc}

0800311a <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800311e:	2005      	movs	r0, #5
 8003120:	f7ff ffa6 	bl	8003070 <EXTI_call>
	EXTI_call(6);
 8003124:	2006      	movs	r0, #6
 8003126:	f7ff ffa3 	bl	8003070 <EXTI_call>
	EXTI_call(7);
 800312a:	2007      	movs	r0, #7
 800312c:	f7ff ffa0 	bl	8003070 <EXTI_call>
	EXTI_call(8);
 8003130:	2008      	movs	r0, #8
 8003132:	f7ff ff9d 	bl	8003070 <EXTI_call>
	EXTI_call(9);
 8003136:	2009      	movs	r0, #9
 8003138:	f7ff ff9a 	bl	8003070 <EXTI_call>
}
 800313c:	bf00      	nop
 800313e:	bd80      	pop	{r7, pc}

08003140 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8003144:	200a      	movs	r0, #10
 8003146:	f7ff ff93 	bl	8003070 <EXTI_call>
	EXTI_call(11);
 800314a:	200b      	movs	r0, #11
 800314c:	f7ff ff90 	bl	8003070 <EXTI_call>
	EXTI_call(12);
 8003150:	200c      	movs	r0, #12
 8003152:	f7ff ff8d 	bl	8003070 <EXTI_call>
	EXTI_call(13);
 8003156:	200d      	movs	r0, #13
 8003158:	f7ff ff8a 	bl	8003070 <EXTI_call>
	EXTI_call(14);
 800315c:	200e      	movs	r0, #14
 800315e:	f7ff ff87 	bl	8003070 <EXTI_call>
	EXTI_call(15);
 8003162:	200f      	movs	r0, #15
 8003164:	f7ff ff84 	bl	8003070 <EXTI_call>
}
 8003168:	bf00      	nop
 800316a:	bd80      	pop	{r7, pc}

0800316c <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 800316c:	b480      	push	{r7}
 800316e:	b089      	sub	sp, #36	; 0x24
 8003170:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8003172:	4b2d      	ldr	r3, [pc, #180]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	4a2c      	ldr	r2, [pc, #176]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 8003178:	f043 0304 	orr.w	r3, r3, #4
 800317c:	6193      	str	r3, [r2, #24]
 800317e:	4b2a      	ldr	r3, [pc, #168]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	61bb      	str	r3, [r7, #24]
 8003188:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800318a:	4b27      	ldr	r3, [pc, #156]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	4a26      	ldr	r2, [pc, #152]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 8003190:	f043 0308 	orr.w	r3, r3, #8
 8003194:	6193      	str	r3, [r2, #24]
 8003196:	4b24      	ldr	r3, [pc, #144]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	f003 0308 	and.w	r3, r3, #8
 800319e:	617b      	str	r3, [r7, #20]
 80031a0:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80031a2:	4b21      	ldr	r3, [pc, #132]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	4a20      	ldr	r2, [pc, #128]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031a8:	f043 0310 	orr.w	r3, r3, #16
 80031ac:	6193      	str	r3, [r2, #24]
 80031ae:	4b1e      	ldr	r3, [pc, #120]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	f003 0310 	and.w	r3, r3, #16
 80031b6:	613b      	str	r3, [r7, #16]
 80031b8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80031ba:	4b1b      	ldr	r3, [pc, #108]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	4a1a      	ldr	r2, [pc, #104]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031c0:	f043 0320 	orr.w	r3, r3, #32
 80031c4:	6193      	str	r3, [r2, #24]
 80031c6:	4b18      	ldr	r3, [pc, #96]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	f003 0320 	and.w	r3, r3, #32
 80031ce:	60fb      	str	r3, [r7, #12]
 80031d0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80031d2:	4b15      	ldr	r3, [pc, #84]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	4a14      	ldr	r2, [pc, #80]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031dc:	6193      	str	r3, [r2, #24]
 80031de:	4b12      	ldr	r3, [pc, #72]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031e6:	60bb      	str	r3, [r7, #8]
 80031e8:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80031ea:	4b0f      	ldr	r3, [pc, #60]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	4a0e      	ldr	r2, [pc, #56]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031f0:	f043 0301 	orr.w	r3, r3, #1
 80031f4:	6193      	str	r3, [r2, #24]
 80031f6:	4b0c      	ldr	r3, [pc, #48]	; (8003228 <BSP_GPIO_Enable+0xbc>)
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	607b      	str	r3, [r7, #4]
 8003200:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8003202:	4b0a      	ldr	r3, [pc, #40]	; (800322c <BSP_GPIO_Enable+0xc0>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	61fb      	str	r3, [r7, #28]
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800320e:	61fb      	str	r3, [r7, #28]
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003216:	61fb      	str	r3, [r7, #28]
 8003218:	4a04      	ldr	r2, [pc, #16]	; (800322c <BSP_GPIO_Enable+0xc0>)
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	6053      	str	r3, [r2, #4]
#endif
}
 800321e:	bf00      	nop
 8003220:	3724      	adds	r7, #36	; 0x24
 8003222:	46bd      	mov	sp, r7
 8003224:	bc80      	pop	{r7}
 8003226:	4770      	bx	lr
 8003228:	40021000 	.word	0x40021000
 800322c:	40010000 	.word	0x40010000

08003230 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b088      	sub	sp, #32
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
 800323c:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 800324a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800324c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800324e:	f107 0310 	add.w	r3, r7, #16
 8003252:	4619      	mov	r1, r3
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	f003 fbab 	bl	80069b0 <HAL_GPIO_Init>
}
 800325a:	bf00      	nop
 800325c:	3720      	adds	r7, #32
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
	...

08003264 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003268:	f3bf 8f4f 	dsb	sy
}
 800326c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800326e:	4b06      	ldr	r3, [pc, #24]	; (8003288 <__NVIC_SystemReset+0x24>)
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003276:	4904      	ldr	r1, [pc, #16]	; (8003288 <__NVIC_SystemReset+0x24>)
 8003278:	4b04      	ldr	r3, [pc, #16]	; (800328c <__NVIC_SystemReset+0x28>)
 800327a:	4313      	orrs	r3, r2
 800327c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800327e:	f3bf 8f4f 	dsb	sy
}
 8003282:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003284:	bf00      	nop
 8003286:	e7fd      	b.n	8003284 <__NVIC_SystemReset+0x20>
 8003288:	e000ed00 	.word	0xe000ed00
 800328c:	05fa0004 	.word	0x05fa0004

08003290 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b08a      	sub	sp, #40	; 0x28
 8003294:	af02      	add	r7, sp, #8
 8003296:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a80      	ldr	r2, [pc, #512]	; (800349c <SPI_Init+0x20c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d00a      	beq.n	80032b6 <SPI_Init+0x26>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a7f      	ldr	r2, [pc, #508]	; (80034a0 <SPI_Init+0x210>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d006      	beq.n	80032b6 <SPI_Init+0x26>
 80032a8:	4a7e      	ldr	r2, [pc, #504]	; (80034a4 <SPI_Init+0x214>)
 80032aa:	211e      	movs	r1, #30
 80032ac:	487e      	ldr	r0, [pc, #504]	; (80034a8 <SPI_Init+0x218>)
 80032ae:	f006 f9d1 	bl	8009654 <printf>
 80032b2:	f7ff ffd7 	bl	8003264 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a79      	ldr	r2, [pc, #484]	; (80034a0 <SPI_Init+0x210>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	bf0c      	ite	eq
 80032be:	2301      	moveq	r3, #1
 80032c0:	2300      	movne	r3, #0
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 80032c6:	7ffb      	ldrb	r3, [r7, #31]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d130      	bne.n	800332e <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 80032cc:	4b77      	ldr	r3, [pc, #476]	; (80034ac <SPI_Init+0x21c>)
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	4a76      	ldr	r2, [pc, #472]	; (80034ac <SPI_Init+0x21c>)
 80032d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80032d6:	6193      	str	r3, [r2, #24]
 80032d8:	4b74      	ldr	r3, [pc, #464]	; (80034ac <SPI_Init+0x21c>)
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032e0:	61bb      	str	r3, [r7, #24]
 80032e2:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 80032e4:	4b71      	ldr	r3, [pc, #452]	; (80034ac <SPI_Init+0x21c>)
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	4a70      	ldr	r2, [pc, #448]	; (80034ac <SPI_Init+0x21c>)
 80032ea:	f043 0304 	orr.w	r3, r3, #4
 80032ee:	6193      	str	r3, [r2, #24]
 80032f0:	4b6e      	ldr	r3, [pc, #440]	; (80034ac <SPI_Init+0x21c>)
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80032fc:	2303      	movs	r3, #3
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	2301      	movs	r3, #1
 8003302:	2202      	movs	r2, #2
 8003304:	2120      	movs	r1, #32
 8003306:	486a      	ldr	r0, [pc, #424]	; (80034b0 <SPI_Init+0x220>)
 8003308:	f7ff ff92 	bl	8003230 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800330c:	2303      	movs	r3, #3
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	2301      	movs	r3, #1
 8003312:	2200      	movs	r2, #0
 8003314:	2140      	movs	r1, #64	; 0x40
 8003316:	4866      	ldr	r0, [pc, #408]	; (80034b0 <SPI_Init+0x220>)
 8003318:	f7ff ff8a 	bl	8003230 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800331c:	2303      	movs	r3, #3
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	2301      	movs	r3, #1
 8003322:	2202      	movs	r2, #2
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	4862      	ldr	r0, [pc, #392]	; (80034b0 <SPI_Init+0x220>)
 8003328:	f7ff ff82 	bl	8003230 <BSP_GPIO_PinCfg>
 800332c:	e032      	b.n	8003394 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 800332e:	4b5f      	ldr	r3, [pc, #380]	; (80034ac <SPI_Init+0x21c>)
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	4a5e      	ldr	r2, [pc, #376]	; (80034ac <SPI_Init+0x21c>)
 8003334:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003338:	61d3      	str	r3, [r2, #28]
 800333a:	4b5c      	ldr	r3, [pc, #368]	; (80034ac <SPI_Init+0x21c>)
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003342:	613b      	str	r3, [r7, #16]
 8003344:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8003346:	4b59      	ldr	r3, [pc, #356]	; (80034ac <SPI_Init+0x21c>)
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	4a58      	ldr	r2, [pc, #352]	; (80034ac <SPI_Init+0x21c>)
 800334c:	f043 0308 	orr.w	r3, r3, #8
 8003350:	6193      	str	r3, [r2, #24]
 8003352:	4b56      	ldr	r3, [pc, #344]	; (80034ac <SPI_Init+0x21c>)
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	f003 0308 	and.w	r3, r3, #8
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800335e:	2303      	movs	r3, #3
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	2301      	movs	r3, #1
 8003364:	2202      	movs	r2, #2
 8003366:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800336a:	4852      	ldr	r0, [pc, #328]	; (80034b4 <SPI_Init+0x224>)
 800336c:	f7ff ff60 	bl	8003230 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003370:	2303      	movs	r3, #3
 8003372:	9300      	str	r3, [sp, #0]
 8003374:	2301      	movs	r3, #1
 8003376:	2200      	movs	r2, #0
 8003378:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800337c:	484d      	ldr	r0, [pc, #308]	; (80034b4 <SPI_Init+0x224>)
 800337e:	f7ff ff57 	bl	8003230 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003382:	2303      	movs	r3, #3
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	2301      	movs	r3, #1
 8003388:	2202      	movs	r2, #2
 800338a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800338e:	4849      	ldr	r0, [pc, #292]	; (80034b4 <SPI_Init+0x224>)
 8003390:	f7ff ff4e 	bl	8003230 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8003394:	7ffb      	ldrb	r3, [r7, #31]
 8003396:	4a48      	ldr	r2, [pc, #288]	; (80034b8 <SPI_Init+0x228>)
 8003398:	2158      	movs	r1, #88	; 0x58
 800339a:	fb01 f303 	mul.w	r3, r1, r3
 800339e:	4413      	add	r3, r2
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80033a4:	7ffb      	ldrb	r3, [r7, #31]
 80033a6:	4a44      	ldr	r2, [pc, #272]	; (80034b8 <SPI_Init+0x228>)
 80033a8:	2158      	movs	r1, #88	; 0x58
 80033aa:	fb01 f303 	mul.w	r3, r1, r3
 80033ae:	4413      	add	r3, r2
 80033b0:	331c      	adds	r3, #28
 80033b2:	2210      	movs	r2, #16
 80033b4:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 80033b6:	7ffb      	ldrb	r3, [r7, #31]
 80033b8:	4a3f      	ldr	r2, [pc, #252]	; (80034b8 <SPI_Init+0x228>)
 80033ba:	2158      	movs	r1, #88	; 0x58
 80033bc:	fb01 f303 	mul.w	r3, r1, r3
 80033c0:	4413      	add	r3, r2
 80033c2:	3314      	adds	r3, #20
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 80033c8:	7ffb      	ldrb	r3, [r7, #31]
 80033ca:	4a3b      	ldr	r2, [pc, #236]	; (80034b8 <SPI_Init+0x228>)
 80033cc:	2158      	movs	r1, #88	; 0x58
 80033ce:	fb01 f303 	mul.w	r3, r1, r3
 80033d2:	4413      	add	r3, r2
 80033d4:	3310      	adds	r3, #16
 80033d6:	2200      	movs	r2, #0
 80033d8:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033da:	7ffb      	ldrb	r3, [r7, #31]
 80033dc:	4a36      	ldr	r2, [pc, #216]	; (80034b8 <SPI_Init+0x228>)
 80033de:	2158      	movs	r1, #88	; 0x58
 80033e0:	fb01 f303 	mul.w	r3, r1, r3
 80033e4:	4413      	add	r3, r2
 80033e6:	3328      	adds	r3, #40	; 0x28
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 80033ec:	7ffb      	ldrb	r3, [r7, #31]
 80033ee:	4a32      	ldr	r2, [pc, #200]	; (80034b8 <SPI_Init+0x228>)
 80033f0:	2158      	movs	r1, #88	; 0x58
 80033f2:	fb01 f303 	mul.w	r3, r1, r3
 80033f6:	4413      	add	r3, r2
 80033f8:	332c      	adds	r3, #44	; 0x2c
 80033fa:	2200      	movs	r2, #0
 80033fc:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80033fe:	7ffb      	ldrb	r3, [r7, #31]
 8003400:	4a2d      	ldr	r2, [pc, #180]	; (80034b8 <SPI_Init+0x228>)
 8003402:	2158      	movs	r1, #88	; 0x58
 8003404:	fb01 f303 	mul.w	r3, r1, r3
 8003408:	4413      	add	r3, r2
 800340a:	330c      	adds	r3, #12
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8003410:	7ffb      	ldrb	r3, [r7, #31]
 8003412:	4a29      	ldr	r2, [pc, #164]	; (80034b8 <SPI_Init+0x228>)
 8003414:	2158      	movs	r1, #88	; 0x58
 8003416:	fb01 f303 	mul.w	r3, r1, r3
 800341a:	4413      	add	r3, r2
 800341c:	3308      	adds	r3, #8
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003422:	7ffb      	ldrb	r3, [r7, #31]
 8003424:	4a24      	ldr	r2, [pc, #144]	; (80034b8 <SPI_Init+0x228>)
 8003426:	2158      	movs	r1, #88	; 0x58
 8003428:	fb01 f303 	mul.w	r3, r1, r3
 800342c:	4413      	add	r3, r2
 800342e:	3320      	adds	r3, #32
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8003434:	7ffb      	ldrb	r3, [r7, #31]
 8003436:	4a20      	ldr	r2, [pc, #128]	; (80034b8 <SPI_Init+0x228>)
 8003438:	2158      	movs	r1, #88	; 0x58
 800343a:	fb01 f303 	mul.w	r3, r1, r3
 800343e:	4413      	add	r3, r2
 8003440:	3304      	adds	r3, #4
 8003442:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003446:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8003448:	7ffb      	ldrb	r3, [r7, #31]
 800344a:	4a1b      	ldr	r2, [pc, #108]	; (80034b8 <SPI_Init+0x228>)
 800344c:	2158      	movs	r1, #88	; 0x58
 800344e:	fb01 f303 	mul.w	r3, r1, r3
 8003452:	4413      	add	r3, r2
 8003454:	3318      	adds	r3, #24
 8003456:	f44f 7200 	mov.w	r2, #512	; 0x200
 800345a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 800345c:	7ffb      	ldrb	r3, [r7, #31]
 800345e:	4a16      	ldr	r2, [pc, #88]	; (80034b8 <SPI_Init+0x228>)
 8003460:	2158      	movs	r1, #88	; 0x58
 8003462:	fb01 f303 	mul.w	r3, r1, r3
 8003466:	4413      	add	r3, r2
 8003468:	3324      	adds	r3, #36	; 0x24
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 800346e:	7ffb      	ldrb	r3, [r7, #31]
 8003470:	4a11      	ldr	r2, [pc, #68]	; (80034b8 <SPI_Init+0x228>)
 8003472:	2158      	movs	r1, #88	; 0x58
 8003474:	fb01 f303 	mul.w	r3, r1, r3
 8003478:	4413      	add	r3, r2
 800347a:	3351      	adds	r3, #81	; 0x51
 800347c:	2200      	movs	r2, #0
 800347e:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8003480:	7ffb      	ldrb	r3, [r7, #31]
 8003482:	2258      	movs	r2, #88	; 0x58
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	4a0b      	ldr	r2, [pc, #44]	; (80034b8 <SPI_Init+0x228>)
 800348a:	4413      	add	r3, r2
 800348c:	4618      	mov	r0, r3
 800348e:	f004 fe19 	bl	80080c4 <HAL_SPI_Init>
}
 8003492:	bf00      	nop
 8003494:	3720      	adds	r7, #32
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	40013000 	.word	0x40013000
 80034a0:	40003800 	.word	0x40003800
 80034a4:	08011404 	.word	0x08011404
 80034a8:	08011424 	.word	0x08011424
 80034ac:	40021000 	.word	0x40021000
 80034b0:	40010800 	.word	0x40010800
 80034b4:	40010c00 	.word	0x40010c00
 80034b8:	20000b8c 	.word	0x20000b8c

080034bc <SPI_ReadNoRegister>:
 * @brief Cette fonction sert  recevoir une donne sur l'un des bus SPI.
 * @param SPIx est le SPI  lire.
 * @retval cette fonction retourne la donne lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a14      	ldr	r2, [pc, #80]	; (8003518 <SPI_ReadNoRegister+0x5c>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d00a      	beq.n	80034e2 <SPI_ReadNoRegister+0x26>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a13      	ldr	r2, [pc, #76]	; (800351c <SPI_ReadNoRegister+0x60>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d006      	beq.n	80034e2 <SPI_ReadNoRegister+0x26>
 80034d4:	4a12      	ldr	r2, [pc, #72]	; (8003520 <SPI_ReadNoRegister+0x64>)
 80034d6:	2164      	movs	r1, #100	; 0x64
 80034d8:	4812      	ldr	r0, [pc, #72]	; (8003524 <SPI_ReadNoRegister+0x68>)
 80034da:	f006 f8bb 	bl	8009654 <printf>
 80034de:	f7ff fec1 	bl	8003264 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a0d      	ldr	r2, [pc, #52]	; (800351c <SPI_ReadNoRegister+0x60>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	bf0c      	ite	eq
 80034ea:	2301      	moveq	r3, #1
 80034ec:	2300      	movne	r3, #0
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 80034f2:	2300      	movs	r3, #0
 80034f4:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 80034f6:	7bfb      	ldrb	r3, [r7, #15]
 80034f8:	2258      	movs	r2, #88	; 0x58
 80034fa:	fb02 f303 	mul.w	r3, r2, r3
 80034fe:	4a0a      	ldr	r2, [pc, #40]	; (8003528 <SPI_ReadNoRegister+0x6c>)
 8003500:	1898      	adds	r0, r3, r2
 8003502:	f107 010e 	add.w	r1, r7, #14
 8003506:	2364      	movs	r3, #100	; 0x64
 8003508:	2201      	movs	r2, #1
 800350a:	f004 f988 	bl	800781e <HAL_SPI_Receive>
	return data;
 800350e:	7bbb      	ldrb	r3, [r7, #14]
}
 8003510:	4618      	mov	r0, r3
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40013000 	.word	0x40013000
 800351c:	40003800 	.word	0x40003800
 8003520:	08011404 	.word	0x08011404
 8003524:	08011424 	.word	0x08011424
 8003528:	20000b8c 	.word	0x20000b8c

0800352c <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	460b      	mov	r3, r1
 8003536:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	4a12      	ldr	r2, [pc, #72]	; (8003584 <SPI_WriteNoRegister+0x58>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d00a      	beq.n	8003556 <SPI_WriteNoRegister+0x2a>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a11      	ldr	r2, [pc, #68]	; (8003588 <SPI_WriteNoRegister+0x5c>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d006      	beq.n	8003556 <SPI_WriteNoRegister+0x2a>
 8003548:	4a10      	ldr	r2, [pc, #64]	; (800358c <SPI_WriteNoRegister+0x60>)
 800354a:	217f      	movs	r1, #127	; 0x7f
 800354c:	4810      	ldr	r0, [pc, #64]	; (8003590 <SPI_WriteNoRegister+0x64>)
 800354e:	f006 f881 	bl	8009654 <printf>
 8003552:	f7ff fe87 	bl	8003264 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a0b      	ldr	r2, [pc, #44]	; (8003588 <SPI_WriteNoRegister+0x5c>)
 800355a:	4293      	cmp	r3, r2
 800355c:	bf0c      	ite	eq
 800355e:	2301      	moveq	r3, #1
 8003560:	2300      	movne	r3, #0
 8003562:	b2db      	uxtb	r3, r3
 8003564:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2258      	movs	r2, #88	; 0x58
 800356a:	fb02 f303 	mul.w	r3, r2, r3
 800356e:	4a09      	ldr	r2, [pc, #36]	; (8003594 <SPI_WriteNoRegister+0x68>)
 8003570:	1898      	adds	r0, r3, r2
 8003572:	1cf9      	adds	r1, r7, #3
 8003574:	2364      	movs	r3, #100	; 0x64
 8003576:	2201      	movs	r2, #1
 8003578:	f003 fff1 	bl	800755e <HAL_SPI_Transmit>
}
 800357c:	bf00      	nop
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40013000 	.word	0x40013000
 8003588:	40003800 	.word	0x40003800
 800358c:	08011404 	.word	0x08011404
 8003590:	08011424 	.word	0x08011424
 8003594:	20000b8c 	.word	0x20000b8c

08003598 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	4613      	mov	r3, r2
 80035a4:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	4a12      	ldr	r2, [pc, #72]	; (80035f4 <SPI_WriteMultiNoRegister+0x5c>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d00a      	beq.n	80035c4 <SPI_WriteMultiNoRegister+0x2c>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	4a11      	ldr	r2, [pc, #68]	; (80035f8 <SPI_WriteMultiNoRegister+0x60>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d006      	beq.n	80035c4 <SPI_WriteMultiNoRegister+0x2c>
 80035b6:	4a11      	ldr	r2, [pc, #68]	; (80035fc <SPI_WriteMultiNoRegister+0x64>)
 80035b8:	218c      	movs	r1, #140	; 0x8c
 80035ba:	4811      	ldr	r0, [pc, #68]	; (8003600 <SPI_WriteMultiNoRegister+0x68>)
 80035bc:	f006 f84a 	bl	8009654 <printf>
 80035c0:	f7ff fe50 	bl	8003264 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4a0c      	ldr	r2, [pc, #48]	; (80035f8 <SPI_WriteMultiNoRegister+0x60>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	bf0c      	ite	eq
 80035cc:	2301      	moveq	r3, #1
 80035ce:	2300      	movne	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 80035d4:	7dfb      	ldrb	r3, [r7, #23]
 80035d6:	2258      	movs	r2, #88	; 0x58
 80035d8:	fb02 f303 	mul.w	r3, r2, r3
 80035dc:	4a09      	ldr	r2, [pc, #36]	; (8003604 <SPI_WriteMultiNoRegister+0x6c>)
 80035de:	1898      	adds	r0, r3, r2
 80035e0:	88fa      	ldrh	r2, [r7, #6]
 80035e2:	2364      	movs	r3, #100	; 0x64
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	f003 ffba 	bl	800755e <HAL_SPI_Transmit>
}
 80035ea:	bf00      	nop
 80035ec:	3718      	adds	r7, #24
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	40013000 	.word	0x40013000
 80035f8:	40003800 	.word	0x40003800
 80035fc:	08011404 	.word	0x08011404
 8003600:	08011424 	.word	0x08011424
 8003604:	20000b8c 	.word	0x20000b8c

08003608 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	460b      	mov	r3, r1
 8003612:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800361c:	2b00      	cmp	r3, #0
 800361e:	bf14      	ite	ne
 8003620:	2301      	movne	r3, #1
 8003622:	2300      	moveq	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4a1e      	ldr	r2, [pc, #120]	; (80036a4 <TM_SPI_SetDataSize+0x9c>)
 800362c:	4293      	cmp	r3, r2
 800362e:	bf0c      	ite	eq
 8003630:	2301      	moveq	r3, #1
 8003632:	2300      	movne	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8003644:	78fb      	ldrb	r3, [r7, #3]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d110      	bne.n	800366c <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 800364a:	7bbb      	ldrb	r3, [r7, #14]
 800364c:	4a16      	ldr	r2, [pc, #88]	; (80036a8 <TM_SPI_SetDataSize+0xa0>)
 800364e:	2158      	movs	r1, #88	; 0x58
 8003650:	fb01 f303 	mul.w	r3, r1, r3
 8003654:	4413      	add	r3, r2
 8003656:	330c      	adds	r3, #12
 8003658:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800365c:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	601a      	str	r2, [r3, #0]
 800366a:	e00e      	b.n	800368a <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 800366c:	7bbb      	ldrb	r3, [r7, #14]
 800366e:	4a0e      	ldr	r2, [pc, #56]	; (80036a8 <TM_SPI_SetDataSize+0xa0>)
 8003670:	2158      	movs	r1, #88	; 0x58
 8003672:	fb01 f303 	mul.w	r3, r1, r3
 8003676:	4413      	add	r3, r2
 8003678:	330c      	adds	r3, #12
 800367a:	2200      	movs	r2, #0
 800367c:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8003696:	7bfb      	ldrb	r3, [r7, #15]
}
 8003698:	4618      	mov	r0, r3
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	bc80      	pop	{r7}
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	40003800 	.word	0x40003800
 80036a8:	20000b8c 	.word	0x20000b8c

080036ac <__NVIC_SystemReset>:
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80036b0:	f3bf 8f4f 	dsb	sy
}
 80036b4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80036b6:	4b06      	ldr	r3, [pc, #24]	; (80036d0 <__NVIC_SystemReset+0x24>)
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80036be:	4904      	ldr	r1, [pc, #16]	; (80036d0 <__NVIC_SystemReset+0x24>)
 80036c0:	4b04      	ldr	r3, [pc, #16]	; (80036d4 <__NVIC_SystemReset+0x28>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80036c6:	f3bf 8f4f 	dsb	sy
}
 80036ca:	bf00      	nop
    __NOP();
 80036cc:	bf00      	nop
 80036ce:	e7fd      	b.n	80036cc <__NVIC_SystemReset+0x20>
 80036d0:	e000ed00 	.word	0xe000ed00
 80036d4:	05fa0004 	.word	0x05fa0004

080036d8 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80036dc:	f7ff fd46 	bl	800316c <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 80036e0:	f000 f809 	bl	80036f6 <SYS_ClockConfig>
}
 80036e4:	bf00      	nop
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036ec:	2003      	movs	r0, #3
 80036ee:	f002 ff95 	bl	800661c <HAL_NVIC_SetPriorityGrouping>
}
 80036f2:	bf00      	nop
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b090      	sub	sp, #64	; 0x40
 80036fa:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 80036fc:	f107 0318 	add.w	r3, r7, #24
 8003700:	2228      	movs	r2, #40	; 0x28
 8003702:	2100      	movs	r1, #0
 8003704:	4618      	mov	r0, r3
 8003706:	f005 ff91 	bl	800962c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800370a:	2302      	movs	r3, #2
 800370c:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800370e:	2300      	movs	r3, #0
 8003710:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8003712:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8003716:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003718:	2302      	movs	r3, #2
 800371a:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800371c:	2310      	movs	r3, #16
 800371e:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8003720:	2301      	movs	r3, #1
 8003722:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8003724:	2300      	movs	r3, #0
 8003726:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8003728:	2300      	movs	r3, #0
 800372a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 800372c:	f107 0318 	add.w	r3, r7, #24
 8003730:	4618      	mov	r0, r3
 8003732:	f003 faf1 	bl	8006d18 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003736:	2300      	movs	r3, #0
 8003738:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 800373a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800373e:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003744:	2302      	movs	r3, #2
 8003746:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8003748:	230f      	movs	r3, #15
 800374a:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 800374c:	1d3b      	adds	r3, r7, #4
 800374e:	2102      	movs	r1, #2
 8003750:	4618      	mov	r0, r3
 8003752:	f003 fd61 	bl	8007218 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8003756:	f001 fc57 	bl	8005008 <SystemCoreClockUpdate>
}
 800375a:	bf00      	nop
 800375c:	3740      	adds	r7, #64	; 0x40
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
	...

08003764 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 800376c:	2204      	movs	r2, #4
 800376e:	4902      	ldr	r1, [pc, #8]	; (8003778 <_exit+0x14>)
 8003770:	2001      	movs	r0, #1
 8003772:	f000 f8db 	bl	800392c <_write>
	while (1) {
 8003776:	e7fe      	b.n	8003776 <_exit+0x12>
 8003778:	08011460 	.word	0x08011460

0800377c <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800378c:	605a      	str	r2, [r3, #4]
	return 0;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	bc80      	pop	{r7}
 8003798:	4770      	bx	lr

0800379a <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 800379a:	b480      	push	{r7}
 800379c:	af00      	add	r7, sp, #0
	return 1;
 800379e:	2301      	movs	r3, #1
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bc80      	pop	{r7}
 80037a6:	4770      	bx	lr

080037a8 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80037b2:	f005 fcc7 	bl	8009144 <__errno>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2216      	movs	r2, #22
 80037ba:	601a      	str	r2, [r3, #0]
	return (-1);
 80037bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80037d0:	4b11      	ldr	r3, [pc, #68]	; (8003818 <_sbrk+0x50>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d102      	bne.n	80037de <_sbrk+0x16>
		heap_end = &end;
 80037d8:	4b0f      	ldr	r3, [pc, #60]	; (8003818 <_sbrk+0x50>)
 80037da:	4a10      	ldr	r2, [pc, #64]	; (800381c <_sbrk+0x54>)
 80037dc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80037de:	4b0e      	ldr	r3, [pc, #56]	; (8003818 <_sbrk+0x50>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80037e4:	4b0c      	ldr	r3, [pc, #48]	; (8003818 <_sbrk+0x50>)
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4413      	add	r3, r2
 80037ec:	466a      	mov	r2, sp
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d907      	bls.n	8003802 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80037f2:	f005 fca7 	bl	8009144 <__errno>
 80037f6:	4603      	mov	r3, r0
 80037f8:	220c      	movs	r2, #12
 80037fa:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80037fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003800:	e006      	b.n	8003810 <_sbrk+0x48>
	}

	heap_end += incr;
 8003802:	4b05      	ldr	r3, [pc, #20]	; (8003818 <_sbrk+0x50>)
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4413      	add	r3, r2
 800380a:	4a03      	ldr	r2, [pc, #12]	; (8003818 <_sbrk+0x50>)
 800380c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800380e:	68fb      	ldr	r3, [r7, #12]
}
 8003810:	4618      	mov	r0, r3
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}
 8003818:	20000c44 	.word	0x20000c44
 800381c:	20001130 	.word	0x20001130

08003820 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 800382a:	f005 fc8b 	bl	8009144 <__errno>
 800382e:	4603      	mov	r3, r0
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8003834:	6838      	ldr	r0, [r7, #0]
 8003836:	f7ff ffc7 	bl	80037c8 <_sbrk>
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003842:	d10b      	bne.n	800385c <_sbrk_r+0x3c>
 8003844:	f005 fc7e 	bl	8009144 <__errno>
 8003848:	4603      	mov	r3, r0
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d005      	beq.n	800385c <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8003850:	f005 fc78 	bl	8009144 <__errno>
 8003854:	4603      	mov	r3, r0
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	601a      	str	r2, [r3, #0]
  return ret;
 800385c:	68fb      	ldr	r3, [r7, #12]
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	4603      	mov	r3, r0
 8003870:	71fb      	strb	r3, [r7, #7]
 8003872:	460b      	mov	r3, r1
 8003874:	71bb      	strb	r3, [r7, #6]
 8003876:	4613      	mov	r3, r2
 8003878:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 800387a:	4b08      	ldr	r3, [pc, #32]	; (800389c <SYS_set_std_usart+0x34>)
 800387c:	4a08      	ldr	r2, [pc, #32]	; (80038a0 <SYS_set_std_usart+0x38>)
 800387e:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8003880:	4a08      	ldr	r2, [pc, #32]	; (80038a4 <SYS_set_std_usart+0x3c>)
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8003886:	4a08      	ldr	r2, [pc, #32]	; (80038a8 <SYS_set_std_usart+0x40>)
 8003888:	79bb      	ldrb	r3, [r7, #6]
 800388a:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 800388c:	4a07      	ldr	r2, [pc, #28]	; (80038ac <SYS_set_std_usart+0x44>)
 800388e:	797b      	ldrb	r3, [r7, #5]
 8003890:	7013      	strb	r3, [r2, #0]
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr
 800389c:	20000c40 	.word	0x20000c40
 80038a0:	e5e0e5e0 	.word	0xe5e0e5e0
 80038a4:	20000c3e 	.word	0x20000c3e
 80038a8:	20000c3c 	.word	0x20000c3c
 80038ac:	20000c3d 	.word	0x20000c3d

080038b0 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b088      	sub	sp, #32
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 80038bc:	2300      	movs	r3, #0
 80038be:	61bb      	str	r3, [r7, #24]
	switch (file) {
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d122      	bne.n	800390c <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 80038c6:	2300      	movs	r3, #0
 80038c8:	61fb      	str	r3, [r7, #28]
 80038ca:	e01a      	b.n	8003902 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 80038cc:	bf00      	nop
 80038ce:	4b16      	ldr	r3, [pc, #88]	; (8003928 <_read+0x78>)
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 ffc6 	bl	8004864 <UART_data_ready>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0f7      	beq.n	80038ce <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80038de:	4b12      	ldr	r3, [pc, #72]	; (8003928 <_read+0x78>)
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 ffdc 	bl	80048a0 <UART_get_next_byte>
 80038e8:	4603      	mov	r3, r0
 80038ea:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	60ba      	str	r2, [r7, #8]
 80038f2:	7dfa      	ldrb	r2, [r7, #23]
 80038f4:	701a      	strb	r2, [r3, #0]
				num++;
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	3301      	adds	r3, #1
 80038fa:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	3301      	adds	r3, #1
 8003900:	61fb      	str	r3, [r7, #28]
 8003902:	69fa      	ldr	r2, [r7, #28]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	429a      	cmp	r2, r3
 8003908:	dbe0      	blt.n	80038cc <_read+0x1c>
			}
			break;
 800390a:	e007      	b.n	800391c <_read+0x6c>
		default:
			errno = EBADF;
 800390c:	f005 fc1a 	bl	8009144 <__errno>
 8003910:	4603      	mov	r3, r0
 8003912:	2209      	movs	r2, #9
 8003914:	601a      	str	r2, [r3, #0]
			return -1;
 8003916:	f04f 33ff 	mov.w	r3, #4294967295
 800391a:	e000      	b.n	800391e <_read+0x6e>
	}
	return num;
 800391c:	69bb      	ldr	r3, [r7, #24]
}
 800391e:	4618      	mov	r0, r3
 8003920:	3720      	adds	r7, #32
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	20000c3e 	.word	0x20000c3e

0800392c <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 800392c:	b580      	push	{r7, lr}
 800392e:	b086      	sub	sp, #24
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d003      	beq.n	8003946 <_write+0x1a>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2b02      	cmp	r3, #2
 8003942:	d014      	beq.n	800396e <_write+0x42>
 8003944:	e027      	b.n	8003996 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8003946:	2300      	movs	r3, #0
 8003948:	617b      	str	r3, [r7, #20]
 800394a:	e00b      	b.n	8003964 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 800394c:	4b18      	ldr	r3, [pc, #96]	; (80039b0 <_write+0x84>)
 800394e:	7818      	ldrb	r0, [r3, #0]
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	60ba      	str	r2, [r7, #8]
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	4619      	mov	r1, r3
 800395a:	f000 fffd 	bl	8004958 <UART_putc>
			for (n = 0; n < len; n++)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	3301      	adds	r3, #1
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	429a      	cmp	r2, r3
 800396a:	dbef      	blt.n	800394c <_write+0x20>
#endif
			}
			break;
 800396c:	e01b      	b.n	80039a6 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 800396e:	2300      	movs	r3, #0
 8003970:	617b      	str	r3, [r7, #20]
 8003972:	e00b      	b.n	800398c <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8003974:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <_write+0x88>)
 8003976:	7818      	ldrb	r0, [r3, #0]
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	60ba      	str	r2, [r7, #8]
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	4619      	mov	r1, r3
 8003982:	f000 ffe9 	bl	8004958 <UART_putc>
			for (n = 0; n < len; n++)
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	3301      	adds	r3, #1
 800398a:	617b      	str	r3, [r7, #20]
 800398c:	697a      	ldr	r2, [r7, #20]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	429a      	cmp	r2, r3
 8003992:	dbef      	blt.n	8003974 <_write+0x48>
#endif
			}
			break;
 8003994:	e007      	b.n	80039a6 <_write+0x7a>
		default:
			errno = EBADF;
 8003996:	f005 fbd5 	bl	8009144 <__errno>
 800399a:	4603      	mov	r3, r0
 800399c:	2209      	movs	r2, #9
 800399e:	601a      	str	r2, [r3, #0]
			return -1;
 80039a0:	f04f 33ff 	mov.w	r3, #4294967295
 80039a4:	e000      	b.n	80039a8 <_write+0x7c>
	}
	return len;
 80039a6:	687b      	ldr	r3, [r7, #4]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3718      	adds	r7, #24
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	20000c3c 	.word	0x20000c3c
 80039b4:	20000c3d 	.word	0x20000c3d

080039b8 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 80039b8:	b40f      	push	{r0, r1, r2, r3}
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b0c2      	sub	sp, #264	; 0x108
 80039be:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 80039c0:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80039c4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 80039c8:	4638      	mov	r0, r7
 80039ca:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80039ce:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80039d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039d6:	f008 fb97 	bl	800c108 <vsnprintf>
 80039da:	4603      	mov	r3, r0
 80039dc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 80039e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039e4:	2bff      	cmp	r3, #255	; 0xff
 80039e6:	d902      	bls.n	80039ee <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 80039e8:	23ff      	movs	r3, #255	; 0xff
 80039ea:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 80039ee:	463b      	mov	r3, r7
 80039f0:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 80039f4:	4619      	mov	r1, r3
 80039f6:	2001      	movs	r0, #1
 80039f8:	f000 fff0 	bl	80049dc <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80039fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8003a06:	46bd      	mov	sp, r7
 8003a08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a0c:	b004      	add	sp, #16
 8003a0e:	4770      	bx	lr

08003a10 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b086      	sub	sp, #24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8003a1a:	4b52      	ldr	r3, [pc, #328]	; (8003b64 <dump_trap_info+0x154>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a52      	ldr	r2, [pc, #328]	; (8003b68 <dump_trap_info+0x158>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d001      	beq.n	8003a28 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8003a24:	f7ff fe42 	bl	80036ac <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a28:	f3ef 8305 	mrs	r3, IPSR
 8003a2c:	60fb      	str	r3, [r7, #12]
  return(result);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	4619      	mov	r1, r3
 8003a34:	484d      	ldr	r0, [pc, #308]	; (8003b6c <dump_trap_info+0x15c>)
 8003a36:	f7ff ffbf 	bl	80039b8 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	f003 0308 	and.w	r3, r3, #8
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d003      	beq.n	8003a4c <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8003a44:	484a      	ldr	r0, [pc, #296]	; (8003b70 <dump_trap_info+0x160>)
 8003a46:	f7ff ffb7 	bl	80039b8 <dump_printf>
 8003a4a:	e002      	b.n	8003a52 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8003a4c:	4849      	ldr	r0, [pc, #292]	; (8003b74 <dump_trap_info+0x164>)
 8003a4e:	f7ff ffb3 	bl	80039b8 <dump_printf>

	int offset, i;
	offset = 0;
 8003a52:	2300      	movs	r3, #0
 8003a54:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8003a56:	4848      	ldr	r0, [pc, #288]	; (8003b78 <dump_trap_info+0x168>)
 8003a58:	f7ff ffae 	bl	80039b8 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	4413      	add	r3, r2
 8003a64:	6819      	ldr	r1, [r3, #0]
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	4413      	add	r3, r2
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	4841      	ldr	r0, [pc, #260]	; (8003b7c <dump_trap_info+0x16c>)
 8003a76:	f7ff ff9f 	bl	80039b8 <dump_printf>
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	3302      	adds	r3, #2
 8003a7e:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	4413      	add	r3, r2
 8003a88:	6819      	ldr	r1, [r3, #0]
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	4413      	add	r3, r2
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	4839      	ldr	r0, [pc, #228]	; (8003b80 <dump_trap_info+0x170>)
 8003a9a:	f7ff ff8d 	bl	80039b8 <dump_printf>
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	3302      	adds	r3, #2
 8003aa2:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	1c5a      	adds	r2, r3, #1
 8003aa8:	617a      	str	r2, [r7, #20]
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	4413      	add	r3, r2
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	4833      	ldr	r0, [pc, #204]	; (8003b84 <dump_trap_info+0x174>)
 8003ab6:	f7ff ff7f 	bl	80039b8 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	1c5a      	adds	r2, r3, #1
 8003abe:	617a      	str	r2, [r7, #20]
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	4413      	add	r3, r2
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4619      	mov	r1, r3
 8003aca:	482f      	ldr	r0, [pc, #188]	; (8003b88 <dump_trap_info+0x178>)
 8003acc:	f7ff ff74 	bl	80039b8 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	1c5a      	adds	r2, r3, #1
 8003ad4:	617a      	str	r2, [r7, #20]
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	4413      	add	r3, r2
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4619      	mov	r1, r3
 8003ae0:	482a      	ldr	r0, [pc, #168]	; (8003b8c <dump_trap_info+0x17c>)
 8003ae2:	f7ff ff69 	bl	80039b8 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	1c5a      	adds	r2, r3, #1
 8003aea:	617a      	str	r2, [r7, #20]
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	4413      	add	r3, r2
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4619      	mov	r1, r3
 8003af6:	4826      	ldr	r0, [pc, #152]	; (8003b90 <dump_trap_info+0x180>)
 8003af8:	f7ff ff5e 	bl	80039b8 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8003afc:	4825      	ldr	r0, [pc, #148]	; (8003b94 <dump_trap_info+0x184>)
 8003afe:	f7ff ff5b 	bl	80039b8 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8003b02:	2300      	movs	r3, #0
 8003b04:	613b      	str	r3, [r7, #16]
 8003b06:	e019      	b.n	8003b3c <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d105      	bne.n	8003b20 <dump_trap_info+0x110>
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d002      	beq.n	8003b20 <dump_trap_info+0x110>
			dump_printf("\n");
 8003b1a:	481f      	ldr	r0, [pc, #124]	; (8003b98 <dump_trap_info+0x188>)
 8003b1c:	f7ff ff4c 	bl	80039b8 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	1c5a      	adds	r2, r3, #1
 8003b24:	617a      	str	r2, [r7, #20]
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4619      	mov	r1, r3
 8003b30:	481a      	ldr	r0, [pc, #104]	; (8003b9c <dump_trap_info+0x18c>)
 8003b32:	f7ff ff41 	bl	80039b8 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	613b      	str	r3, [r7, #16]
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	2b1f      	cmp	r3, #31
 8003b40:	dc06      	bgt.n	8003b50 <dump_trap_info+0x140>
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	4413      	add	r3, r2
 8003b4a:	4a15      	ldr	r2, [pc, #84]	; (8003ba0 <dump_trap_info+0x190>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d3db      	bcc.n	8003b08 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8003b50:	4811      	ldr	r0, [pc, #68]	; (8003b98 <dump_trap_info+0x188>)
 8003b52:	f7ff ff31 	bl	80039b8 <dump_printf>


	dump_printf("END of Fault Handler\n");
 8003b56:	4813      	ldr	r0, [pc, #76]	; (8003ba4 <dump_trap_info+0x194>)
 8003b58:	f7ff ff2e 	bl	80039b8 <dump_printf>
}
 8003b5c:	bf00      	nop
 8003b5e:	3718      	adds	r7, #24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	20000c40 	.word	0x20000c40
 8003b68:	e5e0e5e0 	.word	0xe5e0e5e0
 8003b6c:	080114a4 	.word	0x080114a4
 8003b70:	080114c4 	.word	0x080114c4
 8003b74:	080114dc 	.word	0x080114dc
 8003b78:	080114f8 	.word	0x080114f8
 8003b7c:	0801150c 	.word	0x0801150c
 8003b80:	0801152c 	.word	0x0801152c
 8003b84:	0801154c 	.word	0x0801154c
 8003b88:	0801155c 	.word	0x0801155c
 8003b8c:	08011570 	.word	0x08011570
 8003b90:	08011584 	.word	0x08011584
 8003b94:	08011598 	.word	0x08011598
 8003b98:	080115a8 	.word	0x080115a8
 8003b9c:	080115ac 	.word	0x080115ac
 8003ba0:	20005000 	.word	0x20005000
 8003ba4:	080115b8 	.word	0x080115b8

08003ba8 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8003ba8:	f01e 0f04 	tst.w	lr, #4
 8003bac:	bf0c      	ite	eq
 8003bae:	f3ef 8008 	mrseq	r0, MSP
 8003bb2:	f3ef 8009 	mrsne	r0, PSP
 8003bb6:	4671      	mov	r1, lr
 8003bb8:	f7ff bf2a 	b.w	8003a10 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8003bbc:	bf00      	nop
	...

08003bc0 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8003bc4:	4802      	ldr	r0, [pc, #8]	; (8003bd0 <NMI_Handler+0x10>)
 8003bc6:	f7ff fef7 	bl	80039b8 <dump_printf>
}
 8003bca:	bf00      	nop
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	080115d0 	.word	0x080115d0

08003bd4 <SVC_Handler>:

void SVC_Handler(void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8003bd8:	4802      	ldr	r0, [pc, #8]	; (8003be4 <SVC_Handler+0x10>)
 8003bda:	f7ff feed 	bl	80039b8 <dump_printf>
}
 8003bde:	bf00      	nop
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	080115e4 	.word	0x080115e4

08003be8 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8003bec:	4802      	ldr	r0, [pc, #8]	; (8003bf8 <DebugMon_Handler+0x10>)
 8003bee:	f7ff fee3 	bl	80039b8 <dump_printf>
}
 8003bf2:	bf00      	nop
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	08011604 	.word	0x08011604

08003bfc <PendSV_Handler>:

void PendSV_Handler(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8003c00:	4802      	ldr	r0, [pc, #8]	; (8003c0c <PendSV_Handler+0x10>)
 8003c02:	f7ff fed9 	bl	80039b8 <dump_printf>
}
 8003c06:	bf00      	nop
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	08011620 	.word	0x08011620

08003c10 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8003c10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003c14:	b090      	sub	sp, #64	; 0x40
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	4603      	mov	r3, r0
 8003c1a:	60b9      	str	r1, [r7, #8]
 8003c1c:	607a      	str	r2, [r7, #4]
 8003c1e:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8003c20:	7bfb      	ldrb	r3, [r7, #15]
 8003c22:	2b03      	cmp	r3, #3
 8003c24:	d83e      	bhi.n	8003ca4 <TIMER_run_us+0x94>
 8003c26:	a201      	add	r2, pc, #4	; (adr r2, 8003c2c <TIMER_run_us+0x1c>)
 8003c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2c:	08003c3d 	.word	0x08003c3d
 8003c30:	08003c57 	.word	0x08003c57
 8003c34:	08003c71 	.word	0x08003c71
 8003c38:	08003c8b 	.word	0x08003c8b
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8003c3c:	4b94      	ldr	r3, [pc, #592]	; (8003e90 <TIMER_run_us+0x280>)
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	4a93      	ldr	r2, [pc, #588]	; (8003e90 <TIMER_run_us+0x280>)
 8003c42:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003c46:	6193      	str	r3, [r2, #24]
 8003c48:	4b91      	ldr	r3, [pc, #580]	; (8003e90 <TIMER_run_us+0x280>)
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c50:	61fb      	str	r3, [r7, #28]
 8003c52:	69fb      	ldr	r3, [r7, #28]
			break;
 8003c54:	e027      	b.n	8003ca6 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8003c56:	4b8e      	ldr	r3, [pc, #568]	; (8003e90 <TIMER_run_us+0x280>)
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	4a8d      	ldr	r2, [pc, #564]	; (8003e90 <TIMER_run_us+0x280>)
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	61d3      	str	r3, [r2, #28]
 8003c62:	4b8b      	ldr	r3, [pc, #556]	; (8003e90 <TIMER_run_us+0x280>)
 8003c64:	69db      	ldr	r3, [r3, #28]
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	61bb      	str	r3, [r7, #24]
 8003c6c:	69bb      	ldr	r3, [r7, #24]
			break;
 8003c6e:	e01a      	b.n	8003ca6 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8003c70:	4b87      	ldr	r3, [pc, #540]	; (8003e90 <TIMER_run_us+0x280>)
 8003c72:	69db      	ldr	r3, [r3, #28]
 8003c74:	4a86      	ldr	r2, [pc, #536]	; (8003e90 <TIMER_run_us+0x280>)
 8003c76:	f043 0302 	orr.w	r3, r3, #2
 8003c7a:	61d3      	str	r3, [r2, #28]
 8003c7c:	4b84      	ldr	r3, [pc, #528]	; (8003e90 <TIMER_run_us+0x280>)
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	617b      	str	r3, [r7, #20]
 8003c86:	697b      	ldr	r3, [r7, #20]
			break;
 8003c88:	e00d      	b.n	8003ca6 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8003c8a:	4b81      	ldr	r3, [pc, #516]	; (8003e90 <TIMER_run_us+0x280>)
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	4a80      	ldr	r2, [pc, #512]	; (8003e90 <TIMER_run_us+0x280>)
 8003c90:	f043 0304 	orr.w	r3, r3, #4
 8003c94:	61d3      	str	r3, [r2, #28]
 8003c96:	4b7e      	ldr	r3, [pc, #504]	; (8003e90 <TIMER_run_us+0x280>)
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	693b      	ldr	r3, [r7, #16]
			break;
 8003ca2:	e000      	b.n	8003ca6 <TIMER_run_us+0x96>
		default:
			break;
 8003ca4:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8003ca6:	7bfa      	ldrb	r2, [r7, #15]
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
 8003caa:	497a      	ldr	r1, [pc, #488]	; (8003e94 <TIMER_run_us+0x284>)
 8003cac:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003cb0:	4979      	ldr	r1, [pc, #484]	; (8003e98 <TIMER_run_us+0x288>)
 8003cb2:	019b      	lsls	r3, r3, #6
 8003cb4:	440b      	add	r3, r1
 8003cb6:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003cb8:	7bfb      	ldrb	r3, [r7, #15]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10d      	bne.n	8003cda <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8003cbe:	f003 fc13 	bl	80074e8 <HAL_RCC_GetPCLK2Freq>
 8003cc2:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8003cc4:	4b72      	ldr	r3, [pc, #456]	; (8003e90 <TIMER_run_us+0x280>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	0adb      	lsrs	r3, r3, #11
 8003cca:	f003 0307 	and.w	r3, r3, #7
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d010      	beq.n	8003cf4 <TIMER_run_us+0xe4>
			freq *= 2;
 8003cd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003cd8:	e00c      	b.n	8003cf4 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8003cda:	f003 fbf1 	bl	80074c0 <HAL_RCC_GetPCLK1Freq>
 8003cde:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003ce0:	4b6b      	ldr	r3, [pc, #428]	; (8003e90 <TIMER_run_us+0x280>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	0a1b      	lsrs	r3, r3, #8
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d002      	beq.n	8003cf4 <TIMER_run_us+0xe4>
			freq *= 2;
 8003cee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8003cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	f04f 0300 	mov.w	r3, #0
 8003cfc:	a162      	add	r1, pc, #392	; (adr r1, 8003e88 <TIMER_run_us+0x278>)
 8003cfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d02:	f7fd fa25 	bl	8001150 <__aeabi_ldivmod>
 8003d06:	4602      	mov	r2, r0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	461c      	mov	r4, r3
 8003d12:	f04f 0500 	mov.w	r5, #0
 8003d16:	4622      	mov	r2, r4
 8003d18:	462b      	mov	r3, r5
 8003d1a:	f04f 0000 	mov.w	r0, #0
 8003d1e:	f04f 0100 	mov.w	r1, #0
 8003d22:	0159      	lsls	r1, r3, #5
 8003d24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d28:	0150      	lsls	r0, r2, #5
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	1b12      	subs	r2, r2, r4
 8003d30:	eb63 0305 	sbc.w	r3, r3, r5
 8003d34:	f04f 0000 	mov.w	r0, #0
 8003d38:	f04f 0100 	mov.w	r1, #0
 8003d3c:	0259      	lsls	r1, r3, #9
 8003d3e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003d42:	0250      	lsls	r0, r2, #9
 8003d44:	4602      	mov	r2, r0
 8003d46:	460b      	mov	r3, r1
 8003d48:	1912      	adds	r2, r2, r4
 8003d4a:	eb45 0303 	adc.w	r3, r5, r3
 8003d4e:	f04f 0000 	mov.w	r0, #0
 8003d52:	f04f 0100 	mov.w	r1, #0
 8003d56:	0199      	lsls	r1, r3, #6
 8003d58:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8003d5c:	0190      	lsls	r0, r2, #6
 8003d5e:	1a80      	subs	r0, r0, r2
 8003d60:	eb61 0103 	sbc.w	r1, r1, r3
 8003d64:	eb10 0804 	adds.w	r8, r0, r4
 8003d68:	eb41 0905 	adc.w	r9, r1, r5
 8003d6c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d70:	4640      	mov	r0, r8
 8003d72:	4649      	mov	r1, r9
 8003d74:	f7fd fa3c 	bl	80011f0 <__aeabi_uldivmod>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8003d80:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	bf08      	it	eq
 8003d88:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003d8c:	d329      	bcc.n	8003de2 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8003d92:	e00e      	b.n	8003db2 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8003d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8003d9a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	f04f 0300 	mov.w	r3, #0
 8003da6:	0842      	lsrs	r2, r0, #1
 8003da8:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8003dac:	084b      	lsrs	r3, r1, #1
 8003dae:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8003db2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	bf08      	it	eq
 8003dba:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003dbe:	d2e9      	bcs.n	8003d94 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dc4:	3a01      	subs	r2, #1
 8003dc6:	4934      	ldr	r1, [pc, #208]	; (8003e98 <TIMER_run_us+0x288>)
 8003dc8:	019b      	lsls	r3, r3, #6
 8003dca:	440b      	add	r3, r1
 8003dcc:	3304      	adds	r3, #4
 8003dce:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003dd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
 8003dd4:	3a01      	subs	r2, #1
 8003dd6:	4930      	ldr	r1, [pc, #192]	; (8003e98 <TIMER_run_us+0x288>)
 8003dd8:	019b      	lsls	r3, r3, #6
 8003dda:	440b      	add	r3, r1
 8003ddc:	330c      	adds	r3, #12
 8003dde:	601a      	str	r2, [r3, #0]
 8003de0:	e00e      	b.n	8003e00 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	4a2c      	ldr	r2, [pc, #176]	; (8003e98 <TIMER_run_us+0x288>)
 8003de6:	019b      	lsls	r3, r3, #6
 8003de8:	4413      	add	r3, r2
 8003dea:	3304      	adds	r3, #4
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003df0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
 8003df4:	3a01      	subs	r2, #1
 8003df6:	4928      	ldr	r1, [pc, #160]	; (8003e98 <TIMER_run_us+0x288>)
 8003df8:	019b      	lsls	r3, r3, #6
 8003dfa:	440b      	add	r3, r1
 8003dfc:	330c      	adds	r3, #12
 8003dfe:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e00:	7bfb      	ldrb	r3, [r7, #15]
 8003e02:	4a25      	ldr	r2, [pc, #148]	; (8003e98 <TIMER_run_us+0x288>)
 8003e04:	019b      	lsls	r3, r3, #6
 8003e06:	4413      	add	r3, r2
 8003e08:	3310      	adds	r3, #16
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
 8003e10:	4a21      	ldr	r2, [pc, #132]	; (8003e98 <TIMER_run_us+0x288>)
 8003e12:	019b      	lsls	r3, r3, #6
 8003e14:	4413      	add	r3, r2
 8003e16:	3308      	adds	r3, #8
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	019b      	lsls	r3, r3, #6
 8003e20:	4a1d      	ldr	r2, [pc, #116]	; (8003e98 <TIMER_run_us+0x288>)
 8003e22:	4413      	add	r3, r2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f004 f9bf 	bl	80081a8 <HAL_TIM_Base_Init>

	if(enable_irq)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d011      	beq.n	8003e54 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 fbba 	bl	80045ac <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
 8003e3a:	4a18      	ldr	r2, [pc, #96]	; (8003e9c <TIMER_run_us+0x28c>)
 8003e3c:	56d3      	ldrsb	r3, [r2, r3]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	2104      	movs	r1, #4
 8003e42:	4618      	mov	r0, r3
 8003e44:	f002 fbf5 	bl	8006632 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	4a14      	ldr	r2, [pc, #80]	; (8003e9c <TIMER_run_us+0x28c>)
 8003e4c:	56d3      	ldrsb	r3, [r2, r3]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f002 fc0b 	bl	800666a <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
 8003e56:	019b      	lsls	r3, r3, #6
 8003e58:	4a0f      	ldr	r2, [pc, #60]	; (8003e98 <TIMER_run_us+0x288>)
 8003e5a:	4413      	add	r3, r2
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f004 f9d7 	bl	8008210 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	4a0c      	ldr	r2, [pc, #48]	; (8003e98 <TIMER_run_us+0x288>)
 8003e66:	019b      	lsls	r3, r3, #6
 8003e68:	4413      	add	r3, r2
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	7bfb      	ldrb	r3, [r7, #15]
 8003e70:	4909      	ldr	r1, [pc, #36]	; (8003e98 <TIMER_run_us+0x288>)
 8003e72:	019b      	lsls	r3, r3, #6
 8003e74:	440b      	add	r3, r1
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f042 0201 	orr.w	r2, r2, #1
 8003e7c:	601a      	str	r2, [r3, #0]
}
 8003e7e:	bf00      	nop
 8003e80:	3740      	adds	r7, #64	; 0x40
 8003e82:	46bd      	mov	sp, r7
 8003e84:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e88:	d4a51000 	.word	0xd4a51000
 8003e8c:	000000e8 	.word	0x000000e8
 8003e90:	40021000 	.word	0x40021000
 8003e94:	20000024 	.word	0x20000024
 8003e98:	20000c48 	.word	0x20000c48
 8003e9c:	080118e8 	.word	0x080118e8

08003ea0 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 8003eaa:	79fb      	ldrb	r3, [r7, #7]
 8003eac:	4a05      	ldr	r2, [pc, #20]	; (8003ec4 <TIMER_read+0x24>)
 8003eae:	019b      	lsls	r3, r3, #6
 8003eb0:	4413      	add	r3, r2
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb6:	b29b      	uxth	r3, r3
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bc80      	pop	{r7}
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	20000c48 	.word	0x20000c48

08003ec8 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	4603      	mov	r3, r0
 8003ed0:	460a      	mov	r2, r1
 8003ed2:	71fb      	strb	r3, [r7, #7]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003ed8:	88bb      	ldrh	r3, [r7, #4]
 8003eda:	1e59      	subs	r1, r3, #1
 8003edc:	79fb      	ldrb	r3, [r7, #7]
 8003ede:	4a0a      	ldr	r2, [pc, #40]	; (8003f08 <TIMER_set_period+0x40>)
 8003ee0:	019b      	lsls	r3, r3, #6
 8003ee2:	4413      	add	r3, r2
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	460a      	mov	r2, r1
 8003ee8:	62da      	str	r2, [r3, #44]	; 0x2c
 8003eea:	88bb      	ldrh	r3, [r7, #4]
 8003eec:	1e5a      	subs	r2, r3, #1
 8003eee:	79fb      	ldrb	r3, [r7, #7]
 8003ef0:	4611      	mov	r1, r2
 8003ef2:	4a05      	ldr	r2, [pc, #20]	; (8003f08 <TIMER_set_period+0x40>)
 8003ef4:	019b      	lsls	r3, r3, #6
 8003ef6:	4413      	add	r3, r2
 8003ef8:	330c      	adds	r3, #12
 8003efa:	6019      	str	r1, [r3, #0]
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bc80      	pop	{r7}
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	20000c48 	.word	0x20000c48

08003f0c <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	4603      	mov	r3, r0
 8003f14:	460a      	mov	r2, r1
 8003f16:	71fb      	strb	r3, [r7, #7]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 8003f1c:	88bb      	ldrh	r3, [r7, #4]
 8003f1e:	1e59      	subs	r1, r3, #1
 8003f20:	79fb      	ldrb	r3, [r7, #7]
 8003f22:	4a05      	ldr	r2, [pc, #20]	; (8003f38 <TIMER_set_prescaler+0x2c>)
 8003f24:	019b      	lsls	r3, r3, #6
 8003f26:	4413      	add	r3, r2
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	460a      	mov	r2, r1
 8003f2c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f2e:	bf00      	nop
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr
 8003f38:	20000c48 	.word	0x20000c48

08003f3c <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b092      	sub	sp, #72	; 0x48
 8003f40:	af02      	add	r7, sp, #8
 8003f42:	607b      	str	r3, [r7, #4]
 8003f44:	4603      	mov	r3, r0
 8003f46:	73fb      	strb	r3, [r7, #15]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	81bb      	strh	r3, [r7, #12]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
 8003f52:	2b03      	cmp	r3, #3
 8003f54:	f200 8224 	bhi.w	80043a0 <TIMER_enable_PWM+0x464>
 8003f58:	a201      	add	r2, pc, #4	; (adr r2, 8003f60 <TIMER_enable_PWM+0x24>)
 8003f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f5e:	bf00      	nop
 8003f60:	08003f71 	.word	0x08003f71
 8003f64:	080040b1 	.word	0x080040b1
 8003f68:	08004219 	.word	0x08004219
 8003f6c:	08004311 	.word	0x08004311
	{
		case TIMER1_ID:
			if(negative_channel)
 8003f70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d050      	beq.n	8004018 <TIMER_enable_PWM+0xdc>
			{
				if(remap)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d011      	beq.n	8003fa0 <TIMER_enable_PWM+0x64>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8003f7c:	4ba3      	ldr	r3, [pc, #652]	; (800420c <TIMER_enable_PWM+0x2d0>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f84:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003f88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f8c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003f90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f9a:	4a9c      	ldr	r2, [pc, #624]	; (800420c <TIMER_enable_PWM+0x2d0>)
 8003f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f9e:	6053      	str	r3, [r2, #4]
				switch(TIM_CHANNEL_x)
 8003fa0:	89bb      	ldrh	r3, [r7, #12]
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d029      	beq.n	8003ffa <TIMER_enable_PWM+0xbe>
 8003fa6:	2b08      	cmp	r3, #8
 8003fa8:	dc7e      	bgt.n	80040a8 <TIMER_enable_PWM+0x16c>
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <TIMER_enable_PWM+0x78>
 8003fae:	2b04      	cmp	r3, #4
 8003fb0:	d014      	beq.n	8003fdc <TIMER_enable_PWM+0xa0>
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8003fb2:	e079      	b.n	80040a8 <TIMER_enable_PWM+0x16c>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <TIMER_enable_PWM+0x82>
 8003fba:	4895      	ldr	r0, [pc, #596]	; (8004210 <TIMER_enable_PWM+0x2d4>)
 8003fbc:	e000      	b.n	8003fc0 <TIMER_enable_PWM+0x84>
 8003fbe:	4895      	ldr	r0, [pc, #596]	; (8004214 <TIMER_enable_PWM+0x2d8>)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <TIMER_enable_PWM+0x8e>
 8003fc6:	2180      	movs	r1, #128	; 0x80
 8003fc8:	e001      	b.n	8003fce <TIMER_enable_PWM+0x92>
 8003fca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fce:	2303      	movs	r3, #3
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	f7ff f92b 	bl	8003230 <BSP_GPIO_PinCfg>
 8003fda:	e068      	b.n	80040ae <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <TIMER_enable_PWM+0xaa>
 8003fe2:	2101      	movs	r1, #1
 8003fe4:	e001      	b.n	8003fea <TIMER_enable_PWM+0xae>
 8003fe6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003fea:	2303      	movs	r3, #3
 8003fec:	9300      	str	r3, [sp, #0]
 8003fee:	2300      	movs	r3, #0
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	4888      	ldr	r0, [pc, #544]	; (8004214 <TIMER_enable_PWM+0x2d8>)
 8003ff4:	f7ff f91c 	bl	8003230 <BSP_GPIO_PinCfg>
 8003ff8:	e059      	b.n	80040ae <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <TIMER_enable_PWM+0xc8>
 8004000:	2102      	movs	r1, #2
 8004002:	e001      	b.n	8004008 <TIMER_enable_PWM+0xcc>
 8004004:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004008:	2303      	movs	r3, #3
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	2300      	movs	r3, #0
 800400e:	2202      	movs	r2, #2
 8004010:	4880      	ldr	r0, [pc, #512]	; (8004214 <TIMER_enable_PWM+0x2d8>)
 8004012:	f7ff f90d 	bl	8003230 <BSP_GPIO_PinCfg>
 8004016:	e04a      	b.n	80040ae <TIMER_enable_PWM+0x172>
				}
			}
			else
			{
				switch(TIM_CHANNEL_x)
 8004018:	89bb      	ldrh	r3, [r7, #12]
 800401a:	2b0c      	cmp	r3, #12
 800401c:	d846      	bhi.n	80040ac <TIMER_enable_PWM+0x170>
 800401e:	a201      	add	r2, pc, #4	; (adr r2, 8004024 <TIMER_enable_PWM+0xe8>)
 8004020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004024:	08004059 	.word	0x08004059
 8004028:	080040ad 	.word	0x080040ad
 800402c:	080040ad 	.word	0x080040ad
 8004030:	080040ad 	.word	0x080040ad
 8004034:	0800406d 	.word	0x0800406d
 8004038:	080040ad 	.word	0x080040ad
 800403c:	080040ad 	.word	0x080040ad
 8004040:	080040ad 	.word	0x080040ad
 8004044:	08004081 	.word	0x08004081
 8004048:	080040ad 	.word	0x080040ad
 800404c:	080040ad 	.word	0x080040ad
 8004050:	080040ad 	.word	0x080040ad
 8004054:	08004095 	.word	0x08004095
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8004058:	2303      	movs	r3, #3
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	2300      	movs	r3, #0
 800405e:	2202      	movs	r2, #2
 8004060:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004064:	486a      	ldr	r0, [pc, #424]	; (8004210 <TIMER_enable_PWM+0x2d4>)
 8004066:	f7ff f8e3 	bl	8003230 <BSP_GPIO_PinCfg>
 800406a:	e020      	b.n	80040ae <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800406c:	2303      	movs	r3, #3
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	2300      	movs	r3, #0
 8004072:	2202      	movs	r2, #2
 8004074:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004078:	4865      	ldr	r0, [pc, #404]	; (8004210 <TIMER_enable_PWM+0x2d4>)
 800407a:	f7ff f8d9 	bl	8003230 <BSP_GPIO_PinCfg>
 800407e:	e016      	b.n	80040ae <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8004080:	2303      	movs	r3, #3
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	2300      	movs	r3, #0
 8004086:	2202      	movs	r2, #2
 8004088:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800408c:	4860      	ldr	r0, [pc, #384]	; (8004210 <TIMER_enable_PWM+0x2d4>)
 800408e:	f7ff f8cf 	bl	8003230 <BSP_GPIO_PinCfg>
 8004092:	e00c      	b.n	80040ae <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8004094:	2303      	movs	r3, #3
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	2300      	movs	r3, #0
 800409a:	2202      	movs	r2, #2
 800409c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80040a0:	485b      	ldr	r0, [pc, #364]	; (8004210 <TIMER_enable_PWM+0x2d4>)
 80040a2:	f7ff f8c5 	bl	8003230 <BSP_GPIO_PinCfg>
 80040a6:	e002      	b.n	80040ae <TIMER_enable_PWM+0x172>
					default:	break;
 80040a8:	bf00      	nop
 80040aa:	e17a      	b.n	80043a2 <TIMER_enable_PWM+0x466>
					default:	break;
 80040ac:	bf00      	nop
				}
			}
			break;
 80040ae:	e178      	b.n	80043a2 <TIMER_enable_PWM+0x466>
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
 80040b0:	89bb      	ldrh	r3, [r7, #12]
 80040b2:	2b0c      	cmp	r3, #12
 80040b4:	f200 80a1 	bhi.w	80041fa <TIMER_enable_PWM+0x2be>
 80040b8:	a201      	add	r2, pc, #4	; (adr r2, 80040c0 <TIMER_enable_PWM+0x184>)
 80040ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040be:	bf00      	nop
 80040c0:	080040f5 	.word	0x080040f5
 80040c4:	080041fb 	.word	0x080041fb
 80040c8:	080041fb 	.word	0x080041fb
 80040cc:	080041fb 	.word	0x080041fb
 80040d0:	08004107 	.word	0x08004107
 80040d4:	080041fb 	.word	0x080041fb
 80040d8:	080041fb 	.word	0x080041fb
 80040dc:	080041fb 	.word	0x080041fb
 80040e0:	08004157 	.word	0x08004157
 80040e4:	080041fb 	.word	0x080041fb
 80040e8:	080041fb 	.word	0x080041fb
 80040ec:	080041fb 	.word	0x080041fb
 80040f0:	080041a9 	.word	0x080041a9
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80040f4:	2303      	movs	r3, #3
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	2300      	movs	r3, #0
 80040fa:	2202      	movs	r2, #2
 80040fc:	2101      	movs	r1, #1
 80040fe:	4844      	ldr	r0, [pc, #272]	; (8004210 <TIMER_enable_PWM+0x2d4>)
 8004100:	f7ff f896 	bl	8003230 <BSP_GPIO_PinCfg>
					break;
 8004104:	e080      	b.n	8004208 <TIMER_enable_PWM+0x2cc>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <TIMER_enable_PWM+0x1d4>
 800410c:	4841      	ldr	r0, [pc, #260]	; (8004214 <TIMER_enable_PWM+0x2d8>)
 800410e:	e000      	b.n	8004112 <TIMER_enable_PWM+0x1d6>
 8004110:	483f      	ldr	r0, [pc, #252]	; (8004210 <TIMER_enable_PWM+0x2d4>)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d001      	beq.n	800411c <TIMER_enable_PWM+0x1e0>
 8004118:	2108      	movs	r1, #8
 800411a:	e000      	b.n	800411e <TIMER_enable_PWM+0x1e2>
 800411c:	2102      	movs	r1, #2
 800411e:	2303      	movs	r3, #3
 8004120:	9300      	str	r3, [sp, #0]
 8004122:	2300      	movs	r3, #0
 8004124:	2202      	movs	r2, #2
 8004126:	f7ff f883 	bl	8003230 <BSP_GPIO_PinCfg>
					if (remap)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d066      	beq.n	80041fe <TIMER_enable_PWM+0x2c2>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8004130:	4b36      	ldr	r3, [pc, #216]	; (800420c <TIMER_enable_PWM+0x2d0>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	633b      	str	r3, [r7, #48]	; 0x30
 8004136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004138:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800413c:	633b      	str	r3, [r7, #48]	; 0x30
 800413e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004140:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004144:	633b      	str	r3, [r7, #48]	; 0x30
 8004146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800414c:	633b      	str	r3, [r7, #48]	; 0x30
 800414e:	4a2f      	ldr	r2, [pc, #188]	; (800420c <TIMER_enable_PWM+0x2d0>)
 8004150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004152:	6053      	str	r3, [r2, #4]
					break;
 8004154:	e053      	b.n	80041fe <TIMER_enable_PWM+0x2c2>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <TIMER_enable_PWM+0x224>
 800415c:	482d      	ldr	r0, [pc, #180]	; (8004214 <TIMER_enable_PWM+0x2d8>)
 800415e:	e000      	b.n	8004162 <TIMER_enable_PWM+0x226>
 8004160:	482b      	ldr	r0, [pc, #172]	; (8004210 <TIMER_enable_PWM+0x2d4>)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d002      	beq.n	800416e <TIMER_enable_PWM+0x232>
 8004168:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800416c:	e000      	b.n	8004170 <TIMER_enable_PWM+0x234>
 800416e:	2104      	movs	r1, #4
 8004170:	2303      	movs	r3, #3
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	2300      	movs	r3, #0
 8004176:	2202      	movs	r2, #2
 8004178:	f7ff f85a 	bl	8003230 <BSP_GPIO_PinCfg>
					if(remap)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d03f      	beq.n	8004202 <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8004182:	4b22      	ldr	r3, [pc, #136]	; (800420c <TIMER_enable_PWM+0x2d0>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	637b      	str	r3, [r7, #52]	; 0x34
 8004188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800418a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800418e:	637b      	str	r3, [r7, #52]	; 0x34
 8004190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004192:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004196:	637b      	str	r3, [r7, #52]	; 0x34
 8004198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800419a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800419e:	637b      	str	r3, [r7, #52]	; 0x34
 80041a0:	4a1a      	ldr	r2, [pc, #104]	; (800420c <TIMER_enable_PWM+0x2d0>)
 80041a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041a4:	6053      	str	r3, [r2, #4]
					break;
 80041a6:	e02c      	b.n	8004202 <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <TIMER_enable_PWM+0x276>
 80041ae:	4819      	ldr	r0, [pc, #100]	; (8004214 <TIMER_enable_PWM+0x2d8>)
 80041b0:	e000      	b.n	80041b4 <TIMER_enable_PWM+0x278>
 80041b2:	4817      	ldr	r0, [pc, #92]	; (8004210 <TIMER_enable_PWM+0x2d4>)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d002      	beq.n	80041c0 <TIMER_enable_PWM+0x284>
 80041ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80041be:	e000      	b.n	80041c2 <TIMER_enable_PWM+0x286>
 80041c0:	2108      	movs	r1, #8
 80041c2:	2303      	movs	r3, #3
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	2300      	movs	r3, #0
 80041c8:	2202      	movs	r2, #2
 80041ca:	f7ff f831 	bl	8003230 <BSP_GPIO_PinCfg>
					if (remap)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d018      	beq.n	8004206 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80041d4:	4b0d      	ldr	r3, [pc, #52]	; (800420c <TIMER_enable_PWM+0x2d0>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80041da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80041e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80041e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80041ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80041f2:	4a06      	ldr	r2, [pc, #24]	; (800420c <TIMER_enable_PWM+0x2d0>)
 80041f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041f6:	6053      	str	r3, [r2, #4]
					break;
 80041f8:	e005      	b.n	8004206 <TIMER_enable_PWM+0x2ca>
				default:	break;
 80041fa:	bf00      	nop
 80041fc:	e0d1      	b.n	80043a2 <TIMER_enable_PWM+0x466>
					break;
 80041fe:	bf00      	nop
 8004200:	e0cf      	b.n	80043a2 <TIMER_enable_PWM+0x466>
					break;
 8004202:	bf00      	nop
 8004204:	e0cd      	b.n	80043a2 <TIMER_enable_PWM+0x466>
					break;
 8004206:	bf00      	nop
			}
			break;
 8004208:	e0cb      	b.n	80043a2 <TIMER_enable_PWM+0x466>
 800420a:	bf00      	nop
 800420c:	40010000 	.word	0x40010000
 8004210:	40010800 	.word	0x40010800
 8004214:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d011      	beq.n	8004242 <TIMER_enable_PWM+0x306>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 800421e:	4b80      	ldr	r3, [pc, #512]	; (8004420 <TIMER_enable_PWM+0x4e4>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004226:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800422a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800422c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800422e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004232:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004234:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004236:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800423a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800423c:	4a78      	ldr	r2, [pc, #480]	; (8004420 <TIMER_enable_PWM+0x4e4>)
 800423e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004240:	6053      	str	r3, [r2, #4]
			switch(TIM_CHANNEL_x)
 8004242:	89bb      	ldrh	r3, [r7, #12]
 8004244:	2b0c      	cmp	r3, #12
 8004246:	d861      	bhi.n	800430c <TIMER_enable_PWM+0x3d0>
 8004248:	a201      	add	r2, pc, #4	; (adr r2, 8004250 <TIMER_enable_PWM+0x314>)
 800424a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424e:	bf00      	nop
 8004250:	08004285 	.word	0x08004285
 8004254:	0800430d 	.word	0x0800430d
 8004258:	0800430d 	.word	0x0800430d
 800425c:	0800430d 	.word	0x0800430d
 8004260:	080042a1 	.word	0x080042a1
 8004264:	0800430d 	.word	0x0800430d
 8004268:	0800430d 	.word	0x0800430d
 800426c:	0800430d 	.word	0x0800430d
 8004270:	080042bd 	.word	0x080042bd
 8004274:	0800430d 	.word	0x0800430d
 8004278:	0800430d 	.word	0x0800430d
 800427c:	0800430d 	.word	0x0800430d
 8004280:	080042e5 	.word	0x080042e5
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <TIMER_enable_PWM+0x352>
 800428a:	4866      	ldr	r0, [pc, #408]	; (8004424 <TIMER_enable_PWM+0x4e8>)
 800428c:	e000      	b.n	8004290 <TIMER_enable_PWM+0x354>
 800428e:	4866      	ldr	r0, [pc, #408]	; (8004428 <TIMER_enable_PWM+0x4ec>)
 8004290:	2303      	movs	r3, #3
 8004292:	9300      	str	r3, [sp, #0]
 8004294:	2300      	movs	r3, #0
 8004296:	2202      	movs	r2, #2
 8004298:	2140      	movs	r1, #64	; 0x40
 800429a:	f7fe ffc9 	bl	8003230 <BSP_GPIO_PinCfg>
 800429e:	e036      	b.n	800430e <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <TIMER_enable_PWM+0x36e>
 80042a6:	485f      	ldr	r0, [pc, #380]	; (8004424 <TIMER_enable_PWM+0x4e8>)
 80042a8:	e000      	b.n	80042ac <TIMER_enable_PWM+0x370>
 80042aa:	485f      	ldr	r0, [pc, #380]	; (8004428 <TIMER_enable_PWM+0x4ec>)
 80042ac:	2303      	movs	r3, #3
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	2300      	movs	r3, #0
 80042b2:	2202      	movs	r2, #2
 80042b4:	2180      	movs	r1, #128	; 0x80
 80042b6:	f7fe ffbb 	bl	8003230 <BSP_GPIO_PinCfg>
 80042ba:	e028      	b.n	800430e <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <TIMER_enable_PWM+0x38a>
 80042c2:	4858      	ldr	r0, [pc, #352]	; (8004424 <TIMER_enable_PWM+0x4e8>)
 80042c4:	e000      	b.n	80042c8 <TIMER_enable_PWM+0x38c>
 80042c6:	4859      	ldr	r0, [pc, #356]	; (800442c <TIMER_enable_PWM+0x4f0>)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d002      	beq.n	80042d4 <TIMER_enable_PWM+0x398>
 80042ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042d2:	e000      	b.n	80042d6 <TIMER_enable_PWM+0x39a>
 80042d4:	2101      	movs	r1, #1
 80042d6:	2303      	movs	r3, #3
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	2300      	movs	r3, #0
 80042dc:	2202      	movs	r2, #2
 80042de:	f7fe ffa7 	bl	8003230 <BSP_GPIO_PinCfg>
 80042e2:	e014      	b.n	800430e <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <TIMER_enable_PWM+0x3b2>
 80042ea:	484e      	ldr	r0, [pc, #312]	; (8004424 <TIMER_enable_PWM+0x4e8>)
 80042ec:	e000      	b.n	80042f0 <TIMER_enable_PWM+0x3b4>
 80042ee:	484f      	ldr	r0, [pc, #316]	; (800442c <TIMER_enable_PWM+0x4f0>)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d002      	beq.n	80042fc <TIMER_enable_PWM+0x3c0>
 80042f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80042fa:	e000      	b.n	80042fe <TIMER_enable_PWM+0x3c2>
 80042fc:	2102      	movs	r1, #2
 80042fe:	2303      	movs	r3, #3
 8004300:	9300      	str	r3, [sp, #0]
 8004302:	2300      	movs	r3, #0
 8004304:	2202      	movs	r2, #2
 8004306:	f7fe ff93 	bl	8003230 <BSP_GPIO_PinCfg>
 800430a:	e000      	b.n	800430e <TIMER_enable_PWM+0x3d2>
				default:	break;
 800430c:	bf00      	nop
			}
			break;
 800430e:	e048      	b.n	80043a2 <TIMER_enable_PWM+0x466>
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
 8004310:	89bb      	ldrh	r3, [r7, #12]
 8004312:	2b0c      	cmp	r3, #12
 8004314:	d842      	bhi.n	800439c <TIMER_enable_PWM+0x460>
 8004316:	a201      	add	r2, pc, #4	; (adr r2, 800431c <TIMER_enable_PWM+0x3e0>)
 8004318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800431c:	08004351 	.word	0x08004351
 8004320:	0800439d 	.word	0x0800439d
 8004324:	0800439d 	.word	0x0800439d
 8004328:	0800439d 	.word	0x0800439d
 800432c:	08004363 	.word	0x08004363
 8004330:	0800439d 	.word	0x0800439d
 8004334:	0800439d 	.word	0x0800439d
 8004338:	0800439d 	.word	0x0800439d
 800433c:	08004375 	.word	0x08004375
 8004340:	0800439d 	.word	0x0800439d
 8004344:	0800439d 	.word	0x0800439d
 8004348:	0800439d 	.word	0x0800439d
 800434c:	08004389 	.word	0x08004389
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8004350:	2303      	movs	r3, #3
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	2300      	movs	r3, #0
 8004356:	2202      	movs	r2, #2
 8004358:	2140      	movs	r1, #64	; 0x40
 800435a:	4834      	ldr	r0, [pc, #208]	; (800442c <TIMER_enable_PWM+0x4f0>)
 800435c:	f7fe ff68 	bl	8003230 <BSP_GPIO_PinCfg>
 8004360:	e01d      	b.n	800439e <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8004362:	2303      	movs	r3, #3
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	2300      	movs	r3, #0
 8004368:	2202      	movs	r2, #2
 800436a:	2180      	movs	r1, #128	; 0x80
 800436c:	482f      	ldr	r0, [pc, #188]	; (800442c <TIMER_enable_PWM+0x4f0>)
 800436e:	f7fe ff5f 	bl	8003230 <BSP_GPIO_PinCfg>
 8004372:	e014      	b.n	800439e <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8004374:	2303      	movs	r3, #3
 8004376:	9300      	str	r3, [sp, #0]
 8004378:	2300      	movs	r3, #0
 800437a:	2202      	movs	r2, #2
 800437c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004380:	482a      	ldr	r0, [pc, #168]	; (800442c <TIMER_enable_PWM+0x4f0>)
 8004382:	f7fe ff55 	bl	8003230 <BSP_GPIO_PinCfg>
 8004386:	e00a      	b.n	800439e <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8004388:	2303      	movs	r3, #3
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	2300      	movs	r3, #0
 800438e:	2202      	movs	r2, #2
 8004390:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004394:	4825      	ldr	r0, [pc, #148]	; (800442c <TIMER_enable_PWM+0x4f0>)
 8004396:	f7fe ff4b 	bl	8003230 <BSP_GPIO_PinCfg>
 800439a:	e000      	b.n	800439e <TIMER_enable_PWM+0x462>
				default:	break;
 800439c:	bf00      	nop
			}
			break;
 800439e:	e000      	b.n	80043a2 <TIMER_enable_PWM+0x466>
		default:
			break;
 80043a0:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 80043a2:	2360      	movs	r3, #96	; 0x60
 80043a4:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 80043a6:	2300      	movs	r3, #0
 80043a8:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043aa:	2300      	movs	r3, #0
 80043ac:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80043ae:	2300      	movs	r3, #0
 80043b0:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 80043b2:	2300      	movs	r3, #0
 80043b4:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 80043b6:	2300      	movs	r3, #0
 80043b8:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 80043ba:	2300      	movs	r3, #0
 80043bc:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 80043be:	7bfb      	ldrb	r3, [r7, #15]
 80043c0:	019b      	lsls	r3, r3, #6
 80043c2:	4a1b      	ldr	r2, [pc, #108]	; (8004430 <TIMER_enable_PWM+0x4f4>)
 80043c4:	4413      	add	r3, r2
 80043c6:	4618      	mov	r0, r3
 80043c8:	f003 ff45 	bl	8008256 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	019b      	lsls	r3, r3, #6
 80043d0:	4a17      	ldr	r2, [pc, #92]	; (8004430 <TIMER_enable_PWM+0x4f4>)
 80043d2:	4413      	add	r3, r2
 80043d4:	89ba      	ldrh	r2, [r7, #12]
 80043d6:	f107 0110 	add.w	r1, r7, #16
 80043da:	4618      	mov	r0, r3
 80043dc:	f003 ffa2 	bl	8008324 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 80043e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d009      	beq.n	80043fa <TIMER_enable_PWM+0x4be>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 80043e6:	7bfb      	ldrb	r3, [r7, #15]
 80043e8:	019b      	lsls	r3, r3, #6
 80043ea:	4a11      	ldr	r2, [pc, #68]	; (8004430 <TIMER_enable_PWM+0x4f4>)
 80043ec:	4413      	add	r3, r2
 80043ee:	89ba      	ldrh	r2, [r7, #12]
 80043f0:	4611      	mov	r1, r2
 80043f2:	4618      	mov	r0, r3
 80043f4:	f004 fa04 	bl	8008800 <HAL_TIMEx_PWMN_Start>
 80043f8:	e008      	b.n	800440c <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 80043fa:	7bfb      	ldrb	r3, [r7, #15]
 80043fc:	019b      	lsls	r3, r3, #6
 80043fe:	4a0c      	ldr	r2, [pc, #48]	; (8004430 <TIMER_enable_PWM+0x4f4>)
 8004400:	4413      	add	r3, r2
 8004402:	89ba      	ldrh	r2, [r7, #12]
 8004404:	4611      	mov	r1, r2
 8004406:	4618      	mov	r0, r3
 8004408:	f003 ff5a 	bl	80082c0 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 800440c:	897a      	ldrh	r2, [r7, #10]
 800440e:	89b9      	ldrh	r1, [r7, #12]
 8004410:	7bfb      	ldrb	r3, [r7, #15]
 8004412:	4618      	mov	r0, r3
 8004414:	f000 f80e 	bl	8004434 <TIMER_set_duty>
}
 8004418:	bf00      	nop
 800441a:	3740      	adds	r7, #64	; 0x40
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	40010000 	.word	0x40010000
 8004424:	40011000 	.word	0x40011000
 8004428:	40010800 	.word	0x40010800
 800442c:	40010c00 	.word	0x40010c00
 8004430:	20000c48 	.word	0x20000c48

08004434 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	71fb      	strb	r3, [r7, #7]
 800443e:	460b      	mov	r3, r1
 8004440:	80bb      	strh	r3, [r7, #4]
 8004442:	4613      	mov	r3, r2
 8004444:	807b      	strh	r3, [r7, #2]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8004446:	887b      	ldrh	r3, [r7, #2]
 8004448:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800444c:	bf28      	it	cs
 800444e:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 8004452:	807b      	strh	r3, [r7, #2]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8004454:	887b      	ldrh	r3, [r7, #2]
 8004456:	79fa      	ldrb	r2, [r7, #7]
 8004458:	491c      	ldr	r1, [pc, #112]	; (80044cc <TIMER_set_duty+0x98>)
 800445a:	0192      	lsls	r2, r2, #6
 800445c:	440a      	add	r2, r1
 800445e:	320c      	adds	r2, #12
 8004460:	6812      	ldr	r2, [r2, #0]
 8004462:	3201      	adds	r2, #1
 8004464:	fb02 f303 	mul.w	r3, r2, r3
 8004468:	4a19      	ldr	r2, [pc, #100]	; (80044d0 <TIMER_set_duty+0x9c>)
 800446a:	fba2 2303 	umull	r2, r3, r2, r3
 800446e:	099b      	lsrs	r3, r3, #6
 8004470:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8004472:	88bb      	ldrh	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d107      	bne.n	8004488 <TIMER_set_duty+0x54>
 8004478:	79fb      	ldrb	r3, [r7, #7]
 800447a:	4a14      	ldr	r2, [pc, #80]	; (80044cc <TIMER_set_duty+0x98>)
 800447c:	019b      	lsls	r3, r3, #6
 800447e:	4413      	add	r3, r2
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	887a      	ldrh	r2, [r7, #2]
 8004484:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004486:	e01c      	b.n	80044c2 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8004488:	88bb      	ldrh	r3, [r7, #4]
 800448a:	2b04      	cmp	r3, #4
 800448c:	d107      	bne.n	800449e <TIMER_set_duty+0x6a>
 800448e:	79fb      	ldrb	r3, [r7, #7]
 8004490:	4a0e      	ldr	r2, [pc, #56]	; (80044cc <TIMER_set_duty+0x98>)
 8004492:	019b      	lsls	r3, r3, #6
 8004494:	4413      	add	r3, r2
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	887b      	ldrh	r3, [r7, #2]
 800449a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800449c:	e011      	b.n	80044c2 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800449e:	88bb      	ldrh	r3, [r7, #4]
 80044a0:	2b08      	cmp	r3, #8
 80044a2:	d107      	bne.n	80044b4 <TIMER_set_duty+0x80>
 80044a4:	79fb      	ldrb	r3, [r7, #7]
 80044a6:	4a09      	ldr	r2, [pc, #36]	; (80044cc <TIMER_set_duty+0x98>)
 80044a8:	019b      	lsls	r3, r3, #6
 80044aa:	4413      	add	r3, r2
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	887b      	ldrh	r3, [r7, #2]
 80044b0:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80044b2:	e006      	b.n	80044c2 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80044b4:	79fb      	ldrb	r3, [r7, #7]
 80044b6:	4a05      	ldr	r2, [pc, #20]	; (80044cc <TIMER_set_duty+0x98>)
 80044b8:	019b      	lsls	r3, r3, #6
 80044ba:	4413      	add	r3, r2
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	887b      	ldrh	r3, [r7, #2]
 80044c0:	6413      	str	r3, [r2, #64]	; 0x40
}
 80044c2:	bf00      	nop
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr
 80044cc:	20000c48 	.word	0x20000c48
 80044d0:	10624dd3 	.word	0x10624dd3

080044d4 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0

}
 80044d8:	bf00      	nop
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr

080044e0 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	af00      	add	r7, sp, #0

}
 80044e4:	bf00      	nop
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bc80      	pop	{r7}
 80044ea:	4770      	bx	lr

080044ec <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0

}
 80044f0:	bf00      	nop
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr

080044f8 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0

}
 80044fc:	bf00      	nop
 80044fe:	46bd      	mov	sp, r7
 8004500:	bc80      	pop	{r7}
 8004502:	4770      	bx	lr

08004504 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8004504:	b580      	push	{r7, lr}
 8004506:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8004508:	4b07      	ldr	r3, [pc, #28]	; (8004528 <TIM1_UP_IRQHandler+0x24>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b01      	cmp	r3, #1
 8004514:	d106      	bne.n	8004524 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8004516:	4b04      	ldr	r3, [pc, #16]	; (8004528 <TIM1_UP_IRQHandler+0x24>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f06f 0201 	mvn.w	r2, #1
 800451e:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8004520:	f7ff ffd8 	bl	80044d4 <TIMER1_user_handler_it>
	}
}
 8004524:	bf00      	nop
 8004526:	bd80      	pop	{r7, pc}
 8004528:	20000c48 	.word	0x20000c48

0800452c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8004530:	4b07      	ldr	r3, [pc, #28]	; (8004550 <TIM2_IRQHandler+0x24>)
 8004532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b01      	cmp	r3, #1
 800453c:	d106      	bne.n	800454c <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800453e:	4b04      	ldr	r3, [pc, #16]	; (8004550 <TIM2_IRQHandler+0x24>)
 8004540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004542:	f06f 0201 	mvn.w	r2, #1
 8004546:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8004548:	f7ff ffca 	bl	80044e0 <TIMER2_user_handler_it>
	}
}
 800454c:	bf00      	nop
 800454e:	bd80      	pop	{r7, pc}
 8004550:	20000c48 	.word	0x20000c48

08004554 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8004558:	4b08      	ldr	r3, [pc, #32]	; (800457c <TIM3_IRQHandler+0x28>)
 800455a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b01      	cmp	r3, #1
 8004566:	d107      	bne.n	8004578 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8004568:	4b04      	ldr	r3, [pc, #16]	; (800457c <TIM3_IRQHandler+0x28>)
 800456a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800456e:	f06f 0201 	mvn.w	r2, #1
 8004572:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8004574:	f7ff ffba 	bl	80044ec <TIMER3_user_handler_it>
	}
}
 8004578:	bf00      	nop
 800457a:	bd80      	pop	{r7, pc}
 800457c:	20000c48 	.word	0x20000c48

08004580 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8004584:	4b08      	ldr	r3, [pc, #32]	; (80045a8 <TIM4_IRQHandler+0x28>)
 8004586:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	f003 0301 	and.w	r3, r3, #1
 8004590:	2b01      	cmp	r3, #1
 8004592:	d107      	bne.n	80045a4 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8004594:	4b04      	ldr	r3, [pc, #16]	; (80045a8 <TIM4_IRQHandler+0x28>)
 8004596:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800459a:	f06f 0201 	mvn.w	r2, #1
 800459e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80045a0:	f7ff ffaa 	bl	80044f8 <TIMER4_user_handler_it>
	}
}
 80045a4:	bf00      	nop
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	20000c48 	.word	0x20000c48

080045ac <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 80045b6:	79fb      	ldrb	r3, [r7, #7]
 80045b8:	2b03      	cmp	r3, #3
 80045ba:	d825      	bhi.n	8004608 <clear_it_status+0x5c>
 80045bc:	a201      	add	r2, pc, #4	; (adr r2, 80045c4 <clear_it_status+0x18>)
 80045be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c2:	bf00      	nop
 80045c4:	080045d5 	.word	0x080045d5
 80045c8:	080045e1 	.word	0x080045e1
 80045cc:	080045ed 	.word	0x080045ed
 80045d0:	080045fb 	.word	0x080045fb
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80045d4:	4b0f      	ldr	r3, [pc, #60]	; (8004614 <clear_it_status+0x68>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f06f 0201 	mvn.w	r2, #1
 80045dc:	611a      	str	r2, [r3, #16]
			break;
 80045de:	e014      	b.n	800460a <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 80045e0:	4b0c      	ldr	r3, [pc, #48]	; (8004614 <clear_it_status+0x68>)
 80045e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e4:	f06f 0201 	mvn.w	r2, #1
 80045e8:	611a      	str	r2, [r3, #16]
			break;
 80045ea:	e00e      	b.n	800460a <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 80045ec:	4b09      	ldr	r3, [pc, #36]	; (8004614 <clear_it_status+0x68>)
 80045ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045f2:	f06f 0201 	mvn.w	r2, #1
 80045f6:	611a      	str	r2, [r3, #16]
			break;
 80045f8:	e007      	b.n	800460a <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80045fa:	4b06      	ldr	r3, [pc, #24]	; (8004614 <clear_it_status+0x68>)
 80045fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004600:	f06f 0201 	mvn.w	r2, #1
 8004604:	611a      	str	r2, [r3, #16]
			break;
 8004606:	e000      	b.n	800460a <clear_it_status+0x5e>
		default:
			break;
 8004608:	bf00      	nop

	}
}
 800460a:	bf00      	nop
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	bc80      	pop	{r7}
 8004612:	4770      	bx	lr
 8004614:	20000c48 	.word	0x20000c48

08004618 <__NVIC_EnableIRQ>:
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	4603      	mov	r3, r0
 8004620:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004626:	2b00      	cmp	r3, #0
 8004628:	db0b      	blt.n	8004642 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800462a:	79fb      	ldrb	r3, [r7, #7]
 800462c:	f003 021f 	and.w	r2, r3, #31
 8004630:	4906      	ldr	r1, [pc, #24]	; (800464c <__NVIC_EnableIRQ+0x34>)
 8004632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004636:	095b      	lsrs	r3, r3, #5
 8004638:	2001      	movs	r0, #1
 800463a:	fa00 f202 	lsl.w	r2, r0, r2
 800463e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr
 800464c:	e000e100 	.word	0xe000e100

08004650 <__NVIC_DisableIRQ>:
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	4603      	mov	r3, r0
 8004658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800465a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465e:	2b00      	cmp	r3, #0
 8004660:	db12      	blt.n	8004688 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004662:	79fb      	ldrb	r3, [r7, #7]
 8004664:	f003 021f 	and.w	r2, r3, #31
 8004668:	490a      	ldr	r1, [pc, #40]	; (8004694 <__NVIC_DisableIRQ+0x44>)
 800466a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800466e:	095b      	lsrs	r3, r3, #5
 8004670:	2001      	movs	r0, #1
 8004672:	fa00 f202 	lsl.w	r2, r0, r2
 8004676:	3320      	adds	r3, #32
 8004678:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800467c:	f3bf 8f4f 	dsb	sy
}
 8004680:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004682:	f3bf 8f6f 	isb	sy
}
 8004686:	bf00      	nop
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	bc80      	pop	{r7}
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	e000e100 	.word	0xe000e100

08004698 <__NVIC_SystemReset>:
{
 8004698:	b480      	push	{r7}
 800469a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800469c:	f3bf 8f4f 	dsb	sy
}
 80046a0:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80046a2:	4b06      	ldr	r3, [pc, #24]	; (80046bc <__NVIC_SystemReset+0x24>)
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80046aa:	4904      	ldr	r1, [pc, #16]	; (80046bc <__NVIC_SystemReset+0x24>)
 80046ac:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <__NVIC_SystemReset+0x28>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80046b2:	f3bf 8f4f 	dsb	sy
}
 80046b6:	bf00      	nop
    __NOP();
 80046b8:	bf00      	nop
 80046ba:	e7fd      	b.n	80046b8 <__NVIC_SystemReset+0x20>
 80046bc:	e000ed00 	.word	0xe000ed00
 80046c0:	05fa0004 	.word	0x05fa0004

080046c4 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	4603      	mov	r3, r0
 80046cc:	6039      	str	r1, [r7, #0]
 80046ce:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046d6:	d806      	bhi.n	80046e6 <UART_init+0x22>
 80046d8:	4a56      	ldr	r2, [pc, #344]	; (8004834 <UART_init+0x170>)
 80046da:	218a      	movs	r1, #138	; 0x8a
 80046dc:	4856      	ldr	r0, [pc, #344]	; (8004838 <UART_init+0x174>)
 80046de:	f004 ffb9 	bl	8009654 <printf>
 80046e2:	f7ff ffd9 	bl	8004698 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80046e6:	79fb      	ldrb	r3, [r7, #7]
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d906      	bls.n	80046fa <UART_init+0x36>
 80046ec:	4a53      	ldr	r2, [pc, #332]	; (800483c <UART_init+0x178>)
 80046ee:	218b      	movs	r1, #139	; 0x8b
 80046f0:	4851      	ldr	r0, [pc, #324]	; (8004838 <UART_init+0x174>)
 80046f2:	f004 ffaf 	bl	8009654 <printf>
 80046f6:	f7ff ffcf 	bl	8004698 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80046fa:	79fb      	ldrb	r3, [r7, #7]
 80046fc:	4a50      	ldr	r2, [pc, #320]	; (8004840 <UART_init+0x17c>)
 80046fe:	2100      	movs	r1, #0
 8004700:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8004704:	79fb      	ldrb	r3, [r7, #7]
 8004706:	4a4f      	ldr	r2, [pc, #316]	; (8004844 <UART_init+0x180>)
 8004708:	2100      	movs	r1, #0
 800470a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800470c:	79fb      	ldrb	r3, [r7, #7]
 800470e:	4a4e      	ldr	r2, [pc, #312]	; (8004848 <UART_init+0x184>)
 8004710:	2100      	movs	r1, #0
 8004712:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8004716:	79fa      	ldrb	r2, [r7, #7]
 8004718:	79fb      	ldrb	r3, [r7, #7]
 800471a:	494c      	ldr	r1, [pc, #304]	; (800484c <UART_init+0x188>)
 800471c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004720:	494b      	ldr	r1, [pc, #300]	; (8004850 <UART_init+0x18c>)
 8004722:	019b      	lsls	r3, r3, #6
 8004724:	440b      	add	r3, r1
 8004726:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8004728:	79fb      	ldrb	r3, [r7, #7]
 800472a:	4a49      	ldr	r2, [pc, #292]	; (8004850 <UART_init+0x18c>)
 800472c:	019b      	lsls	r3, r3, #6
 800472e:	4413      	add	r3, r2
 8004730:	3304      	adds	r3, #4
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8004736:	79fb      	ldrb	r3, [r7, #7]
 8004738:	4a45      	ldr	r2, [pc, #276]	; (8004850 <UART_init+0x18c>)
 800473a:	019b      	lsls	r3, r3, #6
 800473c:	4413      	add	r3, r2
 800473e:	3308      	adds	r3, #8
 8004740:	2200      	movs	r2, #0
 8004742:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	4a42      	ldr	r2, [pc, #264]	; (8004850 <UART_init+0x18c>)
 8004748:	019b      	lsls	r3, r3, #6
 800474a:	4413      	add	r3, r2
 800474c:	330c      	adds	r3, #12
 800474e:	2200      	movs	r2, #0
 8004750:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	4a3e      	ldr	r2, [pc, #248]	; (8004850 <UART_init+0x18c>)
 8004756:	019b      	lsls	r3, r3, #6
 8004758:	4413      	add	r3, r2
 800475a:	3310      	adds	r3, #16
 800475c:	2200      	movs	r2, #0
 800475e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8004760:	79fb      	ldrb	r3, [r7, #7]
 8004762:	4a3b      	ldr	r2, [pc, #236]	; (8004850 <UART_init+0x18c>)
 8004764:	019b      	lsls	r3, r3, #6
 8004766:	4413      	add	r3, r2
 8004768:	3318      	adds	r3, #24
 800476a:	2200      	movs	r2, #0
 800476c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800476e:	79fb      	ldrb	r3, [r7, #7]
 8004770:	4a37      	ldr	r2, [pc, #220]	; (8004850 <UART_init+0x18c>)
 8004772:	019b      	lsls	r3, r3, #6
 8004774:	4413      	add	r3, r2
 8004776:	3314      	adds	r3, #20
 8004778:	220c      	movs	r2, #12
 800477a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 800477c:	79fb      	ldrb	r3, [r7, #7]
 800477e:	4a34      	ldr	r2, [pc, #208]	; (8004850 <UART_init+0x18c>)
 8004780:	019b      	lsls	r3, r3, #6
 8004782:	4413      	add	r3, r2
 8004784:	331c      	adds	r3, #28
 8004786:	2200      	movs	r2, #0
 8004788:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800478a:	79fb      	ldrb	r3, [r7, #7]
 800478c:	019b      	lsls	r3, r3, #6
 800478e:	4a30      	ldr	r2, [pc, #192]	; (8004850 <UART_init+0x18c>)
 8004790:	4413      	add	r3, r2
 8004792:	4618      	mov	r0, r3
 8004794:	f004 f882 	bl	800889c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8004798:	79fb      	ldrb	r3, [r7, #7]
 800479a:	4a2d      	ldr	r2, [pc, #180]	; (8004850 <UART_init+0x18c>)
 800479c:	019b      	lsls	r3, r3, #6
 800479e:	4413      	add	r3, r2
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68da      	ldr	r2, [r3, #12]
 80047a4:	79fb      	ldrb	r3, [r7, #7]
 80047a6:	492a      	ldr	r1, [pc, #168]	; (8004850 <UART_init+0x18c>)
 80047a8:	019b      	lsls	r3, r3, #6
 80047aa:	440b      	add	r3, r1
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047b2:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80047b4:	79fb      	ldrb	r3, [r7, #7]
 80047b6:	4a27      	ldr	r2, [pc, #156]	; (8004854 <UART_init+0x190>)
 80047b8:	56d3      	ldrsb	r3, [r2, r3]
 80047ba:	2201      	movs	r2, #1
 80047bc:	2101      	movs	r1, #1
 80047be:	4618      	mov	r0, r3
 80047c0:	f001 ff37 	bl	8006632 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80047c4:	79fb      	ldrb	r3, [r7, #7]
 80047c6:	4a23      	ldr	r2, [pc, #140]	; (8004854 <UART_init+0x190>)
 80047c8:	56d3      	ldrsb	r3, [r2, r3]
 80047ca:	4618      	mov	r0, r3
 80047cc:	f001 ff4d 	bl	800666a <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80047d0:	79fb      	ldrb	r3, [r7, #7]
 80047d2:	019b      	lsls	r3, r3, #6
 80047d4:	4a1e      	ldr	r2, [pc, #120]	; (8004850 <UART_init+0x18c>)
 80047d6:	1898      	adds	r0, r3, r2
 80047d8:	79fb      	ldrb	r3, [r7, #7]
 80047da:	79fa      	ldrb	r2, [r7, #7]
 80047dc:	4919      	ldr	r1, [pc, #100]	; (8004844 <UART_init+0x180>)
 80047de:	5c8a      	ldrb	r2, [r1, r2]
 80047e0:	01db      	lsls	r3, r3, #7
 80047e2:	4413      	add	r3, r2
 80047e4:	4a1c      	ldr	r2, [pc, #112]	; (8004858 <UART_init+0x194>)
 80047e6:	4413      	add	r3, r2
 80047e8:	2201      	movs	r2, #1
 80047ea:	4619      	mov	r1, r3
 80047ec:	f004 f8e7 	bl	80089be <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80047f0:	4b1a      	ldr	r3, [pc, #104]	; (800485c <UART_init+0x198>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6898      	ldr	r0, [r3, #8]
 80047f6:	2300      	movs	r3, #0
 80047f8:	2202      	movs	r2, #2
 80047fa:	2100      	movs	r1, #0
 80047fc:	f004 ff3c 	bl	8009678 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8004800:	4b16      	ldr	r3, [pc, #88]	; (800485c <UART_init+0x198>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68d8      	ldr	r0, [r3, #12]
 8004806:	2300      	movs	r3, #0
 8004808:	2202      	movs	r2, #2
 800480a:	2100      	movs	r1, #0
 800480c:	f004 ff34 	bl	8009678 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8004810:	4b12      	ldr	r3, [pc, #72]	; (800485c <UART_init+0x198>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	6858      	ldr	r0, [r3, #4]
 8004816:	2300      	movs	r3, #0
 8004818:	2202      	movs	r2, #2
 800481a:	2100      	movs	r1, #0
 800481c:	f004 ff2c 	bl	8009678 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8004820:	79fb      	ldrb	r3, [r7, #7]
 8004822:	4a0f      	ldr	r2, [pc, #60]	; (8004860 <UART_init+0x19c>)
 8004824:	2101      	movs	r1, #1
 8004826:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800482a:	bf00      	nop
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	08011648 	.word	0x08011648
 8004838:	08011658 	.word	0x08011658
 800483c:	08011694 	.word	0x08011694
 8004840:	20000f8c 	.word	0x20000f8c
 8004844:	20000f88 	.word	0x20000f88
 8004848:	20000f98 	.word	0x20000f98
 800484c:	20000034 	.word	0x20000034
 8004850:	20000d48 	.word	0x20000d48
 8004854:	080118ec 	.word	0x080118ec
 8004858:	20000e08 	.word	0x20000e08
 800485c:	2000005c 	.word	0x2000005c
 8004860:	20000fa4 	.word	0x20000fa4

08004864 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	4603      	mov	r3, r0
 800486c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800486e:	79fb      	ldrb	r3, [r7, #7]
 8004870:	2b02      	cmp	r3, #2
 8004872:	d906      	bls.n	8004882 <UART_data_ready+0x1e>
 8004874:	4a07      	ldr	r2, [pc, #28]	; (8004894 <UART_data_ready+0x30>)
 8004876:	21c8      	movs	r1, #200	; 0xc8
 8004878:	4807      	ldr	r0, [pc, #28]	; (8004898 <UART_data_ready+0x34>)
 800487a:	f004 feeb 	bl	8009654 <printf>
 800487e:	f7ff ff0b 	bl	8004698 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8004882:	79fb      	ldrb	r3, [r7, #7]
 8004884:	4a05      	ldr	r2, [pc, #20]	; (800489c <UART_data_ready+0x38>)
 8004886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800488a:	4618      	mov	r0, r3
 800488c:	3708      	adds	r7, #8
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	08011694 	.word	0x08011694
 8004898:	08011658 	.word	0x08011658
 800489c:	20000f98 	.word	0x20000f98

080048a0 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	4603      	mov	r3, r0
 80048a8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80048aa:	79fb      	ldrb	r3, [r7, #7]
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d906      	bls.n	80048be <UART_get_next_byte+0x1e>
 80048b0:	4a22      	ldr	r2, [pc, #136]	; (800493c <UART_get_next_byte+0x9c>)
 80048b2:	21d4      	movs	r1, #212	; 0xd4
 80048b4:	4822      	ldr	r0, [pc, #136]	; (8004940 <UART_get_next_byte+0xa0>)
 80048b6:	f004 fecd 	bl	8009654 <printf>
 80048ba:	f7ff feed 	bl	8004698 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80048be:	79fb      	ldrb	r3, [r7, #7]
 80048c0:	4a20      	ldr	r2, [pc, #128]	; (8004944 <UART_get_next_byte+0xa4>)
 80048c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <UART_get_next_byte+0x2e>
		return 0;
 80048ca:	2300      	movs	r3, #0
 80048cc:	e031      	b.n	8004932 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80048ce:	79fa      	ldrb	r2, [r7, #7]
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	491d      	ldr	r1, [pc, #116]	; (8004948 <UART_get_next_byte+0xa8>)
 80048d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80048d8:	491c      	ldr	r1, [pc, #112]	; (800494c <UART_get_next_byte+0xac>)
 80048da:	01d2      	lsls	r2, r2, #7
 80048dc:	440a      	add	r2, r1
 80048de:	4413      	add	r3, r2
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80048e4:	79fb      	ldrb	r3, [r7, #7]
 80048e6:	4a18      	ldr	r2, [pc, #96]	; (8004948 <UART_get_next_byte+0xa8>)
 80048e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ec:	1c5a      	adds	r2, r3, #1
 80048ee:	79fb      	ldrb	r3, [r7, #7]
 80048f0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80048f4:	4914      	ldr	r1, [pc, #80]	; (8004948 <UART_get_next_byte+0xa8>)
 80048f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80048fa:	79fb      	ldrb	r3, [r7, #7]
 80048fc:	4a14      	ldr	r2, [pc, #80]	; (8004950 <UART_get_next_byte+0xb0>)
 80048fe:	56d3      	ldrsb	r3, [r2, r3]
 8004900:	4618      	mov	r0, r3
 8004902:	f7ff fea5 	bl	8004650 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8004906:	79fb      	ldrb	r3, [r7, #7]
 8004908:	4a12      	ldr	r2, [pc, #72]	; (8004954 <UART_get_next_byte+0xb4>)
 800490a:	5cd3      	ldrb	r3, [r2, r3]
 800490c:	4619      	mov	r1, r3
 800490e:	79fb      	ldrb	r3, [r7, #7]
 8004910:	4a0d      	ldr	r2, [pc, #52]	; (8004948 <UART_get_next_byte+0xa8>)
 8004912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004916:	4299      	cmp	r1, r3
 8004918:	d104      	bne.n	8004924 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800491a:	79fb      	ldrb	r3, [r7, #7]
 800491c:	4a09      	ldr	r2, [pc, #36]	; (8004944 <UART_get_next_byte+0xa4>)
 800491e:	2100      	movs	r1, #0
 8004920:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004924:	79fb      	ldrb	r3, [r7, #7]
 8004926:	4a0a      	ldr	r2, [pc, #40]	; (8004950 <UART_get_next_byte+0xb0>)
 8004928:	56d3      	ldrsb	r3, [r2, r3]
 800492a:	4618      	mov	r0, r3
 800492c:	f7ff fe74 	bl	8004618 <__NVIC_EnableIRQ>
	return ret;
 8004930:	7bfb      	ldrb	r3, [r7, #15]
}
 8004932:	4618      	mov	r0, r3
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	08011694 	.word	0x08011694
 8004940:	08011658 	.word	0x08011658
 8004944:	20000f98 	.word	0x20000f98
 8004948:	20000f8c 	.word	0x20000f8c
 800494c:	20000e08 	.word	0x20000e08
 8004950:	080118ec 	.word	0x080118ec
 8004954:	20000f88 	.word	0x20000f88

08004958 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	4603      	mov	r3, r0
 8004960:	460a      	mov	r2, r1
 8004962:	71fb      	strb	r3, [r7, #7]
 8004964:	4613      	mov	r3, r2
 8004966:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8004968:	79fb      	ldrb	r3, [r7, #7]
 800496a:	2b02      	cmp	r3, #2
 800496c:	d907      	bls.n	800497e <UART_putc+0x26>
 800496e:	4a16      	ldr	r2, [pc, #88]	; (80049c8 <UART_putc+0x70>)
 8004970:	f240 113d 	movw	r1, #317	; 0x13d
 8004974:	4815      	ldr	r0, [pc, #84]	; (80049cc <UART_putc+0x74>)
 8004976:	f004 fe6d 	bl	8009654 <printf>
 800497a:	f7ff fe8d 	bl	8004698 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800497e:	79fb      	ldrb	r3, [r7, #7]
 8004980:	4a13      	ldr	r2, [pc, #76]	; (80049d0 <UART_putc+0x78>)
 8004982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d019      	beq.n	80049be <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800498a:	79fb      	ldrb	r3, [r7, #7]
 800498c:	4a11      	ldr	r2, [pc, #68]	; (80049d4 <UART_putc+0x7c>)
 800498e:	56d3      	ldrsb	r3, [r2, r3]
 8004990:	4618      	mov	r0, r3
 8004992:	f7ff fe5d 	bl	8004650 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8004996:	79fb      	ldrb	r3, [r7, #7]
 8004998:	019b      	lsls	r3, r3, #6
 800499a:	4a0f      	ldr	r2, [pc, #60]	; (80049d8 <UART_putc+0x80>)
 800499c:	4413      	add	r3, r2
 800499e:	1db9      	adds	r1, r7, #6
 80049a0:	2201      	movs	r2, #1
 80049a2:	4618      	mov	r0, r3
 80049a4:	f003 ffc7 	bl	8008936 <HAL_UART_Transmit_IT>
 80049a8:	4603      	mov	r3, r0
 80049aa:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80049ac:	79fb      	ldrb	r3, [r7, #7]
 80049ae:	4a09      	ldr	r2, [pc, #36]	; (80049d4 <UART_putc+0x7c>)
 80049b0:	56d3      	ldrsb	r3, [r2, r3]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7ff fe30 	bl	8004618 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80049b8:	7bfb      	ldrb	r3, [r7, #15]
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d0e5      	beq.n	800498a <UART_putc+0x32>
	}
}
 80049be:	bf00      	nop
 80049c0:	3710      	adds	r7, #16
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	08011694 	.word	0x08011694
 80049cc:	08011658 	.word	0x08011658
 80049d0:	20000fa4 	.word	0x20000fa4
 80049d4:	080118ec 	.word	0x080118ec
 80049d8:	20000d48 	.word	0x20000d48

080049dc <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	4603      	mov	r3, r0
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
 80049e8:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80049ea:	7bfb      	ldrb	r3, [r7, #15]
 80049ec:	4a13      	ldr	r2, [pc, #76]	; (8004a3c <UART_impolite_force_puts_on_uart+0x60>)
 80049ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d01d      	beq.n	8004a32 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80049f6:	7bfb      	ldrb	r3, [r7, #15]
 80049f8:	4a11      	ldr	r2, [pc, #68]	; (8004a40 <UART_impolite_force_puts_on_uart+0x64>)
 80049fa:	019b      	lsls	r3, r3, #6
 80049fc:	4413      	add	r3, r2
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8004a02:	2300      	movs	r3, #0
 8004a04:	617b      	str	r3, [r7, #20]
 8004a06:	e010      	b.n	8004a2a <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8004a08:	bf00      	nop
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d0f9      	beq.n	8004a0a <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	461a      	mov	r2, r3
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	3301      	adds	r3, #1
 8004a28:	617b      	str	r3, [r7, #20]
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d3ea      	bcc.n	8004a08 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8004a32:	bf00      	nop
 8004a34:	371c      	adds	r7, #28
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr
 8004a3c:	20000fa4 	.word	0x20000fa4
 8004a40:	20000d48 	.word	0x20000d48

08004a44 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8004a48:	4802      	ldr	r0, [pc, #8]	; (8004a54 <USART1_IRQHandler+0x10>)
 8004a4a:	f004 f80d 	bl	8008a68 <HAL_UART_IRQHandler>
}
 8004a4e:	bf00      	nop
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	20000d48 	.word	0x20000d48

08004a58 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8004a5c:	4802      	ldr	r0, [pc, #8]	; (8004a68 <USART2_IRQHandler+0x10>)
 8004a5e:	f004 f803 	bl	8008a68 <HAL_UART_IRQHandler>
}
 8004a62:	bf00      	nop
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	20000d88 	.word	0x20000d88

08004a6c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8004a70:	4802      	ldr	r0, [pc, #8]	; (8004a7c <USART3_IRQHandler+0x10>)
 8004a72:	f003 fff9 	bl	8008a68 <HAL_UART_IRQHandler>
}
 8004a76:	bf00      	nop
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	20000dc8 	.word	0x20000dc8

08004a80 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a1e      	ldr	r2, [pc, #120]	; (8004b08 <HAL_UART_RxCpltCallback+0x88>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d102      	bne.n	8004a98 <HAL_UART_RxCpltCallback+0x18>
 8004a92:	2300      	movs	r3, #0
 8004a94:	73fb      	strb	r3, [r7, #15]
 8004a96:	e00e      	b.n	8004ab6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a1b      	ldr	r2, [pc, #108]	; (8004b0c <HAL_UART_RxCpltCallback+0x8c>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d102      	bne.n	8004aa8 <HAL_UART_RxCpltCallback+0x28>
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	73fb      	strb	r3, [r7, #15]
 8004aa6:	e006      	b.n	8004ab6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a18      	ldr	r2, [pc, #96]	; (8004b10 <HAL_UART_RxCpltCallback+0x90>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d126      	bne.n	8004b00 <HAL_UART_RxCpltCallback+0x80>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8004ab6:	7bfb      	ldrb	r3, [r7, #15]
 8004ab8:	4a16      	ldr	r2, [pc, #88]	; (8004b14 <HAL_UART_RxCpltCallback+0x94>)
 8004aba:	2101      	movs	r1, #1
 8004abc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8004ac0:	7bfb      	ldrb	r3, [r7, #15]
 8004ac2:	4a15      	ldr	r2, [pc, #84]	; (8004b18 <HAL_UART_RxCpltCallback+0x98>)
 8004ac4:	5cd3      	ldrb	r3, [r2, r3]
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	425a      	negs	r2, r3
 8004aca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ace:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004ad2:	bf58      	it	pl
 8004ad4:	4253      	negpl	r3, r2
 8004ad6:	7bfa      	ldrb	r2, [r7, #15]
 8004ad8:	b2d9      	uxtb	r1, r3
 8004ada:	4b0f      	ldr	r3, [pc, #60]	; (8004b18 <HAL_UART_RxCpltCallback+0x98>)
 8004adc:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8004ade:	7bfb      	ldrb	r3, [r7, #15]
 8004ae0:	019b      	lsls	r3, r3, #6
 8004ae2:	4a0e      	ldr	r2, [pc, #56]	; (8004b1c <HAL_UART_RxCpltCallback+0x9c>)
 8004ae4:	1898      	adds	r0, r3, r2
 8004ae6:	7bfb      	ldrb	r3, [r7, #15]
 8004ae8:	7bfa      	ldrb	r2, [r7, #15]
 8004aea:	490b      	ldr	r1, [pc, #44]	; (8004b18 <HAL_UART_RxCpltCallback+0x98>)
 8004aec:	5c8a      	ldrb	r2, [r1, r2]
 8004aee:	01db      	lsls	r3, r3, #7
 8004af0:	4413      	add	r3, r2
 8004af2:	4a0b      	ldr	r2, [pc, #44]	; (8004b20 <HAL_UART_RxCpltCallback+0xa0>)
 8004af4:	4413      	add	r3, r2
 8004af6:	2201      	movs	r2, #1
 8004af8:	4619      	mov	r1, r3
 8004afa:	f003 ff60 	bl	80089be <HAL_UART_Receive_IT>
 8004afe:	e000      	b.n	8004b02 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8004b00:	bf00      	nop
}
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	40013800 	.word	0x40013800
 8004b0c:	40004400 	.word	0x40004400
 8004b10:	40004800 	.word	0x40004800
 8004b14:	20000f98 	.word	0x20000f98
 8004b18:	20000f88 	.word	0x20000f88
 8004b1c:	20000d48 	.word	0x20000d48
 8004b20:	20000e08 	.word	0x20000e08

08004b24 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b08a      	sub	sp, #40	; 0x28
 8004b28:	af02      	add	r7, sp, #8
 8004b2a:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a47      	ldr	r2, [pc, #284]	; (8004c50 <HAL_UART_MspInit+0x12c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d12a      	bne.n	8004b8c <HAL_UART_MspInit+0x68>
	{
		#ifdef UART1_ON_PA9_PA10
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8004b36:	4b47      	ldr	r3, [pc, #284]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	4a46      	ldr	r2, [pc, #280]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004b3c:	f043 0304 	orr.w	r3, r3, #4
 8004b40:	6193      	str	r3, [r2, #24]
 8004b42:	4b44      	ldr	r3, [pc, #272]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	f003 0304 	and.w	r3, r3, #4
 8004b4a:	61fb      	str	r3, [r7, #28]
 8004b4c:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8004b4e:	2303      	movs	r3, #3
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	2301      	movs	r3, #1
 8004b54:	2202      	movs	r2, #2
 8004b56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b5a:	483f      	ldr	r0, [pc, #252]	; (8004c58 <HAL_UART_MspInit+0x134>)
 8004b5c:	f7fe fb68 	bl	8003230 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004b60:	2303      	movs	r3, #3
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	2301      	movs	r3, #1
 8004b66:	2200      	movs	r2, #0
 8004b68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b6c:	483a      	ldr	r0, [pc, #232]	; (8004c58 <HAL_UART_MspInit+0x134>)
 8004b6e:	f7fe fb5f 	bl	8003230 <BSP_GPIO_PinCfg>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART1_ENABLE();
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8004b72:	4b38      	ldr	r3, [pc, #224]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	4a37      	ldr	r2, [pc, #220]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b7c:	6193      	str	r3, [r2, #24]
 8004b7e:	4b35      	ldr	r3, [pc, #212]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b86:	61bb      	str	r3, [r7, #24]
 8004b88:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8004b8a:	e05c      	b.n	8004c46 <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART2)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a32      	ldr	r2, [pc, #200]	; (8004c5c <HAL_UART_MspInit+0x138>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d128      	bne.n	8004be8 <HAL_UART_MspInit+0xc4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8004b96:	4b2f      	ldr	r3, [pc, #188]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	4a2e      	ldr	r2, [pc, #184]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004b9c:	f043 0304 	orr.w	r3, r3, #4
 8004ba0:	6193      	str	r3, [r2, #24]
 8004ba2:	4b2c      	ldr	r3, [pc, #176]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	f003 0304 	and.w	r3, r3, #4
 8004baa:	617b      	str	r3, [r7, #20]
 8004bac:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8004bae:	2303      	movs	r3, #3
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	2104      	movs	r1, #4
 8004bb8:	4827      	ldr	r0, [pc, #156]	; (8004c58 <HAL_UART_MspInit+0x134>)
 8004bba:	f7fe fb39 	bl	8003230 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	2108      	movs	r1, #8
 8004bc8:	4823      	ldr	r0, [pc, #140]	; (8004c58 <HAL_UART_MspInit+0x134>)
 8004bca:	f7fe fb31 	bl	8003230 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8004bce:	4b21      	ldr	r3, [pc, #132]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	4a20      	ldr	r2, [pc, #128]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004bd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bd8:	61d3      	str	r3, [r2, #28]
 8004bda:	4b1e      	ldr	r3, [pc, #120]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be2:	613b      	str	r3, [r7, #16]
 8004be4:	693b      	ldr	r3, [r7, #16]
}
 8004be6:	e02e      	b.n	8004c46 <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART3)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a1c      	ldr	r2, [pc, #112]	; (8004c60 <HAL_UART_MspInit+0x13c>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d129      	bne.n	8004c46 <HAL_UART_MspInit+0x122>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8004bf2:	4b18      	ldr	r3, [pc, #96]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	4a17      	ldr	r2, [pc, #92]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004bf8:	f043 0308 	orr.w	r3, r3, #8
 8004bfc:	6193      	str	r3, [r2, #24]
 8004bfe:	4b15      	ldr	r3, [pc, #84]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	9300      	str	r3, [sp, #0]
 8004c0e:	2301      	movs	r3, #1
 8004c10:	2202      	movs	r2, #2
 8004c12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c16:	4813      	ldr	r0, [pc, #76]	; (8004c64 <HAL_UART_MspInit+0x140>)
 8004c18:	f7fe fb0a 	bl	8003230 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	9300      	str	r3, [sp, #0]
 8004c20:	2301      	movs	r3, #1
 8004c22:	2200      	movs	r2, #0
 8004c24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c28:	480e      	ldr	r0, [pc, #56]	; (8004c64 <HAL_UART_MspInit+0x140>)
 8004c2a:	f7fe fb01 	bl	8003230 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8004c2e:	4b09      	ldr	r3, [pc, #36]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	4a08      	ldr	r2, [pc, #32]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c38:	61d3      	str	r3, [r2, #28]
 8004c3a:	4b06      	ldr	r3, [pc, #24]	; (8004c54 <HAL_UART_MspInit+0x130>)
 8004c3c:	69db      	ldr	r3, [r3, #28]
 8004c3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c42:	60bb      	str	r3, [r7, #8]
 8004c44:	68bb      	ldr	r3, [r7, #8]
}
 8004c46:	bf00      	nop
 8004c48:	3720      	adds	r7, #32
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	40013800 	.word	0x40013800
 8004c54:	40021000 	.word	0x40021000
 8004c58:	40010800 	.word	0x40010800
 8004c5c:	40004400 	.word	0x40004400
 8004c60:	40004800 	.word	0x40004800
 8004c64:	40010c00 	.word	0x40010c00

08004c68 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d106      	bne.n	8004c86 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2222      	movs	r2, #34	; 0x22
 8004c82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bc80      	pop	{r7}
 8004c8e:	4770      	bx	lr

08004c90 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8004c94:	4b03      	ldr	r3, [pc, #12]	; (8004ca4 <WWDG_IRQHandler+0x14>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4903      	ldr	r1, [pc, #12]	; (8004ca8 <WWDG_IRQHandler+0x18>)
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7fe fe8c 	bl	80039b8 <dump_printf>
	while(1);
 8004ca0:	e7fe      	b.n	8004ca0 <WWDG_IRQHandler+0x10>
 8004ca2:	bf00      	nop
 8004ca4:	20000040 	.word	0x20000040
 8004ca8:	08011724 	.word	0x08011724

08004cac <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8004cb0:	4b03      	ldr	r3, [pc, #12]	; (8004cc0 <PVD_IRQHandler+0x14>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4903      	ldr	r1, [pc, #12]	; (8004cc4 <PVD_IRQHandler+0x18>)
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7fe fe7e 	bl	80039b8 <dump_printf>
	while(1);
 8004cbc:	e7fe      	b.n	8004cbc <PVD_IRQHandler+0x10>
 8004cbe:	bf00      	nop
 8004cc0:	20000040 	.word	0x20000040
 8004cc4:	0801172c 	.word	0x0801172c

08004cc8 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8004ccc:	4b03      	ldr	r3, [pc, #12]	; (8004cdc <TAMPER_IRQHandler+0x14>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4903      	ldr	r1, [pc, #12]	; (8004ce0 <TAMPER_IRQHandler+0x18>)
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fe fe70 	bl	80039b8 <dump_printf>
	while(1);
 8004cd8:	e7fe      	b.n	8004cd8 <TAMPER_IRQHandler+0x10>
 8004cda:	bf00      	nop
 8004cdc:	20000040 	.word	0x20000040
 8004ce0:	08011730 	.word	0x08011730

08004ce4 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8004ce8:	4b03      	ldr	r3, [pc, #12]	; (8004cf8 <RTC_IRQHandler+0x14>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4903      	ldr	r1, [pc, #12]	; (8004cfc <RTC_IRQHandler+0x18>)
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7fe fe62 	bl	80039b8 <dump_printf>
	while(1);
 8004cf4:	e7fe      	b.n	8004cf4 <RTC_IRQHandler+0x10>
 8004cf6:	bf00      	nop
 8004cf8:	20000040 	.word	0x20000040
 8004cfc:	08011738 	.word	0x08011738

08004d00 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8004d04:	4b03      	ldr	r3, [pc, #12]	; (8004d14 <FLASH_IRQHandler+0x14>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4903      	ldr	r1, [pc, #12]	; (8004d18 <FLASH_IRQHandler+0x18>)
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7fe fe54 	bl	80039b8 <dump_printf>
	while(1);
 8004d10:	e7fe      	b.n	8004d10 <FLASH_IRQHandler+0x10>
 8004d12:	bf00      	nop
 8004d14:	20000040 	.word	0x20000040
 8004d18:	0801173c 	.word	0x0801173c

08004d1c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8004d20:	4b03      	ldr	r3, [pc, #12]	; (8004d30 <RCC_IRQHandler+0x14>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4903      	ldr	r1, [pc, #12]	; (8004d34 <RCC_IRQHandler+0x18>)
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7fe fe46 	bl	80039b8 <dump_printf>
	while(1);
 8004d2c:	e7fe      	b.n	8004d2c <RCC_IRQHandler+0x10>
 8004d2e:	bf00      	nop
 8004d30:	20000040 	.word	0x20000040
 8004d34:	08011744 	.word	0x08011744

08004d38 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8004d3c:	4b03      	ldr	r3, [pc, #12]	; (8004d4c <DMA1_Channel2_IRQHandler+0x14>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4903      	ldr	r1, [pc, #12]	; (8004d50 <DMA1_Channel2_IRQHandler+0x18>)
 8004d42:	4618      	mov	r0, r3
 8004d44:	f7fe fe38 	bl	80039b8 <dump_printf>
	while(1);
 8004d48:	e7fe      	b.n	8004d48 <DMA1_Channel2_IRQHandler+0x10>
 8004d4a:	bf00      	nop
 8004d4c:	20000040 	.word	0x20000040
 8004d50:	08011780 	.word	0x08011780

08004d54 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8004d58:	4b03      	ldr	r3, [pc, #12]	; (8004d68 <DMA1_Channel3_IRQHandler+0x14>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4903      	ldr	r1, [pc, #12]	; (8004d6c <DMA1_Channel3_IRQHandler+0x18>)
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7fe fe2a 	bl	80039b8 <dump_printf>
	while(1);
 8004d64:	e7fe      	b.n	8004d64 <DMA1_Channel3_IRQHandler+0x10>
 8004d66:	bf00      	nop
 8004d68:	20000040 	.word	0x20000040
 8004d6c:	08011790 	.word	0x08011790

08004d70 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8004d74:	4b03      	ldr	r3, [pc, #12]	; (8004d84 <DMA1_Channel4_IRQHandler+0x14>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4903      	ldr	r1, [pc, #12]	; (8004d88 <DMA1_Channel4_IRQHandler+0x18>)
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7fe fe1c 	bl	80039b8 <dump_printf>
	while(1);
 8004d80:	e7fe      	b.n	8004d80 <DMA1_Channel4_IRQHandler+0x10>
 8004d82:	bf00      	nop
 8004d84:	20000040 	.word	0x20000040
 8004d88:	080117a0 	.word	0x080117a0

08004d8c <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8004d90:	4b03      	ldr	r3, [pc, #12]	; (8004da0 <DMA1_Channel5_IRQHandler+0x14>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4903      	ldr	r1, [pc, #12]	; (8004da4 <DMA1_Channel5_IRQHandler+0x18>)
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7fe fe0e 	bl	80039b8 <dump_printf>
	while(1);
 8004d9c:	e7fe      	b.n	8004d9c <DMA1_Channel5_IRQHandler+0x10>
 8004d9e:	bf00      	nop
 8004da0:	20000040 	.word	0x20000040
 8004da4:	080117b0 	.word	0x080117b0

08004da8 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8004dac:	4b03      	ldr	r3, [pc, #12]	; (8004dbc <DMA1_Channel6_IRQHandler+0x14>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4903      	ldr	r1, [pc, #12]	; (8004dc0 <DMA1_Channel6_IRQHandler+0x18>)
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fe fe00 	bl	80039b8 <dump_printf>
	while(1);
 8004db8:	e7fe      	b.n	8004db8 <DMA1_Channel6_IRQHandler+0x10>
 8004dba:	bf00      	nop
 8004dbc:	20000040 	.word	0x20000040
 8004dc0:	080117c0 	.word	0x080117c0

08004dc4 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8004dc8:	4b03      	ldr	r3, [pc, #12]	; (8004dd8 <DMA1_Channel7_IRQHandler+0x14>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4903      	ldr	r1, [pc, #12]	; (8004ddc <DMA1_Channel7_IRQHandler+0x18>)
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7fe fdf2 	bl	80039b8 <dump_printf>
	while(1);
 8004dd4:	e7fe      	b.n	8004dd4 <DMA1_Channel7_IRQHandler+0x10>
 8004dd6:	bf00      	nop
 8004dd8:	20000040 	.word	0x20000040
 8004ddc:	080117d0 	.word	0x080117d0

08004de0 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8004de4:	4b03      	ldr	r3, [pc, #12]	; (8004df4 <ADC1_2_IRQHandler+0x14>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4903      	ldr	r1, [pc, #12]	; (8004df8 <ADC1_2_IRQHandler+0x18>)
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7fe fde4 	bl	80039b8 <dump_printf>
	while(1);
 8004df0:	e7fe      	b.n	8004df0 <ADC1_2_IRQHandler+0x10>
 8004df2:	bf00      	nop
 8004df4:	20000040 	.word	0x20000040
 8004df8:	080117e0 	.word	0x080117e0

08004dfc <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8004e00:	4b03      	ldr	r3, [pc, #12]	; (8004e10 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4903      	ldr	r1, [pc, #12]	; (8004e14 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7fe fdd6 	bl	80039b8 <dump_printf>
	while(1);
 8004e0c:	e7fe      	b.n	8004e0c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8004e0e:	bf00      	nop
 8004e10:	20000040 	.word	0x20000040
 8004e14:	080117e8 	.word	0x080117e8

08004e18 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8004e1c:	4b03      	ldr	r3, [pc, #12]	; (8004e2c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4903      	ldr	r1, [pc, #12]	; (8004e30 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7fe fdc8 	bl	80039b8 <dump_printf>
	while(1);
 8004e28:	e7fe      	b.n	8004e28 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8004e2a:	bf00      	nop
 8004e2c:	20000040 	.word	0x20000040
 8004e30:	080117f8 	.word	0x080117f8

08004e34 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8004e38:	4b03      	ldr	r3, [pc, #12]	; (8004e48 <CAN1_RX1_IRQHandler+0x14>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4903      	ldr	r1, [pc, #12]	; (8004e4c <CAN1_RX1_IRQHandler+0x18>)
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7fe fdba 	bl	80039b8 <dump_printf>
	while(1);
 8004e44:	e7fe      	b.n	8004e44 <CAN1_RX1_IRQHandler+0x10>
 8004e46:	bf00      	nop
 8004e48:	20000040 	.word	0x20000040
 8004e4c:	08011808 	.word	0x08011808

08004e50 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8004e54:	4b03      	ldr	r3, [pc, #12]	; (8004e64 <CAN1_SCE_IRQHandler+0x14>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4903      	ldr	r1, [pc, #12]	; (8004e68 <CAN1_SCE_IRQHandler+0x18>)
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7fe fdac 	bl	80039b8 <dump_printf>
	while(1);
 8004e60:	e7fe      	b.n	8004e60 <CAN1_SCE_IRQHandler+0x10>
 8004e62:	bf00      	nop
 8004e64:	20000040 	.word	0x20000040
 8004e68:	08011814 	.word	0x08011814

08004e6c <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8004e70:	4b03      	ldr	r3, [pc, #12]	; (8004e80 <TIM1_BRK_IRQHandler+0x14>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4903      	ldr	r1, [pc, #12]	; (8004e84 <TIM1_BRK_IRQHandler+0x18>)
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fe fd9e 	bl	80039b8 <dump_printf>
	while(1);
 8004e7c:	e7fe      	b.n	8004e7c <TIM1_BRK_IRQHandler+0x10>
 8004e7e:	bf00      	nop
 8004e80:	20000040 	.word	0x20000040
 8004e84:	08011828 	.word	0x08011828

08004e88 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8004e8c:	4b03      	ldr	r3, [pc, #12]	; (8004e9c <TIM1_TRG_COM_IRQHandler+0x14>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4903      	ldr	r1, [pc, #12]	; (8004ea0 <TIM1_TRG_COM_IRQHandler+0x18>)
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7fe fd90 	bl	80039b8 <dump_printf>
	while(1);
 8004e98:	e7fe      	b.n	8004e98 <TIM1_TRG_COM_IRQHandler+0x10>
 8004e9a:	bf00      	nop
 8004e9c:	20000040 	.word	0x20000040
 8004ea0:	0801183c 	.word	0x0801183c

08004ea4 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8004ea8:	4b03      	ldr	r3, [pc, #12]	; (8004eb8 <TIM1_CC_IRQHandler+0x14>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4903      	ldr	r1, [pc, #12]	; (8004ebc <TIM1_CC_IRQHandler+0x18>)
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fe fd82 	bl	80039b8 <dump_printf>
	while(1);
 8004eb4:	e7fe      	b.n	8004eb4 <TIM1_CC_IRQHandler+0x10>
 8004eb6:	bf00      	nop
 8004eb8:	20000040 	.word	0x20000040
 8004ebc:	0801184c 	.word	0x0801184c

08004ec0 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8004ec4:	4b03      	ldr	r3, [pc, #12]	; (8004ed4 <I2C1_EV_IRQHandler+0x14>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4903      	ldr	r1, [pc, #12]	; (8004ed8 <I2C1_EV_IRQHandler+0x18>)
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7fe fd74 	bl	80039b8 <dump_printf>
	while(1);
 8004ed0:	e7fe      	b.n	8004ed0 <I2C1_EV_IRQHandler+0x10>
 8004ed2:	bf00      	nop
 8004ed4:	20000040 	.word	0x20000040
 8004ed8:	0801186c 	.word	0x0801186c

08004edc <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8004ee0:	4b03      	ldr	r3, [pc, #12]	; (8004ef0 <I2C1_ER_IRQHandler+0x14>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4903      	ldr	r1, [pc, #12]	; (8004ef4 <I2C1_ER_IRQHandler+0x18>)
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f7fe fd66 	bl	80039b8 <dump_printf>
	while(1);
 8004eec:	e7fe      	b.n	8004eec <I2C1_ER_IRQHandler+0x10>
 8004eee:	bf00      	nop
 8004ef0:	20000040 	.word	0x20000040
 8004ef4:	08011874 	.word	0x08011874

08004ef8 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8004efc:	4b03      	ldr	r3, [pc, #12]	; (8004f0c <I2C2_EV_IRQHandler+0x14>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4903      	ldr	r1, [pc, #12]	; (8004f10 <I2C2_EV_IRQHandler+0x18>)
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7fe fd58 	bl	80039b8 <dump_printf>
	while(1);
 8004f08:	e7fe      	b.n	8004f08 <I2C2_EV_IRQHandler+0x10>
 8004f0a:	bf00      	nop
 8004f0c:	20000040 	.word	0x20000040
 8004f10:	0801187c 	.word	0x0801187c

08004f14 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8004f18:	4b03      	ldr	r3, [pc, #12]	; (8004f28 <I2C2_ER_IRQHandler+0x14>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4903      	ldr	r1, [pc, #12]	; (8004f2c <I2C2_ER_IRQHandler+0x18>)
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7fe fd4a 	bl	80039b8 <dump_printf>
	while(1);
 8004f24:	e7fe      	b.n	8004f24 <I2C2_ER_IRQHandler+0x10>
 8004f26:	bf00      	nop
 8004f28:	20000040 	.word	0x20000040
 8004f2c:	08011884 	.word	0x08011884

08004f30 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8004f34:	4b03      	ldr	r3, [pc, #12]	; (8004f44 <SPI1_IRQHandler+0x14>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4903      	ldr	r1, [pc, #12]	; (8004f48 <SPI1_IRQHandler+0x18>)
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f7fe fd3c 	bl	80039b8 <dump_printf>
	while(1);
 8004f40:	e7fe      	b.n	8004f40 <SPI1_IRQHandler+0x10>
 8004f42:	bf00      	nop
 8004f44:	20000040 	.word	0x20000040
 8004f48:	0801188c 	.word	0x0801188c

08004f4c <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8004f50:	4b03      	ldr	r3, [pc, #12]	; (8004f60 <SPI2_IRQHandler+0x14>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4903      	ldr	r1, [pc, #12]	; (8004f64 <SPI2_IRQHandler+0x18>)
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7fe fd2e 	bl	80039b8 <dump_printf>
	while(1);
 8004f5c:	e7fe      	b.n	8004f5c <SPI2_IRQHandler+0x10>
 8004f5e:	bf00      	nop
 8004f60:	20000040 	.word	0x20000040
 8004f64:	08011894 	.word	0x08011894

08004f68 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8004f6c:	4b03      	ldr	r3, [pc, #12]	; (8004f7c <RTC_Alarm_IRQHandler+0x14>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4903      	ldr	r1, [pc, #12]	; (8004f80 <RTC_Alarm_IRQHandler+0x18>)
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7fe fd20 	bl	80039b8 <dump_printf>
	while(1);
 8004f78:	e7fe      	b.n	8004f78 <RTC_Alarm_IRQHandler+0x10>
 8004f7a:	bf00      	nop
 8004f7c:	20000040 	.word	0x20000040
 8004f80:	080118c0 	.word	0x080118c0

08004f84 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8004f88:	4b03      	ldr	r3, [pc, #12]	; (8004f98 <USBWakeUp_IRQHandler+0x14>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4903      	ldr	r1, [pc, #12]	; (8004f9c <USBWakeUp_IRQHandler+0x18>)
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f7fe fd12 	bl	80039b8 <dump_printf>
}
 8004f94:	bf00      	nop
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	20000040 	.word	0x20000040
 8004f9c:	080118cc 	.word	0x080118cc

08004fa0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004fa4:	4b15      	ldr	r3, [pc, #84]	; (8004ffc <SystemInit+0x5c>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a14      	ldr	r2, [pc, #80]	; (8004ffc <SystemInit+0x5c>)
 8004faa:	f043 0301 	orr.w	r3, r3, #1
 8004fae:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8004fb0:	4b12      	ldr	r3, [pc, #72]	; (8004ffc <SystemInit+0x5c>)
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	4911      	ldr	r1, [pc, #68]	; (8004ffc <SystemInit+0x5c>)
 8004fb6:	4b12      	ldr	r3, [pc, #72]	; (8005000 <SystemInit+0x60>)
 8004fb8:	4013      	ands	r3, r2
 8004fba:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004fbc:	4b0f      	ldr	r3, [pc, #60]	; (8004ffc <SystemInit+0x5c>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a0e      	ldr	r2, [pc, #56]	; (8004ffc <SystemInit+0x5c>)
 8004fc2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fca:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004fcc:	4b0b      	ldr	r3, [pc, #44]	; (8004ffc <SystemInit+0x5c>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a0a      	ldr	r2, [pc, #40]	; (8004ffc <SystemInit+0x5c>)
 8004fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fd6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8004fd8:	4b08      	ldr	r3, [pc, #32]	; (8004ffc <SystemInit+0x5c>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	4a07      	ldr	r2, [pc, #28]	; (8004ffc <SystemInit+0x5c>)
 8004fde:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004fe2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8004fe4:	4b05      	ldr	r3, [pc, #20]	; (8004ffc <SystemInit+0x5c>)
 8004fe6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004fea:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004fec:	4b05      	ldr	r3, [pc, #20]	; (8005004 <SystemInit+0x64>)
 8004fee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004ff2:	609a      	str	r2, [r3, #8]
#endif 
}
 8004ff4:	bf00      	nop
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bc80      	pop	{r7}
 8004ffa:	4770      	bx	lr
 8004ffc:	40021000 	.word	0x40021000
 8005000:	f8ff0000 	.word	0xf8ff0000
 8005004:	e000ed00 	.word	0xe000ed00

08005008 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800500e:	2300      	movs	r3, #0
 8005010:	60fb      	str	r3, [r7, #12]
 8005012:	2300      	movs	r3, #0
 8005014:	60bb      	str	r3, [r7, #8]
 8005016:	2300      	movs	r3, #0
 8005018:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800501a:	4b2f      	ldr	r3, [pc, #188]	; (80050d8 <SystemCoreClockUpdate+0xd0>)
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	f003 030c 	and.w	r3, r3, #12
 8005022:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2b08      	cmp	r3, #8
 8005028:	d011      	beq.n	800504e <SystemCoreClockUpdate+0x46>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2b08      	cmp	r3, #8
 800502e:	d83a      	bhi.n	80050a6 <SystemCoreClockUpdate+0x9e>
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <SystemCoreClockUpdate+0x36>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2b04      	cmp	r3, #4
 800503a:	d004      	beq.n	8005046 <SystemCoreClockUpdate+0x3e>
 800503c:	e033      	b.n	80050a6 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800503e:	4b27      	ldr	r3, [pc, #156]	; (80050dc <SystemCoreClockUpdate+0xd4>)
 8005040:	4a27      	ldr	r2, [pc, #156]	; (80050e0 <SystemCoreClockUpdate+0xd8>)
 8005042:	601a      	str	r2, [r3, #0]
      break;
 8005044:	e033      	b.n	80050ae <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8005046:	4b25      	ldr	r3, [pc, #148]	; (80050dc <SystemCoreClockUpdate+0xd4>)
 8005048:	4a25      	ldr	r2, [pc, #148]	; (80050e0 <SystemCoreClockUpdate+0xd8>)
 800504a:	601a      	str	r2, [r3, #0]
      break;
 800504c:	e02f      	b.n	80050ae <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800504e:	4b22      	ldr	r3, [pc, #136]	; (80050d8 <SystemCoreClockUpdate+0xd0>)
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005056:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8005058:	4b1f      	ldr	r3, [pc, #124]	; (80050d8 <SystemCoreClockUpdate+0xd0>)
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005060:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	0c9b      	lsrs	r3, r3, #18
 8005066:	3302      	adds	r3, #2
 8005068:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d106      	bne.n	800507e <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	4a1c      	ldr	r2, [pc, #112]	; (80050e4 <SystemCoreClockUpdate+0xdc>)
 8005074:	fb02 f303 	mul.w	r3, r2, r3
 8005078:	4a18      	ldr	r2, [pc, #96]	; (80050dc <SystemCoreClockUpdate+0xd4>)
 800507a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 800507c:	e017      	b.n	80050ae <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800507e:	4b16      	ldr	r3, [pc, #88]	; (80050d8 <SystemCoreClockUpdate+0xd0>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005086:	2b00      	cmp	r3, #0
 8005088:	d006      	beq.n	8005098 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	4a15      	ldr	r2, [pc, #84]	; (80050e4 <SystemCoreClockUpdate+0xdc>)
 800508e:	fb02 f303 	mul.w	r3, r2, r3
 8005092:	4a12      	ldr	r2, [pc, #72]	; (80050dc <SystemCoreClockUpdate+0xd4>)
 8005094:	6013      	str	r3, [r2, #0]
      break;
 8005096:	e00a      	b.n	80050ae <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	4a11      	ldr	r2, [pc, #68]	; (80050e0 <SystemCoreClockUpdate+0xd8>)
 800509c:	fb02 f303 	mul.w	r3, r2, r3
 80050a0:	4a0e      	ldr	r2, [pc, #56]	; (80050dc <SystemCoreClockUpdate+0xd4>)
 80050a2:	6013      	str	r3, [r2, #0]
      break;
 80050a4:	e003      	b.n	80050ae <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80050a6:	4b0d      	ldr	r3, [pc, #52]	; (80050dc <SystemCoreClockUpdate+0xd4>)
 80050a8:	4a0d      	ldr	r2, [pc, #52]	; (80050e0 <SystemCoreClockUpdate+0xd8>)
 80050aa:	601a      	str	r2, [r3, #0]
      break;
 80050ac:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80050ae:	4b0a      	ldr	r3, [pc, #40]	; (80050d8 <SystemCoreClockUpdate+0xd0>)
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	091b      	lsrs	r3, r3, #4
 80050b4:	f003 030f 	and.w	r3, r3, #15
 80050b8:	4a0b      	ldr	r2, [pc, #44]	; (80050e8 <SystemCoreClockUpdate+0xe0>)
 80050ba:	5cd3      	ldrb	r3, [r2, r3]
 80050bc:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80050be:	4b07      	ldr	r3, [pc, #28]	; (80050dc <SystemCoreClockUpdate+0xd4>)
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	fa22 f303 	lsr.w	r3, r2, r3
 80050c8:	4a04      	ldr	r2, [pc, #16]	; (80050dc <SystemCoreClockUpdate+0xd4>)
 80050ca:	6013      	str	r3, [r2, #0]
}
 80050cc:	bf00      	nop
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bc80      	pop	{r7}
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	40021000 	.word	0x40021000
 80050dc:	20000044 	.word	0x20000044
 80050e0:	007a1200 	.word	0x007a1200
 80050e4:	003d0900 	.word	0x003d0900
 80050e8:	080118f0 	.word	0x080118f0

080050ec <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80050f2:	2300      	movs	r3, #0
 80050f4:	71fb      	strb	r3, [r7, #7]
 80050f6:	e007      	b.n	8005108 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80050f8:	79fb      	ldrb	r3, [r7, #7]
 80050fa:	4a0b      	ldr	r2, [pc, #44]	; (8005128 <Systick_init+0x3c>)
 80050fc:	2100      	movs	r1, #0
 80050fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8005102:	79fb      	ldrb	r3, [r7, #7]
 8005104:	3301      	adds	r3, #1
 8005106:	71fb      	strb	r3, [r7, #7]
 8005108:	79fb      	ldrb	r3, [r7, #7]
 800510a:	2b0f      	cmp	r3, #15
 800510c:	d9f4      	bls.n	80050f8 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 800510e:	2200      	movs	r2, #0
 8005110:	2100      	movs	r1, #0
 8005112:	f04f 30ff 	mov.w	r0, #4294967295
 8005116:	f001 fa8c 	bl	8006632 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800511a:	4b04      	ldr	r3, [pc, #16]	; (800512c <Systick_init+0x40>)
 800511c:	2201      	movs	r2, #1
 800511e:	601a      	str	r2, [r3, #0]
}
 8005120:	bf00      	nop
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	20000fb0 	.word	0x20000fb0
 800512c:	20000ff0 	.word	0x20000ff0

08005130 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8005136:	f001 f965 	bl	8006404 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800513a:	f001 fab0 	bl	800669e <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800513e:	4b0f      	ldr	r3, [pc, #60]	; (800517c <SysTick_Handler+0x4c>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d101      	bne.n	800514a <SysTick_Handler+0x1a>
		Systick_init();
 8005146:	f7ff ffd1 	bl	80050ec <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800514a:	2300      	movs	r3, #0
 800514c:	71fb      	strb	r3, [r7, #7]
 800514e:	e00d      	b.n	800516c <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8005150:	79fb      	ldrb	r3, [r7, #7]
 8005152:	4a0b      	ldr	r2, [pc, #44]	; (8005180 <SysTick_Handler+0x50>)
 8005154:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d004      	beq.n	8005166 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 800515c:	79fb      	ldrb	r3, [r7, #7]
 800515e:	4a08      	ldr	r2, [pc, #32]	; (8005180 <SysTick_Handler+0x50>)
 8005160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005164:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8005166:	79fb      	ldrb	r3, [r7, #7]
 8005168:	3301      	adds	r3, #1
 800516a:	71fb      	strb	r3, [r7, #7]
 800516c:	79fb      	ldrb	r3, [r7, #7]
 800516e:	2b0f      	cmp	r3, #15
 8005170:	d9ee      	bls.n	8005150 <SysTick_Handler+0x20>
	}
}
 8005172:	bf00      	nop
 8005174:	bf00      	nop
 8005176:	3708      	adds	r7, #8
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	20000ff0 	.word	0x20000ff0
 8005180:	20000fb0 	.word	0x20000fb0

08005184 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 800518c:	4b10      	ldr	r3, [pc, #64]	; (80051d0 <Systick_add_callback_function+0x4c>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d101      	bne.n	8005198 <Systick_add_callback_function+0x14>
		Systick_init();
 8005194:	f7ff ffaa 	bl	80050ec <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8005198:	2300      	movs	r3, #0
 800519a:	73fb      	strb	r3, [r7, #15]
 800519c:	e00f      	b.n	80051be <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 800519e:	7bfb      	ldrb	r3, [r7, #15]
 80051a0:	4a0c      	ldr	r2, [pc, #48]	; (80051d4 <Systick_add_callback_function+0x50>)
 80051a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d106      	bne.n	80051b8 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 80051aa:	7bfb      	ldrb	r3, [r7, #15]
 80051ac:	4909      	ldr	r1, [pc, #36]	; (80051d4 <Systick_add_callback_function+0x50>)
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e006      	b.n	80051c6 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80051b8:	7bfb      	ldrb	r3, [r7, #15]
 80051ba:	3301      	adds	r3, #1
 80051bc:	73fb      	strb	r3, [r7, #15]
 80051be:	7bfb      	ldrb	r3, [r7, #15]
 80051c0:	2b0f      	cmp	r3, #15
 80051c2:	d9ec      	bls.n	800519e <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 80051c4:	2300      	movs	r3, #0

}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3710      	adds	r7, #16
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	20000ff0 	.word	0x20000ff0
 80051d4:	20000fb0 	.word	0x20000fb0

080051d8 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	//BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80051de:	2303      	movs	r3, #3
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	2300      	movs	r3, #0
 80051e4:	2201      	movs	r2, #1
 80051e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051ea:	4818      	ldr	r0, [pc, #96]	; (800524c <ILI9341_Init+0x74>)
 80051ec:	f7fe f820 	bl	8003230 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	//BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80051f0:	2303      	movs	r3, #3
 80051f2:	9300      	str	r3, [sp, #0]
 80051f4:	2300      	movs	r3, #0
 80051f6:	2201      	movs	r2, #1
 80051f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80051fc:	4813      	ldr	r0, [pc, #76]	; (800524c <ILI9341_Init+0x74>)
 80051fe:	f7fe f817 	bl	8003230 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	//BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8005202:	2303      	movs	r3, #3
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	2301      	movs	r3, #1
 8005208:	2201      	movs	r2, #1
 800520a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800520e:	480f      	ldr	r0, [pc, #60]	; (800524c <ILI9341_Init+0x74>)
 8005210:	f7fe f80e 	bl	8003230 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8005214:	2201      	movs	r2, #1
 8005216:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800521a:	480c      	ldr	r0, [pc, #48]	; (800524c <ILI9341_Init+0x74>)
 800521c:	f001 fd63 	bl	8006ce6 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8005220:	480b      	ldr	r0, [pc, #44]	; (8005250 <ILI9341_Init+0x78>)
 8005222:	f7fe f835 	bl	8003290 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8005226:	f000 f819 	bl	800525c <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 800522a:	4b0a      	ldr	r3, [pc, #40]	; (8005254 <ILI9341_Init+0x7c>)
 800522c:	2200      	movs	r2, #0
 800522e:	801a      	strh	r2, [r3, #0]
 8005230:	4b08      	ldr	r3, [pc, #32]	; (8005254 <ILI9341_Init+0x7c>)
 8005232:	881a      	ldrh	r2, [r3, #0]
 8005234:	4b08      	ldr	r3, [pc, #32]	; (8005258 <ILI9341_Init+0x80>)
 8005236:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8005238:	2000      	movs	r0, #0
 800523a:	f000 fa71 	bl	8005720 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800523e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005242:	f000 f9f7 	bl	8005634 <ILI9341_Fill>
}
 8005246:	bf00      	nop
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40010800 	.word	0x40010800
 8005250:	40013000 	.word	0x40013000
 8005254:	2000111a 	.word	0x2000111a
 8005258:	20001110 	.word	0x20001110

0800525c <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 800525c:	b580      	push	{r7, lr}
 800525e:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8005260:	2200      	movs	r2, #0
 8005262:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005266:	4898      	ldr	r0, [pc, #608]	; (80054c8 <ILI9341_InitLCD+0x26c>)
 8005268:	f001 fd3d 	bl	8006ce6 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800526c:	2014      	movs	r0, #20
 800526e:	f001 f8e5 	bl	800643c <HAL_Delay>
	ILI9341_RST_SET();
 8005272:	2201      	movs	r2, #1
 8005274:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005278:	4893      	ldr	r0, [pc, #588]	; (80054c8 <ILI9341_InitLCD+0x26c>)
 800527a:	f001 fd34 	bl	8006ce6 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	//HAL_Delay(20);
	HAL_Delay(10);
 800527e:	200a      	movs	r0, #10
 8005280:	f001 f8dc 	bl	800643c <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8005284:	2001      	movs	r0, #1
 8005286:	f000 f921 	bl	80054cc <ILI9341_SendCommand>
	//HAL_Delay(50);
	HAL_Delay(25);
 800528a:	2019      	movs	r0, #25
 800528c:	f001 f8d6 	bl	800643c <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8005290:	20cb      	movs	r0, #203	; 0xcb
 8005292:	f000 f91b 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8005296:	2039      	movs	r0, #57	; 0x39
 8005298:	f000 f93c 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 800529c:	202c      	movs	r0, #44	; 0x2c
 800529e:	f000 f939 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80052a2:	2000      	movs	r0, #0
 80052a4:	f000 f936 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 80052a8:	2034      	movs	r0, #52	; 0x34
 80052aa:	f000 f933 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 80052ae:	2002      	movs	r0, #2
 80052b0:	f000 f930 	bl	8005514 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 80052b4:	20cf      	movs	r0, #207	; 0xcf
 80052b6:	f000 f909 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80052ba:	2000      	movs	r0, #0
 80052bc:	f000 f92a 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80052c0:	20c1      	movs	r0, #193	; 0xc1
 80052c2:	f000 f927 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 80052c6:	2030      	movs	r0, #48	; 0x30
 80052c8:	f000 f924 	bl	8005514 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 80052cc:	20e8      	movs	r0, #232	; 0xe8
 80052ce:	f000 f8fd 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 80052d2:	2085      	movs	r0, #133	; 0x85
 80052d4:	f000 f91e 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80052d8:	2000      	movs	r0, #0
 80052da:	f000 f91b 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 80052de:	2078      	movs	r0, #120	; 0x78
 80052e0:	f000 f918 	bl	8005514 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 80052e4:	20ea      	movs	r0, #234	; 0xea
 80052e6:	f000 f8f1 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80052ea:	2000      	movs	r0, #0
 80052ec:	f000 f912 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80052f0:	2000      	movs	r0, #0
 80052f2:	f000 f90f 	bl	8005514 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 80052f6:	20ed      	movs	r0, #237	; 0xed
 80052f8:	f000 f8e8 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 80052fc:	2064      	movs	r0, #100	; 0x64
 80052fe:	f000 f909 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8005302:	2003      	movs	r0, #3
 8005304:	f000 f906 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8005308:	2012      	movs	r0, #18
 800530a:	f000 f903 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 800530e:	2081      	movs	r0, #129	; 0x81
 8005310:	f000 f900 	bl	8005514 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8005314:	20f7      	movs	r0, #247	; 0xf7
 8005316:	f000 f8d9 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 800531a:	2020      	movs	r0, #32
 800531c:	f000 f8fa 	bl	8005514 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8005320:	20c0      	movs	r0, #192	; 0xc0
 8005322:	f000 f8d3 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8005326:	2023      	movs	r0, #35	; 0x23
 8005328:	f000 f8f4 	bl	8005514 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 800532c:	20c1      	movs	r0, #193	; 0xc1
 800532e:	f000 f8cd 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8005332:	2010      	movs	r0, #16
 8005334:	f000 f8ee 	bl	8005514 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8005338:	20c5      	movs	r0, #197	; 0xc5
 800533a:	f000 f8c7 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 800533e:	203e      	movs	r0, #62	; 0x3e
 8005340:	f000 f8e8 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8005344:	2028      	movs	r0, #40	; 0x28
 8005346:	f000 f8e5 	bl	8005514 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 800534a:	20c7      	movs	r0, #199	; 0xc7
 800534c:	f000 f8be 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8005350:	2086      	movs	r0, #134	; 0x86
 8005352:	f000 f8df 	bl	8005514 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8005356:	2036      	movs	r0, #54	; 0x36
 8005358:	f000 f8b8 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 800535c:	2048      	movs	r0, #72	; 0x48
 800535e:	f000 f8d9 	bl	8005514 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8005362:	203a      	movs	r0, #58	; 0x3a
 8005364:	f000 f8b2 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8005368:	2055      	movs	r0, #85	; 0x55
 800536a:	f000 f8d3 	bl	8005514 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 800536e:	20b1      	movs	r0, #177	; 0xb1
 8005370:	f000 f8ac 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8005374:	2000      	movs	r0, #0
 8005376:	f000 f8cd 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 800537a:	2018      	movs	r0, #24
 800537c:	f000 f8ca 	bl	8005514 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8005380:	20b6      	movs	r0, #182	; 0xb6
 8005382:	f000 f8a3 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8005386:	2008      	movs	r0, #8
 8005388:	f000 f8c4 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 800538c:	2082      	movs	r0, #130	; 0x82
 800538e:	f000 f8c1 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8005392:	2027      	movs	r0, #39	; 0x27
 8005394:	f000 f8be 	bl	8005514 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8005398:	20f2      	movs	r0, #242	; 0xf2
 800539a:	f000 f897 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800539e:	2000      	movs	r0, #0
 80053a0:	f000 f8b8 	bl	8005514 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80053a4:	202a      	movs	r0, #42	; 0x2a
 80053a6:	f000 f891 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80053aa:	2000      	movs	r0, #0
 80053ac:	f000 f8b2 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80053b0:	2000      	movs	r0, #0
 80053b2:	f000 f8af 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80053b6:	2000      	movs	r0, #0
 80053b8:	f000 f8ac 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 80053bc:	20ef      	movs	r0, #239	; 0xef
 80053be:	f000 f8a9 	bl	8005514 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80053c2:	202b      	movs	r0, #43	; 0x2b
 80053c4:	f000 f882 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80053c8:	2000      	movs	r0, #0
 80053ca:	f000 f8a3 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80053ce:	2000      	movs	r0, #0
 80053d0:	f000 f8a0 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 80053d4:	2001      	movs	r0, #1
 80053d6:	f000 f89d 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 80053da:	203f      	movs	r0, #63	; 0x3f
 80053dc:	f000 f89a 	bl	8005514 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 80053e0:	2026      	movs	r0, #38	; 0x26
 80053e2:	f000 f873 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 80053e6:	2001      	movs	r0, #1
 80053e8:	f000 f894 	bl	8005514 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 80053ec:	20e0      	movs	r0, #224	; 0xe0
 80053ee:	f000 f86d 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 80053f2:	200f      	movs	r0, #15
 80053f4:	f000 f88e 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80053f8:	2031      	movs	r0, #49	; 0x31
 80053fa:	f000 f88b 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 80053fe:	202b      	movs	r0, #43	; 0x2b
 8005400:	f000 f888 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8005404:	200c      	movs	r0, #12
 8005406:	f000 f885 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800540a:	200e      	movs	r0, #14
 800540c:	f000 f882 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8005410:	2008      	movs	r0, #8
 8005412:	f000 f87f 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8005416:	204e      	movs	r0, #78	; 0x4e
 8005418:	f000 f87c 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 800541c:	20f1      	movs	r0, #241	; 0xf1
 800541e:	f000 f879 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8005422:	2037      	movs	r0, #55	; 0x37
 8005424:	f000 f876 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8005428:	2007      	movs	r0, #7
 800542a:	f000 f873 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 800542e:	2010      	movs	r0, #16
 8005430:	f000 f870 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8005434:	2003      	movs	r0, #3
 8005436:	f000 f86d 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800543a:	200e      	movs	r0, #14
 800543c:	f000 f86a 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8005440:	2009      	movs	r0, #9
 8005442:	f000 f867 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8005446:	2000      	movs	r0, #0
 8005448:	f000 f864 	bl	8005514 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 800544c:	20e1      	movs	r0, #225	; 0xe1
 800544e:	f000 f83d 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8005452:	2000      	movs	r0, #0
 8005454:	f000 f85e 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8005458:	200e      	movs	r0, #14
 800545a:	f000 f85b 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 800545e:	2014      	movs	r0, #20
 8005460:	f000 f858 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8005464:	2003      	movs	r0, #3
 8005466:	f000 f855 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 800546a:	2011      	movs	r0, #17
 800546c:	f000 f852 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8005470:	2007      	movs	r0, #7
 8005472:	f000 f84f 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8005476:	2031      	movs	r0, #49	; 0x31
 8005478:	f000 f84c 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 800547c:	20c1      	movs	r0, #193	; 0xc1
 800547e:	f000 f849 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8005482:	2048      	movs	r0, #72	; 0x48
 8005484:	f000 f846 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8005488:	2008      	movs	r0, #8
 800548a:	f000 f843 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 800548e:	200f      	movs	r0, #15
 8005490:	f000 f840 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8005494:	200c      	movs	r0, #12
 8005496:	f000 f83d 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800549a:	2031      	movs	r0, #49	; 0x31
 800549c:	f000 f83a 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 80054a0:	2036      	movs	r0, #54	; 0x36
 80054a2:	f000 f837 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80054a6:	200f      	movs	r0, #15
 80054a8:	f000 f834 	bl	8005514 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 80054ac:	2011      	movs	r0, #17
 80054ae:	f000 f80d 	bl	80054cc <ILI9341_SendCommand>

	HAL_Delay(10);
 80054b2:	200a      	movs	r0, #10
 80054b4:	f000 ffc2 	bl	800643c <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 80054b8:	2029      	movs	r0, #41	; 0x29
 80054ba:	f000 f807 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 80054be:	202c      	movs	r0, #44	; 0x2c
 80054c0:	f000 f804 	bl	80054cc <ILI9341_SendCommand>
}
 80054c4:	bf00      	nop
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40010800 	.word	0x40010800

080054cc <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	4603      	mov	r3, r0
 80054d4:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 80054d6:	2200      	movs	r2, #0
 80054d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054dc:	480b      	ldr	r0, [pc, #44]	; (800550c <ILI9341_SendCommand+0x40>)
 80054de:	f001 fc02 	bl	8006ce6 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 80054e2:	2200      	movs	r2, #0
 80054e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054e8:	4808      	ldr	r0, [pc, #32]	; (800550c <ILI9341_SendCommand+0x40>)
 80054ea:	f001 fbfc 	bl	8006ce6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 80054ee:	79fb      	ldrb	r3, [r7, #7]
 80054f0:	4619      	mov	r1, r3
 80054f2:	4807      	ldr	r0, [pc, #28]	; (8005510 <ILI9341_SendCommand+0x44>)
 80054f4:	f7fe f81a 	bl	800352c <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 80054f8:	2201      	movs	r2, #1
 80054fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054fe:	4803      	ldr	r0, [pc, #12]	; (800550c <ILI9341_SendCommand+0x40>)
 8005500:	f001 fbf1 	bl	8006ce6 <HAL_GPIO_WritePin>
}
 8005504:	bf00      	nop
 8005506:	3708      	adds	r7, #8
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}
 800550c:	40010800 	.word	0x40010800
 8005510:	40013000 	.word	0x40013000

08005514 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	4603      	mov	r3, r0
 800551c:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 800551e:	2201      	movs	r2, #1
 8005520:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005524:	480b      	ldr	r0, [pc, #44]	; (8005554 <ILI9341_SendData+0x40>)
 8005526:	f001 fbde 	bl	8006ce6 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 800552a:	2200      	movs	r2, #0
 800552c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005530:	4808      	ldr	r0, [pc, #32]	; (8005554 <ILI9341_SendData+0x40>)
 8005532:	f001 fbd8 	bl	8006ce6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8005536:	79fb      	ldrb	r3, [r7, #7]
 8005538:	4619      	mov	r1, r3
 800553a:	4807      	ldr	r0, [pc, #28]	; (8005558 <ILI9341_SendData+0x44>)
 800553c:	f7fd fff6 	bl	800352c <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8005540:	2201      	movs	r2, #1
 8005542:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005546:	4803      	ldr	r0, [pc, #12]	; (8005554 <ILI9341_SendData+0x40>)
 8005548:	f001 fbcd 	bl	8006ce6 <HAL_GPIO_WritePin>
}
 800554c:	bf00      	nop
 800554e:	3708      	adds	r7, #8
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	40010800 	.word	0x40010800
 8005558:	40013000 	.word	0x40013000

0800555c <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	4603      	mov	r3, r0
 8005564:	80fb      	strh	r3, [r7, #6]
 8005566:	460b      	mov	r3, r1
 8005568:	80bb      	strh	r3, [r7, #4]
 800556a:	4613      	mov	r3, r2
 800556c:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 800556e:	88bb      	ldrh	r3, [r7, #4]
 8005570:	88fa      	ldrh	r2, [r7, #6]
 8005572:	88b9      	ldrh	r1, [r7, #4]
 8005574:	88f8      	ldrh	r0, [r7, #6]
 8005576:	f000 f813 	bl	80055a0 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 800557a:	202c      	movs	r0, #44	; 0x2c
 800557c:	f7ff ffa6 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8005580:	887b      	ldrh	r3, [r7, #2]
 8005582:	0a1b      	lsrs	r3, r3, #8
 8005584:	b29b      	uxth	r3, r3
 8005586:	b2db      	uxtb	r3, r3
 8005588:	4618      	mov	r0, r3
 800558a:	f7ff ffc3 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 800558e:	887b      	ldrh	r3, [r7, #2]
 8005590:	b2db      	uxtb	r3, r3
 8005592:	4618      	mov	r0, r3
 8005594:	f7ff ffbe 	bl	8005514 <ILI9341_SendData>
}
 8005598:	bf00      	nop
 800559a:	3708      	adds	r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80055a0:	b590      	push	{r4, r7, lr}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	4604      	mov	r4, r0
 80055a8:	4608      	mov	r0, r1
 80055aa:	4611      	mov	r1, r2
 80055ac:	461a      	mov	r2, r3
 80055ae:	4623      	mov	r3, r4
 80055b0:	80fb      	strh	r3, [r7, #6]
 80055b2:	4603      	mov	r3, r0
 80055b4:	80bb      	strh	r3, [r7, #4]
 80055b6:	460b      	mov	r3, r1
 80055b8:	807b      	strh	r3, [r7, #2]
 80055ba:	4613      	mov	r3, r2
 80055bc:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80055be:	202a      	movs	r0, #42	; 0x2a
 80055c0:	f7ff ff84 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 80055c4:	88fb      	ldrh	r3, [r7, #6]
 80055c6:	0a1b      	lsrs	r3, r3, #8
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7ff ffa1 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 80055d2:	88fb      	ldrh	r3, [r7, #6]
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff ff9c 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 80055dc:	887b      	ldrh	r3, [r7, #2]
 80055de:	0a1b      	lsrs	r3, r3, #8
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	4618      	mov	r0, r3
 80055e6:	f7ff ff95 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 80055ea:	887b      	ldrh	r3, [r7, #2]
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	4618      	mov	r0, r3
 80055f0:	f7ff ff90 	bl	8005514 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80055f4:	202b      	movs	r0, #43	; 0x2b
 80055f6:	f7ff ff69 	bl	80054cc <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 80055fa:	88bb      	ldrh	r3, [r7, #4]
 80055fc:	0a1b      	lsrs	r3, r3, #8
 80055fe:	b29b      	uxth	r3, r3
 8005600:	b2db      	uxtb	r3, r3
 8005602:	4618      	mov	r0, r3
 8005604:	f7ff ff86 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8005608:	88bb      	ldrh	r3, [r7, #4]
 800560a:	b2db      	uxtb	r3, r3
 800560c:	4618      	mov	r0, r3
 800560e:	f7ff ff81 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8005612:	883b      	ldrh	r3, [r7, #0]
 8005614:	0a1b      	lsrs	r3, r3, #8
 8005616:	b29b      	uxth	r3, r3
 8005618:	b2db      	uxtb	r3, r3
 800561a:	4618      	mov	r0, r3
 800561c:	f7ff ff7a 	bl	8005514 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8005620:	883b      	ldrh	r3, [r7, #0]
 8005622:	b2db      	uxtb	r3, r3
 8005624:	4618      	mov	r0, r3
 8005626:	f7ff ff75 	bl	8005514 <ILI9341_SendData>
}
 800562a:	bf00      	nop
 800562c:	370c      	adds	r7, #12
 800562e:	46bd      	mov	sp, r7
 8005630:	bd90      	pop	{r4, r7, pc}
	...

08005634 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af02      	add	r7, sp, #8
 800563a:	4603      	mov	r3, r0
 800563c:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 800563e:	4b08      	ldr	r3, [pc, #32]	; (8005660 <ILI9341_Fill+0x2c>)
 8005640:	881b      	ldrh	r3, [r3, #0]
 8005642:	3b01      	subs	r3, #1
 8005644:	b29a      	uxth	r2, r3
 8005646:	4b06      	ldr	r3, [pc, #24]	; (8005660 <ILI9341_Fill+0x2c>)
 8005648:	8859      	ldrh	r1, [r3, #2]
 800564a:	88fb      	ldrh	r3, [r7, #6]
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	460b      	mov	r3, r1
 8005650:	2100      	movs	r1, #0
 8005652:	2000      	movs	r0, #0
 8005654:	f000 f806 	bl	8005664 <ILI9341_INT_Fill>
}
 8005658:	bf00      	nop
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	20001114 	.word	0x20001114

08005664 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8005664:	b590      	push	{r4, r7, lr}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	4604      	mov	r4, r0
 800566c:	4608      	mov	r0, r1
 800566e:	4611      	mov	r1, r2
 8005670:	461a      	mov	r2, r3
 8005672:	4623      	mov	r3, r4
 8005674:	80fb      	strh	r3, [r7, #6]
 8005676:	4603      	mov	r3, r0
 8005678:	80bb      	strh	r3, [r7, #4]
 800567a:	460b      	mov	r3, r1
 800567c:	807b      	strh	r3, [r7, #2]
 800567e:	4613      	mov	r3, r2
 8005680:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8005682:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005684:	0a1b      	lsrs	r3, r3, #8
 8005686:	b29b      	uxth	r3, r3
 8005688:	b2db      	uxtb	r3, r3
 800568a:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 800568c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800568e:	b2db      	uxtb	r3, r3
 8005690:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8005692:	883b      	ldrh	r3, [r7, #0]
 8005694:	887a      	ldrh	r2, [r7, #2]
 8005696:	88b9      	ldrh	r1, [r7, #4]
 8005698:	88f8      	ldrh	r0, [r7, #6]
 800569a:	f7ff ff81 	bl	80055a0 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 800569e:	202c      	movs	r0, #44	; 0x2c
 80056a0:	f7ff ff14 	bl	80054cc <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 80056a4:	887a      	ldrh	r2, [r7, #2]
 80056a6:	88fb      	ldrh	r3, [r7, #6]
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	3301      	adds	r3, #1
 80056ac:	8839      	ldrh	r1, [r7, #0]
 80056ae:	88ba      	ldrh	r2, [r7, #4]
 80056b0:	1a8a      	subs	r2, r1, r2
 80056b2:	3201      	adds	r2, #1
 80056b4:	fb02 f303 	mul.w	r3, r2, r3
 80056b8:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 80056ba:	2200      	movs	r2, #0
 80056bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80056c0:	4815      	ldr	r0, [pc, #84]	; (8005718 <ILI9341_INT_Fill+0xb4>)
 80056c2:	f001 fb10 	bl	8006ce6 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 80056c6:	2201      	movs	r2, #1
 80056c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80056cc:	4812      	ldr	r0, [pc, #72]	; (8005718 <ILI9341_INT_Fill+0xb4>)
 80056ce:	f001 fb0a 	bl	8006ce6 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 80056d2:	2101      	movs	r1, #1
 80056d4:	4811      	ldr	r0, [pc, #68]	; (800571c <ILI9341_INT_Fill+0xb8>)
 80056d6:	f7fd ff97 	bl	8003608 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 80056da:	2300      	movs	r3, #0
 80056dc:	617b      	str	r3, [r7, #20]
 80056de:	e009      	b.n	80056f4 <ILI9341_INT_Fill+0x90>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 80056e0:	f107 030c 	add.w	r3, r7, #12
 80056e4:	2201      	movs	r2, #1
 80056e6:	4619      	mov	r1, r3
 80056e8:	480c      	ldr	r0, [pc, #48]	; (800571c <ILI9341_INT_Fill+0xb8>)
 80056ea:	f7fd ff55 	bl	8003598 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	3301      	adds	r3, #1
 80056f2:	617b      	str	r3, [r7, #20]
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d3f1      	bcc.n	80056e0 <ILI9341_INT_Fill+0x7c>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 80056fc:	2201      	movs	r2, #1
 80056fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005702:	4805      	ldr	r0, [pc, #20]	; (8005718 <ILI9341_INT_Fill+0xb4>)
 8005704:	f001 faef 	bl	8006ce6 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8005708:	2100      	movs	r1, #0
 800570a:	4804      	ldr	r0, [pc, #16]	; (800571c <ILI9341_INT_Fill+0xb8>)
 800570c:	f7fd ff7c 	bl	8003608 <TM_SPI_SetDataSize>
}
 8005710:	bf00      	nop
 8005712:	371c      	adds	r7, #28
 8005714:	46bd      	mov	sp, r7
 8005716:	bd90      	pop	{r4, r7, pc}
 8005718:	40010800 	.word	0x40010800
 800571c:	40013000 	.word	0x40013000

08005720 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	4603      	mov	r3, r0
 8005728:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 800572a:	2036      	movs	r0, #54	; 0x36
 800572c:	f7ff fece 	bl	80054cc <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8005730:	79fb      	ldrb	r3, [r7, #7]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d103      	bne.n	800573e <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8005736:	2058      	movs	r0, #88	; 0x58
 8005738:	f7ff feec 	bl	8005514 <ILI9341_SendData>
 800573c:	e013      	b.n	8005766 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 800573e:	79fb      	ldrb	r3, [r7, #7]
 8005740:	2b01      	cmp	r3, #1
 8005742:	d103      	bne.n	800574c <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8005744:	2088      	movs	r0, #136	; 0x88
 8005746:	f7ff fee5 	bl	8005514 <ILI9341_SendData>
 800574a:	e00c      	b.n	8005766 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 800574c:	79fb      	ldrb	r3, [r7, #7]
 800574e:	2b02      	cmp	r3, #2
 8005750:	d103      	bne.n	800575a <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8005752:	2028      	movs	r0, #40	; 0x28
 8005754:	f7ff fede 	bl	8005514 <ILI9341_SendData>
 8005758:	e005      	b.n	8005766 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 800575a:	79fb      	ldrb	r3, [r7, #7]
 800575c:	2b03      	cmp	r3, #3
 800575e:	d102      	bne.n	8005766 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8005760:	20e8      	movs	r0, #232	; 0xe8
 8005762:	f7ff fed7 	bl	8005514 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8005766:	4a0e      	ldr	r2, [pc, #56]	; (80057a0 <ILI9341_Rotate+0x80>)
 8005768:	79fb      	ldrb	r3, [r7, #7]
 800576a:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 800576c:	79fb      	ldrb	r3, [r7, #7]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d002      	beq.n	8005778 <ILI9341_Rotate+0x58>
 8005772:	79fb      	ldrb	r3, [r7, #7]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d107      	bne.n	8005788 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8005778:	4b09      	ldr	r3, [pc, #36]	; (80057a0 <ILI9341_Rotate+0x80>)
 800577a:	22f0      	movs	r2, #240	; 0xf0
 800577c:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 800577e:	4b08      	ldr	r3, [pc, #32]	; (80057a0 <ILI9341_Rotate+0x80>)
 8005780:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005784:	805a      	strh	r2, [r3, #2]
 8005786:	e007      	b.n	8005798 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8005788:	4b05      	ldr	r3, [pc, #20]	; (80057a0 <ILI9341_Rotate+0x80>)
 800578a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800578e:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8005790:	4b03      	ldr	r3, [pc, #12]	; (80057a0 <ILI9341_Rotate+0x80>)
 8005792:	22f0      	movs	r2, #240	; 0xf0
 8005794:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8005796:	bf00      	nop
 8005798:	bf00      	nop
 800579a:	3708      	adds	r7, #8
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	20001114 	.word	0x20001114

080057a4 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b088      	sub	sp, #32
 80057a8:	af02      	add	r7, sp, #8
 80057aa:	60ba      	str	r2, [r7, #8]
 80057ac:	607b      	str	r3, [r7, #4]
 80057ae:	4603      	mov	r3, r0
 80057b0:	81fb      	strh	r3, [r7, #14]
 80057b2:	460b      	mov	r3, r1
 80057b4:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 80057b6:	89fb      	ldrh	r3, [r7, #14]
 80057b8:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 80057ba:	4a31      	ldr	r2, [pc, #196]	; (8005880 <ILI9341_Puts+0xdc>)
 80057bc:	89fb      	ldrh	r3, [r7, #14]
 80057be:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80057c0:	4a30      	ldr	r2, [pc, #192]	; (8005884 <ILI9341_Puts+0xe0>)
 80057c2:	89bb      	ldrh	r3, [r7, #12]
 80057c4:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 80057c6:	e051      	b.n	800586c <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	2b0a      	cmp	r3, #10
 80057ce:	d11d      	bne.n	800580c <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	785b      	ldrb	r3, [r3, #1]
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	4b2b      	ldr	r3, [pc, #172]	; (8005884 <ILI9341_Puts+0xe0>)
 80057d8:	881b      	ldrh	r3, [r3, #0]
 80057da:	4413      	add	r3, r2
 80057dc:	b29b      	uxth	r3, r3
 80057de:	3301      	adds	r3, #1
 80057e0:	b29a      	uxth	r2, r3
 80057e2:	4b28      	ldr	r3, [pc, #160]	; (8005884 <ILI9341_Puts+0xe0>)
 80057e4:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	3301      	adds	r3, #1
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	2b0d      	cmp	r3, #13
 80057ee:	d106      	bne.n	80057fe <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 80057f0:	4b23      	ldr	r3, [pc, #140]	; (8005880 <ILI9341_Puts+0xdc>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	801a      	strh	r2, [r3, #0]
				str++;
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	3301      	adds	r3, #1
 80057fa:	60bb      	str	r3, [r7, #8]
 80057fc:	e002      	b.n	8005804 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 80057fe:	4a20      	ldr	r2, [pc, #128]	; (8005880 <ILI9341_Puts+0xdc>)
 8005800:	8afb      	ldrh	r3, [r7, #22]
 8005802:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	3301      	adds	r3, #1
 8005808:	60bb      	str	r3, [r7, #8]
			continue;
 800580a:	e02f      	b.n	800586c <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	781b      	ldrb	r3, [r3, #0]
 8005810:	2b0d      	cmp	r3, #13
 8005812:	d103      	bne.n	800581c <ILI9341_Puts+0x78>
			str++;
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	3301      	adds	r3, #1
 8005818:	60bb      	str	r3, [r7, #8]
			continue;
 800581a:	e027      	b.n	800586c <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 800581c:	4b18      	ldr	r3, [pc, #96]	; (8005880 <ILI9341_Puts+0xdc>)
 800581e:	881b      	ldrh	r3, [r3, #0]
 8005820:	461a      	mov	r2, r3
 8005822:	4b19      	ldr	r3, [pc, #100]	; (8005888 <ILI9341_Puts+0xe4>)
 8005824:	881b      	ldrh	r3, [r3, #0]
 8005826:	4619      	mov	r1, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	1acb      	subs	r3, r1, r3
 800582e:	429a      	cmp	r2, r3
 8005830:	dd0d      	ble.n	800584e <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	785b      	ldrb	r3, [r3, #1]
 8005836:	b29a      	uxth	r2, r3
 8005838:	4b12      	ldr	r3, [pc, #72]	; (8005884 <ILI9341_Puts+0xe0>)
 800583a:	881b      	ldrh	r3, [r3, #0]
 800583c:	4413      	add	r3, r2
 800583e:	b29b      	uxth	r3, r3
 8005840:	3301      	adds	r3, #1
 8005842:	b29a      	uxth	r2, r3
 8005844:	4b0f      	ldr	r3, [pc, #60]	; (8005884 <ILI9341_Puts+0xe0>)
 8005846:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8005848:	4a0d      	ldr	r2, [pc, #52]	; (8005880 <ILI9341_Puts+0xdc>)
 800584a:	8afb      	ldrh	r3, [r7, #22]
 800584c:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 800584e:	4b0c      	ldr	r3, [pc, #48]	; (8005880 <ILI9341_Puts+0xdc>)
 8005850:	8818      	ldrh	r0, [r3, #0]
 8005852:	4b0c      	ldr	r3, [pc, #48]	; (8005884 <ILI9341_Puts+0xe0>)
 8005854:	8819      	ldrh	r1, [r3, #0]
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	1c5a      	adds	r2, r3, #1
 800585a:	60ba      	str	r2, [r7, #8]
 800585c:	781a      	ldrb	r2, [r3, #0]
 800585e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005860:	9301      	str	r3, [sp, #4]
 8005862:	8c3b      	ldrh	r3, [r7, #32]
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f000 f834 	bl	80058d4 <ILI9341_Putc>
	while (*str) {
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1a9      	bne.n	80057c8 <ILI9341_Puts+0x24>
	}
}
 8005874:	bf00      	nop
 8005876:	bf00      	nop
 8005878:	3718      	adds	r7, #24
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	20001110 	.word	0x20001110
 8005884:	2000111a 	.word	0x2000111a
 8005888:	20001114 	.word	0x20001114

0800588c <ILI9341_GetStringSize>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  *width: Pointer to variable to store width
 * @param  *height: Pointer to variable to store height
 * @retval None
 */
void ILI9341_GetStringSize(char *str, FontDef_t *font, uint16_t *width, uint16_t *height) {
 800588c:	b480      	push	{r7}
 800588e:	b087      	sub	sp, #28
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	607a      	str	r2, [r7, #4]
 8005898:	603b      	str	r3, [r7, #0]
	uint16_t w = 0;
 800589a:	2300      	movs	r3, #0
 800589c:	82fb      	strh	r3, [r7, #22]
	*height = font->FontHeight;
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	785b      	ldrb	r3, [r3, #1]
 80058a2:	b29a      	uxth	r2, r3
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	801a      	strh	r2, [r3, #0]
	while (*str++) {
 80058a8:	e005      	b.n	80058b6 <ILI9341_GetStringSize+0x2a>
		w += font->FontWidth;
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	8afb      	ldrh	r3, [r7, #22]
 80058b2:	4413      	add	r3, r2
 80058b4:	82fb      	strh	r3, [r7, #22]
	while (*str++) {
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	1c5a      	adds	r2, r3, #1
 80058ba:	60fa      	str	r2, [r7, #12]
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d1f3      	bne.n	80058aa <ILI9341_GetStringSize+0x1e>
	}
	*width = w;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	8afa      	ldrh	r2, [r7, #22]
 80058c6:	801a      	strh	r2, [r3, #0]
}
 80058c8:	bf00      	nop
 80058ca:	371c      	adds	r7, #28
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bc80      	pop	{r7}
 80058d0:	4770      	bx	lr
	...

080058d4 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80058d4:	b590      	push	{r4, r7, lr}
 80058d6:	b08d      	sub	sp, #52	; 0x34
 80058d8:	af02      	add	r7, sp, #8
 80058da:	607b      	str	r3, [r7, #4]
 80058dc:	4603      	mov	r3, r0
 80058de:	81fb      	strh	r3, [r7, #14]
 80058e0:	460b      	mov	r3, r1
 80058e2:	81bb      	strh	r3, [r7, #12]
 80058e4:	4613      	mov	r3, r2
 80058e6:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 80058e8:	4a4f      	ldr	r2, [pc, #316]	; (8005a28 <ILI9341_Putc+0x154>)
 80058ea:	89fb      	ldrh	r3, [r7, #14]
 80058ec:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80058ee:	4a4f      	ldr	r2, [pc, #316]	; (8005a2c <ILI9341_Putc+0x158>)
 80058f0:	89bb      	ldrh	r3, [r7, #12]
 80058f2:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 80058f4:	4b4c      	ldr	r3, [pc, #304]	; (8005a28 <ILI9341_Putc+0x154>)
 80058f6:	881b      	ldrh	r3, [r3, #0]
 80058f8:	461a      	mov	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	4413      	add	r3, r2
 8005900:	4a4b      	ldr	r2, [pc, #300]	; (8005a30 <ILI9341_Putc+0x15c>)
 8005902:	8812      	ldrh	r2, [r2, #0]
 8005904:	4293      	cmp	r3, r2
 8005906:	dd0b      	ble.n	8005920 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	785b      	ldrb	r3, [r3, #1]
 800590c:	b29a      	uxth	r2, r3
 800590e:	4b47      	ldr	r3, [pc, #284]	; (8005a2c <ILI9341_Putc+0x158>)
 8005910:	881b      	ldrh	r3, [r3, #0]
 8005912:	4413      	add	r3, r2
 8005914:	b29a      	uxth	r2, r3
 8005916:	4b45      	ldr	r3, [pc, #276]	; (8005a2c <ILI9341_Putc+0x158>)
 8005918:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 800591a:	4b43      	ldr	r3, [pc, #268]	; (8005a28 <ILI9341_Putc+0x154>)
 800591c:	2200      	movs	r2, #0
 800591e:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8005920:	4b41      	ldr	r3, [pc, #260]	; (8005a28 <ILI9341_Putc+0x154>)
 8005922:	8818      	ldrh	r0, [r3, #0]
 8005924:	4b41      	ldr	r3, [pc, #260]	; (8005a2c <ILI9341_Putc+0x158>)
 8005926:	8819      	ldrh	r1, [r3, #0]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	b29a      	uxth	r2, r3
 800592e:	4b3e      	ldr	r3, [pc, #248]	; (8005a28 <ILI9341_Putc+0x154>)
 8005930:	881b      	ldrh	r3, [r3, #0]
 8005932:	4413      	add	r3, r2
 8005934:	b29c      	uxth	r4, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	785b      	ldrb	r3, [r3, #1]
 800593a:	b29a      	uxth	r2, r3
 800593c:	4b3b      	ldr	r3, [pc, #236]	; (8005a2c <ILI9341_Putc+0x158>)
 800593e:	881b      	ldrh	r3, [r3, #0]
 8005940:	4413      	add	r3, r2
 8005942:	b29a      	uxth	r2, r3
 8005944:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	4613      	mov	r3, r2
 800594a:	4622      	mov	r2, r4
 800594c:	f7ff fe8a 	bl	8005664 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8005950:	2300      	movs	r3, #0
 8005952:	627b      	str	r3, [r7, #36]	; 0x24
 8005954:	e054      	b.n	8005a00 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	7a1b      	ldrb	r3, [r3, #8]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d111      	bne.n	8005982 <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8005964:	7afb      	ldrb	r3, [r7, #11]
 8005966:	3b20      	subs	r3, #32
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	7852      	ldrb	r2, [r2, #1]
 800596c:	fb02 f303 	mul.w	r3, r2, r3
 8005970:	461a      	mov	r2, r3
 8005972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005974:	4413      	add	r3, r2
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	4413      	add	r3, r2
 800597a:	781b      	ldrb	r3, [r3, #0]
 800597c:	021b      	lsls	r3, r3, #8
 800597e:	623b      	str	r3, [r7, #32]
 8005980:	e017      	b.n	80059b2 <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	7a1b      	ldrb	r3, [r3, #8]
 8005986:	2b02      	cmp	r3, #2
 8005988:	d111      	bne.n	80059ae <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8005990:	7afb      	ldrb	r3, [r7, #11]
 8005992:	3b20      	subs	r3, #32
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	7852      	ldrb	r2, [r2, #1]
 8005998:	fb02 f303 	mul.w	r3, r2, r3
 800599c:	461a      	mov	r2, r3
 800599e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a0:	4413      	add	r3, r2
 80059a2:	005b      	lsls	r3, r3, #1
 80059a4:	69ba      	ldr	r2, [r7, #24]
 80059a6:	4413      	add	r3, r2
 80059a8:	881b      	ldrh	r3, [r3, #0]
 80059aa:	623b      	str	r3, [r7, #32]
 80059ac:	e001      	b.n	80059b2 <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 80059ae:	2300      	movs	r3, #0
 80059b0:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 80059b2:	2300      	movs	r3, #0
 80059b4:	61fb      	str	r3, [r7, #28]
 80059b6:	e01a      	b.n	80059ee <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 80059b8:	6a3a      	ldr	r2, [r7, #32]
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	fa02 f303 	lsl.w	r3, r2, r3
 80059c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d00f      	beq.n	80059e8 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	4b16      	ldr	r3, [pc, #88]	; (8005a28 <ILI9341_Putc+0x154>)
 80059ce:	881b      	ldrh	r3, [r3, #0]
 80059d0:	4413      	add	r3, r2
 80059d2:	b298      	uxth	r0, r3
 80059d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	4b14      	ldr	r3, [pc, #80]	; (8005a2c <ILI9341_Putc+0x158>)
 80059da:	881b      	ldrh	r3, [r3, #0]
 80059dc:	4413      	add	r3, r2
 80059de:	b29b      	uxth	r3, r3
 80059e0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80059e2:	4619      	mov	r1, r3
 80059e4:	f7ff fdba 	bl	800555c <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	3301      	adds	r3, #1
 80059ec:	61fb      	str	r3, [r7, #28]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	461a      	mov	r2, r3
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d3de      	bcc.n	80059b8 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 80059fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fc:	3301      	adds	r3, #1
 80059fe:	627b      	str	r3, [r7, #36]	; 0x24
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	785b      	ldrb	r3, [r3, #1]
 8005a04:	461a      	mov	r2, r3
 8005a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d3a4      	bcc.n	8005956 <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	b29a      	uxth	r2, r3
 8005a12:	4b05      	ldr	r3, [pc, #20]	; (8005a28 <ILI9341_Putc+0x154>)
 8005a14:	881b      	ldrh	r3, [r3, #0]
 8005a16:	4413      	add	r3, r2
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	4b03      	ldr	r3, [pc, #12]	; (8005a28 <ILI9341_Putc+0x154>)
 8005a1c:	801a      	strh	r2, [r3, #0]
}
 8005a1e:	bf00      	nop
 8005a20:	372c      	adds	r7, #44	; 0x2c
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd90      	pop	{r4, r7, pc}
 8005a26:	bf00      	nop
 8005a28:	20001110 	.word	0x20001110
 8005a2c:	2000111a 	.word	0x2000111a
 8005a30:	20001114 	.word	0x20001114

08005a34 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8005a34:	b590      	push	{r4, r7, lr}
 8005a36:	b08d      	sub	sp, #52	; 0x34
 8005a38:	af02      	add	r7, sp, #8
 8005a3a:	4604      	mov	r4, r0
 8005a3c:	4608      	mov	r0, r1
 8005a3e:	4611      	mov	r1, r2
 8005a40:	461a      	mov	r2, r3
 8005a42:	4623      	mov	r3, r4
 8005a44:	80fb      	strh	r3, [r7, #6]
 8005a46:	4603      	mov	r3, r0
 8005a48:	80bb      	strh	r3, [r7, #4]
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	807b      	strh	r3, [r7, #2]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 8005a52:	2300      	movs	r3, #0
 8005a54:	61bb      	str	r3, [r7, #24]
 8005a56:	2300      	movs	r3, #0
 8005a58:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a5e:	2300      	movs	r3, #0
 8005a60:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 8005a62:	2300      	movs	r3, #0
 8005a64:	613b      	str	r3, [r7, #16]
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 8005a6e:	887a      	ldrh	r2, [r7, #2]
 8005a70:	88fb      	ldrh	r3, [r7, #6]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 8005a76:	883a      	ldrh	r2, [r7, #0]
 8005a78:	88bb      	ldrh	r3, [r7, #4]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d117      	bne.n	8005ab4 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8005a84:	883a      	ldrh	r2, [r7, #0]
 8005a86:	88bb      	ldrh	r3, [r7, #4]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d909      	bls.n	8005aa0 <ILI9341_DrawLine+0x6c>
 8005a8c:	883c      	ldrh	r4, [r7, #0]
 8005a8e:	88fa      	ldrh	r2, [r7, #6]
 8005a90:	88b9      	ldrh	r1, [r7, #4]
 8005a92:	88f8      	ldrh	r0, [r7, #6]
 8005a94:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005a96:	9300      	str	r3, [sp, #0]
 8005a98:	4623      	mov	r3, r4
 8005a9a:	f7ff fde3 	bl	8005664 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 8005a9e:	e0a6      	b.n	8005bee <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8005aa0:	88bc      	ldrh	r4, [r7, #4]
 8005aa2:	88fa      	ldrh	r2, [r7, #6]
 8005aa4:	8839      	ldrh	r1, [r7, #0]
 8005aa6:	88f8      	ldrh	r0, [r7, #6]
 8005aa8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	4623      	mov	r3, r4
 8005aae:	f7ff fdd9 	bl	8005664 <ILI9341_INT_Fill>
        return;
 8005ab2:	e09c      	b.n	8005bee <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	dd02      	ble.n	8005ac0 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 8005aba:	2301      	movs	r3, #1
 8005abc:	627b      	str	r3, [r7, #36]	; 0x24
 8005abe:	e002      	b.n	8005ac6 <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8005ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d117      	bne.n	8005afc <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8005acc:	887a      	ldrh	r2, [r7, #2]
 8005ace:	88fb      	ldrh	r3, [r7, #6]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d909      	bls.n	8005ae8 <ILI9341_DrawLine+0xb4>
 8005ad4:	88bc      	ldrh	r4, [r7, #4]
 8005ad6:	887a      	ldrh	r2, [r7, #2]
 8005ad8:	88b9      	ldrh	r1, [r7, #4]
 8005ada:	88f8      	ldrh	r0, [r7, #6]
 8005adc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005ade:	9300      	str	r3, [sp, #0]
 8005ae0:	4623      	mov	r3, r4
 8005ae2:	f7ff fdbf 	bl	8005664 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 8005ae6:	e082      	b.n	8005bee <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8005ae8:	88bc      	ldrh	r4, [r7, #4]
 8005aea:	88fa      	ldrh	r2, [r7, #6]
 8005aec:	88b9      	ldrh	r1, [r7, #4]
 8005aee:	8878      	ldrh	r0, [r7, #2]
 8005af0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005af2:	9300      	str	r3, [sp, #0]
 8005af4:	4623      	mov	r3, r4
 8005af6:	f7ff fdb5 	bl	8005664 <ILI9341_INT_Fill>
        return;
 8005afa:	e078      	b.n	8005bee <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	dd02      	ble.n	8005b08 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 8005b02:	2301      	movs	r3, #1
 8005b04:	623b      	str	r3, [r7, #32]
 8005b06:	e002      	b.n	8005b0e <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8005b08:	f04f 33ff 	mov.w	r3, #4294967295
 8005b0c:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b12:	fb02 f303 	mul.w	r3, r2, r3
 8005b16:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	6a3a      	ldr	r2, [r7, #32]
 8005b1c:	fb02 f303 	mul.w	r3, r2, r3
 8005b20:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	005b      	lsls	r3, r3, #1
 8005b26:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	005b      	lsls	r3, r3, #1
 8005b2c:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 8005b2e:	69ba      	ldr	r2, [r7, #24]
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	429a      	cmp	r2, r3
 8005b34:	db2d      	blt.n	8005b92 <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 8005b3e:	e01d      	b.n	8005b7c <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 8005b40:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005b42:	88b9      	ldrh	r1, [r7, #4]
 8005b44:	88fb      	ldrh	r3, [r7, #6]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7ff fd08 	bl	800555c <ILI9341_DrawPixel>
            x0 += dx_sym;
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4e:	b29a      	uxth	r2, r3
 8005b50:	88fb      	ldrh	r3, [r7, #6]
 8005b52:	4413      	add	r3, r2
 8005b54:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	da04      	bge.n	8005b66 <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8005b5c:	69fa      	ldr	r2, [r7, #28]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	4413      	add	r3, r2
 8005b62:	61fb      	str	r3, [r7, #28]
 8005b64:	e00a      	b.n	8005b7c <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	69fa      	ldr	r2, [r7, #28]
 8005b6e:	4413      	add	r3, r2
 8005b70:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	b29a      	uxth	r2, r3
 8005b76:	88bb      	ldrh	r3, [r7, #4]
 8005b78:	4413      	add	r3, r2
 8005b7a:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8005b7c:	88fa      	ldrh	r2, [r7, #6]
 8005b7e:	887b      	ldrh	r3, [r7, #2]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d1dd      	bne.n	8005b40 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8005b84:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005b86:	88b9      	ldrh	r1, [r7, #4]
 8005b88:	88fb      	ldrh	r3, [r7, #6]
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7ff fce6 	bl	800555c <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8005b90:	e02c      	b.n	8005bec <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 8005b9a:	e01d      	b.n	8005bd8 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8005b9c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005b9e:	88b9      	ldrh	r1, [r7, #4]
 8005ba0:	88fb      	ldrh	r3, [r7, #6]
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f7ff fcda 	bl	800555c <ILI9341_DrawPixel>
            y0 += dy_sym;
 8005ba8:	6a3b      	ldr	r3, [r7, #32]
 8005baa:	b29a      	uxth	r2, r3
 8005bac:	88bb      	ldrh	r3, [r7, #4]
 8005bae:	4413      	add	r3, r2
 8005bb0:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	da04      	bge.n	8005bc2 <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8005bb8:	69fa      	ldr	r2, [r7, #28]
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	61fb      	str	r3, [r7, #28]
 8005bc0:	e00a      	b.n	8005bd8 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 8005bc2:	693a      	ldr	r2, [r7, #16]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	69fa      	ldr	r2, [r7, #28]
 8005bca:	4413      	add	r3, r2
 8005bcc:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8005bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	88fb      	ldrh	r3, [r7, #6]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8005bd8:	88ba      	ldrh	r2, [r7, #4]
 8005bda:	883b      	ldrh	r3, [r7, #0]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d1dd      	bne.n	8005b9c <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8005be0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005be2:	88b9      	ldrh	r1, [r7, #4]
 8005be4:	88fb      	ldrh	r3, [r7, #6]
 8005be6:	4618      	mov	r0, r3
 8005be8:	f7ff fcb8 	bl	800555c <ILI9341_DrawPixel>
    return;
 8005bec:	bf00      	nop
}
 8005bee:	372c      	adds	r7, #44	; 0x2c
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd90      	pop	{r4, r7, pc}

08005bf4 <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8005bf4:	b590      	push	{r4, r7, lr}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af02      	add	r7, sp, #8
 8005bfa:	4604      	mov	r4, r0
 8005bfc:	4608      	mov	r0, r1
 8005bfe:	4611      	mov	r1, r2
 8005c00:	461a      	mov	r2, r3
 8005c02:	4623      	mov	r3, r4
 8005c04:	80fb      	strh	r3, [r7, #6]
 8005c06:	4603      	mov	r3, r0
 8005c08:	80bb      	strh	r3, [r7, #4]
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	807b      	strh	r3, [r7, #2]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 8005c12:	88fa      	ldrh	r2, [r7, #6]
 8005c14:	887b      	ldrh	r3, [r7, #2]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d905      	bls.n	8005c26 <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 8005c1a:	88fb      	ldrh	r3, [r7, #6]
 8005c1c:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 8005c1e:	887b      	ldrh	r3, [r7, #2]
 8005c20:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 8005c22:	89fb      	ldrh	r3, [r7, #14]
 8005c24:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 8005c26:	88ba      	ldrh	r2, [r7, #4]
 8005c28:	883b      	ldrh	r3, [r7, #0]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d905      	bls.n	8005c3a <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 8005c2e:	88bb      	ldrh	r3, [r7, #4]
 8005c30:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 8005c32:	883b      	ldrh	r3, [r7, #0]
 8005c34:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 8005c36:	89fb      	ldrh	r3, [r7, #14]
 8005c38:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 8005c3a:	883c      	ldrh	r4, [r7, #0]
 8005c3c:	887a      	ldrh	r2, [r7, #2]
 8005c3e:	88b9      	ldrh	r1, [r7, #4]
 8005c40:	88f8      	ldrh	r0, [r7, #6]
 8005c42:	8c3b      	ldrh	r3, [r7, #32]
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	4623      	mov	r3, r4
 8005c48:	f7ff fd0c 	bl	8005664 <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005c52:	4803      	ldr	r0, [pc, #12]	; (8005c60 <ILI9341_DrawFilledRectangle+0x6c>)
 8005c54:	f001 f847 	bl	8006ce6 <HAL_GPIO_WritePin>
}
 8005c58:	bf00      	nop
 8005c5a:	3714      	adds	r7, #20
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd90      	pop	{r4, r7, pc}
 8005c60:	40010800 	.word	0x40010800

08005c64 <ILI9341_DrawFilledCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8005c64:	b590      	push	{r4, r7, lr}
 8005c66:	b089      	sub	sp, #36	; 0x24
 8005c68:	af02      	add	r7, sp, #8
 8005c6a:	4604      	mov	r4, r0
 8005c6c:	4608      	mov	r0, r1
 8005c6e:	4611      	mov	r1, r2
 8005c70:	461a      	mov	r2, r3
 8005c72:	4623      	mov	r3, r4
 8005c74:	80fb      	strh	r3, [r7, #6]
 8005c76:	4603      	mov	r3, r0
 8005c78:	80bb      	strh	r3, [r7, #4]
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	807b      	strh	r3, [r7, #2]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 8005c82:	887b      	ldrh	r3, [r7, #2]
 8005c84:	f1c3 0301 	rsb	r3, r3, #1
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8005c90:	887b      	ldrh	r3, [r7, #2]
 8005c92:	461a      	mov	r2, r3
 8005c94:	03d2      	lsls	r2, r2, #15
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	005b      	lsls	r3, r3, #1
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8005ca2:	887b      	ldrh	r3, [r7, #2]
 8005ca4:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 8005ca6:	88f8      	ldrh	r0, [r7, #6]
 8005ca8:	88ba      	ldrh	r2, [r7, #4]
 8005caa:	887b      	ldrh	r3, [r7, #2]
 8005cac:	4413      	add	r3, r2
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	883a      	ldrh	r2, [r7, #0]
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	f7ff fc52 	bl	800555c <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 8005cb8:	88f8      	ldrh	r0, [r7, #6]
 8005cba:	88ba      	ldrh	r2, [r7, #4]
 8005cbc:	887b      	ldrh	r3, [r7, #2]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	883a      	ldrh	r2, [r7, #0]
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	f7ff fc49 	bl	800555c <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 8005cca:	88fa      	ldrh	r2, [r7, #6]
 8005ccc:	887b      	ldrh	r3, [r7, #2]
 8005cce:	4413      	add	r3, r2
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	88b9      	ldrh	r1, [r7, #4]
 8005cd4:	883a      	ldrh	r2, [r7, #0]
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7ff fc40 	bl	800555c <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 8005cdc:	88fa      	ldrh	r2, [r7, #6]
 8005cde:	887b      	ldrh	r3, [r7, #2]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	88b9      	ldrh	r1, [r7, #4]
 8005ce6:	883a      	ldrh	r2, [r7, #0]
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7ff fc37 	bl	800555c <ILI9341_DrawPixel>
    ILI9341_DrawLine(x0 - r, y0, x0 + r, y0, color);
 8005cee:	88fa      	ldrh	r2, [r7, #6]
 8005cf0:	887b      	ldrh	r3, [r7, #2]
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	b298      	uxth	r0, r3
 8005cf6:	88b9      	ldrh	r1, [r7, #4]
 8005cf8:	88fa      	ldrh	r2, [r7, #6]
 8005cfa:	887b      	ldrh	r3, [r7, #2]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	b29a      	uxth	r2, r3
 8005d00:	88bc      	ldrh	r4, [r7, #4]
 8005d02:	883b      	ldrh	r3, [r7, #0]
 8005d04:	9300      	str	r3, [sp, #0]
 8005d06:	4623      	mov	r3, r4
 8005d08:	f7ff fe94 	bl	8005a34 <ILI9341_DrawLine>

    while (x < y) {
 8005d0c:	e079      	b.n	8005e02 <ILI9341_DrawFilledCircle+0x19e>
        if (f >= 0) {
 8005d0e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	db0e      	blt.n	8005d34 <ILI9341_DrawFilledCircle+0xd0>
            y--;
 8005d16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8005d22:	8a7b      	ldrh	r3, [r7, #18]
 8005d24:	3302      	adds	r3, #2
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8005d2a:	8afa      	ldrh	r2, [r7, #22]
 8005d2c:	8a7b      	ldrh	r3, [r7, #18]
 8005d2e:	4413      	add	r3, r2
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8005d34:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8005d40:	8abb      	ldrh	r3, [r7, #20]
 8005d42:	3302      	adds	r3, #2
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8005d48:	8afa      	ldrh	r2, [r7, #22]
 8005d4a:	8abb      	ldrh	r3, [r7, #20]
 8005d4c:	4413      	add	r3, r2
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, color);
 8005d52:	88fa      	ldrh	r2, [r7, #6]
 8005d54:	8a3b      	ldrh	r3, [r7, #16]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	b298      	uxth	r0, r3
 8005d5a:	88ba      	ldrh	r2, [r7, #4]
 8005d5c:	89fb      	ldrh	r3, [r7, #14]
 8005d5e:	4413      	add	r3, r2
 8005d60:	b299      	uxth	r1, r3
 8005d62:	88fa      	ldrh	r2, [r7, #6]
 8005d64:	8a3b      	ldrh	r3, [r7, #16]
 8005d66:	4413      	add	r3, r2
 8005d68:	b29c      	uxth	r4, r3
 8005d6a:	88ba      	ldrh	r2, [r7, #4]
 8005d6c:	89fb      	ldrh	r3, [r7, #14]
 8005d6e:	4413      	add	r3, r2
 8005d70:	b29a      	uxth	r2, r3
 8005d72:	883b      	ldrh	r3, [r7, #0]
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	4613      	mov	r3, r2
 8005d78:	4622      	mov	r2, r4
 8005d7a:	f7ff fe5b 	bl	8005a34 <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, color);
 8005d7e:	88fa      	ldrh	r2, [r7, #6]
 8005d80:	8a3b      	ldrh	r3, [r7, #16]
 8005d82:	4413      	add	r3, r2
 8005d84:	b298      	uxth	r0, r3
 8005d86:	88ba      	ldrh	r2, [r7, #4]
 8005d88:	89fb      	ldrh	r3, [r7, #14]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	b299      	uxth	r1, r3
 8005d8e:	88fa      	ldrh	r2, [r7, #6]
 8005d90:	8a3b      	ldrh	r3, [r7, #16]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	b29c      	uxth	r4, r3
 8005d96:	88ba      	ldrh	r2, [r7, #4]
 8005d98:	89fb      	ldrh	r3, [r7, #14]
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	b29a      	uxth	r2, r3
 8005d9e:	883b      	ldrh	r3, [r7, #0]
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	4613      	mov	r3, r2
 8005da4:	4622      	mov	r2, r4
 8005da6:	f7ff fe45 	bl	8005a34 <ILI9341_DrawLine>

        ILI9341_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, color);
 8005daa:	88fa      	ldrh	r2, [r7, #6]
 8005dac:	89fb      	ldrh	r3, [r7, #14]
 8005dae:	4413      	add	r3, r2
 8005db0:	b298      	uxth	r0, r3
 8005db2:	88ba      	ldrh	r2, [r7, #4]
 8005db4:	8a3b      	ldrh	r3, [r7, #16]
 8005db6:	4413      	add	r3, r2
 8005db8:	b299      	uxth	r1, r3
 8005dba:	88fa      	ldrh	r2, [r7, #6]
 8005dbc:	89fb      	ldrh	r3, [r7, #14]
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	b29c      	uxth	r4, r3
 8005dc2:	88ba      	ldrh	r2, [r7, #4]
 8005dc4:	8a3b      	ldrh	r3, [r7, #16]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	883b      	ldrh	r3, [r7, #0]
 8005dcc:	9300      	str	r3, [sp, #0]
 8005dce:	4613      	mov	r3, r2
 8005dd0:	4622      	mov	r2, r4
 8005dd2:	f7ff fe2f 	bl	8005a34 <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, color);
 8005dd6:	88fa      	ldrh	r2, [r7, #6]
 8005dd8:	89fb      	ldrh	r3, [r7, #14]
 8005dda:	4413      	add	r3, r2
 8005ddc:	b298      	uxth	r0, r3
 8005dde:	88ba      	ldrh	r2, [r7, #4]
 8005de0:	8a3b      	ldrh	r3, [r7, #16]
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	b299      	uxth	r1, r3
 8005de6:	88fa      	ldrh	r2, [r7, #6]
 8005de8:	89fb      	ldrh	r3, [r7, #14]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	b29c      	uxth	r4, r3
 8005dee:	88ba      	ldrh	r2, [r7, #4]
 8005df0:	8a3b      	ldrh	r3, [r7, #16]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	b29a      	uxth	r2, r3
 8005df6:	883b      	ldrh	r3, [r7, #0]
 8005df8:	9300      	str	r3, [sp, #0]
 8005dfa:	4613      	mov	r3, r2
 8005dfc:	4622      	mov	r2, r4
 8005dfe:	f7ff fe19 	bl	8005a34 <ILI9341_DrawLine>
    while (x < y) {
 8005e02:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8005e06:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	f6ff af7f 	blt.w	8005d0e <ILI9341_DrawFilledCircle+0xaa>
    }
}
 8005e10:	bf00      	nop
 8005e12:	bf00      	nop
 8005e14:	371c      	adds	r7, #28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd90      	pop	{r4, r7, pc}
	...

08005e1c <ILI9341_getOptions>:
/**
 * @brief  Returns ILI9341 options
 * @retval ILI9341_Opts : options
 */

ILI931_Options_t ILI9341_getOptions(void){
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
	return ILI9341_Opts;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	4a05      	ldr	r2, [pc, #20]	; (8005e3c <ILI9341_getOptions+0x20>)
 8005e28:	6811      	ldr	r1, [r2, #0]
 8005e2a:	6019      	str	r1, [r3, #0]
 8005e2c:	8892      	ldrh	r2, [r2, #4]
 8005e2e:	809a      	strh	r2, [r3, #4]
}
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bc80      	pop	{r7}
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	20001114 	.word	0x20001114

08005e40 <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 8005e46:	4810      	ldr	r0, [pc, #64]	; (8005e88 <XPT2046_init+0x48>)
 8005e48:	f7fd fa22 	bl	8003290 <SPI_Init>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	2300      	movs	r3, #0
 8005e52:	2201      	movs	r2, #1
 8005e54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e58:	480c      	ldr	r0, [pc, #48]	; (8005e8c <XPT2046_init+0x4c>)
 8005e5a:	f7fd f9e9 	bl	8003230 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 8005e5e:	2303      	movs	r3, #3
 8005e60:	9300      	str	r3, [sp, #0]
 8005e62:	2302      	movs	r3, #2
 8005e64:	2200      	movs	r2, #0
 8005e66:	2108      	movs	r1, #8
 8005e68:	4809      	ldr	r0, [pc, #36]	; (8005e90 <XPT2046_init+0x50>)
 8005e6a:	f7fd f9e1 	bl	8003230 <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e74:	4805      	ldr	r0, [pc, #20]	; (8005e8c <XPT2046_init+0x4c>)
 8005e76:	f000 ff36 	bl	8006ce6 <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 8005e7a:	20d0      	movs	r0, #208	; 0xd0
 8005e7c:	f000 f9b8 	bl	80061f0 <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
}
 8005e80:	bf00      	nop
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	40013000 	.word	0x40013000
 8005e8c:	40010800 	.word	0x40010800
 8005e90:	40010c00 	.word	0x40010c00

08005e94 <XPT2046_getCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08e      	sub	sp, #56	; 0x38
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	71fb      	strb	r3, [r7, #7]
	Uint8 i, j;
	Sint16 allX[7] , allY[7];
	bool_e ret;
	for (i=0; i < 7 ; i++){
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005ea8:	e020      	b.n	8005eec <XPT2046_getCoordinates+0x58>

		allY[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 8005eaa:	2090      	movs	r0, #144	; 0x90
 8005eac:	f000 f9a0 	bl	80061f0 <XPT2046_getReading>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005eb8:	b212      	sxth	r2, r2
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005ec0:	440b      	add	r3, r1
 8005ec2:	f823 2c28 	strh.w	r2, [r3, #-40]
										| CONTROL_BYTE_CHANNEL_SELECT_Y
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

		allX[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 8005ec6:	20d0      	movs	r0, #208	; 0xd0
 8005ec8:	f000 f992 	bl	80061f0 <XPT2046_getReading>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	461a      	mov	r2, r3
 8005ed0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005ed4:	b212      	sxth	r2, r2
 8005ed6:	005b      	lsls	r3, r3, #1
 8005ed8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005edc:	440b      	add	r3, r1
 8005ede:	f823 2c18 	strh.w	r2, [r3, #-24]
	for (i=0; i < 7 ; i++){
 8005ee2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005eec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005ef0:	2b06      	cmp	r3, #6
 8005ef2:	d9da      	bls.n	8005eaa <XPT2046_getCoordinates+0x16>
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
	}

	for (i=0; i < 4 ; i++){
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005efa:	e070      	b.n	8005fde <XPT2046_getCoordinates+0x14a>
		for (j=i; j < 7 ; j++) {
 8005efc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005f00:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005f04:	e062      	b.n	8005fcc <XPT2046_getCoordinates+0x138>
			Sint16 temp = allX[i];
 8005f06:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005f0a:	005b      	lsls	r3, r3, #1
 8005f0c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005f10:	4413      	add	r3, r2
 8005f12:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005f16:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allX[j]){
 8005f18:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005f1c:	005b      	lsls	r3, r3, #1
 8005f1e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005f22:	4413      	add	r3, r2
 8005f24:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8005f28:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	dd19      	ble.n	8005f64 <XPT2046_getCoordinates+0xd0>
				allX[i] = allX[j];
 8005f30:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005f34:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005f38:	005b      	lsls	r3, r3, #1
 8005f3a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005f3e:	440b      	add	r3, r1
 8005f40:	f933 1c18 	ldrsh.w	r1, [r3, #-24]
 8005f44:	0053      	lsls	r3, r2, #1
 8005f46:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005f4a:	4413      	add	r3, r2
 8005f4c:	460a      	mov	r2, r1
 8005f4e:	f823 2c18 	strh.w	r2, [r3, #-24]
				allX[j] = temp;
 8005f52:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005f56:	005b      	lsls	r3, r3, #1
 8005f58:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005f5c:	4413      	add	r3, r2
 8005f5e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005f60:	f823 2c18 	strh.w	r2, [r3, #-24]
			}
			temp = allY[i];
 8005f64:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005f68:	005b      	lsls	r3, r3, #1
 8005f6a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005f6e:	4413      	add	r3, r2
 8005f70:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8005f74:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allY[j]){
 8005f76:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005f7a:	005b      	lsls	r3, r3, #1
 8005f7c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005f80:	4413      	add	r3, r2
 8005f82:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 8005f86:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	dd19      	ble.n	8005fc2 <XPT2046_getCoordinates+0x12e>
				allY[i] = allY[j];
 8005f8e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005f92:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005f96:	005b      	lsls	r3, r3, #1
 8005f98:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005f9c:	440b      	add	r3, r1
 8005f9e:	f933 1c28 	ldrsh.w	r1, [r3, #-40]
 8005fa2:	0053      	lsls	r3, r2, #1
 8005fa4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005fa8:	4413      	add	r3, r2
 8005faa:	460a      	mov	r2, r1
 8005fac:	f823 2c28 	strh.w	r2, [r3, #-40]
				allY[j] = temp;
 8005fb0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005fb4:	005b      	lsls	r3, r3, #1
 8005fb6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005fba:	4413      	add	r3, r2
 8005fbc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005fbe:	f823 2c28 	strh.w	r2, [r3, #-40]
		for (j=i; j < 7 ; j++) {
 8005fc2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005fcc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005fd0:	2b06      	cmp	r3, #6
 8005fd2:	d998      	bls.n	8005f06 <XPT2046_getCoordinates+0x72>
	for (i=0; i < 4 ; i++){
 8005fd4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005fd8:	3301      	adds	r3, #1
 8005fda:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005fde:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005fe2:	2b03      	cmp	r3, #3
 8005fe4:	d98a      	bls.n	8005efc <XPT2046_getCoordinates+0x68>
			}
		}
	}

#ifdef XPT2046_USE_PIN_IRQ_TO_CHECK_TOUCH
	if(!HAL_GPIO_ReadPin(PIN_IRQ_TOUCH))
 8005fe6:	2108      	movs	r1, #8
 8005fe8:	4812      	ldr	r0, [pc, #72]	; (8006034 <XPT2046_getCoordinates+0x1a0>)
 8005fea:	f000 fe65 	bl	8006cb8 <HAL_GPIO_ReadPin>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d102      	bne.n	8005ffa <XPT2046_getCoordinates+0x166>
		ret = TRUE;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	633b      	str	r3, [r7, #48]	; 0x30
 8005ff8:	e001      	b.n	8005ffe <XPT2046_getCoordinates+0x16a>
	else
		ret =  FALSE;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	633b      	str	r3, [r7, #48]	; 0x30
		ret =  FALSE;
	else
		ret =  TRUE;
#endif

	if(coordinateMode == XPT2046_COORDINATE_SCREEN_RELATIVE)
 8005ffe:	79fb      	ldrb	r3, [r7, #7]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d109      	bne.n	8006018 <XPT2046_getCoordinates+0x184>
		XPT2046_convertCoordinateScreenMode(&(allX[3]), &(allY[3]));
 8006004:	f107 0310 	add.w	r3, r7, #16
 8006008:	1d9a      	adds	r2, r3, #6
 800600a:	f107 0320 	add.w	r3, r7, #32
 800600e:	3306      	adds	r3, #6
 8006010:	4611      	mov	r1, r2
 8006012:	4618      	mov	r0, r3
 8006014:	f000 f91c 	bl	8006250 <XPT2046_convertCoordinateScreenMode>

	*pX = allX[3];
 8006018:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	801a      	strh	r2, [r3, #0]
	*pY = allY[3];
 8006020:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	801a      	strh	r2, [r3, #0]

	return ret;
 8006028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800602a:	4618      	mov	r0, r3
 800602c:	3738      	adds	r7, #56	; 0x38
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	40010c00 	.word	0x40010c00

08006038 <XPT2046_getMedianCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getMedianCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8006038:	b580      	push	{r7, lr}
 800603a:	b092      	sub	sp, #72	; 0x48
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	4613      	mov	r3, r2
 8006044:	71fb      	strb	r3, [r7, #7]
	Uint8 n = 0, i, j;
 8006046:	2300      	movs	r3, #0
 8006048:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}point_t;
	point_t tab[NB_POINTS_FOR_MEDIAN];
	point_t current;
	Sint16 index;

	index = 0;
 800604c:	2300      	movs	r3, #0
 800604e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	XPT2046_getCoordinates(&tab[0].x , &tab[0].y, coordinateMode);	//on place le premier point dans la premire case du tableau.
 8006052:	79fa      	ldrb	r2, [r7, #7]
 8006054:	f107 0320 	add.w	r3, r7, #32
 8006058:	1c99      	adds	r1, r3, #2
 800605a:	f107 0320 	add.w	r3, r7, #32
 800605e:	4618      	mov	r0, r3
 8006060:	f7ff ff18 	bl	8005e94 <XPT2046_getCoordinates>


	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8006064:	2301      	movs	r3, #1
 8006066:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800606a:	e061      	b.n	8006130 <XPT2046_getMedianCoordinates+0xf8>
	{
		if(XPT2046_getCoordinates(&current.x , &current.y, coordinateMode))	//rcup d'un point
 800606c:	79fa      	ldrb	r2, [r7, #7]
 800606e:	f107 031c 	add.w	r3, r7, #28
 8006072:	1c99      	adds	r1, r3, #2
 8006074:	f107 031c 	add.w	r3, r7, #28
 8006078:	4618      	mov	r0, r3
 800607a:	f7ff ff0b 	bl	8005e94 <XPT2046_getCoordinates>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d04e      	beq.n	8006122 <XPT2046_getMedianCoordinates+0xea>
		{
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 8006084:	2300      	movs	r3, #0
 8006086:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800608a:	e010      	b.n	80060ae <XPT2046_getMedianCoordinates+0x76>
			{
				if(current.x < tab[i].x)
 800608c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8006090:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800609a:	440b      	add	r3, r1
 800609c:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	db0b      	blt.n	80060bc <XPT2046_getMedianCoordinates+0x84>
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 80060a4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80060a8:	3301      	adds	r3, #1
 80060aa:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80060ae:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80060b2:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 80060b6:	429a      	cmp	r2, r3
 80060b8:	dbe8      	blt.n	800608c <XPT2046_getMedianCoordinates+0x54>
 80060ba:	e000      	b.n	80060be <XPT2046_getMedianCoordinates+0x86>
					break;
 80060bc:	bf00      	nop
			}
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 80060be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80060c2:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80060c6:	e015      	b.n	80060f4 <XPT2046_getMedianCoordinates+0xbc>
			{
				tab[j] = tab[j-1];
 80060c8:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80060cc:	1e5a      	subs	r2, r3, #1
 80060ce:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80060d8:	440b      	add	r3, r1
 80060da:	0092      	lsls	r2, r2, #2
 80060dc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80060e0:	440a      	add	r2, r1
 80060e2:	f852 2c28 	ldr.w	r2, [r2, #-40]
 80060e6:	f843 2c28 	str.w	r2, [r3, #-40]
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 80060ea:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80060ee:	3b01      	subs	r3, #1
 80060f0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80060f4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80060f8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d8e3      	bhi.n	80060c8 <XPT2046_getMedianCoordinates+0x90>
			}
			tab[i] = current;	//criture de la nouvelle valeur  sa position
 8006100:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800610a:	4413      	add	r3, r2
 800610c:	69fa      	ldr	r2, [r7, #28]
 800610e:	f843 2c28 	str.w	r2, [r3, #-40]

			index++;
 8006112:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8006116:	b29b      	uxth	r3, r3
 8006118:	3301      	adds	r3, #1
 800611a:	b29b      	uxth	r3, r3
 800611c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006120:	e001      	b.n	8006126 <XPT2046_getMedianCoordinates+0xee>
		}
		else
			return FALSE;
 8006122:	2300      	movs	r3, #0
 8006124:	e05f      	b.n	80061e6 <XPT2046_getMedianCoordinates+0x1ae>
	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8006126:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800612a:	3301      	adds	r3, #1
 800612c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8006130:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006134:	2b07      	cmp	r3, #7
 8006136:	d999      	bls.n	800606c <XPT2046_getMedianCoordinates+0x34>
	}

	*pX = tab[index/2].x;
 8006138:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 800613c:	0fda      	lsrs	r2, r3, #31
 800613e:	4413      	add	r3, r2
 8006140:	105b      	asrs	r3, r3, #1
 8006142:	b21b      	sxth	r3, r3
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800614a:	4413      	add	r3, r2
 800614c:	f933 2c28 	ldrsh.w	r2, [r3, #-40]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	801a      	strh	r2, [r3, #0]
	*pY = tab[index/2].y;
 8006154:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8006158:	0fda      	lsrs	r2, r3, #31
 800615a:	4413      	add	r3, r2
 800615c:	105b      	asrs	r3, r3, #1
 800615e:	b21b      	sxth	r3, r3
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006166:	4413      	add	r3, r2
 8006168:	f933 2c26 	ldrsh.w	r2, [r3, #-38]
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	801a      	strh	r2, [r3, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8006170:	f107 0314 	add.w	r3, r7, #20
 8006174:	4618      	mov	r0, r3
 8006176:	f7ff fe51 	bl	8005e1c <ILI9341_getOptions>
	if(screenOption.orientation == ILI9341_Orientation_Portrait_1 || screenOption.orientation == ILI9341_Orientation_Portrait_2)
 800617a:	7e3b      	ldrb	r3, [r7, #24]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d002      	beq.n	8006186 <XPT2046_getMedianCoordinates+0x14e>
 8006180:	7e3b      	ldrb	r3, [r7, #24]
 8006182:	2b01      	cmp	r3, #1
 8006184:	d116      	bne.n	80061b4 <XPT2046_getMedianCoordinates+0x17c>
	{
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800618c:	2b00      	cmp	r3, #0
 800618e:	dd28      	ble.n	80061e2 <XPT2046_getMedianCoordinates+0x1aa>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006196:	2bee      	cmp	r3, #238	; 0xee
 8006198:	dc23      	bgt.n	80061e2 <XPT2046_getMedianCoordinates+0x1aa>
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	dd1e      	ble.n	80061e2 <XPT2046_getMedianCoordinates+0x1aa>
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061aa:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80061ae:	dc18      	bgt.n	80061e2 <XPT2046_getMedianCoordinates+0x1aa>
			return TRUE;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e018      	b.n	80061e6 <XPT2046_getMedianCoordinates+0x1ae>
	}
	else
	{
		if(*pX > 0 && *pX < 319 && *pY > 0 && *pY < 239)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	dd12      	ble.n	80061e4 <XPT2046_getMedianCoordinates+0x1ac>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061c4:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80061c8:	dc0c      	bgt.n	80061e4 <XPT2046_getMedianCoordinates+0x1ac>
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	dd07      	ble.n	80061e4 <XPT2046_getMedianCoordinates+0x1ac>
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061da:	2bee      	cmp	r3, #238	; 0xee
 80061dc:	dc02      	bgt.n	80061e4 <XPT2046_getMedianCoordinates+0x1ac>
			return TRUE;
 80061de:	2301      	movs	r3, #1
 80061e0:	e001      	b.n	80061e6 <XPT2046_getMedianCoordinates+0x1ae>
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 80061e2:	bf00      	nop
	}
	return FALSE;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3748      	adds	r7, #72	; 0x48
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
	...

080061f0 <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	4603      	mov	r3, r0
 80061f8:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 80061fa:	2200      	movs	r2, #0
 80061fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006200:	4811      	ldr	r0, [pc, #68]	; (8006248 <XPT2046_getReading+0x58>)
 8006202:	f000 fd70 	bl	8006ce6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8006206:	79fb      	ldrb	r3, [r7, #7]
 8006208:	4619      	mov	r1, r3
 800620a:	4810      	ldr	r0, [pc, #64]	; (800624c <XPT2046_getReading+0x5c>)
 800620c:	f7fd f98e 	bl	800352c <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 8006210:	480e      	ldr	r0, [pc, #56]	; (800624c <XPT2046_getReading+0x5c>)
 8006212:	f7fd f953 	bl	80034bc <SPI_ReadNoRegister>
 8006216:	4603      	mov	r3, r0
 8006218:	b29b      	uxth	r3, r3
 800621a:	015b      	lsls	r3, r3, #5
 800621c:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 800621e:	480b      	ldr	r0, [pc, #44]	; (800624c <XPT2046_getReading+0x5c>)
 8006220:	f7fd f94c 	bl	80034bc <SPI_ReadNoRegister>
 8006224:	4603      	mov	r3, r0
 8006226:	08db      	lsrs	r3, r3, #3
 8006228:	b2db      	uxtb	r3, r3
 800622a:	b29a      	uxth	r2, r3
 800622c:	89fb      	ldrh	r3, [r7, #14]
 800622e:	4313      	orrs	r3, r2
 8006230:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 8006232:	2201      	movs	r2, #1
 8006234:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006238:	4803      	ldr	r0, [pc, #12]	; (8006248 <XPT2046_getReading+0x58>)
 800623a:	f000 fd54 	bl	8006ce6 <HAL_GPIO_WritePin>

	return ret;
 800623e:	89fb      	ldrh	r3, [r7, #14]
}
 8006240:	4618      	mov	r0, r3
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	40010800 	.word	0x40010800
 800624c:	40013000 	.word	0x40013000

08006250 <XPT2046_convertCoordinateScreenMode>:
/*
 * @brief private function used to convert coordinates from Raw to ScreenMode
 * @param *pX X coordinate of the data
 * @param *pY Y coordinate of the data
 */
static void XPT2046_convertCoordinateScreenMode(Sint16 * pX, Sint16 * pY){
 8006250:	b580      	push	{r7, lr}
 8006252:	b086      	sub	sp, #24
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 800625a:	f107 0308 	add.w	r3, r7, #8
 800625e:	4618      	mov	r0, r3
 8006260:	f7ff fddc 	bl	8005e1c <ILI9341_getOptions>
	Sint32 tempX, tempY;
	tempX = (Sint32)*pX;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800626a:	617b      	str	r3, [r7, #20]
	tempY = (Sint32)*pY;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006272:	613b      	str	r3, [r7, #16]

	switch(screenOption.orientation){
 8006274:	7b3b      	ldrb	r3, [r7, #12]
 8006276:	2b03      	cmp	r3, #3
 8006278:	d87a      	bhi.n	8006370 <XPT2046_convertCoordinateScreenMode+0x120>
 800627a:	a201      	add	r2, pc, #4	; (adr r2, 8006280 <XPT2046_convertCoordinateScreenMode+0x30>)
 800627c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006280:	08006291 	.word	0x08006291
 8006284:	080062cb 	.word	0x080062cb
 8006288:	08006301 	.word	0x08006301
 800628c:	08006339 	.word	0x08006339
	case ILI9341_Orientation_Portrait_1 :
		*pX = (Sint16)((4096 - tempX) * (Sint32)screenOption.width / 4096);
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8006296:	893a      	ldrh	r2, [r7, #8]
 8006298:	fb02 f303 	mul.w	r3, r2, r3
 800629c:	2b00      	cmp	r3, #0
 800629e:	da01      	bge.n	80062a4 <XPT2046_convertCoordinateScreenMode+0x54>
 80062a0:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80062a4:	131b      	asrs	r3, r3, #12
 80062a6:	b21a      	sxth	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempY) * (Sint32)screenOption.height / 4096);
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80062b2:	897a      	ldrh	r2, [r7, #10]
 80062b4:	fb02 f303 	mul.w	r3, r2, r3
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	da01      	bge.n	80062c0 <XPT2046_convertCoordinateScreenMode+0x70>
 80062bc:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80062c0:	131b      	asrs	r3, r3, #12
 80062c2:	b21a      	sxth	r2, r3
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	801a      	strh	r2, [r3, #0]
		break;
 80062c8:	e052      	b.n	8006370 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Portrait_2 :
		*pX = (Sint16)(tempX * (Sint32)screenOption.width / 4096);
 80062ca:	893b      	ldrh	r3, [r7, #8]
 80062cc:	461a      	mov	r2, r3
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	fb03 f302 	mul.w	r3, r3, r2
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	da01      	bge.n	80062dc <XPT2046_convertCoordinateScreenMode+0x8c>
 80062d8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80062dc:	131b      	asrs	r3, r3, #12
 80062de:	b21a      	sxth	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempY * (Sint32)screenOption.height / 4096);
 80062e4:	897b      	ldrh	r3, [r7, #10]
 80062e6:	461a      	mov	r2, r3
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	fb03 f302 	mul.w	r3, r3, r2
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	da01      	bge.n	80062f6 <XPT2046_convertCoordinateScreenMode+0xa6>
 80062f2:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80062f6:	131b      	asrs	r3, r3, #12
 80062f8:	b21a      	sxth	r2, r3
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	801a      	strh	r2, [r3, #0]
		break;
 80062fe:	e037      	b.n	8006370 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_1 :
		*pX = (Sint16)((4096 - tempY) * (Sint32)screenOption.width / 4096);
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8006306:	893a      	ldrh	r2, [r7, #8]
 8006308:	fb02 f303 	mul.w	r3, r2, r3
 800630c:	2b00      	cmp	r3, #0
 800630e:	da01      	bge.n	8006314 <XPT2046_convertCoordinateScreenMode+0xc4>
 8006310:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8006314:	131b      	asrs	r3, r3, #12
 8006316:	b21a      	sxth	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempX * (Sint32)screenOption.height / 4096);
 800631c:	897b      	ldrh	r3, [r7, #10]
 800631e:	461a      	mov	r2, r3
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	fb03 f302 	mul.w	r3, r3, r2
 8006326:	2b00      	cmp	r3, #0
 8006328:	da01      	bge.n	800632e <XPT2046_convertCoordinateScreenMode+0xde>
 800632a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800632e:	131b      	asrs	r3, r3, #12
 8006330:	b21a      	sxth	r2, r3
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	801a      	strh	r2, [r3, #0]
		break;
 8006336:	e01b      	b.n	8006370 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_2 :
		*pX = (Sint16)((tempY) * (Sint32)screenOption.width / 4096);
 8006338:	893b      	ldrh	r3, [r7, #8]
 800633a:	461a      	mov	r2, r3
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	fb03 f302 	mul.w	r3, r3, r2
 8006342:	2b00      	cmp	r3, #0
 8006344:	da01      	bge.n	800634a <XPT2046_convertCoordinateScreenMode+0xfa>
 8006346:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800634a:	131b      	asrs	r3, r3, #12
 800634c:	b21a      	sxth	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempX) * (Sint32)screenOption.height / 4096);
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8006358:	897a      	ldrh	r2, [r7, #10]
 800635a:	fb02 f303 	mul.w	r3, r2, r3
 800635e:	2b00      	cmp	r3, #0
 8006360:	da01      	bge.n	8006366 <XPT2046_convertCoordinateScreenMode+0x116>
 8006362:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8006366:	131b      	asrs	r3, r3, #12
 8006368:	b21a      	sxth	r2, r3
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	801a      	strh	r2, [r3, #0]
		break;
 800636e:	bf00      	nop
	}
}
 8006370:	bf00      	nop
 8006372:	3718      	adds	r7, #24
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800637c:	4b08      	ldr	r3, [pc, #32]	; (80063a0 <HAL_Init+0x28>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a07      	ldr	r2, [pc, #28]	; (80063a0 <HAL_Init+0x28>)
 8006382:	f043 0310 	orr.w	r3, r3, #16
 8006386:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006388:	2003      	movs	r0, #3
 800638a:	f000 f947 	bl	800661c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800638e:	200f      	movs	r0, #15
 8006390:	f000 f808 	bl	80063a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006394:	f7fd f9a0 	bl	80036d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	40022000 	.word	0x40022000

080063a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80063ac:	4b12      	ldr	r3, [pc, #72]	; (80063f8 <HAL_InitTick+0x54>)
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	4b12      	ldr	r3, [pc, #72]	; (80063fc <HAL_InitTick+0x58>)
 80063b2:	781b      	ldrb	r3, [r3, #0]
 80063b4:	4619      	mov	r1, r3
 80063b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80063be:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c2:	4618      	mov	r0, r3
 80063c4:	f000 f95f 	bl	8006686 <HAL_SYSTICK_Config>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d001      	beq.n	80063d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e00e      	b.n	80063f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2b0f      	cmp	r3, #15
 80063d6:	d80a      	bhi.n	80063ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80063d8:	2200      	movs	r2, #0
 80063da:	6879      	ldr	r1, [r7, #4]
 80063dc:	f04f 30ff 	mov.w	r0, #4294967295
 80063e0:	f000 f927 	bl	8006632 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80063e4:	4a06      	ldr	r2, [pc, #24]	; (8006400 <HAL_InitTick+0x5c>)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
 80063ec:	e000      	b.n	80063f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3708      	adds	r7, #8
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	20000044 	.word	0x20000044
 80063fc:	20000058 	.word	0x20000058
 8006400:	20000054 	.word	0x20000054

08006404 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006404:	b480      	push	{r7}
 8006406:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006408:	4b05      	ldr	r3, [pc, #20]	; (8006420 <HAL_IncTick+0x1c>)
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	461a      	mov	r2, r3
 800640e:	4b05      	ldr	r3, [pc, #20]	; (8006424 <HAL_IncTick+0x20>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4413      	add	r3, r2
 8006414:	4a03      	ldr	r2, [pc, #12]	; (8006424 <HAL_IncTick+0x20>)
 8006416:	6013      	str	r3, [r2, #0]
}
 8006418:	bf00      	nop
 800641a:	46bd      	mov	sp, r7
 800641c:	bc80      	pop	{r7}
 800641e:	4770      	bx	lr
 8006420:	20000058 	.word	0x20000058
 8006424:	2000111c 	.word	0x2000111c

08006428 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006428:	b480      	push	{r7}
 800642a:	af00      	add	r7, sp, #0
  return uwTick;
 800642c:	4b02      	ldr	r3, [pc, #8]	; (8006438 <HAL_GetTick+0x10>)
 800642e:	681b      	ldr	r3, [r3, #0]
}
 8006430:	4618      	mov	r0, r3
 8006432:	46bd      	mov	sp, r7
 8006434:	bc80      	pop	{r7}
 8006436:	4770      	bx	lr
 8006438:	2000111c 	.word	0x2000111c

0800643c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006444:	f7ff fff0 	bl	8006428 <HAL_GetTick>
 8006448:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006454:	d005      	beq.n	8006462 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006456:	4b0a      	ldr	r3, [pc, #40]	; (8006480 <HAL_Delay+0x44>)
 8006458:	781b      	ldrb	r3, [r3, #0]
 800645a:	461a      	mov	r2, r3
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	4413      	add	r3, r2
 8006460:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006462:	bf00      	nop
 8006464:	f7ff ffe0 	bl	8006428 <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	429a      	cmp	r2, r3
 8006472:	d8f7      	bhi.n	8006464 <HAL_Delay+0x28>
  {
  }
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	20000058 	.word	0x20000058

08006484 <__NVIC_SetPriorityGrouping>:
{
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f003 0307 	and.w	r3, r3, #7
 8006492:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006494:	4b0c      	ldr	r3, [pc, #48]	; (80064c8 <__NVIC_SetPriorityGrouping+0x44>)
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80064a0:	4013      	ands	r3, r2
 80064a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80064ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80064b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80064b6:	4a04      	ldr	r2, [pc, #16]	; (80064c8 <__NVIC_SetPriorityGrouping+0x44>)
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	60d3      	str	r3, [r2, #12]
}
 80064bc:	bf00      	nop
 80064be:	3714      	adds	r7, #20
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bc80      	pop	{r7}
 80064c4:	4770      	bx	lr
 80064c6:	bf00      	nop
 80064c8:	e000ed00 	.word	0xe000ed00

080064cc <__NVIC_GetPriorityGrouping>:
{
 80064cc:	b480      	push	{r7}
 80064ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80064d0:	4b04      	ldr	r3, [pc, #16]	; (80064e4 <__NVIC_GetPriorityGrouping+0x18>)
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	0a1b      	lsrs	r3, r3, #8
 80064d6:	f003 0307 	and.w	r3, r3, #7
}
 80064da:	4618      	mov	r0, r3
 80064dc:	46bd      	mov	sp, r7
 80064de:	bc80      	pop	{r7}
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	e000ed00 	.word	0xe000ed00

080064e8 <__NVIC_EnableIRQ>:
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	4603      	mov	r3, r0
 80064f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	db0b      	blt.n	8006512 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064fa:	79fb      	ldrb	r3, [r7, #7]
 80064fc:	f003 021f 	and.w	r2, r3, #31
 8006500:	4906      	ldr	r1, [pc, #24]	; (800651c <__NVIC_EnableIRQ+0x34>)
 8006502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006506:	095b      	lsrs	r3, r3, #5
 8006508:	2001      	movs	r0, #1
 800650a:	fa00 f202 	lsl.w	r2, r0, r2
 800650e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006512:	bf00      	nop
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	bc80      	pop	{r7}
 800651a:	4770      	bx	lr
 800651c:	e000e100 	.word	0xe000e100

08006520 <__NVIC_SetPriority>:
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	4603      	mov	r3, r0
 8006528:	6039      	str	r1, [r7, #0]
 800652a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800652c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006530:	2b00      	cmp	r3, #0
 8006532:	db0a      	blt.n	800654a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	b2da      	uxtb	r2, r3
 8006538:	490c      	ldr	r1, [pc, #48]	; (800656c <__NVIC_SetPriority+0x4c>)
 800653a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800653e:	0112      	lsls	r2, r2, #4
 8006540:	b2d2      	uxtb	r2, r2
 8006542:	440b      	add	r3, r1
 8006544:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006548:	e00a      	b.n	8006560 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	b2da      	uxtb	r2, r3
 800654e:	4908      	ldr	r1, [pc, #32]	; (8006570 <__NVIC_SetPriority+0x50>)
 8006550:	79fb      	ldrb	r3, [r7, #7]
 8006552:	f003 030f 	and.w	r3, r3, #15
 8006556:	3b04      	subs	r3, #4
 8006558:	0112      	lsls	r2, r2, #4
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	440b      	add	r3, r1
 800655e:	761a      	strb	r2, [r3, #24]
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	bc80      	pop	{r7}
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	e000e100 	.word	0xe000e100
 8006570:	e000ed00 	.word	0xe000ed00

08006574 <NVIC_EncodePriority>:
{
 8006574:	b480      	push	{r7}
 8006576:	b089      	sub	sp, #36	; 0x24
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f003 0307 	and.w	r3, r3, #7
 8006586:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	f1c3 0307 	rsb	r3, r3, #7
 800658e:	2b04      	cmp	r3, #4
 8006590:	bf28      	it	cs
 8006592:	2304      	movcs	r3, #4
 8006594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	3304      	adds	r3, #4
 800659a:	2b06      	cmp	r3, #6
 800659c:	d902      	bls.n	80065a4 <NVIC_EncodePriority+0x30>
 800659e:	69fb      	ldr	r3, [r7, #28]
 80065a0:	3b03      	subs	r3, #3
 80065a2:	e000      	b.n	80065a6 <NVIC_EncodePriority+0x32>
 80065a4:	2300      	movs	r3, #0
 80065a6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065a8:	f04f 32ff 	mov.w	r2, #4294967295
 80065ac:	69bb      	ldr	r3, [r7, #24]
 80065ae:	fa02 f303 	lsl.w	r3, r2, r3
 80065b2:	43da      	mvns	r2, r3
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	401a      	ands	r2, r3
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80065bc:	f04f 31ff 	mov.w	r1, #4294967295
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	fa01 f303 	lsl.w	r3, r1, r3
 80065c6:	43d9      	mvns	r1, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065cc:	4313      	orrs	r3, r2
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3724      	adds	r7, #36	; 0x24
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bc80      	pop	{r7}
 80065d6:	4770      	bx	lr

080065d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	3b01      	subs	r3, #1
 80065e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80065e8:	d301      	bcc.n	80065ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80065ea:	2301      	movs	r3, #1
 80065ec:	e00f      	b.n	800660e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80065ee:	4a0a      	ldr	r2, [pc, #40]	; (8006618 <SysTick_Config+0x40>)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	3b01      	subs	r3, #1
 80065f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80065f6:	210f      	movs	r1, #15
 80065f8:	f04f 30ff 	mov.w	r0, #4294967295
 80065fc:	f7ff ff90 	bl	8006520 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006600:	4b05      	ldr	r3, [pc, #20]	; (8006618 <SysTick_Config+0x40>)
 8006602:	2200      	movs	r2, #0
 8006604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006606:	4b04      	ldr	r3, [pc, #16]	; (8006618 <SysTick_Config+0x40>)
 8006608:	2207      	movs	r2, #7
 800660a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3708      	adds	r7, #8
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	e000e010 	.word	0xe000e010

0800661c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b082      	sub	sp, #8
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7ff ff2d 	bl	8006484 <__NVIC_SetPriorityGrouping>
}
 800662a:	bf00      	nop
 800662c:	3708      	adds	r7, #8
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006632:	b580      	push	{r7, lr}
 8006634:	b086      	sub	sp, #24
 8006636:	af00      	add	r7, sp, #0
 8006638:	4603      	mov	r3, r0
 800663a:	60b9      	str	r1, [r7, #8]
 800663c:	607a      	str	r2, [r7, #4]
 800663e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006640:	2300      	movs	r3, #0
 8006642:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006644:	f7ff ff42 	bl	80064cc <__NVIC_GetPriorityGrouping>
 8006648:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	68b9      	ldr	r1, [r7, #8]
 800664e:	6978      	ldr	r0, [r7, #20]
 8006650:	f7ff ff90 	bl	8006574 <NVIC_EncodePriority>
 8006654:	4602      	mov	r2, r0
 8006656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800665a:	4611      	mov	r1, r2
 800665c:	4618      	mov	r0, r3
 800665e:	f7ff ff5f 	bl	8006520 <__NVIC_SetPriority>
}
 8006662:	bf00      	nop
 8006664:	3718      	adds	r7, #24
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}

0800666a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800666a:	b580      	push	{r7, lr}
 800666c:	b082      	sub	sp, #8
 800666e:	af00      	add	r7, sp, #0
 8006670:	4603      	mov	r3, r0
 8006672:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006678:	4618      	mov	r0, r3
 800667a:	f7ff ff35 	bl	80064e8 <__NVIC_EnableIRQ>
}
 800667e:	bf00      	nop
 8006680:	3708      	adds	r7, #8
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006686:	b580      	push	{r7, lr}
 8006688:	b082      	sub	sp, #8
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7ff ffa2 	bl	80065d8 <SysTick_Config>
 8006694:	4603      	mov	r3, r0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3708      	adds	r7, #8
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80066a2:	f000 f802 	bl	80066aa <HAL_SYSTICK_Callback>
}
 80066a6:	bf00      	nop
 80066a8:	bd80      	pop	{r7, pc}

080066aa <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80066aa:	b480      	push	{r7}
 80066ac:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80066ae:	bf00      	nop
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bc80      	pop	{r7}
 80066b4:	4770      	bx	lr
	...

080066b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066c0:	2300      	movs	r3, #0
 80066c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d005      	beq.n	80066da <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2204      	movs	r2, #4
 80066d2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	73fb      	strb	r3, [r7, #15]
 80066d8:	e051      	b.n	800677e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f022 020e 	bic.w	r2, r2, #14
 80066e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f022 0201 	bic.w	r2, r2, #1
 80066f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a22      	ldr	r2, [pc, #136]	; (8006788 <HAL_DMA_Abort_IT+0xd0>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d029      	beq.n	8006758 <HAL_DMA_Abort_IT+0xa0>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a20      	ldr	r2, [pc, #128]	; (800678c <HAL_DMA_Abort_IT+0xd4>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d022      	beq.n	8006754 <HAL_DMA_Abort_IT+0x9c>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a1f      	ldr	r2, [pc, #124]	; (8006790 <HAL_DMA_Abort_IT+0xd8>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d01a      	beq.n	800674e <HAL_DMA_Abort_IT+0x96>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a1d      	ldr	r2, [pc, #116]	; (8006794 <HAL_DMA_Abort_IT+0xdc>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d012      	beq.n	8006748 <HAL_DMA_Abort_IT+0x90>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a1c      	ldr	r2, [pc, #112]	; (8006798 <HAL_DMA_Abort_IT+0xe0>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00a      	beq.n	8006742 <HAL_DMA_Abort_IT+0x8a>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a1a      	ldr	r2, [pc, #104]	; (800679c <HAL_DMA_Abort_IT+0xe4>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d102      	bne.n	800673c <HAL_DMA_Abort_IT+0x84>
 8006736:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800673a:	e00e      	b.n	800675a <HAL_DMA_Abort_IT+0xa2>
 800673c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006740:	e00b      	b.n	800675a <HAL_DMA_Abort_IT+0xa2>
 8006742:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006746:	e008      	b.n	800675a <HAL_DMA_Abort_IT+0xa2>
 8006748:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800674c:	e005      	b.n	800675a <HAL_DMA_Abort_IT+0xa2>
 800674e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006752:	e002      	b.n	800675a <HAL_DMA_Abort_IT+0xa2>
 8006754:	2310      	movs	r3, #16
 8006756:	e000      	b.n	800675a <HAL_DMA_Abort_IT+0xa2>
 8006758:	2301      	movs	r3, #1
 800675a:	4a11      	ldr	r2, [pc, #68]	; (80067a0 <HAL_DMA_Abort_IT+0xe8>)
 800675c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006772:	2b00      	cmp	r3, #0
 8006774:	d003      	beq.n	800677e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	4798      	blx	r3
    } 
  }
  return status;
 800677e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006780:	4618      	mov	r0, r3
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	40020008 	.word	0x40020008
 800678c:	4002001c 	.word	0x4002001c
 8006790:	40020030 	.word	0x40020030
 8006794:	40020044 	.word	0x40020044
 8006798:	40020058 	.word	0x40020058
 800679c:	4002006c 	.word	0x4002006c
 80067a0:	40020000 	.word	0x40020000

080067a4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c0:	2204      	movs	r2, #4
 80067c2:	409a      	lsls	r2, r3
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	4013      	ands	r3, r2
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d04f      	beq.n	800686c <HAL_DMA_IRQHandler+0xc8>
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	f003 0304 	and.w	r3, r3, #4
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d04a      	beq.n	800686c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0320 	and.w	r3, r3, #32
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d107      	bne.n	80067f4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f022 0204 	bic.w	r2, r2, #4
 80067f2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a66      	ldr	r2, [pc, #408]	; (8006994 <HAL_DMA_IRQHandler+0x1f0>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d029      	beq.n	8006852 <HAL_DMA_IRQHandler+0xae>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a65      	ldr	r2, [pc, #404]	; (8006998 <HAL_DMA_IRQHandler+0x1f4>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d022      	beq.n	800684e <HAL_DMA_IRQHandler+0xaa>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a63      	ldr	r2, [pc, #396]	; (800699c <HAL_DMA_IRQHandler+0x1f8>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d01a      	beq.n	8006848 <HAL_DMA_IRQHandler+0xa4>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a62      	ldr	r2, [pc, #392]	; (80069a0 <HAL_DMA_IRQHandler+0x1fc>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d012      	beq.n	8006842 <HAL_DMA_IRQHandler+0x9e>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a60      	ldr	r2, [pc, #384]	; (80069a4 <HAL_DMA_IRQHandler+0x200>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d00a      	beq.n	800683c <HAL_DMA_IRQHandler+0x98>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a5f      	ldr	r2, [pc, #380]	; (80069a8 <HAL_DMA_IRQHandler+0x204>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d102      	bne.n	8006836 <HAL_DMA_IRQHandler+0x92>
 8006830:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006834:	e00e      	b.n	8006854 <HAL_DMA_IRQHandler+0xb0>
 8006836:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800683a:	e00b      	b.n	8006854 <HAL_DMA_IRQHandler+0xb0>
 800683c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006840:	e008      	b.n	8006854 <HAL_DMA_IRQHandler+0xb0>
 8006842:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006846:	e005      	b.n	8006854 <HAL_DMA_IRQHandler+0xb0>
 8006848:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800684c:	e002      	b.n	8006854 <HAL_DMA_IRQHandler+0xb0>
 800684e:	2340      	movs	r3, #64	; 0x40
 8006850:	e000      	b.n	8006854 <HAL_DMA_IRQHandler+0xb0>
 8006852:	2304      	movs	r3, #4
 8006854:	4a55      	ldr	r2, [pc, #340]	; (80069ac <HAL_DMA_IRQHandler+0x208>)
 8006856:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800685c:	2b00      	cmp	r3, #0
 800685e:	f000 8094 	beq.w	800698a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800686a:	e08e      	b.n	800698a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006870:	2202      	movs	r2, #2
 8006872:	409a      	lsls	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	4013      	ands	r3, r2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d056      	beq.n	800692a <HAL_DMA_IRQHandler+0x186>
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	f003 0302 	and.w	r3, r3, #2
 8006882:	2b00      	cmp	r3, #0
 8006884:	d051      	beq.n	800692a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 0320 	and.w	r3, r3, #32
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10b      	bne.n	80068ac <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f022 020a 	bic.w	r2, r2, #10
 80068a2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a38      	ldr	r2, [pc, #224]	; (8006994 <HAL_DMA_IRQHandler+0x1f0>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d029      	beq.n	800690a <HAL_DMA_IRQHandler+0x166>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a37      	ldr	r2, [pc, #220]	; (8006998 <HAL_DMA_IRQHandler+0x1f4>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d022      	beq.n	8006906 <HAL_DMA_IRQHandler+0x162>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a35      	ldr	r2, [pc, #212]	; (800699c <HAL_DMA_IRQHandler+0x1f8>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d01a      	beq.n	8006900 <HAL_DMA_IRQHandler+0x15c>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a34      	ldr	r2, [pc, #208]	; (80069a0 <HAL_DMA_IRQHandler+0x1fc>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d012      	beq.n	80068fa <HAL_DMA_IRQHandler+0x156>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a32      	ldr	r2, [pc, #200]	; (80069a4 <HAL_DMA_IRQHandler+0x200>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d00a      	beq.n	80068f4 <HAL_DMA_IRQHandler+0x150>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a31      	ldr	r2, [pc, #196]	; (80069a8 <HAL_DMA_IRQHandler+0x204>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d102      	bne.n	80068ee <HAL_DMA_IRQHandler+0x14a>
 80068e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80068ec:	e00e      	b.n	800690c <HAL_DMA_IRQHandler+0x168>
 80068ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80068f2:	e00b      	b.n	800690c <HAL_DMA_IRQHandler+0x168>
 80068f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80068f8:	e008      	b.n	800690c <HAL_DMA_IRQHandler+0x168>
 80068fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80068fe:	e005      	b.n	800690c <HAL_DMA_IRQHandler+0x168>
 8006900:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006904:	e002      	b.n	800690c <HAL_DMA_IRQHandler+0x168>
 8006906:	2320      	movs	r3, #32
 8006908:	e000      	b.n	800690c <HAL_DMA_IRQHandler+0x168>
 800690a:	2302      	movs	r3, #2
 800690c:	4a27      	ldr	r2, [pc, #156]	; (80069ac <HAL_DMA_IRQHandler+0x208>)
 800690e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800691c:	2b00      	cmp	r3, #0
 800691e:	d034      	beq.n	800698a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006928:	e02f      	b.n	800698a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800692e:	2208      	movs	r2, #8
 8006930:	409a      	lsls	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	4013      	ands	r3, r2
 8006936:	2b00      	cmp	r3, #0
 8006938:	d028      	beq.n	800698c <HAL_DMA_IRQHandler+0x1e8>
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	f003 0308 	and.w	r3, r3, #8
 8006940:	2b00      	cmp	r3, #0
 8006942:	d023      	beq.n	800698c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 020e 	bic.w	r2, r2, #14
 8006952:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800695c:	2101      	movs	r1, #1
 800695e:	fa01 f202 	lsl.w	r2, r1, r2
 8006962:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2201      	movs	r2, #1
 800696e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800697e:	2b00      	cmp	r3, #0
 8006980:	d004      	beq.n	800698c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	4798      	blx	r3
    }
  }
  return;
 800698a:	bf00      	nop
 800698c:	bf00      	nop
}
 800698e:	3710      	adds	r7, #16
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}
 8006994:	40020008 	.word	0x40020008
 8006998:	4002001c 	.word	0x4002001c
 800699c:	40020030 	.word	0x40020030
 80069a0:	40020044 	.word	0x40020044
 80069a4:	40020058 	.word	0x40020058
 80069a8:	4002006c 	.word	0x4002006c
 80069ac:	40020000 	.word	0x40020000

080069b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b08b      	sub	sp, #44	; 0x2c
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80069ba:	2300      	movs	r3, #0
 80069bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80069be:	2300      	movs	r3, #0
 80069c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80069c2:	e169      	b.n	8006c98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80069c4:	2201      	movs	r2, #1
 80069c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c8:	fa02 f303 	lsl.w	r3, r2, r3
 80069cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	69fa      	ldr	r2, [r7, #28]
 80069d4:	4013      	ands	r3, r2
 80069d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80069d8:	69ba      	ldr	r2, [r7, #24]
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	429a      	cmp	r2, r3
 80069de:	f040 8158 	bne.w	8006c92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	4a9a      	ldr	r2, [pc, #616]	; (8006c50 <HAL_GPIO_Init+0x2a0>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d05e      	beq.n	8006aaa <HAL_GPIO_Init+0xfa>
 80069ec:	4a98      	ldr	r2, [pc, #608]	; (8006c50 <HAL_GPIO_Init+0x2a0>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d875      	bhi.n	8006ade <HAL_GPIO_Init+0x12e>
 80069f2:	4a98      	ldr	r2, [pc, #608]	; (8006c54 <HAL_GPIO_Init+0x2a4>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d058      	beq.n	8006aaa <HAL_GPIO_Init+0xfa>
 80069f8:	4a96      	ldr	r2, [pc, #600]	; (8006c54 <HAL_GPIO_Init+0x2a4>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d86f      	bhi.n	8006ade <HAL_GPIO_Init+0x12e>
 80069fe:	4a96      	ldr	r2, [pc, #600]	; (8006c58 <HAL_GPIO_Init+0x2a8>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d052      	beq.n	8006aaa <HAL_GPIO_Init+0xfa>
 8006a04:	4a94      	ldr	r2, [pc, #592]	; (8006c58 <HAL_GPIO_Init+0x2a8>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d869      	bhi.n	8006ade <HAL_GPIO_Init+0x12e>
 8006a0a:	4a94      	ldr	r2, [pc, #592]	; (8006c5c <HAL_GPIO_Init+0x2ac>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d04c      	beq.n	8006aaa <HAL_GPIO_Init+0xfa>
 8006a10:	4a92      	ldr	r2, [pc, #584]	; (8006c5c <HAL_GPIO_Init+0x2ac>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d863      	bhi.n	8006ade <HAL_GPIO_Init+0x12e>
 8006a16:	4a92      	ldr	r2, [pc, #584]	; (8006c60 <HAL_GPIO_Init+0x2b0>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d046      	beq.n	8006aaa <HAL_GPIO_Init+0xfa>
 8006a1c:	4a90      	ldr	r2, [pc, #576]	; (8006c60 <HAL_GPIO_Init+0x2b0>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d85d      	bhi.n	8006ade <HAL_GPIO_Init+0x12e>
 8006a22:	2b12      	cmp	r3, #18
 8006a24:	d82a      	bhi.n	8006a7c <HAL_GPIO_Init+0xcc>
 8006a26:	2b12      	cmp	r3, #18
 8006a28:	d859      	bhi.n	8006ade <HAL_GPIO_Init+0x12e>
 8006a2a:	a201      	add	r2, pc, #4	; (adr r2, 8006a30 <HAL_GPIO_Init+0x80>)
 8006a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a30:	08006aab 	.word	0x08006aab
 8006a34:	08006a85 	.word	0x08006a85
 8006a38:	08006a97 	.word	0x08006a97
 8006a3c:	08006ad9 	.word	0x08006ad9
 8006a40:	08006adf 	.word	0x08006adf
 8006a44:	08006adf 	.word	0x08006adf
 8006a48:	08006adf 	.word	0x08006adf
 8006a4c:	08006adf 	.word	0x08006adf
 8006a50:	08006adf 	.word	0x08006adf
 8006a54:	08006adf 	.word	0x08006adf
 8006a58:	08006adf 	.word	0x08006adf
 8006a5c:	08006adf 	.word	0x08006adf
 8006a60:	08006adf 	.word	0x08006adf
 8006a64:	08006adf 	.word	0x08006adf
 8006a68:	08006adf 	.word	0x08006adf
 8006a6c:	08006adf 	.word	0x08006adf
 8006a70:	08006adf 	.word	0x08006adf
 8006a74:	08006a8d 	.word	0x08006a8d
 8006a78:	08006aa1 	.word	0x08006aa1
 8006a7c:	4a79      	ldr	r2, [pc, #484]	; (8006c64 <HAL_GPIO_Init+0x2b4>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d013      	beq.n	8006aaa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006a82:	e02c      	b.n	8006ade <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	623b      	str	r3, [r7, #32]
          break;
 8006a8a:	e029      	b.n	8006ae0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	3304      	adds	r3, #4
 8006a92:	623b      	str	r3, [r7, #32]
          break;
 8006a94:	e024      	b.n	8006ae0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	3308      	adds	r3, #8
 8006a9c:	623b      	str	r3, [r7, #32]
          break;
 8006a9e:	e01f      	b.n	8006ae0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	330c      	adds	r3, #12
 8006aa6:	623b      	str	r3, [r7, #32]
          break;
 8006aa8:	e01a      	b.n	8006ae0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d102      	bne.n	8006ab8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006ab2:	2304      	movs	r3, #4
 8006ab4:	623b      	str	r3, [r7, #32]
          break;
 8006ab6:	e013      	b.n	8006ae0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d105      	bne.n	8006acc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006ac0:	2308      	movs	r3, #8
 8006ac2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	69fa      	ldr	r2, [r7, #28]
 8006ac8:	611a      	str	r2, [r3, #16]
          break;
 8006aca:	e009      	b.n	8006ae0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006acc:	2308      	movs	r3, #8
 8006ace:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	69fa      	ldr	r2, [r7, #28]
 8006ad4:	615a      	str	r2, [r3, #20]
          break;
 8006ad6:	e003      	b.n	8006ae0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	623b      	str	r3, [r7, #32]
          break;
 8006adc:	e000      	b.n	8006ae0 <HAL_GPIO_Init+0x130>
          break;
 8006ade:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	2bff      	cmp	r3, #255	; 0xff
 8006ae4:	d801      	bhi.n	8006aea <HAL_GPIO_Init+0x13a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	e001      	b.n	8006aee <HAL_GPIO_Init+0x13e>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	3304      	adds	r3, #4
 8006aee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006af0:	69bb      	ldr	r3, [r7, #24]
 8006af2:	2bff      	cmp	r3, #255	; 0xff
 8006af4:	d802      	bhi.n	8006afc <HAL_GPIO_Init+0x14c>
 8006af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	e002      	b.n	8006b02 <HAL_GPIO_Init+0x152>
 8006afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afe:	3b08      	subs	r3, #8
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	210f      	movs	r1, #15
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b10:	43db      	mvns	r3, r3
 8006b12:	401a      	ands	r2, r3
 8006b14:	6a39      	ldr	r1, [r7, #32]
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	fa01 f303 	lsl.w	r3, r1, r3
 8006b1c:	431a      	orrs	r2, r3
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 80b1 	beq.w	8006c92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006b30:	4b4d      	ldr	r3, [pc, #308]	; (8006c68 <HAL_GPIO_Init+0x2b8>)
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	4a4c      	ldr	r2, [pc, #304]	; (8006c68 <HAL_GPIO_Init+0x2b8>)
 8006b36:	f043 0301 	orr.w	r3, r3, #1
 8006b3a:	6193      	str	r3, [r2, #24]
 8006b3c:	4b4a      	ldr	r3, [pc, #296]	; (8006c68 <HAL_GPIO_Init+0x2b8>)
 8006b3e:	699b      	ldr	r3, [r3, #24]
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	60bb      	str	r3, [r7, #8]
 8006b46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006b48:	4a48      	ldr	r2, [pc, #288]	; (8006c6c <HAL_GPIO_Init+0x2bc>)
 8006b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4c:	089b      	lsrs	r3, r3, #2
 8006b4e:	3302      	adds	r3, #2
 8006b50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b58:	f003 0303 	and.w	r3, r3, #3
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	220f      	movs	r2, #15
 8006b60:	fa02 f303 	lsl.w	r3, r2, r3
 8006b64:	43db      	mvns	r3, r3
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	4013      	ands	r3, r2
 8006b6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a40      	ldr	r2, [pc, #256]	; (8006c70 <HAL_GPIO_Init+0x2c0>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d013      	beq.n	8006b9c <HAL_GPIO_Init+0x1ec>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a3f      	ldr	r2, [pc, #252]	; (8006c74 <HAL_GPIO_Init+0x2c4>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d00d      	beq.n	8006b98 <HAL_GPIO_Init+0x1e8>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a3e      	ldr	r2, [pc, #248]	; (8006c78 <HAL_GPIO_Init+0x2c8>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d007      	beq.n	8006b94 <HAL_GPIO_Init+0x1e4>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a3d      	ldr	r2, [pc, #244]	; (8006c7c <HAL_GPIO_Init+0x2cc>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d101      	bne.n	8006b90 <HAL_GPIO_Init+0x1e0>
 8006b8c:	2303      	movs	r3, #3
 8006b8e:	e006      	b.n	8006b9e <HAL_GPIO_Init+0x1ee>
 8006b90:	2304      	movs	r3, #4
 8006b92:	e004      	b.n	8006b9e <HAL_GPIO_Init+0x1ee>
 8006b94:	2302      	movs	r3, #2
 8006b96:	e002      	b.n	8006b9e <HAL_GPIO_Init+0x1ee>
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e000      	b.n	8006b9e <HAL_GPIO_Init+0x1ee>
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ba0:	f002 0203 	and.w	r2, r2, #3
 8006ba4:	0092      	lsls	r2, r2, #2
 8006ba6:	4093      	lsls	r3, r2
 8006ba8:	68fa      	ldr	r2, [r7, #12]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006bae:	492f      	ldr	r1, [pc, #188]	; (8006c6c <HAL_GPIO_Init+0x2bc>)
 8006bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb2:	089b      	lsrs	r3, r3, #2
 8006bb4:	3302      	adds	r3, #2
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d006      	beq.n	8006bd6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006bc8:	4b2d      	ldr	r3, [pc, #180]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	492c      	ldr	r1, [pc, #176]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	600b      	str	r3, [r1, #0]
 8006bd4:	e006      	b.n	8006be4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006bd6:	4b2a      	ldr	r3, [pc, #168]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	69bb      	ldr	r3, [r7, #24]
 8006bdc:	43db      	mvns	r3, r3
 8006bde:	4928      	ldr	r1, [pc, #160]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006be0:	4013      	ands	r3, r2
 8006be2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d006      	beq.n	8006bfe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006bf0:	4b23      	ldr	r3, [pc, #140]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006bf2:	685a      	ldr	r2, [r3, #4]
 8006bf4:	4922      	ldr	r1, [pc, #136]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	604b      	str	r3, [r1, #4]
 8006bfc:	e006      	b.n	8006c0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006bfe:	4b20      	ldr	r3, [pc, #128]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006c00:	685a      	ldr	r2, [r3, #4]
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	43db      	mvns	r3, r3
 8006c06:	491e      	ldr	r1, [pc, #120]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006c08:	4013      	ands	r3, r2
 8006c0a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d006      	beq.n	8006c26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006c18:	4b19      	ldr	r3, [pc, #100]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006c1a:	689a      	ldr	r2, [r3, #8]
 8006c1c:	4918      	ldr	r1, [pc, #96]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	608b      	str	r3, [r1, #8]
 8006c24:	e006      	b.n	8006c34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006c26:	4b16      	ldr	r3, [pc, #88]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006c28:	689a      	ldr	r2, [r3, #8]
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	43db      	mvns	r3, r3
 8006c2e:	4914      	ldr	r1, [pc, #80]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006c30:	4013      	ands	r3, r2
 8006c32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d021      	beq.n	8006c84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006c40:	4b0f      	ldr	r3, [pc, #60]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006c42:	68da      	ldr	r2, [r3, #12]
 8006c44:	490e      	ldr	r1, [pc, #56]	; (8006c80 <HAL_GPIO_Init+0x2d0>)
 8006c46:	69bb      	ldr	r3, [r7, #24]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	60cb      	str	r3, [r1, #12]
 8006c4c:	e021      	b.n	8006c92 <HAL_GPIO_Init+0x2e2>
 8006c4e:	bf00      	nop
 8006c50:	10320000 	.word	0x10320000
 8006c54:	10310000 	.word	0x10310000
 8006c58:	10220000 	.word	0x10220000
 8006c5c:	10210000 	.word	0x10210000
 8006c60:	10120000 	.word	0x10120000
 8006c64:	10110000 	.word	0x10110000
 8006c68:	40021000 	.word	0x40021000
 8006c6c:	40010000 	.word	0x40010000
 8006c70:	40010800 	.word	0x40010800
 8006c74:	40010c00 	.word	0x40010c00
 8006c78:	40011000 	.word	0x40011000
 8006c7c:	40011400 	.word	0x40011400
 8006c80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006c84:	4b0b      	ldr	r3, [pc, #44]	; (8006cb4 <HAL_GPIO_Init+0x304>)
 8006c86:	68da      	ldr	r2, [r3, #12]
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	43db      	mvns	r3, r3
 8006c8c:	4909      	ldr	r1, [pc, #36]	; (8006cb4 <HAL_GPIO_Init+0x304>)
 8006c8e:	4013      	ands	r3, r2
 8006c90:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c94:	3301      	adds	r3, #1
 8006c96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f47f ae8e 	bne.w	80069c4 <HAL_GPIO_Init+0x14>
  }
}
 8006ca8:	bf00      	nop
 8006caa:	bf00      	nop
 8006cac:	372c      	adds	r7, #44	; 0x2c
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bc80      	pop	{r7}
 8006cb2:	4770      	bx	lr
 8006cb4:	40010400 	.word	0x40010400

08006cb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b085      	sub	sp, #20
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	460b      	mov	r3, r1
 8006cc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	689a      	ldr	r2, [r3, #8]
 8006cc8:	887b      	ldrh	r3, [r7, #2]
 8006cca:	4013      	ands	r3, r2
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d002      	beq.n	8006cd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	73fb      	strb	r3, [r7, #15]
 8006cd4:	e001      	b.n	8006cda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3714      	adds	r7, #20
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bc80      	pop	{r7}
 8006ce4:	4770      	bx	lr

08006ce6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b083      	sub	sp, #12
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
 8006cee:	460b      	mov	r3, r1
 8006cf0:	807b      	strh	r3, [r7, #2]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006cf6:	787b      	ldrb	r3, [r7, #1]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d003      	beq.n	8006d04 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006cfc:	887a      	ldrh	r2, [r7, #2]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006d02:	e003      	b.n	8006d0c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006d04:	887b      	ldrh	r3, [r7, #2]
 8006d06:	041a      	lsls	r2, r3, #16
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	611a      	str	r2, [r3, #16]
}
 8006d0c:	bf00      	nop
 8006d0e:	370c      	adds	r7, #12
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bc80      	pop	{r7}
 8006d14:	4770      	bx	lr
	...

08006d18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e26c      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 0301 	and.w	r3, r3, #1
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	f000 8087 	beq.w	8006e46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d38:	4b92      	ldr	r3, [pc, #584]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	f003 030c 	and.w	r3, r3, #12
 8006d40:	2b04      	cmp	r3, #4
 8006d42:	d00c      	beq.n	8006d5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006d44:	4b8f      	ldr	r3, [pc, #572]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f003 030c 	and.w	r3, r3, #12
 8006d4c:	2b08      	cmp	r3, #8
 8006d4e:	d112      	bne.n	8006d76 <HAL_RCC_OscConfig+0x5e>
 8006d50:	4b8c      	ldr	r3, [pc, #560]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d5c:	d10b      	bne.n	8006d76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d5e:	4b89      	ldr	r3, [pc, #548]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d06c      	beq.n	8006e44 <HAL_RCC_OscConfig+0x12c>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d168      	bne.n	8006e44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e246      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d7e:	d106      	bne.n	8006d8e <HAL_RCC_OscConfig+0x76>
 8006d80:	4b80      	ldr	r3, [pc, #512]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a7f      	ldr	r2, [pc, #508]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006d86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d8a:	6013      	str	r3, [r2, #0]
 8006d8c:	e02e      	b.n	8006dec <HAL_RCC_OscConfig+0xd4>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10c      	bne.n	8006db0 <HAL_RCC_OscConfig+0x98>
 8006d96:	4b7b      	ldr	r3, [pc, #492]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a7a      	ldr	r2, [pc, #488]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006d9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006da0:	6013      	str	r3, [r2, #0]
 8006da2:	4b78      	ldr	r3, [pc, #480]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a77      	ldr	r2, [pc, #476]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006da8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dac:	6013      	str	r3, [r2, #0]
 8006dae:	e01d      	b.n	8006dec <HAL_RCC_OscConfig+0xd4>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006db8:	d10c      	bne.n	8006dd4 <HAL_RCC_OscConfig+0xbc>
 8006dba:	4b72      	ldr	r3, [pc, #456]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a71      	ldr	r2, [pc, #452]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006dc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006dc4:	6013      	str	r3, [r2, #0]
 8006dc6:	4b6f      	ldr	r3, [pc, #444]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a6e      	ldr	r2, [pc, #440]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dd0:	6013      	str	r3, [r2, #0]
 8006dd2:	e00b      	b.n	8006dec <HAL_RCC_OscConfig+0xd4>
 8006dd4:	4b6b      	ldr	r3, [pc, #428]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a6a      	ldr	r2, [pc, #424]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dde:	6013      	str	r3, [r2, #0]
 8006de0:	4b68      	ldr	r3, [pc, #416]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a67      	ldr	r2, [pc, #412]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d013      	beq.n	8006e1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006df4:	f7ff fb18 	bl	8006428 <HAL_GetTick>
 8006df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dfa:	e008      	b.n	8006e0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006dfc:	f7ff fb14 	bl	8006428 <HAL_GetTick>
 8006e00:	4602      	mov	r2, r0
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	2b64      	cmp	r3, #100	; 0x64
 8006e08:	d901      	bls.n	8006e0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006e0a:	2303      	movs	r3, #3
 8006e0c:	e1fa      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e0e:	4b5d      	ldr	r3, [pc, #372]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d0f0      	beq.n	8006dfc <HAL_RCC_OscConfig+0xe4>
 8006e1a:	e014      	b.n	8006e46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e1c:	f7ff fb04 	bl	8006428 <HAL_GetTick>
 8006e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e22:	e008      	b.n	8006e36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e24:	f7ff fb00 	bl	8006428 <HAL_GetTick>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	1ad3      	subs	r3, r2, r3
 8006e2e:	2b64      	cmp	r3, #100	; 0x64
 8006e30:	d901      	bls.n	8006e36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e1e6      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e36:	4b53      	ldr	r3, [pc, #332]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1f0      	bne.n	8006e24 <HAL_RCC_OscConfig+0x10c>
 8006e42:	e000      	b.n	8006e46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d063      	beq.n	8006f1a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e52:	4b4c      	ldr	r3, [pc, #304]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	f003 030c 	and.w	r3, r3, #12
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d00b      	beq.n	8006e76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006e5e:	4b49      	ldr	r3, [pc, #292]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	f003 030c 	and.w	r3, r3, #12
 8006e66:	2b08      	cmp	r3, #8
 8006e68:	d11c      	bne.n	8006ea4 <HAL_RCC_OscConfig+0x18c>
 8006e6a:	4b46      	ldr	r3, [pc, #280]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d116      	bne.n	8006ea4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e76:	4b43      	ldr	r3, [pc, #268]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 0302 	and.w	r3, r3, #2
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d005      	beq.n	8006e8e <HAL_RCC_OscConfig+0x176>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d001      	beq.n	8006e8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e1ba      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e8e:	4b3d      	ldr	r3, [pc, #244]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	695b      	ldr	r3, [r3, #20]
 8006e9a:	00db      	lsls	r3, r3, #3
 8006e9c:	4939      	ldr	r1, [pc, #228]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ea2:	e03a      	b.n	8006f1a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d020      	beq.n	8006eee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006eac:	4b36      	ldr	r3, [pc, #216]	; (8006f88 <HAL_RCC_OscConfig+0x270>)
 8006eae:	2201      	movs	r2, #1
 8006eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006eb2:	f7ff fab9 	bl	8006428 <HAL_GetTick>
 8006eb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eb8:	e008      	b.n	8006ecc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eba:	f7ff fab5 	bl	8006428 <HAL_GetTick>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d901      	bls.n	8006ecc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	e19b      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ecc:	4b2d      	ldr	r3, [pc, #180]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 0302 	and.w	r3, r3, #2
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d0f0      	beq.n	8006eba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ed8:	4b2a      	ldr	r3, [pc, #168]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	695b      	ldr	r3, [r3, #20]
 8006ee4:	00db      	lsls	r3, r3, #3
 8006ee6:	4927      	ldr	r1, [pc, #156]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	600b      	str	r3, [r1, #0]
 8006eec:	e015      	b.n	8006f1a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006eee:	4b26      	ldr	r3, [pc, #152]	; (8006f88 <HAL_RCC_OscConfig+0x270>)
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ef4:	f7ff fa98 	bl	8006428 <HAL_GetTick>
 8006ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006efa:	e008      	b.n	8006f0e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006efc:	f7ff fa94 	bl	8006428 <HAL_GetTick>
 8006f00:	4602      	mov	r2, r0
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d901      	bls.n	8006f0e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e17a      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f0e:	4b1d      	ldr	r3, [pc, #116]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f003 0302 	and.w	r3, r3, #2
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1f0      	bne.n	8006efc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f003 0308 	and.w	r3, r3, #8
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d03a      	beq.n	8006f9c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	699b      	ldr	r3, [r3, #24]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d019      	beq.n	8006f62 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f2e:	4b17      	ldr	r3, [pc, #92]	; (8006f8c <HAL_RCC_OscConfig+0x274>)
 8006f30:	2201      	movs	r2, #1
 8006f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f34:	f7ff fa78 	bl	8006428 <HAL_GetTick>
 8006f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f3a:	e008      	b.n	8006f4e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f3c:	f7ff fa74 	bl	8006428 <HAL_GetTick>
 8006f40:	4602      	mov	r2, r0
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	d901      	bls.n	8006f4e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006f4a:	2303      	movs	r3, #3
 8006f4c:	e15a      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f4e:	4b0d      	ldr	r3, [pc, #52]	; (8006f84 <HAL_RCC_OscConfig+0x26c>)
 8006f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f52:	f003 0302 	and.w	r3, r3, #2
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d0f0      	beq.n	8006f3c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006f5a:	2001      	movs	r0, #1
 8006f5c:	f000 fad8 	bl	8007510 <RCC_Delay>
 8006f60:	e01c      	b.n	8006f9c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f62:	4b0a      	ldr	r3, [pc, #40]	; (8006f8c <HAL_RCC_OscConfig+0x274>)
 8006f64:	2200      	movs	r2, #0
 8006f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f68:	f7ff fa5e 	bl	8006428 <HAL_GetTick>
 8006f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f6e:	e00f      	b.n	8006f90 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f70:	f7ff fa5a 	bl	8006428 <HAL_GetTick>
 8006f74:	4602      	mov	r2, r0
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d908      	bls.n	8006f90 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	e140      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
 8006f82:	bf00      	nop
 8006f84:	40021000 	.word	0x40021000
 8006f88:	42420000 	.word	0x42420000
 8006f8c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f90:	4b9e      	ldr	r3, [pc, #632]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8006f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f94:	f003 0302 	and.w	r3, r3, #2
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1e9      	bne.n	8006f70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0304 	and.w	r3, r3, #4
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 80a6 	beq.w	80070f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006faa:	2300      	movs	r3, #0
 8006fac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fae:	4b97      	ldr	r3, [pc, #604]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8006fb0:	69db      	ldr	r3, [r3, #28]
 8006fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10d      	bne.n	8006fd6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fba:	4b94      	ldr	r3, [pc, #592]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8006fbc:	69db      	ldr	r3, [r3, #28]
 8006fbe:	4a93      	ldr	r2, [pc, #588]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8006fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fc4:	61d3      	str	r3, [r2, #28]
 8006fc6:	4b91      	ldr	r3, [pc, #580]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8006fc8:	69db      	ldr	r3, [r3, #28]
 8006fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fce:	60bb      	str	r3, [r7, #8]
 8006fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fd6:	4b8e      	ldr	r3, [pc, #568]	; (8007210 <HAL_RCC_OscConfig+0x4f8>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d118      	bne.n	8007014 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fe2:	4b8b      	ldr	r3, [pc, #556]	; (8007210 <HAL_RCC_OscConfig+0x4f8>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a8a      	ldr	r2, [pc, #552]	; (8007210 <HAL_RCC_OscConfig+0x4f8>)
 8006fe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fee:	f7ff fa1b 	bl	8006428 <HAL_GetTick>
 8006ff2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ff4:	e008      	b.n	8007008 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ff6:	f7ff fa17 	bl	8006428 <HAL_GetTick>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	2b64      	cmp	r3, #100	; 0x64
 8007002:	d901      	bls.n	8007008 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007004:	2303      	movs	r3, #3
 8007006:	e0fd      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007008:	4b81      	ldr	r3, [pc, #516]	; (8007210 <HAL_RCC_OscConfig+0x4f8>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007010:	2b00      	cmp	r3, #0
 8007012:	d0f0      	beq.n	8006ff6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	2b01      	cmp	r3, #1
 800701a:	d106      	bne.n	800702a <HAL_RCC_OscConfig+0x312>
 800701c:	4b7b      	ldr	r3, [pc, #492]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 800701e:	6a1b      	ldr	r3, [r3, #32]
 8007020:	4a7a      	ldr	r2, [pc, #488]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007022:	f043 0301 	orr.w	r3, r3, #1
 8007026:	6213      	str	r3, [r2, #32]
 8007028:	e02d      	b.n	8007086 <HAL_RCC_OscConfig+0x36e>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10c      	bne.n	800704c <HAL_RCC_OscConfig+0x334>
 8007032:	4b76      	ldr	r3, [pc, #472]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007034:	6a1b      	ldr	r3, [r3, #32]
 8007036:	4a75      	ldr	r2, [pc, #468]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007038:	f023 0301 	bic.w	r3, r3, #1
 800703c:	6213      	str	r3, [r2, #32]
 800703e:	4b73      	ldr	r3, [pc, #460]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007040:	6a1b      	ldr	r3, [r3, #32]
 8007042:	4a72      	ldr	r2, [pc, #456]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007044:	f023 0304 	bic.w	r3, r3, #4
 8007048:	6213      	str	r3, [r2, #32]
 800704a:	e01c      	b.n	8007086 <HAL_RCC_OscConfig+0x36e>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	2b05      	cmp	r3, #5
 8007052:	d10c      	bne.n	800706e <HAL_RCC_OscConfig+0x356>
 8007054:	4b6d      	ldr	r3, [pc, #436]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007056:	6a1b      	ldr	r3, [r3, #32]
 8007058:	4a6c      	ldr	r2, [pc, #432]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 800705a:	f043 0304 	orr.w	r3, r3, #4
 800705e:	6213      	str	r3, [r2, #32]
 8007060:	4b6a      	ldr	r3, [pc, #424]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007062:	6a1b      	ldr	r3, [r3, #32]
 8007064:	4a69      	ldr	r2, [pc, #420]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007066:	f043 0301 	orr.w	r3, r3, #1
 800706a:	6213      	str	r3, [r2, #32]
 800706c:	e00b      	b.n	8007086 <HAL_RCC_OscConfig+0x36e>
 800706e:	4b67      	ldr	r3, [pc, #412]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007070:	6a1b      	ldr	r3, [r3, #32]
 8007072:	4a66      	ldr	r2, [pc, #408]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007074:	f023 0301 	bic.w	r3, r3, #1
 8007078:	6213      	str	r3, [r2, #32]
 800707a:	4b64      	ldr	r3, [pc, #400]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	4a63      	ldr	r2, [pc, #396]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007080:	f023 0304 	bic.w	r3, r3, #4
 8007084:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d015      	beq.n	80070ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800708e:	f7ff f9cb 	bl	8006428 <HAL_GetTick>
 8007092:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007094:	e00a      	b.n	80070ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007096:	f7ff f9c7 	bl	8006428 <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d901      	bls.n	80070ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80070a8:	2303      	movs	r3, #3
 80070aa:	e0ab      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070ac:	4b57      	ldr	r3, [pc, #348]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 80070ae:	6a1b      	ldr	r3, [r3, #32]
 80070b0:	f003 0302 	and.w	r3, r3, #2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d0ee      	beq.n	8007096 <HAL_RCC_OscConfig+0x37e>
 80070b8:	e014      	b.n	80070e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070ba:	f7ff f9b5 	bl	8006428 <HAL_GetTick>
 80070be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070c0:	e00a      	b.n	80070d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070c2:	f7ff f9b1 	bl	8006428 <HAL_GetTick>
 80070c6:	4602      	mov	r2, r0
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	1ad3      	subs	r3, r2, r3
 80070cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d901      	bls.n	80070d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80070d4:	2303      	movs	r3, #3
 80070d6:	e095      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070d8:	4b4c      	ldr	r3, [pc, #304]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 80070da:	6a1b      	ldr	r3, [r3, #32]
 80070dc:	f003 0302 	and.w	r3, r3, #2
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d1ee      	bne.n	80070c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80070e4:	7dfb      	ldrb	r3, [r7, #23]
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d105      	bne.n	80070f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070ea:	4b48      	ldr	r3, [pc, #288]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 80070ec:	69db      	ldr	r3, [r3, #28]
 80070ee:	4a47      	ldr	r2, [pc, #284]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 80070f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	69db      	ldr	r3, [r3, #28]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 8081 	beq.w	8007202 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007100:	4b42      	ldr	r3, [pc, #264]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	f003 030c 	and.w	r3, r3, #12
 8007108:	2b08      	cmp	r3, #8
 800710a:	d061      	beq.n	80071d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	69db      	ldr	r3, [r3, #28]
 8007110:	2b02      	cmp	r3, #2
 8007112:	d146      	bne.n	80071a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007114:	4b3f      	ldr	r3, [pc, #252]	; (8007214 <HAL_RCC_OscConfig+0x4fc>)
 8007116:	2200      	movs	r2, #0
 8007118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800711a:	f7ff f985 	bl	8006428 <HAL_GetTick>
 800711e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007120:	e008      	b.n	8007134 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007122:	f7ff f981 	bl	8006428 <HAL_GetTick>
 8007126:	4602      	mov	r2, r0
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	2b02      	cmp	r3, #2
 800712e:	d901      	bls.n	8007134 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007130:	2303      	movs	r3, #3
 8007132:	e067      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007134:	4b35      	ldr	r3, [pc, #212]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d1f0      	bne.n	8007122 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6a1b      	ldr	r3, [r3, #32]
 8007144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007148:	d108      	bne.n	800715c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800714a:	4b30      	ldr	r3, [pc, #192]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	492d      	ldr	r1, [pc, #180]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007158:	4313      	orrs	r3, r2
 800715a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800715c:	4b2b      	ldr	r3, [pc, #172]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a19      	ldr	r1, [r3, #32]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716c:	430b      	orrs	r3, r1
 800716e:	4927      	ldr	r1, [pc, #156]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007170:	4313      	orrs	r3, r2
 8007172:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007174:	4b27      	ldr	r3, [pc, #156]	; (8007214 <HAL_RCC_OscConfig+0x4fc>)
 8007176:	2201      	movs	r2, #1
 8007178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800717a:	f7ff f955 	bl	8006428 <HAL_GetTick>
 800717e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007180:	e008      	b.n	8007194 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007182:	f7ff f951 	bl	8006428 <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	2b02      	cmp	r3, #2
 800718e:	d901      	bls.n	8007194 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e037      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007194:	4b1d      	ldr	r3, [pc, #116]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800719c:	2b00      	cmp	r3, #0
 800719e:	d0f0      	beq.n	8007182 <HAL_RCC_OscConfig+0x46a>
 80071a0:	e02f      	b.n	8007202 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071a2:	4b1c      	ldr	r3, [pc, #112]	; (8007214 <HAL_RCC_OscConfig+0x4fc>)
 80071a4:	2200      	movs	r2, #0
 80071a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071a8:	f7ff f93e 	bl	8006428 <HAL_GetTick>
 80071ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80071ae:	e008      	b.n	80071c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071b0:	f7ff f93a 	bl	8006428 <HAL_GetTick>
 80071b4:	4602      	mov	r2, r0
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d901      	bls.n	80071c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e020      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80071c2:	4b12      	ldr	r3, [pc, #72]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d1f0      	bne.n	80071b0 <HAL_RCC_OscConfig+0x498>
 80071ce:	e018      	b.n	8007202 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	69db      	ldr	r3, [r3, #28]
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d101      	bne.n	80071dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e013      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80071dc:	4b0b      	ldr	r3, [pc, #44]	; (800720c <HAL_RCC_OscConfig+0x4f4>)
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6a1b      	ldr	r3, [r3, #32]
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d106      	bne.n	80071fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d001      	beq.n	8007202 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e000      	b.n	8007204 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3718      	adds	r7, #24
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	40021000 	.word	0x40021000
 8007210:	40007000 	.word	0x40007000
 8007214:	42420060 	.word	0x42420060

08007218 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d101      	bne.n	800722c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	e0d0      	b.n	80073ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800722c:	4b6a      	ldr	r3, [pc, #424]	; (80073d8 <HAL_RCC_ClockConfig+0x1c0>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0307 	and.w	r3, r3, #7
 8007234:	683a      	ldr	r2, [r7, #0]
 8007236:	429a      	cmp	r2, r3
 8007238:	d910      	bls.n	800725c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800723a:	4b67      	ldr	r3, [pc, #412]	; (80073d8 <HAL_RCC_ClockConfig+0x1c0>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f023 0207 	bic.w	r2, r3, #7
 8007242:	4965      	ldr	r1, [pc, #404]	; (80073d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	4313      	orrs	r3, r2
 8007248:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800724a:	4b63      	ldr	r3, [pc, #396]	; (80073d8 <HAL_RCC_ClockConfig+0x1c0>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0307 	and.w	r3, r3, #7
 8007252:	683a      	ldr	r2, [r7, #0]
 8007254:	429a      	cmp	r2, r3
 8007256:	d001      	beq.n	800725c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e0b8      	b.n	80073ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0302 	and.w	r3, r3, #2
 8007264:	2b00      	cmp	r3, #0
 8007266:	d020      	beq.n	80072aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0304 	and.w	r3, r3, #4
 8007270:	2b00      	cmp	r3, #0
 8007272:	d005      	beq.n	8007280 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007274:	4b59      	ldr	r3, [pc, #356]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	4a58      	ldr	r2, [pc, #352]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 800727a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800727e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0308 	and.w	r3, r3, #8
 8007288:	2b00      	cmp	r3, #0
 800728a:	d005      	beq.n	8007298 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800728c:	4b53      	ldr	r3, [pc, #332]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	4a52      	ldr	r2, [pc, #328]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 8007292:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007296:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007298:	4b50      	ldr	r3, [pc, #320]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	494d      	ldr	r1, [pc, #308]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d040      	beq.n	8007338 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d107      	bne.n	80072ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072be:	4b47      	ldr	r3, [pc, #284]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d115      	bne.n	80072f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e07f      	b.n	80073ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	2b02      	cmp	r3, #2
 80072d4:	d107      	bne.n	80072e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072d6:	4b41      	ldr	r3, [pc, #260]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d109      	bne.n	80072f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e073      	b.n	80073ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072e6:	4b3d      	ldr	r3, [pc, #244]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f003 0302 	and.w	r3, r3, #2
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d101      	bne.n	80072f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e06b      	b.n	80073ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072f6:	4b39      	ldr	r3, [pc, #228]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f023 0203 	bic.w	r2, r3, #3
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	4936      	ldr	r1, [pc, #216]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 8007304:	4313      	orrs	r3, r2
 8007306:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007308:	f7ff f88e 	bl	8006428 <HAL_GetTick>
 800730c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800730e:	e00a      	b.n	8007326 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007310:	f7ff f88a 	bl	8006428 <HAL_GetTick>
 8007314:	4602      	mov	r2, r0
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	f241 3288 	movw	r2, #5000	; 0x1388
 800731e:	4293      	cmp	r3, r2
 8007320:	d901      	bls.n	8007326 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e053      	b.n	80073ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007326:	4b2d      	ldr	r3, [pc, #180]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	f003 020c 	and.w	r2, r3, #12
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	429a      	cmp	r2, r3
 8007336:	d1eb      	bne.n	8007310 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007338:	4b27      	ldr	r3, [pc, #156]	; (80073d8 <HAL_RCC_ClockConfig+0x1c0>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 0307 	and.w	r3, r3, #7
 8007340:	683a      	ldr	r2, [r7, #0]
 8007342:	429a      	cmp	r2, r3
 8007344:	d210      	bcs.n	8007368 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007346:	4b24      	ldr	r3, [pc, #144]	; (80073d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f023 0207 	bic.w	r2, r3, #7
 800734e:	4922      	ldr	r1, [pc, #136]	; (80073d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	4313      	orrs	r3, r2
 8007354:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007356:	4b20      	ldr	r3, [pc, #128]	; (80073d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0307 	and.w	r3, r3, #7
 800735e:	683a      	ldr	r2, [r7, #0]
 8007360:	429a      	cmp	r2, r3
 8007362:	d001      	beq.n	8007368 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e032      	b.n	80073ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 0304 	and.w	r3, r3, #4
 8007370:	2b00      	cmp	r3, #0
 8007372:	d008      	beq.n	8007386 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007374:	4b19      	ldr	r3, [pc, #100]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	4916      	ldr	r1, [pc, #88]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 8007382:	4313      	orrs	r3, r2
 8007384:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f003 0308 	and.w	r3, r3, #8
 800738e:	2b00      	cmp	r3, #0
 8007390:	d009      	beq.n	80073a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007392:	4b12      	ldr	r3, [pc, #72]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	691b      	ldr	r3, [r3, #16]
 800739e:	00db      	lsls	r3, r3, #3
 80073a0:	490e      	ldr	r1, [pc, #56]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 80073a2:	4313      	orrs	r3, r2
 80073a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80073a6:	f000 f821 	bl	80073ec <HAL_RCC_GetSysClockFreq>
 80073aa:	4602      	mov	r2, r0
 80073ac:	4b0b      	ldr	r3, [pc, #44]	; (80073dc <HAL_RCC_ClockConfig+0x1c4>)
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	091b      	lsrs	r3, r3, #4
 80073b2:	f003 030f 	and.w	r3, r3, #15
 80073b6:	490a      	ldr	r1, [pc, #40]	; (80073e0 <HAL_RCC_ClockConfig+0x1c8>)
 80073b8:	5ccb      	ldrb	r3, [r1, r3]
 80073ba:	fa22 f303 	lsr.w	r3, r2, r3
 80073be:	4a09      	ldr	r2, [pc, #36]	; (80073e4 <HAL_RCC_ClockConfig+0x1cc>)
 80073c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80073c2:	4b09      	ldr	r3, [pc, #36]	; (80073e8 <HAL_RCC_ClockConfig+0x1d0>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7fe ffec 	bl	80063a4 <HAL_InitTick>

  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	40022000 	.word	0x40022000
 80073dc:	40021000 	.word	0x40021000
 80073e0:	080118f0 	.word	0x080118f0
 80073e4:	20000044 	.word	0x20000044
 80073e8:	20000054 	.word	0x20000054

080073ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073ec:	b490      	push	{r4, r7}
 80073ee:	b08a      	sub	sp, #40	; 0x28
 80073f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80073f2:	4b2a      	ldr	r3, [pc, #168]	; (800749c <HAL_RCC_GetSysClockFreq+0xb0>)
 80073f4:	1d3c      	adds	r4, r7, #4
 80073f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80073f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80073fc:	f240 2301 	movw	r3, #513	; 0x201
 8007400:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	61fb      	str	r3, [r7, #28]
 8007406:	2300      	movs	r3, #0
 8007408:	61bb      	str	r3, [r7, #24]
 800740a:	2300      	movs	r3, #0
 800740c:	627b      	str	r3, [r7, #36]	; 0x24
 800740e:	2300      	movs	r3, #0
 8007410:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007412:	2300      	movs	r3, #0
 8007414:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007416:	4b22      	ldr	r3, [pc, #136]	; (80074a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	f003 030c 	and.w	r3, r3, #12
 8007422:	2b04      	cmp	r3, #4
 8007424:	d002      	beq.n	800742c <HAL_RCC_GetSysClockFreq+0x40>
 8007426:	2b08      	cmp	r3, #8
 8007428:	d003      	beq.n	8007432 <HAL_RCC_GetSysClockFreq+0x46>
 800742a:	e02d      	b.n	8007488 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800742c:	4b1d      	ldr	r3, [pc, #116]	; (80074a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800742e:	623b      	str	r3, [r7, #32]
      break;
 8007430:	e02d      	b.n	800748e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	0c9b      	lsrs	r3, r3, #18
 8007436:	f003 030f 	and.w	r3, r3, #15
 800743a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800743e:	4413      	add	r3, r2
 8007440:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007444:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800744c:	2b00      	cmp	r3, #0
 800744e:	d013      	beq.n	8007478 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007450:	4b13      	ldr	r3, [pc, #76]	; (80074a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	0c5b      	lsrs	r3, r3, #17
 8007456:	f003 0301 	and.w	r3, r3, #1
 800745a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800745e:	4413      	add	r3, r2
 8007460:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007464:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	4a0e      	ldr	r2, [pc, #56]	; (80074a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800746a:	fb02 f203 	mul.w	r2, r2, r3
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	fbb2 f3f3 	udiv	r3, r2, r3
 8007474:	627b      	str	r3, [r7, #36]	; 0x24
 8007476:	e004      	b.n	8007482 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	4a0b      	ldr	r2, [pc, #44]	; (80074a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800747c:	fb02 f303 	mul.w	r3, r2, r3
 8007480:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007484:	623b      	str	r3, [r7, #32]
      break;
 8007486:	e002      	b.n	800748e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007488:	4b06      	ldr	r3, [pc, #24]	; (80074a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800748a:	623b      	str	r3, [r7, #32]
      break;
 800748c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800748e:	6a3b      	ldr	r3, [r7, #32]
}
 8007490:	4618      	mov	r0, r3
 8007492:	3728      	adds	r7, #40	; 0x28
 8007494:	46bd      	mov	sp, r7
 8007496:	bc90      	pop	{r4, r7}
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop
 800749c:	080118d8 	.word	0x080118d8
 80074a0:	40021000 	.word	0x40021000
 80074a4:	007a1200 	.word	0x007a1200
 80074a8:	003d0900 	.word	0x003d0900

080074ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074ac:	b480      	push	{r7}
 80074ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80074b0:	4b02      	ldr	r3, [pc, #8]	; (80074bc <HAL_RCC_GetHCLKFreq+0x10>)
 80074b2:	681b      	ldr	r3, [r3, #0]
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bc80      	pop	{r7}
 80074ba:	4770      	bx	lr
 80074bc:	20000044 	.word	0x20000044

080074c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80074c4:	f7ff fff2 	bl	80074ac <HAL_RCC_GetHCLKFreq>
 80074c8:	4602      	mov	r2, r0
 80074ca:	4b05      	ldr	r3, [pc, #20]	; (80074e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	0a1b      	lsrs	r3, r3, #8
 80074d0:	f003 0307 	and.w	r3, r3, #7
 80074d4:	4903      	ldr	r1, [pc, #12]	; (80074e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074d6:	5ccb      	ldrb	r3, [r1, r3]
 80074d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074dc:	4618      	mov	r0, r3
 80074de:	bd80      	pop	{r7, pc}
 80074e0:	40021000 	.word	0x40021000
 80074e4:	08011900 	.word	0x08011900

080074e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80074ec:	f7ff ffde 	bl	80074ac <HAL_RCC_GetHCLKFreq>
 80074f0:	4602      	mov	r2, r0
 80074f2:	4b05      	ldr	r3, [pc, #20]	; (8007508 <HAL_RCC_GetPCLK2Freq+0x20>)
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	0adb      	lsrs	r3, r3, #11
 80074f8:	f003 0307 	and.w	r3, r3, #7
 80074fc:	4903      	ldr	r1, [pc, #12]	; (800750c <HAL_RCC_GetPCLK2Freq+0x24>)
 80074fe:	5ccb      	ldrb	r3, [r1, r3]
 8007500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007504:	4618      	mov	r0, r3
 8007506:	bd80      	pop	{r7, pc}
 8007508:	40021000 	.word	0x40021000
 800750c:	08011900 	.word	0x08011900

08007510 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007518:	4b0a      	ldr	r3, [pc, #40]	; (8007544 <RCC_Delay+0x34>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a0a      	ldr	r2, [pc, #40]	; (8007548 <RCC_Delay+0x38>)
 800751e:	fba2 2303 	umull	r2, r3, r2, r3
 8007522:	0a5b      	lsrs	r3, r3, #9
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	fb02 f303 	mul.w	r3, r2, r3
 800752a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800752c:	bf00      	nop
  }
  while (Delay --);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	1e5a      	subs	r2, r3, #1
 8007532:	60fa      	str	r2, [r7, #12]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1f9      	bne.n	800752c <RCC_Delay+0x1c>
}
 8007538:	bf00      	nop
 800753a:	bf00      	nop
 800753c:	3714      	adds	r7, #20
 800753e:	46bd      	mov	sp, r7
 8007540:	bc80      	pop	{r7}
 8007542:	4770      	bx	lr
 8007544:	20000044 	.word	0x20000044
 8007548:	10624dd3 	.word	0x10624dd3

0800754c <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800754c:	b480      	push	{r7}
 800754e:	b083      	sub	sp, #12
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8007554:	bf00      	nop
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	bc80      	pop	{r7}
 800755c:	4770      	bx	lr

0800755e <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800755e:	b580      	push	{r7, lr}
 8007560:	b08a      	sub	sp, #40	; 0x28
 8007562:	af02      	add	r7, sp, #8
 8007564:	60f8      	str	r0, [r7, #12]
 8007566:	60b9      	str	r1, [r7, #8]
 8007568:	603b      	str	r3, [r7, #0]
 800756a:	4613      	mov	r3, r2
 800756c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800756e:	2300      	movs	r3, #0
 8007570:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007572:	2300      	movs	r3, #0
 8007574:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800757c:	2b01      	cmp	r3, #1
 800757e:	d101      	bne.n	8007584 <HAL_SPI_Transmit+0x26>
 8007580:	2302      	movs	r3, #2
 8007582:	e148      	b.n	8007816 <HAL_SPI_Transmit+0x2b8>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800758c:	f7fe ff4c 	bl	8006428 <HAL_GetTick>
 8007590:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007598:	b2db      	uxtb	r3, r3
 800759a:	2b01      	cmp	r3, #1
 800759c:	d002      	beq.n	80075a4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800759e:	2302      	movs	r3, #2
 80075a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80075a2:	e12f      	b.n	8007804 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d002      	beq.n	80075b0 <HAL_SPI_Transmit+0x52>
 80075aa:	88fb      	ldrh	r3, [r7, #6]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d102      	bne.n	80075b6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80075b4:	e126      	b.n	8007804 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2203      	movs	r2, #3
 80075ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2200      	movs	r2, #0
 80075c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	88fa      	ldrh	r2, [r7, #6]
 80075ce:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	88fa      	ldrh	r2, [r7, #6]
 80075d4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2200      	movs	r2, #0
 80075da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2200      	movs	r2, #0
 80075e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2200      	movs	r2, #0
 80075e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2200      	movs	r2, #0
 80075ec:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075fc:	d107      	bne.n	800760e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800760c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007612:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007616:	d110      	bne.n	800763a <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	6819      	ldr	r1, [r3, #0]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007626:	400b      	ands	r3, r1
 8007628:	6013      	str	r3, [r2, #0]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007638:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007644:	2b40      	cmp	r3, #64	; 0x40
 8007646:	d007      	beq.n	8007658 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007656:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	68db      	ldr	r3, [r3, #12]
 800765c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007660:	d147      	bne.n	80076f2 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d004      	beq.n	8007674 <HAL_SPI_Transmit+0x116>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800766e:	b29b      	uxth	r3, r3
 8007670:	2b01      	cmp	r3, #1
 8007672:	d138      	bne.n	80076e6 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	881a      	ldrh	r2, [r3, #0]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	3302      	adds	r3, #2
 8007682:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007688:	b29b      	uxth	r3, r3
 800768a:	3b01      	subs	r3, #1
 800768c:	b29a      	uxth	r2, r3
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007692:	e028      	b.n	80076e6 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	f003 0302 	and.w	r3, r3, #2
 800769e:	2b02      	cmp	r3, #2
 80076a0:	d10f      	bne.n	80076c2 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	881a      	ldrh	r2, [r3, #0]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	3302      	adds	r3, #2
 80076b0:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	3b01      	subs	r3, #1
 80076ba:	b29a      	uxth	r2, r3
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	86da      	strh	r2, [r3, #54]	; 0x36
 80076c0:	e011      	b.n	80076e6 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00b      	beq.n	80076e0 <HAL_SPI_Transmit+0x182>
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ce:	d00a      	beq.n	80076e6 <HAL_SPI_Transmit+0x188>
 80076d0:	f7fe feaa 	bl	8006428 <HAL_GetTick>
 80076d4:	4602      	mov	r2, r0
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	1ad3      	subs	r3, r2, r3
 80076da:	683a      	ldr	r2, [r7, #0]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d802      	bhi.n	80076e6 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 80076e0:	2303      	movs	r3, #3
 80076e2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80076e4:	e08e      	b.n	8007804 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d1d1      	bne.n	8007694 <HAL_SPI_Transmit+0x136>
 80076f0:	e048      	b.n	8007784 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d004      	beq.n	8007704 <HAL_SPI_Transmit+0x1a6>
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076fe:	b29b      	uxth	r3, r3
 8007700:	2b01      	cmp	r3, #1
 8007702:	d13a      	bne.n	800777a <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	330c      	adds	r3, #12
 800770a:	68ba      	ldr	r2, [r7, #8]
 800770c:	7812      	ldrb	r2, [r2, #0]
 800770e:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	3301      	adds	r3, #1
 8007714:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800771a:	b29b      	uxth	r3, r3
 800771c:	3b01      	subs	r3, #1
 800771e:	b29a      	uxth	r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007724:	e029      	b.n	800777a <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	2b02      	cmp	r3, #2
 8007732:	d110      	bne.n	8007756 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	330c      	adds	r3, #12
 800773a:	68ba      	ldr	r2, [r7, #8]
 800773c:	7812      	ldrb	r2, [r2, #0]
 800773e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	3301      	adds	r3, #1
 8007744:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800774a:	b29b      	uxth	r3, r3
 800774c:	3b01      	subs	r3, #1
 800774e:	b29a      	uxth	r2, r3
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	86da      	strh	r2, [r3, #54]	; 0x36
 8007754:	e011      	b.n	800777a <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d00b      	beq.n	8007774 <HAL_SPI_Transmit+0x216>
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007762:	d00a      	beq.n	800777a <HAL_SPI_Transmit+0x21c>
 8007764:	f7fe fe60 	bl	8006428 <HAL_GetTick>
 8007768:	4602      	mov	r2, r0
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	1ad3      	subs	r3, r2, r3
 800776e:	683a      	ldr	r2, [r7, #0]
 8007770:	429a      	cmp	r2, r3
 8007772:	d802      	bhi.n	800777a <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8007774:	2303      	movs	r3, #3
 8007776:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007778:	e044      	b.n	8007804 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800777e:	b29b      	uxth	r3, r3
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1d0      	bne.n	8007726 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	9300      	str	r3, [sp, #0]
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	2201      	movs	r2, #1
 800778c:	2102      	movs	r1, #2
 800778e:	68f8      	ldr	r0, [r7, #12]
 8007790:	f000 fc10 	bl	8007fb4 <SPI_WaitFlagStateUntilTimeout>
 8007794:	4603      	mov	r3, r0
 8007796:	2b00      	cmp	r3, #0
 8007798:	d002      	beq.n	80077a0 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800779e:	e031      	b.n	8007804 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80077a0:	69ba      	ldr	r2, [r7, #24]
 80077a2:	6839      	ldr	r1, [r7, #0]
 80077a4:	68f8      	ldr	r0, [r7, #12]
 80077a6:	f000 fc6e 	bl	8008086 <SPI_CheckFlag_BSY>
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d005      	beq.n	80077bc <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2220      	movs	r2, #32
 80077b8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80077ba:	e023      	b.n	8007804 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d10a      	bne.n	80077da <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077c4:	2300      	movs	r3, #0
 80077c6:	617b      	str	r3, [r7, #20]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	68db      	ldr	r3, [r3, #12]
 80077ce:	617b      	str	r3, [r7, #20]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	617b      	str	r3, [r7, #20]
 80077d8:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077e2:	d107      	bne.n	80077f4 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80077f2:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d002      	beq.n	8007802 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	77fb      	strb	r3, [r7, #31]
 8007800:	e000      	b.n	8007804 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8007802:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007814:	7ffb      	ldrb	r3, [r7, #31]
}
 8007816:	4618      	mov	r0, r3
 8007818:	3720      	adds	r7, #32
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}

0800781e <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800781e:	b580      	push	{r7, lr}
 8007820:	b08a      	sub	sp, #40	; 0x28
 8007822:	af02      	add	r7, sp, #8
 8007824:	60f8      	str	r0, [r7, #12]
 8007826:	60b9      	str	r1, [r7, #8]
 8007828:	603b      	str	r3, [r7, #0]
 800782a:	4613      	mov	r3, r2
 800782c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 800782e:	2300      	movs	r3, #0
 8007830:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8007832:	2300      	movs	r3, #0
 8007834:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007836:	2300      	movs	r3, #0
 8007838:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007842:	d112      	bne.n	800786a <HAL_SPI_Receive+0x4c>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d10e      	bne.n	800786a <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2204      	movs	r2, #4
 8007850:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8007854:	88fa      	ldrh	r2, [r7, #6]
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	9300      	str	r3, [sp, #0]
 800785a:	4613      	mov	r3, r2
 800785c:	68ba      	ldr	r2, [r7, #8]
 800785e:	68b9      	ldr	r1, [r7, #8]
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f000 f97d 	bl	8007b60 <HAL_SPI_TransmitReceive>
 8007866:	4603      	mov	r3, r0
 8007868:	e176      	b.n	8007b58 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007870:	2b01      	cmp	r3, #1
 8007872:	d101      	bne.n	8007878 <HAL_SPI_Receive+0x5a>
 8007874:	2302      	movs	r3, #2
 8007876:	e16f      	b.n	8007b58 <HAL_SPI_Receive+0x33a>
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2201      	movs	r2, #1
 800787c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007880:	f7fe fdd2 	bl	8006428 <HAL_GetTick>
 8007884:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800788c:	b2db      	uxtb	r3, r3
 800788e:	2b01      	cmp	r3, #1
 8007890:	d002      	beq.n	8007898 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 8007892:	2302      	movs	r3, #2
 8007894:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007896:	e156      	b.n	8007b46 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d002      	beq.n	80078a4 <HAL_SPI_Receive+0x86>
 800789e:	88fb      	ldrh	r3, [r7, #6]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d102      	bne.n	80078aa <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80078a8:	e14d      	b.n	8007b46 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2204      	movs	r2, #4
 80078ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	88fa      	ldrh	r2, [r7, #6]
 80078c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	88fa      	ldrh	r2, [r7, #6]
 80078c8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2200      	movs	r2, #0
 80078ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2200      	movs	r2, #0
 80078e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2200      	movs	r2, #0
 80078e6:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078f0:	d117      	bne.n	8007922 <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	6819      	ldr	r1, [r3, #0]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007900:	400b      	ands	r3, r1
 8007902:	6013      	str	r3, [r2, #0]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007912:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007918:	b29b      	uxth	r3, r3
 800791a:	3b01      	subs	r3, #1
 800791c:	b29a      	uxth	r2, r3
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800792a:	d107      	bne.n	800793c <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800793a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007946:	2b40      	cmp	r3, #64	; 0x40
 8007948:	d007      	beq.n	800795a <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007958:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	68db      	ldr	r3, [r3, #12]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d15b      	bne.n	8007a1a <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8007962:	e02a      	b.n	80079ba <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	f003 0301 	and.w	r3, r3, #1
 800796e:	2b01      	cmp	r3, #1
 8007970:	d111      	bne.n	8007996 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	330c      	adds	r3, #12
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	b2da      	uxtb	r2, r3
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	3301      	adds	r3, #1
 8007984:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800798a:	b29b      	uxth	r3, r3
 800798c:	3b01      	subs	r3, #1
 800798e:	b29a      	uxth	r2, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007994:	e011      	b.n	80079ba <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d00b      	beq.n	80079b4 <HAL_SPI_Receive+0x196>
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a2:	d00a      	beq.n	80079ba <HAL_SPI_Receive+0x19c>
 80079a4:	f7fe fd40 	bl	8006428 <HAL_GetTick>
 80079a8:	4602      	mov	r2, r0
 80079aa:	69bb      	ldr	r3, [r7, #24]
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	683a      	ldr	r2, [r7, #0]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d802      	bhi.n	80079ba <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 80079b4:	2303      	movs	r3, #3
 80079b6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80079b8:	e0c5      	b.n	8007b46 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079be:	b29b      	uxth	r3, r3
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d1cf      	bne.n	8007964 <HAL_SPI_Receive+0x146>
 80079c4:	e02e      	b.n	8007a24 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	689b      	ldr	r3, [r3, #8]
 80079cc:	f003 0301 	and.w	r3, r3, #1
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d110      	bne.n	80079f6 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	68db      	ldr	r3, [r3, #12]
 80079da:	b29a      	uxth	r2, r3
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	3302      	adds	r3, #2
 80079e4:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	3b01      	subs	r3, #1
 80079ee:	b29a      	uxth	r2, r3
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80079f4:	e011      	b.n	8007a1a <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d00b      	beq.n	8007a14 <HAL_SPI_Receive+0x1f6>
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a02:	d00a      	beq.n	8007a1a <HAL_SPI_Receive+0x1fc>
 8007a04:	f7fe fd10 	bl	8006428 <HAL_GetTick>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	683a      	ldr	r2, [r7, #0]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d802      	bhi.n	8007a1a <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8007a14:	2303      	movs	r3, #3
 8007a16:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007a18:	e095      	b.n	8007b46 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d1d0      	bne.n	80079c6 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a2c:	d142      	bne.n	8007ab4 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a3c:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007a3e:	69bb      	ldr	r3, [r7, #24]
 8007a40:	9300      	str	r3, [sp, #0]
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	2201      	movs	r2, #1
 8007a46:	2101      	movs	r1, #1
 8007a48:	68f8      	ldr	r0, [r7, #12]
 8007a4a:	f000 fab3 	bl	8007fb4 <SPI_WaitFlagStateUntilTimeout>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d002      	beq.n	8007a5a <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8007a54:	2303      	movs	r3, #3
 8007a56:	77fb      	strb	r3, [r7, #31]
      goto error;
 8007a58:	e075      	b.n	8007b46 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a62:	d106      	bne.n	8007a72 <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	b29a      	uxth	r2, r3
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	801a      	strh	r2, [r3, #0]
 8007a70:	e006      	b.n	8007a80 <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	330c      	adds	r3, #12
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	b2da      	uxtb	r2, r3
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	9300      	str	r3, [sp, #0]
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	2201      	movs	r2, #1
 8007a88:	2101      	movs	r1, #1
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	f000 fa92 	bl	8007fb4 <SPI_WaitFlagStateUntilTimeout>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d008      	beq.n	8007aa8 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a9a:	f043 0202 	orr.w	r2, r3, #2
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007aa2:	2303      	movs	r3, #3
 8007aa4:	77fb      	strb	r3, [r7, #31]
      goto error;
 8007aa6:	e04e      	b.n	8007b46 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 8007ab2:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007abc:	d111      	bne.n	8007ae2 <HAL_SPI_Receive+0x2c4>
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ac6:	d004      	beq.n	8007ad2 <HAL_SPI_Receive+0x2b4>
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ad0:	d107      	bne.n	8007ae2 <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ae0:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f003 0310 	and.w	r3, r3, #16
 8007aec:	2b10      	cmp	r3, #16
 8007aee:	d122      	bne.n	8007b36 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8007af0:	68f8      	ldr	r0, [r7, #12]
 8007af2:	f000 fb4f 	bl	8008194 <SPI_ISCRCErrorValid>
 8007af6:	4603      	mov	r3, r0
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d117      	bne.n	8007b2c <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b00:	f043 0202 	orr.w	r2, r3, #2
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	6819      	ldr	r1, [r3, #0]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007b16:	400b      	ands	r3, r1
 8007b18:	6013      	str	r3, [r2, #0]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b28:	601a      	str	r2, [r3, #0]
 8007b2a:	e004      	b.n	8007b36 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007b34:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	77fb      	strb	r3, [r7, #31]
 8007b42:	e000      	b.n	8007b46 <HAL_SPI_Receive+0x328>
  }

error :
 8007b44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2200      	movs	r2, #0
 8007b52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007b56:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3720      	adds	r7, #32
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}

08007b60 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b08e      	sub	sp, #56	; 0x38
 8007b64:	af02      	add	r7, sp, #8
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	607a      	str	r2, [r7, #4]
 8007b6c:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	627b      	str	r3, [r7, #36]	; 0x24
 8007b72:	2300      	movs	r3, #0
 8007b74:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 8007b76:	2300      	movs	r3, #0
 8007b78:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007b82:	2300      	movs	r3, #0
 8007b84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d101      	bne.n	8007b96 <HAL_SPI_TransmitReceive+0x36>
 8007b92:	2302      	movs	r3, #2
 8007b94:	e20a      	b.n	8007fac <HAL_SPI_TransmitReceive+0x44c>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b9e:	f7fe fc43 	bl	8006428 <HAL_GetTick>
 8007ba2:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8007bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d00e      	beq.n	8007bd8 <HAL_SPI_TransmitReceive+0x78>
 8007bba:	6a3b      	ldr	r3, [r7, #32]
 8007bbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bc0:	d106      	bne.n	8007bd0 <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d102      	bne.n	8007bd0 <HAL_SPI_TransmitReceive+0x70>
 8007bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bcc:	2b04      	cmp	r3, #4
 8007bce:	d003      	beq.n	8007bd8 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007bd6:	e1df      	b.n	8007f98 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d005      	beq.n	8007bea <HAL_SPI_TransmitReceive+0x8a>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d002      	beq.n	8007bea <HAL_SPI_TransmitReceive+0x8a>
 8007be4:	887b      	ldrh	r3, [r7, #2]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d103      	bne.n	8007bf2 <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007bf0:	e1d2      	b.n	8007f98 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d103      	bne.n	8007c06 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2205      	movs	r2, #5
 8007c02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	887a      	ldrh	r2, [r7, #2]
 8007c16:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	887a      	ldrh	r2, [r7, #2]
 8007c1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	68ba      	ldr	r2, [r7, #8]
 8007c22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	887a      	ldrh	r2, [r7, #2]
 8007c28:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	887a      	ldrh	r2, [r7, #2]
 8007c2e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2200      	movs	r2, #0
 8007c34:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c44:	d110      	bne.n	8007c68 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	6819      	ldr	r1, [r3, #0]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007c54:	400b      	ands	r3, r1
 8007c56:	6013      	str	r3, [r2, #0]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c66:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c72:	2b40      	cmp	r3, #64	; 0x40
 8007c74:	d007      	beq.n	8007c86 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c84:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	68db      	ldr	r3, [r3, #12]
 8007c8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c8e:	f040 8084 	bne.w	8007d9a <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d004      	beq.n	8007ca4 <HAL_SPI_TransmitReceive+0x144>
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d16f      	bne.n	8007d84 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	881a      	ldrh	r2, [r3, #0]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	3302      	adds	r3, #2
 8007cb2:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	b29a      	uxth	r2, r3
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cc2:	e05f      	b.n	8007d84 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8007cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d02e      	beq.n	8007d28 <HAL_SPI_TransmitReceive+0x1c8>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d029      	beq.n	8007d28 <HAL_SPI_TransmitReceive+0x1c8>
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	f003 0302 	and.w	r3, r3, #2
 8007cde:	2b02      	cmp	r3, #2
 8007ce0:	d122      	bne.n	8007d28 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	881a      	ldrh	r2, [r3, #0]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	3302      	adds	r3, #2
 8007cf0:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	3b01      	subs	r3, #1
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007d00:	2300      	movs	r3, #0
 8007d02:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10c      	bne.n	8007d28 <HAL_SPI_TransmitReceive+0x1c8>
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d16:	d107      	bne.n	8007d28 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d26:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d018      	beq.n	8007d64 <HAL_SPI_TransmitReceive+0x204>
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	f003 0301 	and.w	r3, r3, #1
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d111      	bne.n	8007d64 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	b29a      	uxth	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	3302      	adds	r3, #2
 8007d50:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	3b01      	subs	r3, #1
 8007d5a:	b29a      	uxth	r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8007d60:	2301      	movs	r3, #1
 8007d62:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8007d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d6a:	d00b      	beq.n	8007d84 <HAL_SPI_TransmitReceive+0x224>
 8007d6c:	f7fe fb5c 	bl	8006428 <HAL_GetTick>
 8007d70:	4602      	mov	r2, r0
 8007d72:	69fb      	ldr	r3, [r7, #28]
 8007d74:	1ad3      	subs	r3, r2, r3
 8007d76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d803      	bhi.n	8007d84 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 8007d7c:	2303      	movs	r3, #3
 8007d7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007d82:	e109      	b.n	8007f98 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d19a      	bne.n	8007cc4 <HAL_SPI_TransmitReceive+0x164>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d195      	bne.n	8007cc4 <HAL_SPI_TransmitReceive+0x164>
 8007d98:	e082      	b.n	8007ea0 <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d004      	beq.n	8007dac <HAL_SPI_TransmitReceive+0x24c>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d16f      	bne.n	8007e8c <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	330c      	adds	r3, #12
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	7812      	ldrb	r2, [r2, #0]
 8007db6:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dcc:	e05e      	b.n	8007e8c <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8007dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d02e      	beq.n	8007e32 <HAL_SPI_TransmitReceive+0x2d2>
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d029      	beq.n	8007e32 <HAL_SPI_TransmitReceive+0x2d2>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	f003 0302 	and.w	r3, r3, #2
 8007de8:	2b02      	cmp	r3, #2
 8007dea:	d122      	bne.n	8007e32 <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	1c5a      	adds	r2, r3, #1
 8007df0:	60ba      	str	r2, [r7, #8]
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	6812      	ldr	r2, [r2, #0]
 8007df6:	320c      	adds	r2, #12
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	3b01      	subs	r3, #1
 8007e04:	b29a      	uxth	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10c      	bne.n	8007e32 <HAL_SPI_TransmitReceive+0x2d2>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e20:	d107      	bne.n	8007e32 <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007e30:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d017      	beq.n	8007e6c <HAL_SPI_TransmitReceive+0x30c>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	f003 0301 	and.w	r3, r3, #1
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d110      	bne.n	8007e6c <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	68d9      	ldr	r1, [r3, #12]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	1c5a      	adds	r2, r3, #1
 8007e54:	607a      	str	r2, [r7, #4]
 8007e56:	b2ca      	uxtb	r2, r1
 8007e58:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	3b01      	subs	r3, #1
 8007e62:	b29a      	uxth	r2, r3
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8007e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e72:	d00b      	beq.n	8007e8c <HAL_SPI_TransmitReceive+0x32c>
 8007e74:	f7fe fad8 	bl	8006428 <HAL_GetTick>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	1ad3      	subs	r3, r2, r3
 8007e7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d803      	bhi.n	8007e8c <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 8007e84:	2303      	movs	r3, #3
 8007e86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007e8a:	e085      	b.n	8007f98 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d19b      	bne.n	8007dce <HAL_SPI_TransmitReceive+0x26e>
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d196      	bne.n	8007dce <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ea8:	d11a      	bne.n	8007ee0 <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	9300      	str	r3, [sp, #0]
 8007eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	2101      	movs	r1, #1
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 f87d 	bl	8007fb4 <SPI_WaitFlagStateUntilTimeout>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d009      	beq.n	8007ed4 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ec4:	f043 0202 	orr.w	r2, r3, #2
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007ecc:	2303      	movs	r3, #3
 8007ece:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007ed2:	e061      	b.n	8007f98 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	68db      	ldr	r3, [r3, #12]
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 8007ede:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	f003 0310 	and.w	r3, r3, #16
 8007eea:	2b10      	cmp	r3, #16
 8007eec:	d125      	bne.n	8007f3a <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8007eee:	68f8      	ldr	r0, [r7, #12]
 8007ef0:	f000 f950 	bl	8008194 <SPI_ISCRCErrorValid>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d11a      	bne.n	8007f30 <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007efe:	f043 0202 	orr.w	r2, r3, #2
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	6819      	ldr	r1, [r3, #0]
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007f14:	400b      	ands	r3, r1
 8007f16:	6013      	str	r3, [r2, #0]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f26:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f2e:	e004      	b.n	8007f3a <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007f38:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	9300      	str	r3, [sp, #0]
 8007f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f40:	2201      	movs	r2, #1
 8007f42:	2102      	movs	r1, #2
 8007f44:	68f8      	ldr	r0, [r7, #12]
 8007f46:	f000 f835 	bl	8007fb4 <SPI_WaitFlagStateUntilTimeout>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d003      	beq.n	8007f58 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007f56:	e01f      	b.n	8007f98 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8007f58:	69fa      	ldr	r2, [r7, #28]
 8007f5a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 f892 	bl	8008086 <SPI_CheckFlag_BSY>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d006      	beq.n	8007f76 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2220      	movs	r2, #32
 8007f72:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007f74:	e010      	b.n	8007f98 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d10b      	bne.n	8007f96 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f7e:	2300      	movs	r3, #0
 8007f80:	617b      	str	r3, [r7, #20]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	617b      	str	r3, [r7, #20]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	617b      	str	r3, [r7, #20]
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	e000      	b.n	8007f98 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 8007f96:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007fa8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3730      	adds	r7, #48	; 0x30
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	607a      	str	r2, [r7, #4]
 8007fc0:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007fc2:	e04d      	b.n	8008060 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fca:	d049      	beq.n	8008060 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d007      	beq.n	8007fe2 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8007fd2:	f7fe fa29 	bl	8006428 <HAL_GetTick>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	69bb      	ldr	r3, [r7, #24]
 8007fda:	1ad3      	subs	r3, r2, r3
 8007fdc:	683a      	ldr	r2, [r7, #0]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d83e      	bhi.n	8008060 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	685a      	ldr	r2, [r3, #4]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007ff0:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ffa:	d111      	bne.n	8008020 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008004:	d004      	beq.n	8008010 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800800e:	d107      	bne.n	8008020 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800801e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008024:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008028:	d110      	bne.n	800804c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	6819      	ldr	r1, [r3, #0]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681a      	ldr	r2, [r3, #0]
 8008034:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8008038:	400b      	ands	r3, r1
 800803a:	6013      	str	r3, [r2, #0]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800804a:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2200      	movs	r2, #0
 8008058:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800805c:	2303      	movs	r3, #3
 800805e:	e00e      	b.n	800807e <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	689a      	ldr	r2, [r3, #8]
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	4013      	ands	r3, r2
 800806a:	68ba      	ldr	r2, [r7, #8]
 800806c:	429a      	cmp	r2, r3
 800806e:	d101      	bne.n	8008074 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8008070:	2201      	movs	r2, #1
 8008072:	e000      	b.n	8008076 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8008074:	2200      	movs	r2, #0
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	429a      	cmp	r2, r3
 800807a:	d1a3      	bne.n	8007fc4 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800807c:	2300      	movs	r3, #0
}
 800807e:	4618      	mov	r0, r3
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008086:	b580      	push	{r7, lr}
 8008088:	b086      	sub	sp, #24
 800808a:	af02      	add	r7, sp, #8
 800808c:	60f8      	str	r0, [r7, #12]
 800808e:	60b9      	str	r1, [r7, #8]
 8008090:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	9300      	str	r3, [sp, #0]
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	2200      	movs	r2, #0
 800809a:	2180      	movs	r1, #128	; 0x80
 800809c:	68f8      	ldr	r0, [r7, #12]
 800809e:	f7ff ff89 	bl	8007fb4 <SPI_WaitFlagStateUntilTimeout>
 80080a2:	4603      	mov	r3, r0
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d007      	beq.n	80080b8 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ac:	f043 0220 	orr.w	r2, r3, #32
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80080b4:	2303      	movs	r3, #3
 80080b6:	e000      	b.n	80080ba <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3710      	adds	r7, #16
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
	...

080080c4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d101      	bne.n	80080d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e057      	b.n	8008186 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d102      	bne.n	80080e8 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f7ff fa32 	bl	800754c <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2202      	movs	r2, #2
 80080ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	685a      	ldr	r2, [r3, #4]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	431a      	orrs	r2, r3
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	431a      	orrs	r2, r3
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	691b      	ldr	r3, [r3, #16]
 8008114:	431a      	orrs	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	695b      	ldr	r3, [r3, #20]
 800811a:	431a      	orrs	r2, r3
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	699b      	ldr	r3, [r3, #24]
 8008120:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008124:	431a      	orrs	r2, r3
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	69db      	ldr	r3, [r3, #28]
 800812a:	431a      	orrs	r2, r3
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6a1b      	ldr	r3, [r3, #32]
 8008130:	ea42 0103 	orr.w	r1, r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	430a      	orrs	r2, r1
 800813e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	699b      	ldr	r3, [r3, #24]
 8008144:	0c1b      	lsrs	r3, r3, #16
 8008146:	f003 0104 	and.w	r1, r3, #4
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	430a      	orrs	r2, r1
 8008154:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	687a      	ldr	r2, [r7, #4]
 800815c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800815e:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	69da      	ldr	r2, [r3, #28]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800816e:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8008170:	4b07      	ldr	r3, [pc, #28]	; (8008190 <HAL_SPI_Init+0xcc>)
 8008172:	2200      	movs	r2, #0
 8008174:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2200      	movs	r2, #0
 800817a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2201      	movs	r2, #1
 8008180:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8008184:	2300      	movs	r3, #0
}
 8008186:	4618      	mov	r0, r3
 8008188:	3708      	adds	r7, #8
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	20000ff4 	.word	0x20000ff4

08008194 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 800819c:	2301      	movs	r3, #1
#endif
}
 800819e:	4618      	mov	r0, r3
 80081a0:	370c      	adds	r7, #12
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bc80      	pop	{r7}
 80081a6:	4770      	bx	lr

080081a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d101      	bne.n	80081ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e01d      	b.n	80081f6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d106      	bne.n	80081d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 f815 	bl	80081fe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2202      	movs	r2, #2
 80081d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	3304      	adds	r3, #4
 80081e4:	4619      	mov	r1, r3
 80081e6:	4610      	mov	r0, r2
 80081e8:	f000 f8fc 	bl	80083e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081f4:	2300      	movs	r3, #0
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3708      	adds	r7, #8
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}

080081fe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80081fe:	b480      	push	{r7}
 8008200:	b083      	sub	sp, #12
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008206:	bf00      	nop
 8008208:	370c      	adds	r7, #12
 800820a:	46bd      	mov	sp, r7
 800820c:	bc80      	pop	{r7}
 800820e:	4770      	bx	lr

08008210 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68da      	ldr	r2, [r3, #12]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f042 0201 	orr.w	r2, r2, #1
 8008226:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	f003 0307 	and.w	r3, r3, #7
 8008232:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2b06      	cmp	r3, #6
 8008238:	d007      	beq.n	800824a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f042 0201 	orr.w	r2, r2, #1
 8008248:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800824a:	2300      	movs	r3, #0
}
 800824c:	4618      	mov	r0, r3
 800824e:	3714      	adds	r7, #20
 8008250:	46bd      	mov	sp, r7
 8008252:	bc80      	pop	{r7}
 8008254:	4770      	bx	lr

08008256 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008256:	b580      	push	{r7, lr}
 8008258:	b082      	sub	sp, #8
 800825a:	af00      	add	r7, sp, #0
 800825c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d101      	bne.n	8008268 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	e01d      	b.n	80082a4 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800826e:	b2db      	uxtb	r3, r3
 8008270:	2b00      	cmp	r3, #0
 8008272:	d106      	bne.n	8008282 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 f815 	bl	80082ac <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2202      	movs	r2, #2
 8008286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	3304      	adds	r3, #4
 8008292:	4619      	mov	r1, r3
 8008294:	4610      	mov	r0, r2
 8008296:	f000 f8a5 	bl	80083e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2201      	movs	r2, #1
 800829e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082a2:	2300      	movs	r3, #0
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3708      	adds	r7, #8
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80082b4:	bf00      	nop
 80082b6:	370c      	adds	r7, #12
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bc80      	pop	{r7}
 80082bc:	4770      	bx	lr
	...

080082c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b084      	sub	sp, #16
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2201      	movs	r2, #1
 80082d0:	6839      	ldr	r1, [r7, #0]
 80082d2:	4618      	mov	r0, r3
 80082d4:	f000 fa70 	bl	80087b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a10      	ldr	r2, [pc, #64]	; (8008320 <HAL_TIM_PWM_Start+0x60>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d107      	bne.n	80082f2 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80082f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	f003 0307 	and.w	r3, r3, #7
 80082fc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2b06      	cmp	r3, #6
 8008302:	d007      	beq.n	8008314 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681a      	ldr	r2, [r3, #0]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f042 0201 	orr.w	r2, r2, #1
 8008312:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	40012c00 	.word	0x40012c00

08008324 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b084      	sub	sp, #16
 8008328:	af00      	add	r7, sp, #0
 800832a:	60f8      	str	r0, [r7, #12]
 800832c:	60b9      	str	r1, [r7, #8]
 800832e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008336:	2b01      	cmp	r3, #1
 8008338:	d101      	bne.n	800833e <HAL_TIM_OC_ConfigChannel+0x1a>
 800833a:	2302      	movs	r3, #2
 800833c:	e04e      	b.n	80083dc <HAL_TIM_OC_ConfigChannel+0xb8>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2201      	movs	r2, #1
 8008342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2202      	movs	r2, #2
 800834a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2b0c      	cmp	r3, #12
 8008352:	d839      	bhi.n	80083c8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8008354:	a201      	add	r2, pc, #4	; (adr r2, 800835c <HAL_TIM_OC_ConfigChannel+0x38>)
 8008356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800835a:	bf00      	nop
 800835c:	08008391 	.word	0x08008391
 8008360:	080083c9 	.word	0x080083c9
 8008364:	080083c9 	.word	0x080083c9
 8008368:	080083c9 	.word	0x080083c9
 800836c:	0800839f 	.word	0x0800839f
 8008370:	080083c9 	.word	0x080083c9
 8008374:	080083c9 	.word	0x080083c9
 8008378:	080083c9 	.word	0x080083c9
 800837c:	080083ad 	.word	0x080083ad
 8008380:	080083c9 	.word	0x080083c9
 8008384:	080083c9 	.word	0x080083c9
 8008388:	080083c9 	.word	0x080083c9
 800838c:	080083bb 	.word	0x080083bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68b9      	ldr	r1, [r7, #8]
 8008396:	4618      	mov	r0, r3
 8008398:	f000 f886 	bl	80084a8 <TIM_OC1_SetConfig>
      break;
 800839c:	e015      	b.n	80083ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	68b9      	ldr	r1, [r7, #8]
 80083a4:	4618      	mov	r0, r3
 80083a6:	f000 f8e5 	bl	8008574 <TIM_OC2_SetConfig>
      break;
 80083aa:	e00e      	b.n	80083ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	68b9      	ldr	r1, [r7, #8]
 80083b2:	4618      	mov	r0, r3
 80083b4:	f000 f948 	bl	8008648 <TIM_OC3_SetConfig>
      break;
 80083b8:	e007      	b.n	80083ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	68b9      	ldr	r1, [r7, #8]
 80083c0:	4618      	mov	r0, r3
 80083c2:	f000 f9ab 	bl	800871c <TIM_OC4_SetConfig>
      break;
 80083c6:	e000      	b.n	80083ca <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80083c8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2201      	movs	r2, #1
 80083ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3710      	adds	r7, #16
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}

080083e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b085      	sub	sp, #20
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
 80083ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a29      	ldr	r2, [pc, #164]	; (800849c <TIM_Base_SetConfig+0xb8>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d00b      	beq.n	8008414 <TIM_Base_SetConfig+0x30>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008402:	d007      	beq.n	8008414 <TIM_Base_SetConfig+0x30>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a26      	ldr	r2, [pc, #152]	; (80084a0 <TIM_Base_SetConfig+0xbc>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d003      	beq.n	8008414 <TIM_Base_SetConfig+0x30>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a25      	ldr	r2, [pc, #148]	; (80084a4 <TIM_Base_SetConfig+0xc0>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d108      	bne.n	8008426 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800841a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	4313      	orrs	r3, r2
 8008424:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a1c      	ldr	r2, [pc, #112]	; (800849c <TIM_Base_SetConfig+0xb8>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d00b      	beq.n	8008446 <TIM_Base_SetConfig+0x62>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008434:	d007      	beq.n	8008446 <TIM_Base_SetConfig+0x62>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a19      	ldr	r2, [pc, #100]	; (80084a0 <TIM_Base_SetConfig+0xbc>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d003      	beq.n	8008446 <TIM_Base_SetConfig+0x62>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	4a18      	ldr	r2, [pc, #96]	; (80084a4 <TIM_Base_SetConfig+0xc0>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d108      	bne.n	8008458 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800844c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	68db      	ldr	r3, [r3, #12]
 8008452:	68fa      	ldr	r2, [r7, #12]
 8008454:	4313      	orrs	r3, r2
 8008456:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	695b      	ldr	r3, [r3, #20]
 8008462:	4313      	orrs	r3, r2
 8008464:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	68fa      	ldr	r2, [r7, #12]
 800846a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	689a      	ldr	r2, [r3, #8]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	681a      	ldr	r2, [r3, #0]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a07      	ldr	r2, [pc, #28]	; (800849c <TIM_Base_SetConfig+0xb8>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d103      	bne.n	800848c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	691a      	ldr	r2, [r3, #16]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2201      	movs	r2, #1
 8008490:	615a      	str	r2, [r3, #20]
}
 8008492:	bf00      	nop
 8008494:	3714      	adds	r7, #20
 8008496:	46bd      	mov	sp, r7
 8008498:	bc80      	pop	{r7}
 800849a:	4770      	bx	lr
 800849c:	40012c00 	.word	0x40012c00
 80084a0:	40000400 	.word	0x40000400
 80084a4:	40000800 	.word	0x40000800

080084a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b087      	sub	sp, #28
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a1b      	ldr	r3, [r3, #32]
 80084b6:	f023 0201 	bic.w	r2, r3, #1
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6a1b      	ldr	r3, [r3, #32]
 80084c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f023 0303 	bic.w	r3, r3, #3
 80084de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68fa      	ldr	r2, [r7, #12]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	f023 0302 	bic.w	r3, r3, #2
 80084f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	697a      	ldr	r2, [r7, #20]
 80084f8:	4313      	orrs	r3, r2
 80084fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	4a1c      	ldr	r2, [pc, #112]	; (8008570 <TIM_OC1_SetConfig+0xc8>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d10c      	bne.n	800851e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	f023 0308 	bic.w	r3, r3, #8
 800850a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	697a      	ldr	r2, [r7, #20]
 8008512:	4313      	orrs	r3, r2
 8008514:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f023 0304 	bic.w	r3, r3, #4
 800851c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	4a13      	ldr	r2, [pc, #76]	; (8008570 <TIM_OC1_SetConfig+0xc8>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d111      	bne.n	800854a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800852c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008534:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	695b      	ldr	r3, [r3, #20]
 800853a:	693a      	ldr	r2, [r7, #16]
 800853c:	4313      	orrs	r3, r2
 800853e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	699b      	ldr	r3, [r3, #24]
 8008544:	693a      	ldr	r2, [r7, #16]
 8008546:	4313      	orrs	r3, r2
 8008548:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	693a      	ldr	r2, [r7, #16]
 800854e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	685a      	ldr	r2, [r3, #4]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	697a      	ldr	r2, [r7, #20]
 8008562:	621a      	str	r2, [r3, #32]
}
 8008564:	bf00      	nop
 8008566:	371c      	adds	r7, #28
 8008568:	46bd      	mov	sp, r7
 800856a:	bc80      	pop	{r7}
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop
 8008570:	40012c00 	.word	0x40012c00

08008574 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008574:	b480      	push	{r7}
 8008576:	b087      	sub	sp, #28
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
 800857c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6a1b      	ldr	r3, [r3, #32]
 8008582:	f023 0210 	bic.w	r2, r3, #16
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6a1b      	ldr	r3, [r3, #32]
 800858e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	021b      	lsls	r3, r3, #8
 80085b2:	68fa      	ldr	r2, [r7, #12]
 80085b4:	4313      	orrs	r3, r2
 80085b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	f023 0320 	bic.w	r3, r3, #32
 80085be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	689b      	ldr	r3, [r3, #8]
 80085c4:	011b      	lsls	r3, r3, #4
 80085c6:	697a      	ldr	r2, [r7, #20]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	4a1d      	ldr	r2, [pc, #116]	; (8008644 <TIM_OC2_SetConfig+0xd0>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d10d      	bne.n	80085f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	011b      	lsls	r3, r3, #4
 80085e2:	697a      	ldr	r2, [r7, #20]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80085e8:	697b      	ldr	r3, [r7, #20]
 80085ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a14      	ldr	r2, [pc, #80]	; (8008644 <TIM_OC2_SetConfig+0xd0>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d113      	bne.n	8008620 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80085fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008606:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	695b      	ldr	r3, [r3, #20]
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	693a      	ldr	r2, [r7, #16]
 8008610:	4313      	orrs	r3, r2
 8008612:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	699b      	ldr	r3, [r3, #24]
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	693a      	ldr	r2, [r7, #16]
 800861c:	4313      	orrs	r3, r2
 800861e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	693a      	ldr	r2, [r7, #16]
 8008624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	685a      	ldr	r2, [r3, #4]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	697a      	ldr	r2, [r7, #20]
 8008638:	621a      	str	r2, [r3, #32]
}
 800863a:	bf00      	nop
 800863c:	371c      	adds	r7, #28
 800863e:	46bd      	mov	sp, r7
 8008640:	bc80      	pop	{r7}
 8008642:	4770      	bx	lr
 8008644:	40012c00 	.word	0x40012c00

08008648 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008648:	b480      	push	{r7}
 800864a:	b087      	sub	sp, #28
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6a1b      	ldr	r3, [r3, #32]
 8008656:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6a1b      	ldr	r3, [r3, #32]
 8008662:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	69db      	ldr	r3, [r3, #28]
 800866e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	f023 0303 	bic.w	r3, r3, #3
 800867e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	68fa      	ldr	r2, [r7, #12]
 8008686:	4313      	orrs	r3, r2
 8008688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008690:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	021b      	lsls	r3, r3, #8
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	4313      	orrs	r3, r2
 800869c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	4a1d      	ldr	r2, [pc, #116]	; (8008718 <TIM_OC3_SetConfig+0xd0>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d10d      	bne.n	80086c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	68db      	ldr	r3, [r3, #12]
 80086b2:	021b      	lsls	r3, r3, #8
 80086b4:	697a      	ldr	r2, [r7, #20]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80086c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	4a14      	ldr	r2, [pc, #80]	; (8008718 <TIM_OC3_SetConfig+0xd0>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d113      	bne.n	80086f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80086d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	011b      	lsls	r3, r3, #4
 80086e0:	693a      	ldr	r2, [r7, #16]
 80086e2:	4313      	orrs	r3, r2
 80086e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	699b      	ldr	r3, [r3, #24]
 80086ea:	011b      	lsls	r3, r3, #4
 80086ec:	693a      	ldr	r2, [r7, #16]
 80086ee:	4313      	orrs	r3, r2
 80086f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	693a      	ldr	r2, [r7, #16]
 80086f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	685a      	ldr	r2, [r3, #4]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	697a      	ldr	r2, [r7, #20]
 800870a:	621a      	str	r2, [r3, #32]
}
 800870c:	bf00      	nop
 800870e:	371c      	adds	r7, #28
 8008710:	46bd      	mov	sp, r7
 8008712:	bc80      	pop	{r7}
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	40012c00 	.word	0x40012c00

0800871c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800871c:	b480      	push	{r7}
 800871e:	b087      	sub	sp, #28
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6a1b      	ldr	r3, [r3, #32]
 800872a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6a1b      	ldr	r3, [r3, #32]
 8008736:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	69db      	ldr	r3, [r3, #28]
 8008742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800874a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	021b      	lsls	r3, r3, #8
 800875a:	68fa      	ldr	r2, [r7, #12]
 800875c:	4313      	orrs	r3, r2
 800875e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008766:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	689b      	ldr	r3, [r3, #8]
 800876c:	031b      	lsls	r3, r3, #12
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	4313      	orrs	r3, r2
 8008772:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4a0f      	ldr	r2, [pc, #60]	; (80087b4 <TIM_OC4_SetConfig+0x98>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d109      	bne.n	8008790 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008782:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	695b      	ldr	r3, [r3, #20]
 8008788:	019b      	lsls	r3, r3, #6
 800878a:	697a      	ldr	r2, [r7, #20]
 800878c:	4313      	orrs	r3, r2
 800878e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	697a      	ldr	r2, [r7, #20]
 8008794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	685a      	ldr	r2, [r3, #4]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	693a      	ldr	r2, [r7, #16]
 80087a8:	621a      	str	r2, [r3, #32]
}
 80087aa:	bf00      	nop
 80087ac:	371c      	adds	r7, #28
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bc80      	pop	{r7}
 80087b2:	4770      	bx	lr
 80087b4:	40012c00 	.word	0x40012c00

080087b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b087      	sub	sp, #28
 80087bc:	af00      	add	r7, sp, #0
 80087be:	60f8      	str	r0, [r7, #12]
 80087c0:	60b9      	str	r1, [r7, #8]
 80087c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	f003 031f 	and.w	r3, r3, #31
 80087ca:	2201      	movs	r2, #1
 80087cc:	fa02 f303 	lsl.w	r3, r2, r3
 80087d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6a1a      	ldr	r2, [r3, #32]
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	43db      	mvns	r3, r3
 80087da:	401a      	ands	r2, r3
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6a1a      	ldr	r2, [r3, #32]
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	f003 031f 	and.w	r3, r3, #31
 80087ea:	6879      	ldr	r1, [r7, #4]
 80087ec:	fa01 f303 	lsl.w	r3, r1, r3
 80087f0:	431a      	orrs	r2, r3
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	621a      	str	r2, [r3, #32]
}
 80087f6:	bf00      	nop
 80087f8:	371c      	adds	r7, #28
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bc80      	pop	{r7}
 80087fe:	4770      	bx	lr

08008800 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	2204      	movs	r2, #4
 8008810:	6839      	ldr	r1, [r7, #0]
 8008812:	4618      	mov	r0, r3
 8008814:	f000 f81e 	bl	8008854 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008826:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	f003 0307 	and.w	r3, r3, #7
 8008832:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2b06      	cmp	r3, #6
 8008838:	d007      	beq.n	800884a <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f042 0201 	orr.w	r2, r2, #1
 8008848:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800884a:	2300      	movs	r3, #0
}
 800884c:	4618      	mov	r0, r3
 800884e:	3710      	adds	r7, #16
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008854:	b480      	push	{r7}
 8008856:	b087      	sub	sp, #28
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	f003 031f 	and.w	r3, r3, #31
 8008866:	2204      	movs	r2, #4
 8008868:	fa02 f303 	lsl.w	r3, r2, r3
 800886c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6a1a      	ldr	r2, [r3, #32]
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	43db      	mvns	r3, r3
 8008876:	401a      	ands	r2, r3
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6a1a      	ldr	r2, [r3, #32]
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	f003 031f 	and.w	r3, r3, #31
 8008886:	6879      	ldr	r1, [r7, #4]
 8008888:	fa01 f303 	lsl.w	r3, r1, r3
 800888c:	431a      	orrs	r2, r3
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	621a      	str	r2, [r3, #32]
}
 8008892:	bf00      	nop
 8008894:	371c      	adds	r7, #28
 8008896:	46bd      	mov	sp, r7
 8008898:	bc80      	pop	{r7}
 800889a:	4770      	bx	lr

0800889c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b082      	sub	sp, #8
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d101      	bne.n	80088ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	e03f      	b.n	800892e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d106      	bne.n	80088c8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f7fc f92e 	bl	8004b24 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2224      	movs	r2, #36	; 0x24
 80088cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68da      	ldr	r2, [r3, #12]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80088de:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 fae3 	bl	8008eac <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	691a      	ldr	r2, [r3, #16]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80088f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	695a      	ldr	r2, [r3, #20]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008904:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	68da      	ldr	r2, [r3, #12]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008914:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2220      	movs	r2, #32
 8008920:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2220      	movs	r2, #32
 8008928:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800892c:	2300      	movs	r3, #0
}
 800892e:	4618      	mov	r0, r3
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008936:	b480      	push	{r7}
 8008938:	b085      	sub	sp, #20
 800893a:	af00      	add	r7, sp, #0
 800893c:	60f8      	str	r0, [r7, #12]
 800893e:	60b9      	str	r1, [r7, #8]
 8008940:	4613      	mov	r3, r2
 8008942:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800894a:	b2db      	uxtb	r3, r3
 800894c:	2b20      	cmp	r3, #32
 800894e:	d130      	bne.n	80089b2 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d002      	beq.n	800895c <HAL_UART_Transmit_IT+0x26>
 8008956:	88fb      	ldrh	r3, [r7, #6]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d101      	bne.n	8008960 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	e029      	b.n	80089b4 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008966:	2b01      	cmp	r3, #1
 8008968:	d101      	bne.n	800896e <HAL_UART_Transmit_IT+0x38>
 800896a:	2302      	movs	r3, #2
 800896c:	e022      	b.n	80089b4 <HAL_UART_Transmit_IT+0x7e>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2201      	movs	r2, #1
 8008972:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	68ba      	ldr	r2, [r7, #8]
 800897a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	88fa      	ldrh	r2, [r7, #6]
 8008980:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	88fa      	ldrh	r2, [r7, #6]
 8008986:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2200      	movs	r2, #0
 800898c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2221      	movs	r2, #33	; 0x21
 8008992:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	68da      	ldr	r2, [r3, #12]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80089ac:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80089ae:	2300      	movs	r3, #0
 80089b0:	e000      	b.n	80089b4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80089b2:	2302      	movs	r3, #2
  }
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3714      	adds	r7, #20
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bc80      	pop	{r7}
 80089bc:	4770      	bx	lr

080089be <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089be:	b480      	push	{r7}
 80089c0:	b085      	sub	sp, #20
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	60f8      	str	r0, [r7, #12]
 80089c6:	60b9      	str	r1, [r7, #8]
 80089c8:	4613      	mov	r3, r2
 80089ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	2b20      	cmp	r3, #32
 80089d6:	d140      	bne.n	8008a5a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d002      	beq.n	80089e4 <HAL_UART_Receive_IT+0x26>
 80089de:	88fb      	ldrh	r3, [r7, #6]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d101      	bne.n	80089e8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	e039      	b.n	8008a5c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80089ee:	2b01      	cmp	r3, #1
 80089f0:	d101      	bne.n	80089f6 <HAL_UART_Receive_IT+0x38>
 80089f2:	2302      	movs	r3, #2
 80089f4:	e032      	b.n	8008a5c <HAL_UART_Receive_IT+0x9e>
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2201      	movs	r2, #1
 80089fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	88fa      	ldrh	r2, [r7, #6]
 8008a08:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	88fa      	ldrh	r2, [r7, #6]
 8008a0e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2200      	movs	r2, #0
 8008a14:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2222      	movs	r2, #34	; 0x22
 8008a1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	68da      	ldr	r2, [r3, #12]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a34:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	695a      	ldr	r2, [r3, #20]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f042 0201 	orr.w	r2, r2, #1
 8008a44:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68da      	ldr	r2, [r3, #12]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f042 0220 	orr.w	r2, r2, #32
 8008a54:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008a56:	2300      	movs	r3, #0
 8008a58:	e000      	b.n	8008a5c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8008a5a:	2302      	movs	r3, #2
  }
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3714      	adds	r7, #20
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bc80      	pop	{r7}
 8008a64:	4770      	bx	lr
	...

08008a68 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b088      	sub	sp, #32
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	68db      	ldr	r3, [r3, #12]
 8008a7e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	695b      	ldr	r3, [r3, #20]
 8008a86:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008a90:	69fb      	ldr	r3, [r7, #28]
 8008a92:	f003 030f 	and.w	r3, r3, #15
 8008a96:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d10d      	bne.n	8008aba <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	f003 0320 	and.w	r3, r3, #32
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d008      	beq.n	8008aba <HAL_UART_IRQHandler+0x52>
 8008aa8:	69bb      	ldr	r3, [r7, #24]
 8008aaa:	f003 0320 	and.w	r3, r3, #32
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d003      	beq.n	8008aba <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f000 f979 	bl	8008daa <UART_Receive_IT>
      return;
 8008ab8:	e0cb      	b.n	8008c52 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	f000 80ab 	beq.w	8008c18 <HAL_UART_IRQHandler+0x1b0>
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	f003 0301 	and.w	r3, r3, #1
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d105      	bne.n	8008ad8 <HAL_UART_IRQHandler+0x70>
 8008acc:	69bb      	ldr	r3, [r7, #24]
 8008ace:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f000 80a0 	beq.w	8008c18 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008ad8:	69fb      	ldr	r3, [r7, #28]
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d00a      	beq.n	8008af8 <HAL_UART_IRQHandler+0x90>
 8008ae2:	69bb      	ldr	r3, [r7, #24]
 8008ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d005      	beq.n	8008af8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008af0:	f043 0201 	orr.w	r2, r3, #1
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008af8:	69fb      	ldr	r3, [r7, #28]
 8008afa:	f003 0304 	and.w	r3, r3, #4
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d00a      	beq.n	8008b18 <HAL_UART_IRQHandler+0xb0>
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f003 0301 	and.w	r3, r3, #1
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d005      	beq.n	8008b18 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b10:	f043 0202 	orr.w	r2, r3, #2
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	f003 0302 	and.w	r3, r3, #2
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00a      	beq.n	8008b38 <HAL_UART_IRQHandler+0xd0>
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	f003 0301 	and.w	r3, r3, #1
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d005      	beq.n	8008b38 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b30:	f043 0204 	orr.w	r2, r3, #4
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	f003 0308 	and.w	r3, r3, #8
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d00a      	beq.n	8008b58 <HAL_UART_IRQHandler+0xf0>
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	f003 0301 	and.w	r3, r3, #1
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d005      	beq.n	8008b58 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b50:	f043 0208 	orr.w	r2, r3, #8
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d077      	beq.n	8008c50 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	f003 0320 	and.w	r3, r3, #32
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d007      	beq.n	8008b7a <HAL_UART_IRQHandler+0x112>
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	f003 0320 	and.w	r3, r3, #32
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d002      	beq.n	8008b7a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 f918 	bl	8008daa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	695b      	ldr	r3, [r3, #20]
 8008b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	bf14      	ite	ne
 8008b88:	2301      	movne	r3, #1
 8008b8a:	2300      	moveq	r3, #0
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b94:	f003 0308 	and.w	r3, r3, #8
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d102      	bne.n	8008ba2 <HAL_UART_IRQHandler+0x13a>
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d031      	beq.n	8008c06 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 f863 	bl	8008c6e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	695b      	ldr	r3, [r3, #20]
 8008bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d023      	beq.n	8008bfe <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	695a      	ldr	r2, [r3, #20]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bc4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d013      	beq.n	8008bf6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bd2:	4a21      	ldr	r2, [pc, #132]	; (8008c58 <HAL_UART_IRQHandler+0x1f0>)
 8008bd4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f7fd fd6c 	bl	80066b8 <HAL_DMA_Abort_IT>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d016      	beq.n	8008c14 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bec:	687a      	ldr	r2, [r7, #4]
 8008bee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008bf0:	4610      	mov	r0, r2
 8008bf2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bf4:	e00e      	b.n	8008c14 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f7fc f836 	bl	8004c68 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bfc:	e00a      	b.n	8008c14 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7fc f832 	bl	8004c68 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c04:	e006      	b.n	8008c14 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f7fc f82e 	bl	8004c68 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008c12:	e01d      	b.n	8008c50 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c14:	bf00      	nop
    return;
 8008c16:	e01b      	b.n	8008c50 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d008      	beq.n	8008c34 <HAL_UART_IRQHandler+0x1cc>
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d003      	beq.n	8008c34 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f000 f84f 	bl	8008cd0 <UART_Transmit_IT>
    return;
 8008c32:	e00e      	b.n	8008c52 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d009      	beq.n	8008c52 <HAL_UART_IRQHandler+0x1ea>
 8008c3e:	69bb      	ldr	r3, [r7, #24]
 8008c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d004      	beq.n	8008c52 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 f896 	bl	8008d7a <UART_EndTransmit_IT>
    return;
 8008c4e:	e000      	b.n	8008c52 <HAL_UART_IRQHandler+0x1ea>
    return;
 8008c50:	bf00      	nop
  }
}
 8008c52:	3720      	adds	r7, #32
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	08008ca9 	.word	0x08008ca9

08008c5c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b083      	sub	sp, #12
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8008c64:	bf00      	nop
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bc80      	pop	{r7}
 8008c6c:	4770      	bx	lr

08008c6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c6e:	b480      	push	{r7}
 8008c70:	b083      	sub	sp, #12
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	68da      	ldr	r2, [r3, #12]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008c84:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	695a      	ldr	r2, [r3, #20]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f022 0201 	bic.w	r2, r2, #1
 8008c94:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2220      	movs	r2, #32
 8008c9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008c9e:	bf00      	nop
 8008ca0:	370c      	adds	r7, #12
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bc80      	pop	{r7}
 8008ca6:	4770      	bx	lr

08008ca8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8008cc2:	68f8      	ldr	r0, [r7, #12]
 8008cc4:	f7fb ffd0 	bl	8004c68 <HAL_UART_ErrorCallback>
}
 8008cc8:	bf00      	nop
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	2b21      	cmp	r3, #33	; 0x21
 8008ce2:	d144      	bne.n	8008d6e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cec:	d11a      	bne.n	8008d24 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a1b      	ldr	r3, [r3, #32]
 8008cf2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	881b      	ldrh	r3, [r3, #0]
 8008cf8:	461a      	mov	r2, r3
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d02:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	691b      	ldr	r3, [r3, #16]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d105      	bne.n	8008d18 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6a1b      	ldr	r3, [r3, #32]
 8008d10:	1c9a      	adds	r2, r3, #2
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	621a      	str	r2, [r3, #32]
 8008d16:	e00e      	b.n	8008d36 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6a1b      	ldr	r3, [r3, #32]
 8008d1c:	1c5a      	adds	r2, r3, #1
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	621a      	str	r2, [r3, #32]
 8008d22:	e008      	b.n	8008d36 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6a1b      	ldr	r3, [r3, #32]
 8008d28:	1c59      	adds	r1, r3, #1
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	6211      	str	r1, [r2, #32]
 8008d2e:	781a      	ldrb	r2, [r3, #0]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	3b01      	subs	r3, #1
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	4619      	mov	r1, r3
 8008d44:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d10f      	bne.n	8008d6a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	68da      	ldr	r2, [r3, #12]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d58:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	68da      	ldr	r2, [r3, #12]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d68:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	e000      	b.n	8008d70 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008d6e:	2302      	movs	r3, #2
  }
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3714      	adds	r7, #20
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bc80      	pop	{r7}
 8008d78:	4770      	bx	lr

08008d7a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d7a:	b580      	push	{r7, lr}
 8008d7c:	b082      	sub	sp, #8
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	68da      	ldr	r2, [r3, #12]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d90:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2220      	movs	r2, #32
 8008d96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f7ff ff5e 	bl	8008c5c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8008da0:	2300      	movs	r3, #0
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3708      	adds	r7, #8
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b084      	sub	sp, #16
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	2b22      	cmp	r3, #34	; 0x22
 8008dbc:	d171      	bne.n	8008ea2 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	689b      	ldr	r3, [r3, #8]
 8008dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dc6:	d123      	bne.n	8008e10 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dcc:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10e      	bne.n	8008df4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008de2:	b29a      	uxth	r2, r3
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dec:	1c9a      	adds	r2, r3, #2
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	629a      	str	r2, [r3, #40]	; 0x28
 8008df2:	e029      	b.n	8008e48 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	b29a      	uxth	r2, r3
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e08:	1c5a      	adds	r2, r3, #1
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	629a      	str	r2, [r3, #40]	; 0x28
 8008e0e:	e01b      	b.n	8008e48 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	691b      	ldr	r3, [r3, #16]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d10a      	bne.n	8008e2e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	6858      	ldr	r0, [r3, #4]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e22:	1c59      	adds	r1, r3, #1
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	6291      	str	r1, [r2, #40]	; 0x28
 8008e28:	b2c2      	uxtb	r2, r0
 8008e2a:	701a      	strb	r2, [r3, #0]
 8008e2c:	e00c      	b.n	8008e48 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	b2da      	uxtb	r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e3a:	1c58      	adds	r0, r3, #1
 8008e3c:	6879      	ldr	r1, [r7, #4]
 8008e3e:	6288      	str	r0, [r1, #40]	; 0x28
 8008e40:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008e44:	b2d2      	uxtb	r2, r2
 8008e46:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	3b01      	subs	r3, #1
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	4619      	mov	r1, r3
 8008e56:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d120      	bne.n	8008e9e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	68da      	ldr	r2, [r3, #12]
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f022 0220 	bic.w	r2, r2, #32
 8008e6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	68da      	ldr	r2, [r3, #12]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e7a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	695a      	ldr	r2, [r3, #20]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f022 0201 	bic.w	r2, r2, #1
 8008e8a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2220      	movs	r2, #32
 8008e90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f7fb fdf3 	bl	8004a80 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	e002      	b.n	8008ea4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	e000      	b.n	8008ea4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008ea2:	2302      	movs	r3, #2
  }
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3710      	adds	r7, #16
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008eac:	b5b0      	push	{r4, r5, r7, lr}
 8008eae:	b084      	sub	sp, #16
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	68da      	ldr	r2, [r3, #12]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	430a      	orrs	r2, r1
 8008ecc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	689a      	ldr	r2, [r3, #8]
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	431a      	orrs	r2, r3
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	695b      	ldr	r3, [r3, #20]
 8008edc:	4313      	orrs	r3, r2
 8008ede:	68fa      	ldr	r2, [r7, #12]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	68db      	ldr	r3, [r3, #12]
 8008eea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008eee:	f023 030c 	bic.w	r3, r3, #12
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	6812      	ldr	r2, [r2, #0]
 8008ef6:	68f9      	ldr	r1, [r7, #12]
 8008ef8:	430b      	orrs	r3, r1
 8008efa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	695b      	ldr	r3, [r3, #20]
 8008f02:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	699a      	ldr	r2, [r3, #24]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	430a      	orrs	r2, r1
 8008f10:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a6f      	ldr	r2, [pc, #444]	; (80090d4 <UART_SetConfig+0x228>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d16b      	bne.n	8008ff4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008f1c:	f7fe fae4 	bl	80074e8 <HAL_RCC_GetPCLK2Freq>
 8008f20:	4602      	mov	r2, r0
 8008f22:	4613      	mov	r3, r2
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	4413      	add	r3, r2
 8008f28:	009a      	lsls	r2, r3, #2
 8008f2a:	441a      	add	r2, r3
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	009b      	lsls	r3, r3, #2
 8008f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f36:	4a68      	ldr	r2, [pc, #416]	; (80090d8 <UART_SetConfig+0x22c>)
 8008f38:	fba2 2303 	umull	r2, r3, r2, r3
 8008f3c:	095b      	lsrs	r3, r3, #5
 8008f3e:	011c      	lsls	r4, r3, #4
 8008f40:	f7fe fad2 	bl	80074e8 <HAL_RCC_GetPCLK2Freq>
 8008f44:	4602      	mov	r2, r0
 8008f46:	4613      	mov	r3, r2
 8008f48:	009b      	lsls	r3, r3, #2
 8008f4a:	4413      	add	r3, r2
 8008f4c:	009a      	lsls	r2, r3, #2
 8008f4e:	441a      	add	r2, r3
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	fbb2 f5f3 	udiv	r5, r2, r3
 8008f5a:	f7fe fac5 	bl	80074e8 <HAL_RCC_GetPCLK2Freq>
 8008f5e:	4602      	mov	r2, r0
 8008f60:	4613      	mov	r3, r2
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	4413      	add	r3, r2
 8008f66:	009a      	lsls	r2, r3, #2
 8008f68:	441a      	add	r2, r3
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f74:	4a58      	ldr	r2, [pc, #352]	; (80090d8 <UART_SetConfig+0x22c>)
 8008f76:	fba2 2303 	umull	r2, r3, r2, r3
 8008f7a:	095b      	lsrs	r3, r3, #5
 8008f7c:	2264      	movs	r2, #100	; 0x64
 8008f7e:	fb02 f303 	mul.w	r3, r2, r3
 8008f82:	1aeb      	subs	r3, r5, r3
 8008f84:	011b      	lsls	r3, r3, #4
 8008f86:	3332      	adds	r3, #50	; 0x32
 8008f88:	4a53      	ldr	r2, [pc, #332]	; (80090d8 <UART_SetConfig+0x22c>)
 8008f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f8e:	095b      	lsrs	r3, r3, #5
 8008f90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008f94:	441c      	add	r4, r3
 8008f96:	f7fe faa7 	bl	80074e8 <HAL_RCC_GetPCLK2Freq>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	4613      	mov	r3, r2
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	4413      	add	r3, r2
 8008fa2:	009a      	lsls	r2, r3, #2
 8008fa4:	441a      	add	r2, r3
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	fbb2 f5f3 	udiv	r5, r2, r3
 8008fb0:	f7fe fa9a 	bl	80074e8 <HAL_RCC_GetPCLK2Freq>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	4613      	mov	r3, r2
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	4413      	add	r3, r2
 8008fbc:	009a      	lsls	r2, r3, #2
 8008fbe:	441a      	add	r2, r3
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	009b      	lsls	r3, r3, #2
 8008fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fca:	4a43      	ldr	r2, [pc, #268]	; (80090d8 <UART_SetConfig+0x22c>)
 8008fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd0:	095b      	lsrs	r3, r3, #5
 8008fd2:	2264      	movs	r2, #100	; 0x64
 8008fd4:	fb02 f303 	mul.w	r3, r2, r3
 8008fd8:	1aeb      	subs	r3, r5, r3
 8008fda:	011b      	lsls	r3, r3, #4
 8008fdc:	3332      	adds	r3, #50	; 0x32
 8008fde:	4a3e      	ldr	r2, [pc, #248]	; (80090d8 <UART_SetConfig+0x22c>)
 8008fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8008fe4:	095b      	lsrs	r3, r3, #5
 8008fe6:	f003 020f 	and.w	r2, r3, #15
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4422      	add	r2, r4
 8008ff0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8008ff2:	e06a      	b.n	80090ca <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008ff4:	f7fe fa64 	bl	80074c0 <HAL_RCC_GetPCLK1Freq>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	4413      	add	r3, r2
 8009000:	009a      	lsls	r2, r3, #2
 8009002:	441a      	add	r2, r3
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	fbb2 f3f3 	udiv	r3, r2, r3
 800900e:	4a32      	ldr	r2, [pc, #200]	; (80090d8 <UART_SetConfig+0x22c>)
 8009010:	fba2 2303 	umull	r2, r3, r2, r3
 8009014:	095b      	lsrs	r3, r3, #5
 8009016:	011c      	lsls	r4, r3, #4
 8009018:	f7fe fa52 	bl	80074c0 <HAL_RCC_GetPCLK1Freq>
 800901c:	4602      	mov	r2, r0
 800901e:	4613      	mov	r3, r2
 8009020:	009b      	lsls	r3, r3, #2
 8009022:	4413      	add	r3, r2
 8009024:	009a      	lsls	r2, r3, #2
 8009026:	441a      	add	r2, r3
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	fbb2 f5f3 	udiv	r5, r2, r3
 8009032:	f7fe fa45 	bl	80074c0 <HAL_RCC_GetPCLK1Freq>
 8009036:	4602      	mov	r2, r0
 8009038:	4613      	mov	r3, r2
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	4413      	add	r3, r2
 800903e:	009a      	lsls	r2, r3, #2
 8009040:	441a      	add	r2, r3
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	fbb2 f3f3 	udiv	r3, r2, r3
 800904c:	4a22      	ldr	r2, [pc, #136]	; (80090d8 <UART_SetConfig+0x22c>)
 800904e:	fba2 2303 	umull	r2, r3, r2, r3
 8009052:	095b      	lsrs	r3, r3, #5
 8009054:	2264      	movs	r2, #100	; 0x64
 8009056:	fb02 f303 	mul.w	r3, r2, r3
 800905a:	1aeb      	subs	r3, r5, r3
 800905c:	011b      	lsls	r3, r3, #4
 800905e:	3332      	adds	r3, #50	; 0x32
 8009060:	4a1d      	ldr	r2, [pc, #116]	; (80090d8 <UART_SetConfig+0x22c>)
 8009062:	fba2 2303 	umull	r2, r3, r2, r3
 8009066:	095b      	lsrs	r3, r3, #5
 8009068:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800906c:	441c      	add	r4, r3
 800906e:	f7fe fa27 	bl	80074c0 <HAL_RCC_GetPCLK1Freq>
 8009072:	4602      	mov	r2, r0
 8009074:	4613      	mov	r3, r2
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	4413      	add	r3, r2
 800907a:	009a      	lsls	r2, r3, #2
 800907c:	441a      	add	r2, r3
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	fbb2 f5f3 	udiv	r5, r2, r3
 8009088:	f7fe fa1a 	bl	80074c0 <HAL_RCC_GetPCLK1Freq>
 800908c:	4602      	mov	r2, r0
 800908e:	4613      	mov	r3, r2
 8009090:	009b      	lsls	r3, r3, #2
 8009092:	4413      	add	r3, r2
 8009094:	009a      	lsls	r2, r3, #2
 8009096:	441a      	add	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	fbb2 f3f3 	udiv	r3, r2, r3
 80090a2:	4a0d      	ldr	r2, [pc, #52]	; (80090d8 <UART_SetConfig+0x22c>)
 80090a4:	fba2 2303 	umull	r2, r3, r2, r3
 80090a8:	095b      	lsrs	r3, r3, #5
 80090aa:	2264      	movs	r2, #100	; 0x64
 80090ac:	fb02 f303 	mul.w	r3, r2, r3
 80090b0:	1aeb      	subs	r3, r5, r3
 80090b2:	011b      	lsls	r3, r3, #4
 80090b4:	3332      	adds	r3, #50	; 0x32
 80090b6:	4a08      	ldr	r2, [pc, #32]	; (80090d8 <UART_SetConfig+0x22c>)
 80090b8:	fba2 2303 	umull	r2, r3, r2, r3
 80090bc:	095b      	lsrs	r3, r3, #5
 80090be:	f003 020f 	and.w	r2, r3, #15
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4422      	add	r2, r4
 80090c8:	609a      	str	r2, [r3, #8]
}
 80090ca:	bf00      	nop
 80090cc:	3710      	adds	r7, #16
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bdb0      	pop	{r4, r5, r7, pc}
 80090d2:	bf00      	nop
 80090d4:	40013800 	.word	0x40013800
 80090d8:	51eb851f 	.word	0x51eb851f

080090dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80090dc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80090de:	e003      	b.n	80090e8 <LoopCopyDataInit>

080090e0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80090e0:	4b12      	ldr	r3, [pc, #72]	; (800912c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80090e2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80090e4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80090e6:	3104      	adds	r1, #4

080090e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80090e8:	4811      	ldr	r0, [pc, #68]	; (8009130 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80090ea:	4b12      	ldr	r3, [pc, #72]	; (8009134 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80090ec:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80090ee:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80090f0:	d3f6      	bcc.n	80090e0 <CopyDataInit>
  ldr r2, =_sbss
 80090f2:	4a11      	ldr	r2, [pc, #68]	; (8009138 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80090f4:	e002      	b.n	80090fc <LoopFillZerobss>

080090f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80090f6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80090f8:	f842 3b04 	str.w	r3, [r2], #4

080090fc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80090fc:	4b0f      	ldr	r3, [pc, #60]	; (800913c <LoopPaintStack+0x30>)
  cmp r2, r3
 80090fe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8009100:	d3f9      	bcc.n	80090f6 <FillZerobss>

  ldr r3, =0x55555555
 8009102:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8009106:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 800910a:	4a0c      	ldr	r2, [pc, #48]	; (800913c <LoopPaintStack+0x30>)

0800910c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 800910c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8009110:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8009112:	d1fb      	bne.n	800910c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8009114:	f7fb ff44 	bl	8004fa0 <SystemInit>
    bl  SystemCoreClockUpdate
 8009118:	f7fb ff76 	bl	8005008 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 800911c:	f7fa fae4 	bl	80036e8 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8009120:	f000 f816 	bl	8009150 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8009124:	f7f8 ffa6 	bl	8002074 <main>
  b Infinite_Loop
 8009128:	f000 b80a 	b.w	8009140 <Default_Handler>
  ldr r3, =_sidata
 800912c:	080122ac 	.word	0x080122ac
  ldr r0, =_sdata
 8009130:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8009134:	20000a0c 	.word	0x20000a0c
  ldr r2, =_sbss
 8009138:	20000a0c 	.word	0x20000a0c
  ldr r3, = _ebss
 800913c:	20001130 	.word	0x20001130

08009140 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8009140:	e7fe      	b.n	8009140 <Default_Handler>
	...

08009144 <__errno>:
 8009144:	4b01      	ldr	r3, [pc, #4]	; (800914c <__errno+0x8>)
 8009146:	6818      	ldr	r0, [r3, #0]
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop
 800914c:	2000005c 	.word	0x2000005c

08009150 <__libc_init_array>:
 8009150:	b570      	push	{r4, r5, r6, lr}
 8009152:	2600      	movs	r6, #0
 8009154:	4d0c      	ldr	r5, [pc, #48]	; (8009188 <__libc_init_array+0x38>)
 8009156:	4c0d      	ldr	r4, [pc, #52]	; (800918c <__libc_init_array+0x3c>)
 8009158:	1b64      	subs	r4, r4, r5
 800915a:	10a4      	asrs	r4, r4, #2
 800915c:	42a6      	cmp	r6, r4
 800915e:	d109      	bne.n	8009174 <__libc_init_array+0x24>
 8009160:	f008 f8d4 	bl	801130c <_init>
 8009164:	2600      	movs	r6, #0
 8009166:	4d0a      	ldr	r5, [pc, #40]	; (8009190 <__libc_init_array+0x40>)
 8009168:	4c0a      	ldr	r4, [pc, #40]	; (8009194 <__libc_init_array+0x44>)
 800916a:	1b64      	subs	r4, r4, r5
 800916c:	10a4      	asrs	r4, r4, #2
 800916e:	42a6      	cmp	r6, r4
 8009170:	d105      	bne.n	800917e <__libc_init_array+0x2e>
 8009172:	bd70      	pop	{r4, r5, r6, pc}
 8009174:	f855 3b04 	ldr.w	r3, [r5], #4
 8009178:	4798      	blx	r3
 800917a:	3601      	adds	r6, #1
 800917c:	e7ee      	b.n	800915c <__libc_init_array+0xc>
 800917e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009182:	4798      	blx	r3
 8009184:	3601      	adds	r6, #1
 8009186:	e7f2      	b.n	800916e <__libc_init_array+0x1e>
 8009188:	080122a0 	.word	0x080122a0
 800918c:	080122a0 	.word	0x080122a0
 8009190:	080122a0 	.word	0x080122a0
 8009194:	080122a8 	.word	0x080122a8

08009198 <malloc>:
 8009198:	4b02      	ldr	r3, [pc, #8]	; (80091a4 <malloc+0xc>)
 800919a:	4601      	mov	r1, r0
 800919c:	6818      	ldr	r0, [r3, #0]
 800919e:	f000 b803 	b.w	80091a8 <_malloc_r>
 80091a2:	bf00      	nop
 80091a4:	2000005c 	.word	0x2000005c

080091a8 <_malloc_r>:
 80091a8:	f101 030b 	add.w	r3, r1, #11
 80091ac:	2b16      	cmp	r3, #22
 80091ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b2:	4605      	mov	r5, r0
 80091b4:	d906      	bls.n	80091c4 <_malloc_r+0x1c>
 80091b6:	f033 0707 	bics.w	r7, r3, #7
 80091ba:	d504      	bpl.n	80091c6 <_malloc_r+0x1e>
 80091bc:	230c      	movs	r3, #12
 80091be:	602b      	str	r3, [r5, #0]
 80091c0:	2400      	movs	r4, #0
 80091c2:	e1ae      	b.n	8009522 <_malloc_r+0x37a>
 80091c4:	2710      	movs	r7, #16
 80091c6:	42b9      	cmp	r1, r7
 80091c8:	d8f8      	bhi.n	80091bc <_malloc_r+0x14>
 80091ca:	4628      	mov	r0, r5
 80091cc:	f000 fa36 	bl	800963c <__malloc_lock>
 80091d0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80091d4:	4ec3      	ldr	r6, [pc, #780]	; (80094e4 <_malloc_r+0x33c>)
 80091d6:	d238      	bcs.n	800924a <_malloc_r+0xa2>
 80091d8:	f107 0208 	add.w	r2, r7, #8
 80091dc:	4432      	add	r2, r6
 80091de:	6854      	ldr	r4, [r2, #4]
 80091e0:	f1a2 0108 	sub.w	r1, r2, #8
 80091e4:	428c      	cmp	r4, r1
 80091e6:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80091ea:	d102      	bne.n	80091f2 <_malloc_r+0x4a>
 80091ec:	68d4      	ldr	r4, [r2, #12]
 80091ee:	42a2      	cmp	r2, r4
 80091f0:	d010      	beq.n	8009214 <_malloc_r+0x6c>
 80091f2:	6863      	ldr	r3, [r4, #4]
 80091f4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80091f8:	f023 0303 	bic.w	r3, r3, #3
 80091fc:	60ca      	str	r2, [r1, #12]
 80091fe:	4423      	add	r3, r4
 8009200:	6091      	str	r1, [r2, #8]
 8009202:	685a      	ldr	r2, [r3, #4]
 8009204:	f042 0201 	orr.w	r2, r2, #1
 8009208:	605a      	str	r2, [r3, #4]
 800920a:	4628      	mov	r0, r5
 800920c:	f000 fa1c 	bl	8009648 <__malloc_unlock>
 8009210:	3408      	adds	r4, #8
 8009212:	e186      	b.n	8009522 <_malloc_r+0x37a>
 8009214:	3302      	adds	r3, #2
 8009216:	4ab4      	ldr	r2, [pc, #720]	; (80094e8 <_malloc_r+0x340>)
 8009218:	6934      	ldr	r4, [r6, #16]
 800921a:	4611      	mov	r1, r2
 800921c:	4294      	cmp	r4, r2
 800921e:	d077      	beq.n	8009310 <_malloc_r+0x168>
 8009220:	6860      	ldr	r0, [r4, #4]
 8009222:	f020 0c03 	bic.w	ip, r0, #3
 8009226:	ebac 0007 	sub.w	r0, ip, r7
 800922a:	280f      	cmp	r0, #15
 800922c:	dd48      	ble.n	80092c0 <_malloc_r+0x118>
 800922e:	19e1      	adds	r1, r4, r7
 8009230:	f040 0301 	orr.w	r3, r0, #1
 8009234:	f047 0701 	orr.w	r7, r7, #1
 8009238:	6067      	str	r7, [r4, #4]
 800923a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800923e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8009242:	604b      	str	r3, [r1, #4]
 8009244:	f844 000c 	str.w	r0, [r4, ip]
 8009248:	e7df      	b.n	800920a <_malloc_r+0x62>
 800924a:	0a7b      	lsrs	r3, r7, #9
 800924c:	d02a      	beq.n	80092a4 <_malloc_r+0xfc>
 800924e:	2b04      	cmp	r3, #4
 8009250:	d812      	bhi.n	8009278 <_malloc_r+0xd0>
 8009252:	09bb      	lsrs	r3, r7, #6
 8009254:	3338      	adds	r3, #56	; 0x38
 8009256:	1c5a      	adds	r2, r3, #1
 8009258:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800925c:	6854      	ldr	r4, [r2, #4]
 800925e:	f1a2 0c08 	sub.w	ip, r2, #8
 8009262:	4564      	cmp	r4, ip
 8009264:	d006      	beq.n	8009274 <_malloc_r+0xcc>
 8009266:	6862      	ldr	r2, [r4, #4]
 8009268:	f022 0203 	bic.w	r2, r2, #3
 800926c:	1bd0      	subs	r0, r2, r7
 800926e:	280f      	cmp	r0, #15
 8009270:	dd1c      	ble.n	80092ac <_malloc_r+0x104>
 8009272:	3b01      	subs	r3, #1
 8009274:	3301      	adds	r3, #1
 8009276:	e7ce      	b.n	8009216 <_malloc_r+0x6e>
 8009278:	2b14      	cmp	r3, #20
 800927a:	d801      	bhi.n	8009280 <_malloc_r+0xd8>
 800927c:	335b      	adds	r3, #91	; 0x5b
 800927e:	e7ea      	b.n	8009256 <_malloc_r+0xae>
 8009280:	2b54      	cmp	r3, #84	; 0x54
 8009282:	d802      	bhi.n	800928a <_malloc_r+0xe2>
 8009284:	0b3b      	lsrs	r3, r7, #12
 8009286:	336e      	adds	r3, #110	; 0x6e
 8009288:	e7e5      	b.n	8009256 <_malloc_r+0xae>
 800928a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800928e:	d802      	bhi.n	8009296 <_malloc_r+0xee>
 8009290:	0bfb      	lsrs	r3, r7, #15
 8009292:	3377      	adds	r3, #119	; 0x77
 8009294:	e7df      	b.n	8009256 <_malloc_r+0xae>
 8009296:	f240 5254 	movw	r2, #1364	; 0x554
 800929a:	4293      	cmp	r3, r2
 800929c:	d804      	bhi.n	80092a8 <_malloc_r+0x100>
 800929e:	0cbb      	lsrs	r3, r7, #18
 80092a0:	337c      	adds	r3, #124	; 0x7c
 80092a2:	e7d8      	b.n	8009256 <_malloc_r+0xae>
 80092a4:	233f      	movs	r3, #63	; 0x3f
 80092a6:	e7d6      	b.n	8009256 <_malloc_r+0xae>
 80092a8:	237e      	movs	r3, #126	; 0x7e
 80092aa:	e7d4      	b.n	8009256 <_malloc_r+0xae>
 80092ac:	2800      	cmp	r0, #0
 80092ae:	68e1      	ldr	r1, [r4, #12]
 80092b0:	db04      	blt.n	80092bc <_malloc_r+0x114>
 80092b2:	68a3      	ldr	r3, [r4, #8]
 80092b4:	60d9      	str	r1, [r3, #12]
 80092b6:	608b      	str	r3, [r1, #8]
 80092b8:	18a3      	adds	r3, r4, r2
 80092ba:	e7a2      	b.n	8009202 <_malloc_r+0x5a>
 80092bc:	460c      	mov	r4, r1
 80092be:	e7d0      	b.n	8009262 <_malloc_r+0xba>
 80092c0:	2800      	cmp	r0, #0
 80092c2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80092c6:	db07      	blt.n	80092d8 <_malloc_r+0x130>
 80092c8:	44a4      	add	ip, r4
 80092ca:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80092ce:	f043 0301 	orr.w	r3, r3, #1
 80092d2:	f8cc 3004 	str.w	r3, [ip, #4]
 80092d6:	e798      	b.n	800920a <_malloc_r+0x62>
 80092d8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80092dc:	6870      	ldr	r0, [r6, #4]
 80092de:	f080 809e 	bcs.w	800941e <_malloc_r+0x276>
 80092e2:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80092e6:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80092ea:	f04f 0c01 	mov.w	ip, #1
 80092ee:	fa0c fc0e 	lsl.w	ip, ip, lr
 80092f2:	ea4c 0000 	orr.w	r0, ip, r0
 80092f6:	3201      	adds	r2, #1
 80092f8:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80092fc:	6070      	str	r0, [r6, #4]
 80092fe:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8009302:	3808      	subs	r0, #8
 8009304:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8009308:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800930c:	f8cc 400c 	str.w	r4, [ip, #12]
 8009310:	2001      	movs	r0, #1
 8009312:	109a      	asrs	r2, r3, #2
 8009314:	fa00 f202 	lsl.w	r2, r0, r2
 8009318:	6870      	ldr	r0, [r6, #4]
 800931a:	4290      	cmp	r0, r2
 800931c:	d326      	bcc.n	800936c <_malloc_r+0x1c4>
 800931e:	4210      	tst	r0, r2
 8009320:	d106      	bne.n	8009330 <_malloc_r+0x188>
 8009322:	f023 0303 	bic.w	r3, r3, #3
 8009326:	0052      	lsls	r2, r2, #1
 8009328:	4210      	tst	r0, r2
 800932a:	f103 0304 	add.w	r3, r3, #4
 800932e:	d0fa      	beq.n	8009326 <_malloc_r+0x17e>
 8009330:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8009334:	46c1      	mov	r9, r8
 8009336:	469e      	mov	lr, r3
 8009338:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800933c:	454c      	cmp	r4, r9
 800933e:	f040 80b3 	bne.w	80094a8 <_malloc_r+0x300>
 8009342:	f10e 0e01 	add.w	lr, lr, #1
 8009346:	f01e 0f03 	tst.w	lr, #3
 800934a:	f109 0908 	add.w	r9, r9, #8
 800934e:	d1f3      	bne.n	8009338 <_malloc_r+0x190>
 8009350:	0798      	lsls	r0, r3, #30
 8009352:	f040 80ec 	bne.w	800952e <_malloc_r+0x386>
 8009356:	6873      	ldr	r3, [r6, #4]
 8009358:	ea23 0302 	bic.w	r3, r3, r2
 800935c:	6073      	str	r3, [r6, #4]
 800935e:	6870      	ldr	r0, [r6, #4]
 8009360:	0052      	lsls	r2, r2, #1
 8009362:	4290      	cmp	r0, r2
 8009364:	d302      	bcc.n	800936c <_malloc_r+0x1c4>
 8009366:	2a00      	cmp	r2, #0
 8009368:	f040 80ed 	bne.w	8009546 <_malloc_r+0x39e>
 800936c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8009370:	f8db 1004 	ldr.w	r1, [fp, #4]
 8009374:	f021 0903 	bic.w	r9, r1, #3
 8009378:	45b9      	cmp	r9, r7
 800937a:	d304      	bcc.n	8009386 <_malloc_r+0x1de>
 800937c:	eba9 0207 	sub.w	r2, r9, r7
 8009380:	2a0f      	cmp	r2, #15
 8009382:	f300 8148 	bgt.w	8009616 <_malloc_r+0x46e>
 8009386:	4a59      	ldr	r2, [pc, #356]	; (80094ec <_malloc_r+0x344>)
 8009388:	eb0b 0309 	add.w	r3, fp, r9
 800938c:	6811      	ldr	r1, [r2, #0]
 800938e:	2008      	movs	r0, #8
 8009390:	3110      	adds	r1, #16
 8009392:	4439      	add	r1, r7
 8009394:	9301      	str	r3, [sp, #4]
 8009396:	9100      	str	r1, [sp, #0]
 8009398:	f001 fc1c 	bl	800abd4 <sysconf>
 800939c:	e9dd 1300 	ldrd	r1, r3, [sp]
 80093a0:	4680      	mov	r8, r0
 80093a2:	4a53      	ldr	r2, [pc, #332]	; (80094f0 <_malloc_r+0x348>)
 80093a4:	6810      	ldr	r0, [r2, #0]
 80093a6:	3001      	adds	r0, #1
 80093a8:	bf1f      	itttt	ne
 80093aa:	f101 31ff 	addne.w	r1, r1, #4294967295
 80093ae:	4441      	addne	r1, r8
 80093b0:	f1c8 0000 	rsbne	r0, r8, #0
 80093b4:	4001      	andne	r1, r0
 80093b6:	4628      	mov	r0, r5
 80093b8:	e9cd 1300 	strd	r1, r3, [sp]
 80093bc:	f7fa fa30 	bl	8003820 <_sbrk_r>
 80093c0:	1c42      	adds	r2, r0, #1
 80093c2:	4604      	mov	r4, r0
 80093c4:	f000 80fb 	beq.w	80095be <_malloc_r+0x416>
 80093c8:	9b01      	ldr	r3, [sp, #4]
 80093ca:	9900      	ldr	r1, [sp, #0]
 80093cc:	4283      	cmp	r3, r0
 80093ce:	4a48      	ldr	r2, [pc, #288]	; (80094f0 <_malloc_r+0x348>)
 80093d0:	d902      	bls.n	80093d8 <_malloc_r+0x230>
 80093d2:	45b3      	cmp	fp, r6
 80093d4:	f040 80f3 	bne.w	80095be <_malloc_r+0x416>
 80093d8:	f8df a120 	ldr.w	sl, [pc, #288]	; 80094fc <_malloc_r+0x354>
 80093dc:	42a3      	cmp	r3, r4
 80093de:	f8da 0000 	ldr.w	r0, [sl]
 80093e2:	f108 3cff 	add.w	ip, r8, #4294967295
 80093e6:	eb00 0e01 	add.w	lr, r0, r1
 80093ea:	f8ca e000 	str.w	lr, [sl]
 80093ee:	f040 80ac 	bne.w	800954a <_malloc_r+0x3a2>
 80093f2:	ea13 0f0c 	tst.w	r3, ip
 80093f6:	f040 80a8 	bne.w	800954a <_malloc_r+0x3a2>
 80093fa:	68b3      	ldr	r3, [r6, #8]
 80093fc:	4449      	add	r1, r9
 80093fe:	f041 0101 	orr.w	r1, r1, #1
 8009402:	6059      	str	r1, [r3, #4]
 8009404:	4a3b      	ldr	r2, [pc, #236]	; (80094f4 <_malloc_r+0x34c>)
 8009406:	f8da 3000 	ldr.w	r3, [sl]
 800940a:	6811      	ldr	r1, [r2, #0]
 800940c:	428b      	cmp	r3, r1
 800940e:	bf88      	it	hi
 8009410:	6013      	strhi	r3, [r2, #0]
 8009412:	4a39      	ldr	r2, [pc, #228]	; (80094f8 <_malloc_r+0x350>)
 8009414:	6811      	ldr	r1, [r2, #0]
 8009416:	428b      	cmp	r3, r1
 8009418:	bf88      	it	hi
 800941a:	6013      	strhi	r3, [r2, #0]
 800941c:	e0cf      	b.n	80095be <_malloc_r+0x416>
 800941e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8009422:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8009426:	d218      	bcs.n	800945a <_malloc_r+0x2b2>
 8009428:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800942c:	3238      	adds	r2, #56	; 0x38
 800942e:	f102 0e01 	add.w	lr, r2, #1
 8009432:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8009436:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800943a:	45f0      	cmp	r8, lr
 800943c:	d12b      	bne.n	8009496 <_malloc_r+0x2ee>
 800943e:	f04f 0c01 	mov.w	ip, #1
 8009442:	1092      	asrs	r2, r2, #2
 8009444:	fa0c f202 	lsl.w	r2, ip, r2
 8009448:	4310      	orrs	r0, r2
 800944a:	6070      	str	r0, [r6, #4]
 800944c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009450:	f8c8 4008 	str.w	r4, [r8, #8]
 8009454:	f8ce 400c 	str.w	r4, [lr, #12]
 8009458:	e75a      	b.n	8009310 <_malloc_r+0x168>
 800945a:	2a14      	cmp	r2, #20
 800945c:	d801      	bhi.n	8009462 <_malloc_r+0x2ba>
 800945e:	325b      	adds	r2, #91	; 0x5b
 8009460:	e7e5      	b.n	800942e <_malloc_r+0x286>
 8009462:	2a54      	cmp	r2, #84	; 0x54
 8009464:	d803      	bhi.n	800946e <_malloc_r+0x2c6>
 8009466:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800946a:	326e      	adds	r2, #110	; 0x6e
 800946c:	e7df      	b.n	800942e <_malloc_r+0x286>
 800946e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009472:	d803      	bhi.n	800947c <_malloc_r+0x2d4>
 8009474:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8009478:	3277      	adds	r2, #119	; 0x77
 800947a:	e7d8      	b.n	800942e <_malloc_r+0x286>
 800947c:	f240 5e54 	movw	lr, #1364	; 0x554
 8009480:	4572      	cmp	r2, lr
 8009482:	bf96      	itet	ls
 8009484:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8009488:	227e      	movhi	r2, #126	; 0x7e
 800948a:	327c      	addls	r2, #124	; 0x7c
 800948c:	e7cf      	b.n	800942e <_malloc_r+0x286>
 800948e:	f8de e008 	ldr.w	lr, [lr, #8]
 8009492:	45f0      	cmp	r8, lr
 8009494:	d005      	beq.n	80094a2 <_malloc_r+0x2fa>
 8009496:	f8de 2004 	ldr.w	r2, [lr, #4]
 800949a:	f022 0203 	bic.w	r2, r2, #3
 800949e:	4562      	cmp	r2, ip
 80094a0:	d8f5      	bhi.n	800948e <_malloc_r+0x2e6>
 80094a2:	f8de 800c 	ldr.w	r8, [lr, #12]
 80094a6:	e7d1      	b.n	800944c <_malloc_r+0x2a4>
 80094a8:	6860      	ldr	r0, [r4, #4]
 80094aa:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80094ae:	f020 0003 	bic.w	r0, r0, #3
 80094b2:	eba0 0a07 	sub.w	sl, r0, r7
 80094b6:	f1ba 0f0f 	cmp.w	sl, #15
 80094ba:	dd21      	ble.n	8009500 <_malloc_r+0x358>
 80094bc:	68a3      	ldr	r3, [r4, #8]
 80094be:	19e2      	adds	r2, r4, r7
 80094c0:	f047 0701 	orr.w	r7, r7, #1
 80094c4:	6067      	str	r7, [r4, #4]
 80094c6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80094ca:	f8cc 3008 	str.w	r3, [ip, #8]
 80094ce:	f04a 0301 	orr.w	r3, sl, #1
 80094d2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80094d6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80094da:	6053      	str	r3, [r2, #4]
 80094dc:	f844 a000 	str.w	sl, [r4, r0]
 80094e0:	e693      	b.n	800920a <_malloc_r+0x62>
 80094e2:	bf00      	nop
 80094e4:	20000488 	.word	0x20000488
 80094e8:	20000490 	.word	0x20000490
 80094ec:	20001028 	.word	0x20001028
 80094f0:	20000890 	.word	0x20000890
 80094f4:	20001020 	.word	0x20001020
 80094f8:	20001024 	.word	0x20001024
 80094fc:	20000ff8 	.word	0x20000ff8
 8009500:	f1ba 0f00 	cmp.w	sl, #0
 8009504:	db11      	blt.n	800952a <_malloc_r+0x382>
 8009506:	4420      	add	r0, r4
 8009508:	6843      	ldr	r3, [r0, #4]
 800950a:	f043 0301 	orr.w	r3, r3, #1
 800950e:	6043      	str	r3, [r0, #4]
 8009510:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8009514:	4628      	mov	r0, r5
 8009516:	f8c3 c00c 	str.w	ip, [r3, #12]
 800951a:	f8cc 3008 	str.w	r3, [ip, #8]
 800951e:	f000 f893 	bl	8009648 <__malloc_unlock>
 8009522:	4620      	mov	r0, r4
 8009524:	b003      	add	sp, #12
 8009526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800952a:	4664      	mov	r4, ip
 800952c:	e706      	b.n	800933c <_malloc_r+0x194>
 800952e:	f858 0908 	ldr.w	r0, [r8], #-8
 8009532:	3b01      	subs	r3, #1
 8009534:	4540      	cmp	r0, r8
 8009536:	f43f af0b 	beq.w	8009350 <_malloc_r+0x1a8>
 800953a:	e710      	b.n	800935e <_malloc_r+0x1b6>
 800953c:	3304      	adds	r3, #4
 800953e:	0052      	lsls	r2, r2, #1
 8009540:	4210      	tst	r0, r2
 8009542:	d0fb      	beq.n	800953c <_malloc_r+0x394>
 8009544:	e6f4      	b.n	8009330 <_malloc_r+0x188>
 8009546:	4673      	mov	r3, lr
 8009548:	e7fa      	b.n	8009540 <_malloc_r+0x398>
 800954a:	6810      	ldr	r0, [r2, #0]
 800954c:	3001      	adds	r0, #1
 800954e:	bf1b      	ittet	ne
 8009550:	1ae3      	subne	r3, r4, r3
 8009552:	4473      	addne	r3, lr
 8009554:	6014      	streq	r4, [r2, #0]
 8009556:	f8ca 3000 	strne.w	r3, [sl]
 800955a:	f014 0307 	ands.w	r3, r4, #7
 800955e:	bf0e      	itee	eq
 8009560:	4618      	moveq	r0, r3
 8009562:	f1c3 0008 	rsbne	r0, r3, #8
 8009566:	1824      	addne	r4, r4, r0
 8009568:	1862      	adds	r2, r4, r1
 800956a:	ea02 010c 	and.w	r1, r2, ip
 800956e:	4480      	add	r8, r0
 8009570:	eba8 0801 	sub.w	r8, r8, r1
 8009574:	ea08 080c 	and.w	r8, r8, ip
 8009578:	4641      	mov	r1, r8
 800957a:	4628      	mov	r0, r5
 800957c:	9301      	str	r3, [sp, #4]
 800957e:	9200      	str	r2, [sp, #0]
 8009580:	f7fa f94e 	bl	8003820 <_sbrk_r>
 8009584:	1c43      	adds	r3, r0, #1
 8009586:	e9dd 2300 	ldrd	r2, r3, [sp]
 800958a:	d105      	bne.n	8009598 <_malloc_r+0x3f0>
 800958c:	b32b      	cbz	r3, 80095da <_malloc_r+0x432>
 800958e:	f04f 0800 	mov.w	r8, #0
 8009592:	f1a3 0008 	sub.w	r0, r3, #8
 8009596:	4410      	add	r0, r2
 8009598:	f8da 2000 	ldr.w	r2, [sl]
 800959c:	1b00      	subs	r0, r0, r4
 800959e:	4440      	add	r0, r8
 80095a0:	4442      	add	r2, r8
 80095a2:	f040 0001 	orr.w	r0, r0, #1
 80095a6:	45b3      	cmp	fp, r6
 80095a8:	60b4      	str	r4, [r6, #8]
 80095aa:	f8ca 2000 	str.w	r2, [sl]
 80095ae:	6060      	str	r0, [r4, #4]
 80095b0:	f43f af28 	beq.w	8009404 <_malloc_r+0x25c>
 80095b4:	f1b9 0f0f 	cmp.w	r9, #15
 80095b8:	d812      	bhi.n	80095e0 <_malloc_r+0x438>
 80095ba:	2301      	movs	r3, #1
 80095bc:	6063      	str	r3, [r4, #4]
 80095be:	68b3      	ldr	r3, [r6, #8]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	f023 0303 	bic.w	r3, r3, #3
 80095c6:	42bb      	cmp	r3, r7
 80095c8:	eba3 0207 	sub.w	r2, r3, r7
 80095cc:	d301      	bcc.n	80095d2 <_malloc_r+0x42a>
 80095ce:	2a0f      	cmp	r2, #15
 80095d0:	dc21      	bgt.n	8009616 <_malloc_r+0x46e>
 80095d2:	4628      	mov	r0, r5
 80095d4:	f000 f838 	bl	8009648 <__malloc_unlock>
 80095d8:	e5f2      	b.n	80091c0 <_malloc_r+0x18>
 80095da:	4610      	mov	r0, r2
 80095dc:	4698      	mov	r8, r3
 80095de:	e7db      	b.n	8009598 <_malloc_r+0x3f0>
 80095e0:	2205      	movs	r2, #5
 80095e2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80095e6:	f1a9 090c 	sub.w	r9, r9, #12
 80095ea:	f029 0907 	bic.w	r9, r9, #7
 80095ee:	f003 0301 	and.w	r3, r3, #1
 80095f2:	ea43 0309 	orr.w	r3, r3, r9
 80095f6:	f8cb 3004 	str.w	r3, [fp, #4]
 80095fa:	f1b9 0f0f 	cmp.w	r9, #15
 80095fe:	eb0b 0309 	add.w	r3, fp, r9
 8009602:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8009606:	f67f aefd 	bls.w	8009404 <_malloc_r+0x25c>
 800960a:	4628      	mov	r0, r5
 800960c:	f10b 0108 	add.w	r1, fp, #8
 8009610:	f003 fdc6 	bl	800d1a0 <_free_r>
 8009614:	e6f6      	b.n	8009404 <_malloc_r+0x25c>
 8009616:	68b4      	ldr	r4, [r6, #8]
 8009618:	f047 0301 	orr.w	r3, r7, #1
 800961c:	f042 0201 	orr.w	r2, r2, #1
 8009620:	4427      	add	r7, r4
 8009622:	6063      	str	r3, [r4, #4]
 8009624:	60b7      	str	r7, [r6, #8]
 8009626:	607a      	str	r2, [r7, #4]
 8009628:	e5ef      	b.n	800920a <_malloc_r+0x62>
 800962a:	bf00      	nop

0800962c <memset>:
 800962c:	4603      	mov	r3, r0
 800962e:	4402      	add	r2, r0
 8009630:	4293      	cmp	r3, r2
 8009632:	d100      	bne.n	8009636 <memset+0xa>
 8009634:	4770      	bx	lr
 8009636:	f803 1b01 	strb.w	r1, [r3], #1
 800963a:	e7f9      	b.n	8009630 <memset+0x4>

0800963c <__malloc_lock>:
 800963c:	4801      	ldr	r0, [pc, #4]	; (8009644 <__malloc_lock+0x8>)
 800963e:	f003 bfdf 	b.w	800d600 <__retarget_lock_acquire_recursive>
 8009642:	bf00      	nop
 8009644:	20001124 	.word	0x20001124

08009648 <__malloc_unlock>:
 8009648:	4801      	ldr	r0, [pc, #4]	; (8009650 <__malloc_unlock+0x8>)
 800964a:	f003 bfda 	b.w	800d602 <__retarget_lock_release_recursive>
 800964e:	bf00      	nop
 8009650:	20001124 	.word	0x20001124

08009654 <printf>:
 8009654:	b40f      	push	{r0, r1, r2, r3}
 8009656:	b507      	push	{r0, r1, r2, lr}
 8009658:	4906      	ldr	r1, [pc, #24]	; (8009674 <printf+0x20>)
 800965a:	ab04      	add	r3, sp, #16
 800965c:	6808      	ldr	r0, [r1, #0]
 800965e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009662:	6881      	ldr	r1, [r0, #8]
 8009664:	9301      	str	r3, [sp, #4]
 8009666:	f001 fac3 	bl	800abf0 <_vfprintf_r>
 800966a:	b003      	add	sp, #12
 800966c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009670:	b004      	add	sp, #16
 8009672:	4770      	bx	lr
 8009674:	2000005c 	.word	0x2000005c

08009678 <setvbuf>:
 8009678:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800967c:	461d      	mov	r5, r3
 800967e:	4b59      	ldr	r3, [pc, #356]	; (80097e4 <setvbuf+0x16c>)
 8009680:	4604      	mov	r4, r0
 8009682:	681f      	ldr	r7, [r3, #0]
 8009684:	460e      	mov	r6, r1
 8009686:	4690      	mov	r8, r2
 8009688:	b127      	cbz	r7, 8009694 <setvbuf+0x1c>
 800968a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800968c:	b913      	cbnz	r3, 8009694 <setvbuf+0x1c>
 800968e:	4638      	mov	r0, r7
 8009690:	f003 fcf6 	bl	800d080 <__sinit>
 8009694:	f1b8 0f02 	cmp.w	r8, #2
 8009698:	d006      	beq.n	80096a8 <setvbuf+0x30>
 800969a:	f1b8 0f01 	cmp.w	r8, #1
 800969e:	f200 809b 	bhi.w	80097d8 <setvbuf+0x160>
 80096a2:	2d00      	cmp	r5, #0
 80096a4:	f2c0 8098 	blt.w	80097d8 <setvbuf+0x160>
 80096a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096aa:	07db      	lsls	r3, r3, #31
 80096ac:	d405      	bmi.n	80096ba <setvbuf+0x42>
 80096ae:	89a3      	ldrh	r3, [r4, #12]
 80096b0:	0598      	lsls	r0, r3, #22
 80096b2:	d402      	bmi.n	80096ba <setvbuf+0x42>
 80096b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096b6:	f003 ffa3 	bl	800d600 <__retarget_lock_acquire_recursive>
 80096ba:	4621      	mov	r1, r4
 80096bc:	4638      	mov	r0, r7
 80096be:	f003 fc73 	bl	800cfa8 <_fflush_r>
 80096c2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80096c4:	b141      	cbz	r1, 80096d8 <setvbuf+0x60>
 80096c6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80096ca:	4299      	cmp	r1, r3
 80096cc:	d002      	beq.n	80096d4 <setvbuf+0x5c>
 80096ce:	4638      	mov	r0, r7
 80096d0:	f003 fd66 	bl	800d1a0 <_free_r>
 80096d4:	2300      	movs	r3, #0
 80096d6:	6323      	str	r3, [r4, #48]	; 0x30
 80096d8:	2300      	movs	r3, #0
 80096da:	61a3      	str	r3, [r4, #24]
 80096dc:	6063      	str	r3, [r4, #4]
 80096de:	89a3      	ldrh	r3, [r4, #12]
 80096e0:	0619      	lsls	r1, r3, #24
 80096e2:	d503      	bpl.n	80096ec <setvbuf+0x74>
 80096e4:	4638      	mov	r0, r7
 80096e6:	6921      	ldr	r1, [r4, #16]
 80096e8:	f003 fd5a 	bl	800d1a0 <_free_r>
 80096ec:	89a3      	ldrh	r3, [r4, #12]
 80096ee:	f1b8 0f02 	cmp.w	r8, #2
 80096f2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80096f6:	f023 0303 	bic.w	r3, r3, #3
 80096fa:	81a3      	strh	r3, [r4, #12]
 80096fc:	d068      	beq.n	80097d0 <setvbuf+0x158>
 80096fe:	ab01      	add	r3, sp, #4
 8009700:	466a      	mov	r2, sp
 8009702:	4621      	mov	r1, r4
 8009704:	4638      	mov	r0, r7
 8009706:	f003 ff7d 	bl	800d604 <__swhatbuf_r>
 800970a:	89a3      	ldrh	r3, [r4, #12]
 800970c:	4318      	orrs	r0, r3
 800970e:	81a0      	strh	r0, [r4, #12]
 8009710:	bb35      	cbnz	r5, 8009760 <setvbuf+0xe8>
 8009712:	9d00      	ldr	r5, [sp, #0]
 8009714:	4628      	mov	r0, r5
 8009716:	f7ff fd3f 	bl	8009198 <malloc>
 800971a:	4606      	mov	r6, r0
 800971c:	2800      	cmp	r0, #0
 800971e:	d152      	bne.n	80097c6 <setvbuf+0x14e>
 8009720:	f8dd 9000 	ldr.w	r9, [sp]
 8009724:	45a9      	cmp	r9, r5
 8009726:	d147      	bne.n	80097b8 <setvbuf+0x140>
 8009728:	f04f 35ff 	mov.w	r5, #4294967295
 800972c:	2200      	movs	r2, #0
 800972e:	60a2      	str	r2, [r4, #8]
 8009730:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009734:	6022      	str	r2, [r4, #0]
 8009736:	6122      	str	r2, [r4, #16]
 8009738:	2201      	movs	r2, #1
 800973a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800973e:	6162      	str	r2, [r4, #20]
 8009740:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009742:	f043 0302 	orr.w	r3, r3, #2
 8009746:	07d2      	lsls	r2, r2, #31
 8009748:	81a3      	strh	r3, [r4, #12]
 800974a:	d405      	bmi.n	8009758 <setvbuf+0xe0>
 800974c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009750:	d102      	bne.n	8009758 <setvbuf+0xe0>
 8009752:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009754:	f003 ff55 	bl	800d602 <__retarget_lock_release_recursive>
 8009758:	4628      	mov	r0, r5
 800975a:	b003      	add	sp, #12
 800975c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009760:	2e00      	cmp	r6, #0
 8009762:	d0d7      	beq.n	8009714 <setvbuf+0x9c>
 8009764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009766:	b913      	cbnz	r3, 800976e <setvbuf+0xf6>
 8009768:	4638      	mov	r0, r7
 800976a:	f003 fc89 	bl	800d080 <__sinit>
 800976e:	9b00      	ldr	r3, [sp, #0]
 8009770:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009774:	42ab      	cmp	r3, r5
 8009776:	bf18      	it	ne
 8009778:	89a3      	ldrhne	r3, [r4, #12]
 800977a:	6026      	str	r6, [r4, #0]
 800977c:	bf1c      	itt	ne
 800977e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8009782:	81a3      	strhne	r3, [r4, #12]
 8009784:	f1b8 0f01 	cmp.w	r8, #1
 8009788:	bf02      	ittt	eq
 800978a:	89a3      	ldrheq	r3, [r4, #12]
 800978c:	f043 0301 	orreq.w	r3, r3, #1
 8009790:	81a3      	strheq	r3, [r4, #12]
 8009792:	89a2      	ldrh	r2, [r4, #12]
 8009794:	f012 0308 	ands.w	r3, r2, #8
 8009798:	d01c      	beq.n	80097d4 <setvbuf+0x15c>
 800979a:	07d3      	lsls	r3, r2, #31
 800979c:	bf41      	itttt	mi
 800979e:	2300      	movmi	r3, #0
 80097a0:	426d      	negmi	r5, r5
 80097a2:	60a3      	strmi	r3, [r4, #8]
 80097a4:	61a5      	strmi	r5, [r4, #24]
 80097a6:	bf58      	it	pl
 80097a8:	60a5      	strpl	r5, [r4, #8]
 80097aa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80097ac:	f015 0501 	ands.w	r5, r5, #1
 80097b0:	d115      	bne.n	80097de <setvbuf+0x166>
 80097b2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80097b6:	e7cb      	b.n	8009750 <setvbuf+0xd8>
 80097b8:	4648      	mov	r0, r9
 80097ba:	f7ff fced 	bl	8009198 <malloc>
 80097be:	4606      	mov	r6, r0
 80097c0:	2800      	cmp	r0, #0
 80097c2:	d0b1      	beq.n	8009728 <setvbuf+0xb0>
 80097c4:	464d      	mov	r5, r9
 80097c6:	89a3      	ldrh	r3, [r4, #12]
 80097c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097cc:	81a3      	strh	r3, [r4, #12]
 80097ce:	e7c9      	b.n	8009764 <setvbuf+0xec>
 80097d0:	2500      	movs	r5, #0
 80097d2:	e7ab      	b.n	800972c <setvbuf+0xb4>
 80097d4:	60a3      	str	r3, [r4, #8]
 80097d6:	e7e8      	b.n	80097aa <setvbuf+0x132>
 80097d8:	f04f 35ff 	mov.w	r5, #4294967295
 80097dc:	e7bc      	b.n	8009758 <setvbuf+0xe0>
 80097de:	2500      	movs	r5, #0
 80097e0:	e7ba      	b.n	8009758 <setvbuf+0xe0>
 80097e2:	bf00      	nop
 80097e4:	2000005c 	.word	0x2000005c

080097e8 <sprintf>:
 80097e8:	b40e      	push	{r1, r2, r3}
 80097ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80097ee:	b500      	push	{lr}
 80097f0:	b09c      	sub	sp, #112	; 0x70
 80097f2:	ab1d      	add	r3, sp, #116	; 0x74
 80097f4:	9002      	str	r0, [sp, #8]
 80097f6:	9006      	str	r0, [sp, #24]
 80097f8:	9107      	str	r1, [sp, #28]
 80097fa:	9104      	str	r1, [sp, #16]
 80097fc:	4808      	ldr	r0, [pc, #32]	; (8009820 <sprintf+0x38>)
 80097fe:	4909      	ldr	r1, [pc, #36]	; (8009824 <sprintf+0x3c>)
 8009800:	f853 2b04 	ldr.w	r2, [r3], #4
 8009804:	9105      	str	r1, [sp, #20]
 8009806:	6800      	ldr	r0, [r0, #0]
 8009808:	a902      	add	r1, sp, #8
 800980a:	9301      	str	r3, [sp, #4]
 800980c:	f000 f80c 	bl	8009828 <_svfprintf_r>
 8009810:	2200      	movs	r2, #0
 8009812:	9b02      	ldr	r3, [sp, #8]
 8009814:	701a      	strb	r2, [r3, #0]
 8009816:	b01c      	add	sp, #112	; 0x70
 8009818:	f85d eb04 	ldr.w	lr, [sp], #4
 800981c:	b003      	add	sp, #12
 800981e:	4770      	bx	lr
 8009820:	2000005c 	.word	0x2000005c
 8009824:	ffff0208 	.word	0xffff0208

08009828 <_svfprintf_r>:
 8009828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800982c:	b0d3      	sub	sp, #332	; 0x14c
 800982e:	468b      	mov	fp, r1
 8009830:	9207      	str	r2, [sp, #28]
 8009832:	461e      	mov	r6, r3
 8009834:	4681      	mov	r9, r0
 8009836:	f003 fedd 	bl	800d5f4 <_localeconv_r>
 800983a:	6803      	ldr	r3, [r0, #0]
 800983c:	4618      	mov	r0, r3
 800983e:	9318      	str	r3, [sp, #96]	; 0x60
 8009840:	f7f6 fc86 	bl	8000150 <strlen>
 8009844:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009848:	9012      	str	r0, [sp, #72]	; 0x48
 800984a:	061a      	lsls	r2, r3, #24
 800984c:	d518      	bpl.n	8009880 <_svfprintf_r+0x58>
 800984e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009852:	b9ab      	cbnz	r3, 8009880 <_svfprintf_r+0x58>
 8009854:	2140      	movs	r1, #64	; 0x40
 8009856:	4648      	mov	r0, r9
 8009858:	f7ff fca6 	bl	80091a8 <_malloc_r>
 800985c:	f8cb 0000 	str.w	r0, [fp]
 8009860:	f8cb 0010 	str.w	r0, [fp, #16]
 8009864:	b948      	cbnz	r0, 800987a <_svfprintf_r+0x52>
 8009866:	230c      	movs	r3, #12
 8009868:	f8c9 3000 	str.w	r3, [r9]
 800986c:	f04f 33ff 	mov.w	r3, #4294967295
 8009870:	9313      	str	r3, [sp, #76]	; 0x4c
 8009872:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009874:	b053      	add	sp, #332	; 0x14c
 8009876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800987a:	2340      	movs	r3, #64	; 0x40
 800987c:	f8cb 3014 	str.w	r3, [fp, #20]
 8009880:	2500      	movs	r5, #0
 8009882:	2200      	movs	r2, #0
 8009884:	2300      	movs	r3, #0
 8009886:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800988a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800988e:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8009892:	ac29      	add	r4, sp, #164	; 0xa4
 8009894:	9426      	str	r4, [sp, #152]	; 0x98
 8009896:	9508      	str	r5, [sp, #32]
 8009898:	950e      	str	r5, [sp, #56]	; 0x38
 800989a:	9516      	str	r5, [sp, #88]	; 0x58
 800989c:	9519      	str	r5, [sp, #100]	; 0x64
 800989e:	9513      	str	r5, [sp, #76]	; 0x4c
 80098a0:	9b07      	ldr	r3, [sp, #28]
 80098a2:	461d      	mov	r5, r3
 80098a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098a8:	b10a      	cbz	r2, 80098ae <_svfprintf_r+0x86>
 80098aa:	2a25      	cmp	r2, #37	; 0x25
 80098ac:	d1f9      	bne.n	80098a2 <_svfprintf_r+0x7a>
 80098ae:	9b07      	ldr	r3, [sp, #28]
 80098b0:	1aef      	subs	r7, r5, r3
 80098b2:	d00d      	beq.n	80098d0 <_svfprintf_r+0xa8>
 80098b4:	e9c4 3700 	strd	r3, r7, [r4]
 80098b8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80098ba:	443b      	add	r3, r7
 80098bc:	9328      	str	r3, [sp, #160]	; 0xa0
 80098be:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80098c0:	3301      	adds	r3, #1
 80098c2:	2b07      	cmp	r3, #7
 80098c4:	9327      	str	r3, [sp, #156]	; 0x9c
 80098c6:	dc78      	bgt.n	80099ba <_svfprintf_r+0x192>
 80098c8:	3408      	adds	r4, #8
 80098ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80098cc:	443b      	add	r3, r7
 80098ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80098d0:	782b      	ldrb	r3, [r5, #0]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	f001 8142 	beq.w	800ab5c <_svfprintf_r+0x1334>
 80098d8:	2300      	movs	r3, #0
 80098da:	f04f 38ff 	mov.w	r8, #4294967295
 80098de:	469a      	mov	sl, r3
 80098e0:	270a      	movs	r7, #10
 80098e2:	212b      	movs	r1, #43	; 0x2b
 80098e4:	3501      	adds	r5, #1
 80098e6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80098ea:	9314      	str	r3, [sp, #80]	; 0x50
 80098ec:	462a      	mov	r2, r5
 80098ee:	f812 3b01 	ldrb.w	r3, [r2], #1
 80098f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80098f4:	920f      	str	r2, [sp, #60]	; 0x3c
 80098f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098f8:	3b20      	subs	r3, #32
 80098fa:	2b5a      	cmp	r3, #90	; 0x5a
 80098fc:	f200 85a0 	bhi.w	800a440 <_svfprintf_r+0xc18>
 8009900:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009904:	059e007e 	.word	0x059e007e
 8009908:	0086059e 	.word	0x0086059e
 800990c:	059e059e 	.word	0x059e059e
 8009910:	0065059e 	.word	0x0065059e
 8009914:	059e059e 	.word	0x059e059e
 8009918:	00930089 	.word	0x00930089
 800991c:	0090059e 	.word	0x0090059e
 8009920:	059e0096 	.word	0x059e0096
 8009924:	00b300b0 	.word	0x00b300b0
 8009928:	00b300b3 	.word	0x00b300b3
 800992c:	00b300b3 	.word	0x00b300b3
 8009930:	00b300b3 	.word	0x00b300b3
 8009934:	00b300b3 	.word	0x00b300b3
 8009938:	059e059e 	.word	0x059e059e
 800993c:	059e059e 	.word	0x059e059e
 8009940:	059e059e 	.word	0x059e059e
 8009944:	011d059e 	.word	0x011d059e
 8009948:	00e0059e 	.word	0x00e0059e
 800994c:	011d00f3 	.word	0x011d00f3
 8009950:	011d011d 	.word	0x011d011d
 8009954:	059e059e 	.word	0x059e059e
 8009958:	059e059e 	.word	0x059e059e
 800995c:	059e00c3 	.word	0x059e00c3
 8009960:	0471059e 	.word	0x0471059e
 8009964:	059e059e 	.word	0x059e059e
 8009968:	04b8059e 	.word	0x04b8059e
 800996c:	04da059e 	.word	0x04da059e
 8009970:	059e059e 	.word	0x059e059e
 8009974:	059e04f9 	.word	0x059e04f9
 8009978:	059e059e 	.word	0x059e059e
 800997c:	059e059e 	.word	0x059e059e
 8009980:	059e059e 	.word	0x059e059e
 8009984:	011d059e 	.word	0x011d059e
 8009988:	00e0059e 	.word	0x00e0059e
 800998c:	011d00f5 	.word	0x011d00f5
 8009990:	011d011d 	.word	0x011d011d
 8009994:	00f500c6 	.word	0x00f500c6
 8009998:	059e00da 	.word	0x059e00da
 800999c:	059e00d3 	.word	0x059e00d3
 80099a0:	0473044e 	.word	0x0473044e
 80099a4:	00da04a7 	.word	0x00da04a7
 80099a8:	04b8059e 	.word	0x04b8059e
 80099ac:	04dc007c 	.word	0x04dc007c
 80099b0:	059e059e 	.word	0x059e059e
 80099b4:	059e0516 	.word	0x059e0516
 80099b8:	007c      	.short	0x007c
 80099ba:	4659      	mov	r1, fp
 80099bc:	4648      	mov	r0, r9
 80099be:	aa26      	add	r2, sp, #152	; 0x98
 80099c0:	f004 fc2a 	bl	800e218 <__ssprint_r>
 80099c4:	2800      	cmp	r0, #0
 80099c6:	f040 8128 	bne.w	8009c1a <_svfprintf_r+0x3f2>
 80099ca:	ac29      	add	r4, sp, #164	; 0xa4
 80099cc:	e77d      	b.n	80098ca <_svfprintf_r+0xa2>
 80099ce:	4648      	mov	r0, r9
 80099d0:	f003 fe10 	bl	800d5f4 <_localeconv_r>
 80099d4:	6843      	ldr	r3, [r0, #4]
 80099d6:	4618      	mov	r0, r3
 80099d8:	9319      	str	r3, [sp, #100]	; 0x64
 80099da:	f7f6 fbb9 	bl	8000150 <strlen>
 80099de:	9016      	str	r0, [sp, #88]	; 0x58
 80099e0:	4648      	mov	r0, r9
 80099e2:	f003 fe07 	bl	800d5f4 <_localeconv_r>
 80099e6:	6883      	ldr	r3, [r0, #8]
 80099e8:	212b      	movs	r1, #43	; 0x2b
 80099ea:	930e      	str	r3, [sp, #56]	; 0x38
 80099ec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80099ee:	b12b      	cbz	r3, 80099fc <_svfprintf_r+0x1d4>
 80099f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099f2:	b11b      	cbz	r3, 80099fc <_svfprintf_r+0x1d4>
 80099f4:	781b      	ldrb	r3, [r3, #0]
 80099f6:	b10b      	cbz	r3, 80099fc <_svfprintf_r+0x1d4>
 80099f8:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80099fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80099fe:	e775      	b.n	80098ec <_svfprintf_r+0xc4>
 8009a00:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d1f9      	bne.n	80099fc <_svfprintf_r+0x1d4>
 8009a08:	2320      	movs	r3, #32
 8009a0a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009a0e:	e7f5      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009a10:	f04a 0a01 	orr.w	sl, sl, #1
 8009a14:	e7f2      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009a16:	f856 3b04 	ldr.w	r3, [r6], #4
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	9314      	str	r3, [sp, #80]	; 0x50
 8009a1e:	daed      	bge.n	80099fc <_svfprintf_r+0x1d4>
 8009a20:	425b      	negs	r3, r3
 8009a22:	9314      	str	r3, [sp, #80]	; 0x50
 8009a24:	f04a 0a04 	orr.w	sl, sl, #4
 8009a28:	e7e8      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009a2a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8009a2e:	e7e5      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009a30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a32:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009a36:	2b2a      	cmp	r3, #42	; 0x2a
 8009a38:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a3a:	d110      	bne.n	8009a5e <_svfprintf_r+0x236>
 8009a3c:	f856 0b04 	ldr.w	r0, [r6], #4
 8009a40:	920f      	str	r2, [sp, #60]	; 0x3c
 8009a42:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8009a46:	e7d9      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009a48:	fb07 3808 	mla	r8, r7, r8, r3
 8009a4c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009a50:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a54:	3b30      	subs	r3, #48	; 0x30
 8009a56:	2b09      	cmp	r3, #9
 8009a58:	d9f6      	bls.n	8009a48 <_svfprintf_r+0x220>
 8009a5a:	920f      	str	r2, [sp, #60]	; 0x3c
 8009a5c:	e74b      	b.n	80098f6 <_svfprintf_r+0xce>
 8009a5e:	f04f 0800 	mov.w	r8, #0
 8009a62:	e7f6      	b.n	8009a52 <_svfprintf_r+0x22a>
 8009a64:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8009a68:	e7c8      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a6e:	9314      	str	r3, [sp, #80]	; 0x50
 8009a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a72:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009a74:	3b30      	subs	r3, #48	; 0x30
 8009a76:	fb07 3300 	mla	r3, r7, r0, r3
 8009a7a:	9314      	str	r3, [sp, #80]	; 0x50
 8009a7c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009a80:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a82:	3b30      	subs	r3, #48	; 0x30
 8009a84:	2b09      	cmp	r3, #9
 8009a86:	d9f3      	bls.n	8009a70 <_svfprintf_r+0x248>
 8009a88:	e7e7      	b.n	8009a5a <_svfprintf_r+0x232>
 8009a8a:	f04a 0a08 	orr.w	sl, sl, #8
 8009a8e:	e7b5      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009a90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	2b68      	cmp	r3, #104	; 0x68
 8009a96:	bf01      	itttt	eq
 8009a98:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8009a9a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8009a9e:	3301      	addeq	r3, #1
 8009aa0:	930f      	streq	r3, [sp, #60]	; 0x3c
 8009aa2:	bf18      	it	ne
 8009aa4:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009aa8:	e7a8      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009aaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	2b6c      	cmp	r3, #108	; 0x6c
 8009ab0:	d105      	bne.n	8009abe <_svfprintf_r+0x296>
 8009ab2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ab8:	f04a 0a20 	orr.w	sl, sl, #32
 8009abc:	e79e      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009abe:	f04a 0a10 	orr.w	sl, sl, #16
 8009ac2:	e79b      	b.n	80099fc <_svfprintf_r+0x1d4>
 8009ac4:	4632      	mov	r2, r6
 8009ac6:	2000      	movs	r0, #0
 8009ac8:	f852 3b04 	ldr.w	r3, [r2], #4
 8009acc:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009ad0:	920a      	str	r2, [sp, #40]	; 0x28
 8009ad2:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009ad6:	ab39      	add	r3, sp, #228	; 0xe4
 8009ad8:	4607      	mov	r7, r0
 8009ada:	f04f 0801 	mov.w	r8, #1
 8009ade:	4606      	mov	r6, r0
 8009ae0:	4605      	mov	r5, r0
 8009ae2:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8009ae6:	9307      	str	r3, [sp, #28]
 8009ae8:	e1a9      	b.n	8009e3e <_svfprintf_r+0x616>
 8009aea:	f04a 0a10 	orr.w	sl, sl, #16
 8009aee:	f01a 0f20 	tst.w	sl, #32
 8009af2:	d011      	beq.n	8009b18 <_svfprintf_r+0x2f0>
 8009af4:	3607      	adds	r6, #7
 8009af6:	f026 0307 	bic.w	r3, r6, #7
 8009afa:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009afe:	930a      	str	r3, [sp, #40]	; 0x28
 8009b00:	2e00      	cmp	r6, #0
 8009b02:	f177 0300 	sbcs.w	r3, r7, #0
 8009b06:	da05      	bge.n	8009b14 <_svfprintf_r+0x2ec>
 8009b08:	232d      	movs	r3, #45	; 0x2d
 8009b0a:	4276      	negs	r6, r6
 8009b0c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009b10:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009b14:	2301      	movs	r3, #1
 8009b16:	e377      	b.n	800a208 <_svfprintf_r+0x9e0>
 8009b18:	1d33      	adds	r3, r6, #4
 8009b1a:	f01a 0f10 	tst.w	sl, #16
 8009b1e:	930a      	str	r3, [sp, #40]	; 0x28
 8009b20:	d002      	beq.n	8009b28 <_svfprintf_r+0x300>
 8009b22:	6836      	ldr	r6, [r6, #0]
 8009b24:	17f7      	asrs	r7, r6, #31
 8009b26:	e7eb      	b.n	8009b00 <_svfprintf_r+0x2d8>
 8009b28:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009b2c:	6836      	ldr	r6, [r6, #0]
 8009b2e:	d001      	beq.n	8009b34 <_svfprintf_r+0x30c>
 8009b30:	b236      	sxth	r6, r6
 8009b32:	e7f7      	b.n	8009b24 <_svfprintf_r+0x2fc>
 8009b34:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009b38:	bf18      	it	ne
 8009b3a:	b276      	sxtbne	r6, r6
 8009b3c:	e7f2      	b.n	8009b24 <_svfprintf_r+0x2fc>
 8009b3e:	3607      	adds	r6, #7
 8009b40:	f026 0307 	bic.w	r3, r6, #7
 8009b44:	4619      	mov	r1, r3
 8009b46:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009b4a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009b4e:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8009b52:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8009b56:	910a      	str	r1, [sp, #40]	; 0x28
 8009b58:	f04f 32ff 	mov.w	r2, #4294967295
 8009b5c:	4630      	mov	r0, r6
 8009b5e:	4629      	mov	r1, r5
 8009b60:	4b32      	ldr	r3, [pc, #200]	; (8009c2c <_svfprintf_r+0x404>)
 8009b62:	f7f6 ff53 	bl	8000a0c <__aeabi_dcmpun>
 8009b66:	bb08      	cbnz	r0, 8009bac <_svfprintf_r+0x384>
 8009b68:	f04f 32ff 	mov.w	r2, #4294967295
 8009b6c:	4630      	mov	r0, r6
 8009b6e:	4629      	mov	r1, r5
 8009b70:	4b2e      	ldr	r3, [pc, #184]	; (8009c2c <_svfprintf_r+0x404>)
 8009b72:	f7f6 ff2d 	bl	80009d0 <__aeabi_dcmple>
 8009b76:	b9c8      	cbnz	r0, 8009bac <_svfprintf_r+0x384>
 8009b78:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	2300      	movs	r3, #0
 8009b80:	f7f6 ff1c 	bl	80009bc <__aeabi_dcmplt>
 8009b84:	b110      	cbz	r0, 8009b8c <_svfprintf_r+0x364>
 8009b86:	232d      	movs	r3, #45	; 0x2d
 8009b88:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009b8c:	4a28      	ldr	r2, [pc, #160]	; (8009c30 <_svfprintf_r+0x408>)
 8009b8e:	4829      	ldr	r0, [pc, #164]	; (8009c34 <_svfprintf_r+0x40c>)
 8009b90:	4613      	mov	r3, r2
 8009b92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009b94:	2700      	movs	r7, #0
 8009b96:	2947      	cmp	r1, #71	; 0x47
 8009b98:	bfc8      	it	gt
 8009b9a:	4603      	movgt	r3, r0
 8009b9c:	f04f 0803 	mov.w	r8, #3
 8009ba0:	9307      	str	r3, [sp, #28]
 8009ba2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8009ba6:	463e      	mov	r6, r7
 8009ba8:	f000 bc24 	b.w	800a3f4 <_svfprintf_r+0xbcc>
 8009bac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009bb0:	4610      	mov	r0, r2
 8009bb2:	4619      	mov	r1, r3
 8009bb4:	f7f6 ff2a 	bl	8000a0c <__aeabi_dcmpun>
 8009bb8:	4607      	mov	r7, r0
 8009bba:	b148      	cbz	r0, 8009bd0 <_svfprintf_r+0x3a8>
 8009bbc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009bbe:	4a1e      	ldr	r2, [pc, #120]	; (8009c38 <_svfprintf_r+0x410>)
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	bfb8      	it	lt
 8009bc4:	232d      	movlt	r3, #45	; 0x2d
 8009bc6:	481d      	ldr	r0, [pc, #116]	; (8009c3c <_svfprintf_r+0x414>)
 8009bc8:	bfb8      	it	lt
 8009bca:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8009bce:	e7df      	b.n	8009b90 <_svfprintf_r+0x368>
 8009bd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bd2:	f023 0320 	bic.w	r3, r3, #32
 8009bd6:	2b41      	cmp	r3, #65	; 0x41
 8009bd8:	930c      	str	r3, [sp, #48]	; 0x30
 8009bda:	d131      	bne.n	8009c40 <_svfprintf_r+0x418>
 8009bdc:	2330      	movs	r3, #48	; 0x30
 8009bde:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009be2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009be4:	f04a 0a02 	orr.w	sl, sl, #2
 8009be8:	2b61      	cmp	r3, #97	; 0x61
 8009bea:	bf0c      	ite	eq
 8009bec:	2378      	moveq	r3, #120	; 0x78
 8009bee:	2358      	movne	r3, #88	; 0x58
 8009bf0:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8009bf4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009bf8:	f340 81fa 	ble.w	8009ff0 <_svfprintf_r+0x7c8>
 8009bfc:	4648      	mov	r0, r9
 8009bfe:	f108 0101 	add.w	r1, r8, #1
 8009c02:	f7ff fad1 	bl	80091a8 <_malloc_r>
 8009c06:	9007      	str	r0, [sp, #28]
 8009c08:	2800      	cmp	r0, #0
 8009c0a:	f040 81f4 	bne.w	8009ff6 <_svfprintf_r+0x7ce>
 8009c0e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009c12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c16:	f8ab 300c 	strh.w	r3, [fp, #12]
 8009c1a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009c1e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009c22:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c24:	bf18      	it	ne
 8009c26:	f04f 33ff 	movne.w	r3, #4294967295
 8009c2a:	e621      	b.n	8009870 <_svfprintf_r+0x48>
 8009c2c:	7fefffff 	.word	0x7fefffff
 8009c30:	08011cc4 	.word	0x08011cc4
 8009c34:	08011cc8 	.word	0x08011cc8
 8009c38:	08011ccc 	.word	0x08011ccc
 8009c3c:	08011cd0 	.word	0x08011cd0
 8009c40:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009c44:	f000 81d9 	beq.w	8009ffa <_svfprintf_r+0x7d2>
 8009c48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c4a:	2b47      	cmp	r3, #71	; 0x47
 8009c4c:	d105      	bne.n	8009c5a <_svfprintf_r+0x432>
 8009c4e:	f1b8 0f00 	cmp.w	r8, #0
 8009c52:	d102      	bne.n	8009c5a <_svfprintf_r+0x432>
 8009c54:	4647      	mov	r7, r8
 8009c56:	f04f 0801 	mov.w	r8, #1
 8009c5a:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8009c5e:	9315      	str	r3, [sp, #84]	; 0x54
 8009c60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c62:	1e1d      	subs	r5, r3, #0
 8009c64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009c66:	9308      	str	r3, [sp, #32]
 8009c68:	bfb7      	itett	lt
 8009c6a:	462b      	movlt	r3, r5
 8009c6c:	2300      	movge	r3, #0
 8009c6e:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8009c72:	232d      	movlt	r3, #45	; 0x2d
 8009c74:	931c      	str	r3, [sp, #112]	; 0x70
 8009c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c78:	2b41      	cmp	r3, #65	; 0x41
 8009c7a:	f040 81d7 	bne.w	800a02c <_svfprintf_r+0x804>
 8009c7e:	aa20      	add	r2, sp, #128	; 0x80
 8009c80:	4629      	mov	r1, r5
 8009c82:	9808      	ldr	r0, [sp, #32]
 8009c84:	f004 fa3e 	bl	800e104 <frexp>
 8009c88:	2200      	movs	r2, #0
 8009c8a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009c8e:	f7f6 fc23 	bl	80004d8 <__aeabi_dmul>
 8009c92:	4602      	mov	r2, r0
 8009c94:	460b      	mov	r3, r1
 8009c96:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	f7f6 fe83 	bl	80009a8 <__aeabi_dcmpeq>
 8009ca2:	b108      	cbz	r0, 8009ca8 <_svfprintf_r+0x480>
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	9320      	str	r3, [sp, #128]	; 0x80
 8009ca8:	4eb4      	ldr	r6, [pc, #720]	; (8009f7c <_svfprintf_r+0x754>)
 8009caa:	4bb5      	ldr	r3, [pc, #724]	; (8009f80 <_svfprintf_r+0x758>)
 8009cac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cae:	9d07      	ldr	r5, [sp, #28]
 8009cb0:	2a61      	cmp	r2, #97	; 0x61
 8009cb2:	bf18      	it	ne
 8009cb4:	461e      	movne	r6, r3
 8009cb6:	9617      	str	r6, [sp, #92]	; 0x5c
 8009cb8:	f108 36ff 	add.w	r6, r8, #4294967295
 8009cbc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	4bb0      	ldr	r3, [pc, #704]	; (8009f84 <_svfprintf_r+0x75c>)
 8009cc4:	f7f6 fc08 	bl	80004d8 <__aeabi_dmul>
 8009cc8:	4602      	mov	r2, r0
 8009cca:	460b      	mov	r3, r1
 8009ccc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009cd0:	f7f6 feb2 	bl	8000a38 <__aeabi_d2iz>
 8009cd4:	901d      	str	r0, [sp, #116]	; 0x74
 8009cd6:	f7f6 fb95 	bl	8000404 <__aeabi_i2d>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	460b      	mov	r3, r1
 8009cde:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009ce2:	f7f6 fa41 	bl	8000168 <__aeabi_dsub>
 8009ce6:	4602      	mov	r2, r0
 8009ce8:	460b      	mov	r3, r1
 8009cea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009cee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cf0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009cf2:	960d      	str	r6, [sp, #52]	; 0x34
 8009cf4:	5c9b      	ldrb	r3, [r3, r2]
 8009cf6:	f805 3b01 	strb.w	r3, [r5], #1
 8009cfa:	1c73      	adds	r3, r6, #1
 8009cfc:	d006      	beq.n	8009d0c <_svfprintf_r+0x4e4>
 8009cfe:	2200      	movs	r2, #0
 8009d00:	2300      	movs	r3, #0
 8009d02:	3e01      	subs	r6, #1
 8009d04:	f7f6 fe50 	bl	80009a8 <__aeabi_dcmpeq>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	d0d7      	beq.n	8009cbc <_svfprintf_r+0x494>
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d12:	4b9d      	ldr	r3, [pc, #628]	; (8009f88 <_svfprintf_r+0x760>)
 8009d14:	f7f6 fe70 	bl	80009f8 <__aeabi_dcmpgt>
 8009d18:	b960      	cbnz	r0, 8009d34 <_svfprintf_r+0x50c>
 8009d1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	4b99      	ldr	r3, [pc, #612]	; (8009f88 <_svfprintf_r+0x760>)
 8009d22:	f7f6 fe41 	bl	80009a8 <__aeabi_dcmpeq>
 8009d26:	2800      	cmp	r0, #0
 8009d28:	f000 817b 	beq.w	800a022 <_svfprintf_r+0x7fa>
 8009d2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009d2e:	07d8      	lsls	r0, r3, #31
 8009d30:	f140 8177 	bpl.w	800a022 <_svfprintf_r+0x7fa>
 8009d34:	2030      	movs	r0, #48	; 0x30
 8009d36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d38:	9524      	str	r5, [sp, #144]	; 0x90
 8009d3a:	7bd9      	ldrb	r1, [r3, #15]
 8009d3c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009d3e:	1e53      	subs	r3, r2, #1
 8009d40:	9324      	str	r3, [sp, #144]	; 0x90
 8009d42:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009d46:	428b      	cmp	r3, r1
 8009d48:	f000 815a 	beq.w	800a000 <_svfprintf_r+0x7d8>
 8009d4c:	2b39      	cmp	r3, #57	; 0x39
 8009d4e:	bf0b      	itete	eq
 8009d50:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8009d52:	3301      	addne	r3, #1
 8009d54:	7a9b      	ldrbeq	r3, [r3, #10]
 8009d56:	b2db      	uxtbne	r3, r3
 8009d58:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009d5c:	9b07      	ldr	r3, [sp, #28]
 8009d5e:	1aeb      	subs	r3, r5, r3
 8009d60:	9308      	str	r3, [sp, #32]
 8009d62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d64:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009d66:	2b47      	cmp	r3, #71	; 0x47
 8009d68:	f040 81ad 	bne.w	800a0c6 <_svfprintf_r+0x89e>
 8009d6c:	1ce9      	adds	r1, r5, #3
 8009d6e:	db02      	blt.n	8009d76 <_svfprintf_r+0x54e>
 8009d70:	45a8      	cmp	r8, r5
 8009d72:	f280 81cf 	bge.w	800a114 <_svfprintf_r+0x8ec>
 8009d76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d78:	3b02      	subs	r3, #2
 8009d7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009d7e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8009d82:	f021 0120 	bic.w	r1, r1, #32
 8009d86:	2941      	cmp	r1, #65	; 0x41
 8009d88:	bf08      	it	eq
 8009d8a:	320f      	addeq	r2, #15
 8009d8c:	f105 33ff 	add.w	r3, r5, #4294967295
 8009d90:	bf06      	itte	eq
 8009d92:	b2d2      	uxtbeq	r2, r2
 8009d94:	2101      	moveq	r1, #1
 8009d96:	2100      	movne	r1, #0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8009d9e:	bfb4      	ite	lt
 8009da0:	222d      	movlt	r2, #45	; 0x2d
 8009da2:	222b      	movge	r2, #43	; 0x2b
 8009da4:	9320      	str	r3, [sp, #128]	; 0x80
 8009da6:	bfb8      	it	lt
 8009da8:	f1c5 0301 	rsblt	r3, r5, #1
 8009dac:	2b09      	cmp	r3, #9
 8009dae:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8009db2:	f340 819e 	ble.w	800a0f2 <_svfprintf_r+0x8ca>
 8009db6:	260a      	movs	r6, #10
 8009db8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8009dbc:	fb93 f5f6 	sdiv	r5, r3, r6
 8009dc0:	4611      	mov	r1, r2
 8009dc2:	fb06 3015 	mls	r0, r6, r5, r3
 8009dc6:	3030      	adds	r0, #48	; 0x30
 8009dc8:	f801 0c01 	strb.w	r0, [r1, #-1]
 8009dcc:	4618      	mov	r0, r3
 8009dce:	2863      	cmp	r0, #99	; 0x63
 8009dd0:	462b      	mov	r3, r5
 8009dd2:	f102 32ff 	add.w	r2, r2, #4294967295
 8009dd6:	dcf1      	bgt.n	8009dbc <_svfprintf_r+0x594>
 8009dd8:	3330      	adds	r3, #48	; 0x30
 8009dda:	1e88      	subs	r0, r1, #2
 8009ddc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009de0:	4603      	mov	r3, r0
 8009de2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009de6:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8009dea:	42ab      	cmp	r3, r5
 8009dec:	f0c0 817c 	bcc.w	800a0e8 <_svfprintf_r+0x8c0>
 8009df0:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8009df4:	1a52      	subs	r2, r2, r1
 8009df6:	42a8      	cmp	r0, r5
 8009df8:	bf88      	it	hi
 8009dfa:	2200      	movhi	r2, #0
 8009dfc:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009e00:	441a      	add	r2, r3
 8009e02:	ab22      	add	r3, sp, #136	; 0x88
 8009e04:	1ad3      	subs	r3, r2, r3
 8009e06:	9a08      	ldr	r2, [sp, #32]
 8009e08:	931a      	str	r3, [sp, #104]	; 0x68
 8009e0a:	2a01      	cmp	r2, #1
 8009e0c:	eb03 0802 	add.w	r8, r3, r2
 8009e10:	dc02      	bgt.n	8009e18 <_svfprintf_r+0x5f0>
 8009e12:	f01a 0f01 	tst.w	sl, #1
 8009e16:	d001      	beq.n	8009e1c <_svfprintf_r+0x5f4>
 8009e18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e1a:	4498      	add	r8, r3
 8009e1c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8009e20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e24:	9315      	str	r3, [sp, #84]	; 0x54
 8009e26:	2300      	movs	r3, #0
 8009e28:	461d      	mov	r5, r3
 8009e2a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009e2e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009e30:	b113      	cbz	r3, 8009e38 <_svfprintf_r+0x610>
 8009e32:	232d      	movs	r3, #45	; 0x2d
 8009e34:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009e38:	2600      	movs	r6, #0
 8009e3a:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8009e3e:	4546      	cmp	r6, r8
 8009e40:	4633      	mov	r3, r6
 8009e42:	bfb8      	it	lt
 8009e44:	4643      	movlt	r3, r8
 8009e46:	9315      	str	r3, [sp, #84]	; 0x54
 8009e48:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009e4c:	b113      	cbz	r3, 8009e54 <_svfprintf_r+0x62c>
 8009e4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e50:	3301      	adds	r3, #1
 8009e52:	9315      	str	r3, [sp, #84]	; 0x54
 8009e54:	f01a 0302 	ands.w	r3, sl, #2
 8009e58:	931c      	str	r3, [sp, #112]	; 0x70
 8009e5a:	bf1e      	ittt	ne
 8009e5c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8009e5e:	3302      	addne	r3, #2
 8009e60:	9315      	strne	r3, [sp, #84]	; 0x54
 8009e62:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8009e66:	931d      	str	r3, [sp, #116]	; 0x74
 8009e68:	d121      	bne.n	8009eae <_svfprintf_r+0x686>
 8009e6a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009e6e:	1a9b      	subs	r3, r3, r2
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e74:	dd1b      	ble.n	8009eae <_svfprintf_r+0x686>
 8009e76:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009e7a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	2810      	cmp	r0, #16
 8009e80:	4842      	ldr	r0, [pc, #264]	; (8009f8c <_svfprintf_r+0x764>)
 8009e82:	f104 0108 	add.w	r1, r4, #8
 8009e86:	6020      	str	r0, [r4, #0]
 8009e88:	f300 82e6 	bgt.w	800a458 <_svfprintf_r+0xc30>
 8009e8c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009e8e:	2b07      	cmp	r3, #7
 8009e90:	4402      	add	r2, r0
 8009e92:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009e96:	6060      	str	r0, [r4, #4]
 8009e98:	f340 82f3 	ble.w	800a482 <_svfprintf_r+0xc5a>
 8009e9c:	4659      	mov	r1, fp
 8009e9e:	4648      	mov	r0, r9
 8009ea0:	aa26      	add	r2, sp, #152	; 0x98
 8009ea2:	f004 f9b9 	bl	800e218 <__ssprint_r>
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	f040 8636 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 8009eac:	ac29      	add	r4, sp, #164	; 0xa4
 8009eae:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009eb2:	b173      	cbz	r3, 8009ed2 <_svfprintf_r+0x6aa>
 8009eb4:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009eb8:	6023      	str	r3, [r4, #0]
 8009eba:	2301      	movs	r3, #1
 8009ebc:	6063      	str	r3, [r4, #4]
 8009ebe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ec4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	2b07      	cmp	r3, #7
 8009eca:	9327      	str	r3, [sp, #156]	; 0x9c
 8009ecc:	f300 82db 	bgt.w	800a486 <_svfprintf_r+0xc5e>
 8009ed0:	3408      	adds	r4, #8
 8009ed2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009ed4:	b16b      	cbz	r3, 8009ef2 <_svfprintf_r+0x6ca>
 8009ed6:	ab1f      	add	r3, sp, #124	; 0x7c
 8009ed8:	6023      	str	r3, [r4, #0]
 8009eda:	2302      	movs	r3, #2
 8009edc:	6063      	str	r3, [r4, #4]
 8009ede:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ee0:	3302      	adds	r3, #2
 8009ee2:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ee4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	2b07      	cmp	r3, #7
 8009eea:	9327      	str	r3, [sp, #156]	; 0x9c
 8009eec:	f300 82d5 	bgt.w	800a49a <_svfprintf_r+0xc72>
 8009ef0:	3408      	adds	r4, #8
 8009ef2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009ef4:	2b80      	cmp	r3, #128	; 0x80
 8009ef6:	d121      	bne.n	8009f3c <_svfprintf_r+0x714>
 8009ef8:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009efc:	1a9b      	subs	r3, r3, r2
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	9317      	str	r3, [sp, #92]	; 0x5c
 8009f02:	dd1b      	ble.n	8009f3c <_svfprintf_r+0x714>
 8009f04:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009f08:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	2810      	cmp	r0, #16
 8009f0e:	4820      	ldr	r0, [pc, #128]	; (8009f90 <_svfprintf_r+0x768>)
 8009f10:	f104 0108 	add.w	r1, r4, #8
 8009f14:	6020      	str	r0, [r4, #0]
 8009f16:	f300 82ca 	bgt.w	800a4ae <_svfprintf_r+0xc86>
 8009f1a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009f1c:	2b07      	cmp	r3, #7
 8009f1e:	4402      	add	r2, r0
 8009f20:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009f24:	6060      	str	r0, [r4, #4]
 8009f26:	f340 82d7 	ble.w	800a4d8 <_svfprintf_r+0xcb0>
 8009f2a:	4659      	mov	r1, fp
 8009f2c:	4648      	mov	r0, r9
 8009f2e:	aa26      	add	r2, sp, #152	; 0x98
 8009f30:	f004 f972 	bl	800e218 <__ssprint_r>
 8009f34:	2800      	cmp	r0, #0
 8009f36:	f040 85ef 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 8009f3a:	ac29      	add	r4, sp, #164	; 0xa4
 8009f3c:	eba6 0608 	sub.w	r6, r6, r8
 8009f40:	2e00      	cmp	r6, #0
 8009f42:	dd27      	ble.n	8009f94 <_svfprintf_r+0x76c>
 8009f44:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009f48:	4811      	ldr	r0, [pc, #68]	; (8009f90 <_svfprintf_r+0x768>)
 8009f4a:	2e10      	cmp	r6, #16
 8009f4c:	f103 0301 	add.w	r3, r3, #1
 8009f50:	f104 0108 	add.w	r1, r4, #8
 8009f54:	6020      	str	r0, [r4, #0]
 8009f56:	f300 82c1 	bgt.w	800a4dc <_svfprintf_r+0xcb4>
 8009f5a:	6066      	str	r6, [r4, #4]
 8009f5c:	2b07      	cmp	r3, #7
 8009f5e:	4416      	add	r6, r2
 8009f60:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009f64:	f340 82cd 	ble.w	800a502 <_svfprintf_r+0xcda>
 8009f68:	4659      	mov	r1, fp
 8009f6a:	4648      	mov	r0, r9
 8009f6c:	aa26      	add	r2, sp, #152	; 0x98
 8009f6e:	f004 f953 	bl	800e218 <__ssprint_r>
 8009f72:	2800      	cmp	r0, #0
 8009f74:	f040 85d0 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 8009f78:	ac29      	add	r4, sp, #164	; 0xa4
 8009f7a:	e00b      	b.n	8009f94 <_svfprintf_r+0x76c>
 8009f7c:	08011cd4 	.word	0x08011cd4
 8009f80:	08011ce5 	.word	0x08011ce5
 8009f84:	40300000 	.word	0x40300000
 8009f88:	3fe00000 	.word	0x3fe00000
 8009f8c:	08011cf8 	.word	0x08011cf8
 8009f90:	08011d08 	.word	0x08011d08
 8009f94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009f98:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009f9a:	f040 82b9 	bne.w	800a510 <_svfprintf_r+0xce8>
 8009f9e:	9b07      	ldr	r3, [sp, #28]
 8009fa0:	4446      	add	r6, r8
 8009fa2:	e9c4 3800 	strd	r3, r8, [r4]
 8009fa6:	9628      	str	r6, [sp, #160]	; 0xa0
 8009fa8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009faa:	3301      	adds	r3, #1
 8009fac:	2b07      	cmp	r3, #7
 8009fae:	9327      	str	r3, [sp, #156]	; 0x9c
 8009fb0:	f300 82f4 	bgt.w	800a59c <_svfprintf_r+0xd74>
 8009fb4:	3408      	adds	r4, #8
 8009fb6:	f01a 0f04 	tst.w	sl, #4
 8009fba:	f040 858e 	bne.w	800aada <_svfprintf_r+0x12b2>
 8009fbe:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8009fc2:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009fc4:	428a      	cmp	r2, r1
 8009fc6:	bfac      	ite	ge
 8009fc8:	189b      	addge	r3, r3, r2
 8009fca:	185b      	addlt	r3, r3, r1
 8009fcc:	9313      	str	r3, [sp, #76]	; 0x4c
 8009fce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009fd0:	b13b      	cbz	r3, 8009fe2 <_svfprintf_r+0x7ba>
 8009fd2:	4659      	mov	r1, fp
 8009fd4:	4648      	mov	r0, r9
 8009fd6:	aa26      	add	r2, sp, #152	; 0x98
 8009fd8:	f004 f91e 	bl	800e218 <__ssprint_r>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	f040 859b 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	9327      	str	r3, [sp, #156]	; 0x9c
 8009fe6:	2f00      	cmp	r7, #0
 8009fe8:	f040 85b2 	bne.w	800ab50 <_svfprintf_r+0x1328>
 8009fec:	ac29      	add	r4, sp, #164	; 0xa4
 8009fee:	e0e3      	b.n	800a1b8 <_svfprintf_r+0x990>
 8009ff0:	ab39      	add	r3, sp, #228	; 0xe4
 8009ff2:	9307      	str	r3, [sp, #28]
 8009ff4:	e631      	b.n	8009c5a <_svfprintf_r+0x432>
 8009ff6:	9f07      	ldr	r7, [sp, #28]
 8009ff8:	e62f      	b.n	8009c5a <_svfprintf_r+0x432>
 8009ffa:	f04f 0806 	mov.w	r8, #6
 8009ffe:	e62c      	b.n	8009c5a <_svfprintf_r+0x432>
 800a000:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a004:	e69a      	b.n	8009d3c <_svfprintf_r+0x514>
 800a006:	f803 0b01 	strb.w	r0, [r3], #1
 800a00a:	1aca      	subs	r2, r1, r3
 800a00c:	2a00      	cmp	r2, #0
 800a00e:	dafa      	bge.n	800a006 <_svfprintf_r+0x7de>
 800a010:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a012:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a014:	3201      	adds	r2, #1
 800a016:	f103 0301 	add.w	r3, r3, #1
 800a01a:	bfb8      	it	lt
 800a01c:	2300      	movlt	r3, #0
 800a01e:	441d      	add	r5, r3
 800a020:	e69c      	b.n	8009d5c <_svfprintf_r+0x534>
 800a022:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a024:	462b      	mov	r3, r5
 800a026:	2030      	movs	r0, #48	; 0x30
 800a028:	18a9      	adds	r1, r5, r2
 800a02a:	e7ee      	b.n	800a00a <_svfprintf_r+0x7e2>
 800a02c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a02e:	2b46      	cmp	r3, #70	; 0x46
 800a030:	d005      	beq.n	800a03e <_svfprintf_r+0x816>
 800a032:	2b45      	cmp	r3, #69	; 0x45
 800a034:	d11b      	bne.n	800a06e <_svfprintf_r+0x846>
 800a036:	f108 0601 	add.w	r6, r8, #1
 800a03a:	2302      	movs	r3, #2
 800a03c:	e001      	b.n	800a042 <_svfprintf_r+0x81a>
 800a03e:	4646      	mov	r6, r8
 800a040:	2303      	movs	r3, #3
 800a042:	aa24      	add	r2, sp, #144	; 0x90
 800a044:	9204      	str	r2, [sp, #16]
 800a046:	aa21      	add	r2, sp, #132	; 0x84
 800a048:	9203      	str	r2, [sp, #12]
 800a04a:	aa20      	add	r2, sp, #128	; 0x80
 800a04c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800a050:	9300      	str	r3, [sp, #0]
 800a052:	4648      	mov	r0, r9
 800a054:	462b      	mov	r3, r5
 800a056:	9a08      	ldr	r2, [sp, #32]
 800a058:	f002 f95a 	bl	800c310 <_dtoa_r>
 800a05c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a05e:	9007      	str	r0, [sp, #28]
 800a060:	2b47      	cmp	r3, #71	; 0x47
 800a062:	d106      	bne.n	800a072 <_svfprintf_r+0x84a>
 800a064:	f01a 0f01 	tst.w	sl, #1
 800a068:	d103      	bne.n	800a072 <_svfprintf_r+0x84a>
 800a06a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800a06c:	e676      	b.n	8009d5c <_svfprintf_r+0x534>
 800a06e:	4646      	mov	r6, r8
 800a070:	e7e3      	b.n	800a03a <_svfprintf_r+0x812>
 800a072:	9b07      	ldr	r3, [sp, #28]
 800a074:	4433      	add	r3, r6
 800a076:	930d      	str	r3, [sp, #52]	; 0x34
 800a078:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a07a:	2b46      	cmp	r3, #70	; 0x46
 800a07c:	d111      	bne.n	800a0a2 <_svfprintf_r+0x87a>
 800a07e:	9b07      	ldr	r3, [sp, #28]
 800a080:	781b      	ldrb	r3, [r3, #0]
 800a082:	2b30      	cmp	r3, #48	; 0x30
 800a084:	d109      	bne.n	800a09a <_svfprintf_r+0x872>
 800a086:	2200      	movs	r2, #0
 800a088:	2300      	movs	r3, #0
 800a08a:	4629      	mov	r1, r5
 800a08c:	9808      	ldr	r0, [sp, #32]
 800a08e:	f7f6 fc8b 	bl	80009a8 <__aeabi_dcmpeq>
 800a092:	b910      	cbnz	r0, 800a09a <_svfprintf_r+0x872>
 800a094:	f1c6 0601 	rsb	r6, r6, #1
 800a098:	9620      	str	r6, [sp, #128]	; 0x80
 800a09a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a09c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a09e:	441a      	add	r2, r3
 800a0a0:	920d      	str	r2, [sp, #52]	; 0x34
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	4629      	mov	r1, r5
 800a0a8:	9808      	ldr	r0, [sp, #32]
 800a0aa:	f7f6 fc7d 	bl	80009a8 <__aeabi_dcmpeq>
 800a0ae:	b108      	cbz	r0, 800a0b4 <_svfprintf_r+0x88c>
 800a0b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a0b2:	9324      	str	r3, [sp, #144]	; 0x90
 800a0b4:	2230      	movs	r2, #48	; 0x30
 800a0b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a0ba:	4299      	cmp	r1, r3
 800a0bc:	d9d5      	bls.n	800a06a <_svfprintf_r+0x842>
 800a0be:	1c59      	adds	r1, r3, #1
 800a0c0:	9124      	str	r1, [sp, #144]	; 0x90
 800a0c2:	701a      	strb	r2, [r3, #0]
 800a0c4:	e7f7      	b.n	800a0b6 <_svfprintf_r+0x88e>
 800a0c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0c8:	2b46      	cmp	r3, #70	; 0x46
 800a0ca:	f47f ae57 	bne.w	8009d7c <_svfprintf_r+0x554>
 800a0ce:	f00a 0301 	and.w	r3, sl, #1
 800a0d2:	2d00      	cmp	r5, #0
 800a0d4:	ea43 0308 	orr.w	r3, r3, r8
 800a0d8:	dd18      	ble.n	800a10c <_svfprintf_r+0x8e4>
 800a0da:	b383      	cbz	r3, 800a13e <_svfprintf_r+0x916>
 800a0dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a0de:	18eb      	adds	r3, r5, r3
 800a0e0:	4498      	add	r8, r3
 800a0e2:	2366      	movs	r3, #102	; 0x66
 800a0e4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0e6:	e030      	b.n	800a14a <_svfprintf_r+0x922>
 800a0e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a0ec:	f802 6b01 	strb.w	r6, [r2], #1
 800a0f0:	e67b      	b.n	8009dea <_svfprintf_r+0x5c2>
 800a0f2:	b941      	cbnz	r1, 800a106 <_svfprintf_r+0x8de>
 800a0f4:	2230      	movs	r2, #48	; 0x30
 800a0f6:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800a0fa:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800a0fe:	3330      	adds	r3, #48	; 0x30
 800a100:	f802 3b01 	strb.w	r3, [r2], #1
 800a104:	e67d      	b.n	8009e02 <_svfprintf_r+0x5da>
 800a106:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a10a:	e7f8      	b.n	800a0fe <_svfprintf_r+0x8d6>
 800a10c:	b1cb      	cbz	r3, 800a142 <_svfprintf_r+0x91a>
 800a10e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a110:	3301      	adds	r3, #1
 800a112:	e7e5      	b.n	800a0e0 <_svfprintf_r+0x8b8>
 800a114:	9b08      	ldr	r3, [sp, #32]
 800a116:	429d      	cmp	r5, r3
 800a118:	db07      	blt.n	800a12a <_svfprintf_r+0x902>
 800a11a:	f01a 0f01 	tst.w	sl, #1
 800a11e:	d029      	beq.n	800a174 <_svfprintf_r+0x94c>
 800a120:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a122:	eb05 0803 	add.w	r8, r5, r3
 800a126:	2367      	movs	r3, #103	; 0x67
 800a128:	e7dc      	b.n	800a0e4 <_svfprintf_r+0x8bc>
 800a12a:	9b08      	ldr	r3, [sp, #32]
 800a12c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a12e:	2d00      	cmp	r5, #0
 800a130:	eb03 0802 	add.w	r8, r3, r2
 800a134:	dcf7      	bgt.n	800a126 <_svfprintf_r+0x8fe>
 800a136:	f1c5 0301 	rsb	r3, r5, #1
 800a13a:	4498      	add	r8, r3
 800a13c:	e7f3      	b.n	800a126 <_svfprintf_r+0x8fe>
 800a13e:	46a8      	mov	r8, r5
 800a140:	e7cf      	b.n	800a0e2 <_svfprintf_r+0x8ba>
 800a142:	2366      	movs	r3, #102	; 0x66
 800a144:	f04f 0801 	mov.w	r8, #1
 800a148:	930b      	str	r3, [sp, #44]	; 0x2c
 800a14a:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 800a14e:	930d      	str	r3, [sp, #52]	; 0x34
 800a150:	d023      	beq.n	800a19a <_svfprintf_r+0x972>
 800a152:	2300      	movs	r3, #0
 800a154:	2d00      	cmp	r5, #0
 800a156:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800a15a:	f77f ae68 	ble.w	8009e2e <_svfprintf_r+0x606>
 800a15e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a160:	781b      	ldrb	r3, [r3, #0]
 800a162:	2bff      	cmp	r3, #255	; 0xff
 800a164:	d108      	bne.n	800a178 <_svfprintf_r+0x950>
 800a166:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a16a:	4413      	add	r3, r2
 800a16c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a16e:	fb02 8803 	mla	r8, r2, r3, r8
 800a172:	e65c      	b.n	8009e2e <_svfprintf_r+0x606>
 800a174:	46a8      	mov	r8, r5
 800a176:	e7d6      	b.n	800a126 <_svfprintf_r+0x8fe>
 800a178:	42ab      	cmp	r3, r5
 800a17a:	daf4      	bge.n	800a166 <_svfprintf_r+0x93e>
 800a17c:	1aed      	subs	r5, r5, r3
 800a17e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a180:	785b      	ldrb	r3, [r3, #1]
 800a182:	b133      	cbz	r3, 800a192 <_svfprintf_r+0x96a>
 800a184:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a186:	3301      	adds	r3, #1
 800a188:	930d      	str	r3, [sp, #52]	; 0x34
 800a18a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a18c:	3301      	adds	r3, #1
 800a18e:	930e      	str	r3, [sp, #56]	; 0x38
 800a190:	e7e5      	b.n	800a15e <_svfprintf_r+0x936>
 800a192:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a194:	3301      	adds	r3, #1
 800a196:	930c      	str	r3, [sp, #48]	; 0x30
 800a198:	e7e1      	b.n	800a15e <_svfprintf_r+0x936>
 800a19a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a19c:	930c      	str	r3, [sp, #48]	; 0x30
 800a19e:	e646      	b.n	8009e2e <_svfprintf_r+0x606>
 800a1a0:	4632      	mov	r2, r6
 800a1a2:	f852 3b04 	ldr.w	r3, [r2], #4
 800a1a6:	f01a 0f20 	tst.w	sl, #32
 800a1aa:	920a      	str	r2, [sp, #40]	; 0x28
 800a1ac:	d009      	beq.n	800a1c2 <_svfprintf_r+0x99a>
 800a1ae:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a1b0:	4610      	mov	r0, r2
 800a1b2:	17d1      	asrs	r1, r2, #31
 800a1b4:	e9c3 0100 	strd	r0, r1, [r3]
 800a1b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1ba:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a1bc:	9307      	str	r3, [sp, #28]
 800a1be:	f7ff bb6f 	b.w	80098a0 <_svfprintf_r+0x78>
 800a1c2:	f01a 0f10 	tst.w	sl, #16
 800a1c6:	d002      	beq.n	800a1ce <_svfprintf_r+0x9a6>
 800a1c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a1ca:	601a      	str	r2, [r3, #0]
 800a1cc:	e7f4      	b.n	800a1b8 <_svfprintf_r+0x990>
 800a1ce:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a1d2:	d002      	beq.n	800a1da <_svfprintf_r+0x9b2>
 800a1d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a1d6:	801a      	strh	r2, [r3, #0]
 800a1d8:	e7ee      	b.n	800a1b8 <_svfprintf_r+0x990>
 800a1da:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a1de:	d0f3      	beq.n	800a1c8 <_svfprintf_r+0x9a0>
 800a1e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a1e2:	701a      	strb	r2, [r3, #0]
 800a1e4:	e7e8      	b.n	800a1b8 <_svfprintf_r+0x990>
 800a1e6:	f04a 0a10 	orr.w	sl, sl, #16
 800a1ea:	f01a 0f20 	tst.w	sl, #32
 800a1ee:	d01e      	beq.n	800a22e <_svfprintf_r+0xa06>
 800a1f0:	3607      	adds	r6, #7
 800a1f2:	f026 0307 	bic.w	r3, r6, #7
 800a1f6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a1fa:	930a      	str	r3, [sp, #40]	; 0x28
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a202:	2200      	movs	r2, #0
 800a204:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800a208:	f1b8 3fff 	cmp.w	r8, #4294967295
 800a20c:	f000 84b1 	beq.w	800ab72 <_svfprintf_r+0x134a>
 800a210:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800a214:	920c      	str	r2, [sp, #48]	; 0x30
 800a216:	ea56 0207 	orrs.w	r2, r6, r7
 800a21a:	f040 84b0 	bne.w	800ab7e <_svfprintf_r+0x1356>
 800a21e:	f1b8 0f00 	cmp.w	r8, #0
 800a222:	f000 8103 	beq.w	800a42c <_svfprintf_r+0xc04>
 800a226:	2b01      	cmp	r3, #1
 800a228:	f040 84ac 	bne.w	800ab84 <_svfprintf_r+0x135c>
 800a22c:	e098      	b.n	800a360 <_svfprintf_r+0xb38>
 800a22e:	1d33      	adds	r3, r6, #4
 800a230:	f01a 0f10 	tst.w	sl, #16
 800a234:	930a      	str	r3, [sp, #40]	; 0x28
 800a236:	d001      	beq.n	800a23c <_svfprintf_r+0xa14>
 800a238:	6836      	ldr	r6, [r6, #0]
 800a23a:	e003      	b.n	800a244 <_svfprintf_r+0xa1c>
 800a23c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a240:	d002      	beq.n	800a248 <_svfprintf_r+0xa20>
 800a242:	8836      	ldrh	r6, [r6, #0]
 800a244:	2700      	movs	r7, #0
 800a246:	e7d9      	b.n	800a1fc <_svfprintf_r+0x9d4>
 800a248:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a24c:	d0f4      	beq.n	800a238 <_svfprintf_r+0xa10>
 800a24e:	7836      	ldrb	r6, [r6, #0]
 800a250:	e7f8      	b.n	800a244 <_svfprintf_r+0xa1c>
 800a252:	4633      	mov	r3, r6
 800a254:	f853 6b04 	ldr.w	r6, [r3], #4
 800a258:	2278      	movs	r2, #120	; 0x78
 800a25a:	930a      	str	r3, [sp, #40]	; 0x28
 800a25c:	f647 0330 	movw	r3, #30768	; 0x7830
 800a260:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800a264:	4ba8      	ldr	r3, [pc, #672]	; (800a508 <_svfprintf_r+0xce0>)
 800a266:	2700      	movs	r7, #0
 800a268:	931b      	str	r3, [sp, #108]	; 0x6c
 800a26a:	f04a 0a02 	orr.w	sl, sl, #2
 800a26e:	2302      	movs	r3, #2
 800a270:	920b      	str	r2, [sp, #44]	; 0x2c
 800a272:	e7c6      	b.n	800a202 <_svfprintf_r+0x9da>
 800a274:	4632      	mov	r2, r6
 800a276:	2500      	movs	r5, #0
 800a278:	f852 3b04 	ldr.w	r3, [r2], #4
 800a27c:	f1b8 3fff 	cmp.w	r8, #4294967295
 800a280:	9307      	str	r3, [sp, #28]
 800a282:	920a      	str	r2, [sp, #40]	; 0x28
 800a284:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800a288:	d010      	beq.n	800a2ac <_svfprintf_r+0xa84>
 800a28a:	4642      	mov	r2, r8
 800a28c:	4629      	mov	r1, r5
 800a28e:	9807      	ldr	r0, [sp, #28]
 800a290:	f003 fa24 	bl	800d6dc <memchr>
 800a294:	4607      	mov	r7, r0
 800a296:	2800      	cmp	r0, #0
 800a298:	f43f ac85 	beq.w	8009ba6 <_svfprintf_r+0x37e>
 800a29c:	9b07      	ldr	r3, [sp, #28]
 800a29e:	462f      	mov	r7, r5
 800a2a0:	462e      	mov	r6, r5
 800a2a2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800a2a6:	eba0 0803 	sub.w	r8, r0, r3
 800a2aa:	e5c8      	b.n	8009e3e <_svfprintf_r+0x616>
 800a2ac:	9807      	ldr	r0, [sp, #28]
 800a2ae:	f7f5 ff4f 	bl	8000150 <strlen>
 800a2b2:	462f      	mov	r7, r5
 800a2b4:	4680      	mov	r8, r0
 800a2b6:	e476      	b.n	8009ba6 <_svfprintf_r+0x37e>
 800a2b8:	f04a 0a10 	orr.w	sl, sl, #16
 800a2bc:	f01a 0f20 	tst.w	sl, #32
 800a2c0:	d007      	beq.n	800a2d2 <_svfprintf_r+0xaaa>
 800a2c2:	3607      	adds	r6, #7
 800a2c4:	f026 0307 	bic.w	r3, r6, #7
 800a2c8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a2cc:	930a      	str	r3, [sp, #40]	; 0x28
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	e797      	b.n	800a202 <_svfprintf_r+0x9da>
 800a2d2:	1d33      	adds	r3, r6, #4
 800a2d4:	f01a 0f10 	tst.w	sl, #16
 800a2d8:	930a      	str	r3, [sp, #40]	; 0x28
 800a2da:	d001      	beq.n	800a2e0 <_svfprintf_r+0xab8>
 800a2dc:	6836      	ldr	r6, [r6, #0]
 800a2de:	e003      	b.n	800a2e8 <_svfprintf_r+0xac0>
 800a2e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a2e4:	d002      	beq.n	800a2ec <_svfprintf_r+0xac4>
 800a2e6:	8836      	ldrh	r6, [r6, #0]
 800a2e8:	2700      	movs	r7, #0
 800a2ea:	e7f0      	b.n	800a2ce <_svfprintf_r+0xaa6>
 800a2ec:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a2f0:	d0f4      	beq.n	800a2dc <_svfprintf_r+0xab4>
 800a2f2:	7836      	ldrb	r6, [r6, #0]
 800a2f4:	e7f8      	b.n	800a2e8 <_svfprintf_r+0xac0>
 800a2f6:	4b85      	ldr	r3, [pc, #532]	; (800a50c <_svfprintf_r+0xce4>)
 800a2f8:	f01a 0f20 	tst.w	sl, #32
 800a2fc:	931b      	str	r3, [sp, #108]	; 0x6c
 800a2fe:	d019      	beq.n	800a334 <_svfprintf_r+0xb0c>
 800a300:	3607      	adds	r6, #7
 800a302:	f026 0307 	bic.w	r3, r6, #7
 800a306:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a30a:	930a      	str	r3, [sp, #40]	; 0x28
 800a30c:	f01a 0f01 	tst.w	sl, #1
 800a310:	d00a      	beq.n	800a328 <_svfprintf_r+0xb00>
 800a312:	ea56 0307 	orrs.w	r3, r6, r7
 800a316:	d007      	beq.n	800a328 <_svfprintf_r+0xb00>
 800a318:	2330      	movs	r3, #48	; 0x30
 800a31a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a31e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a320:	f04a 0a02 	orr.w	sl, sl, #2
 800a324:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a328:	2302      	movs	r3, #2
 800a32a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a32e:	e768      	b.n	800a202 <_svfprintf_r+0x9da>
 800a330:	4b75      	ldr	r3, [pc, #468]	; (800a508 <_svfprintf_r+0xce0>)
 800a332:	e7e1      	b.n	800a2f8 <_svfprintf_r+0xad0>
 800a334:	1d33      	adds	r3, r6, #4
 800a336:	f01a 0f10 	tst.w	sl, #16
 800a33a:	930a      	str	r3, [sp, #40]	; 0x28
 800a33c:	d001      	beq.n	800a342 <_svfprintf_r+0xb1a>
 800a33e:	6836      	ldr	r6, [r6, #0]
 800a340:	e003      	b.n	800a34a <_svfprintf_r+0xb22>
 800a342:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a346:	d002      	beq.n	800a34e <_svfprintf_r+0xb26>
 800a348:	8836      	ldrh	r6, [r6, #0]
 800a34a:	2700      	movs	r7, #0
 800a34c:	e7de      	b.n	800a30c <_svfprintf_r+0xae4>
 800a34e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a352:	d0f4      	beq.n	800a33e <_svfprintf_r+0xb16>
 800a354:	7836      	ldrb	r6, [r6, #0]
 800a356:	e7f8      	b.n	800a34a <_svfprintf_r+0xb22>
 800a358:	2f00      	cmp	r7, #0
 800a35a:	bf08      	it	eq
 800a35c:	2e0a      	cmpeq	r6, #10
 800a35e:	d206      	bcs.n	800a36e <_svfprintf_r+0xb46>
 800a360:	3630      	adds	r6, #48	; 0x30
 800a362:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800a366:	f20d 1347 	addw	r3, sp, #327	; 0x147
 800a36a:	f000 bc2d 	b.w	800abc8 <_svfprintf_r+0x13a0>
 800a36e:	2300      	movs	r3, #0
 800a370:	9308      	str	r3, [sp, #32]
 800a372:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a374:	ad52      	add	r5, sp, #328	; 0x148
 800a376:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 800a37a:	1e6b      	subs	r3, r5, #1
 800a37c:	9307      	str	r3, [sp, #28]
 800a37e:	220a      	movs	r2, #10
 800a380:	2300      	movs	r3, #0
 800a382:	4630      	mov	r0, r6
 800a384:	4639      	mov	r1, r7
 800a386:	f7f6 ff33 	bl	80011f0 <__aeabi_uldivmod>
 800a38a:	9b08      	ldr	r3, [sp, #32]
 800a38c:	3230      	adds	r2, #48	; 0x30
 800a38e:	3301      	adds	r3, #1
 800a390:	f805 2c01 	strb.w	r2, [r5, #-1]
 800a394:	9308      	str	r3, [sp, #32]
 800a396:	f1ba 0f00 	cmp.w	sl, #0
 800a39a:	d019      	beq.n	800a3d0 <_svfprintf_r+0xba8>
 800a39c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a39e:	9a08      	ldr	r2, [sp, #32]
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d114      	bne.n	800a3d0 <_svfprintf_r+0xba8>
 800a3a6:	2aff      	cmp	r2, #255	; 0xff
 800a3a8:	d012      	beq.n	800a3d0 <_svfprintf_r+0xba8>
 800a3aa:	2f00      	cmp	r7, #0
 800a3ac:	bf08      	it	eq
 800a3ae:	2e0a      	cmpeq	r6, #10
 800a3b0:	d30e      	bcc.n	800a3d0 <_svfprintf_r+0xba8>
 800a3b2:	9b07      	ldr	r3, [sp, #28]
 800a3b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a3b6:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a3b8:	1a9b      	subs	r3, r3, r2
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	9307      	str	r3, [sp, #28]
 800a3be:	f003 ff18 	bl	800e1f2 <strncpy>
 800a3c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3c4:	785d      	ldrb	r5, [r3, #1]
 800a3c6:	b1ed      	cbz	r5, 800a404 <_svfprintf_r+0xbdc>
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	930e      	str	r3, [sp, #56]	; 0x38
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	9308      	str	r3, [sp, #32]
 800a3d0:	220a      	movs	r2, #10
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	4630      	mov	r0, r6
 800a3d6:	4639      	mov	r1, r7
 800a3d8:	f7f6 ff0a 	bl	80011f0 <__aeabi_uldivmod>
 800a3dc:	2f00      	cmp	r7, #0
 800a3de:	bf08      	it	eq
 800a3e0:	2e0a      	cmpeq	r6, #10
 800a3e2:	d20b      	bcs.n	800a3fc <_svfprintf_r+0xbd4>
 800a3e4:	2700      	movs	r7, #0
 800a3e6:	9b07      	ldr	r3, [sp, #28]
 800a3e8:	aa52      	add	r2, sp, #328	; 0x148
 800a3ea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a3ee:	4646      	mov	r6, r8
 800a3f0:	eba2 0803 	sub.w	r8, r2, r3
 800a3f4:	463d      	mov	r5, r7
 800a3f6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800a3fa:	e520      	b.n	8009e3e <_svfprintf_r+0x616>
 800a3fc:	4606      	mov	r6, r0
 800a3fe:	460f      	mov	r7, r1
 800a400:	9d07      	ldr	r5, [sp, #28]
 800a402:	e7ba      	b.n	800a37a <_svfprintf_r+0xb52>
 800a404:	9508      	str	r5, [sp, #32]
 800a406:	e7e3      	b.n	800a3d0 <_svfprintf_r+0xba8>
 800a408:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a40a:	f006 030f 	and.w	r3, r6, #15
 800a40e:	5cd3      	ldrb	r3, [r2, r3]
 800a410:	9a07      	ldr	r2, [sp, #28]
 800a412:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a416:	0933      	lsrs	r3, r6, #4
 800a418:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800a41c:	9207      	str	r2, [sp, #28]
 800a41e:	093a      	lsrs	r2, r7, #4
 800a420:	461e      	mov	r6, r3
 800a422:	4617      	mov	r7, r2
 800a424:	ea56 0307 	orrs.w	r3, r6, r7
 800a428:	d1ee      	bne.n	800a408 <_svfprintf_r+0xbe0>
 800a42a:	e7db      	b.n	800a3e4 <_svfprintf_r+0xbbc>
 800a42c:	b933      	cbnz	r3, 800a43c <_svfprintf_r+0xc14>
 800a42e:	f01a 0f01 	tst.w	sl, #1
 800a432:	d003      	beq.n	800a43c <_svfprintf_r+0xc14>
 800a434:	2330      	movs	r3, #48	; 0x30
 800a436:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800a43a:	e794      	b.n	800a366 <_svfprintf_r+0xb3e>
 800a43c:	ab52      	add	r3, sp, #328	; 0x148
 800a43e:	e3c3      	b.n	800abc8 <_svfprintf_r+0x13a0>
 800a440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a442:	2b00      	cmp	r3, #0
 800a444:	f000 838a 	beq.w	800ab5c <_svfprintf_r+0x1334>
 800a448:	2000      	movs	r0, #0
 800a44a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a44e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a452:	960a      	str	r6, [sp, #40]	; 0x28
 800a454:	f7ff bb3f 	b.w	8009ad6 <_svfprintf_r+0x2ae>
 800a458:	2010      	movs	r0, #16
 800a45a:	2b07      	cmp	r3, #7
 800a45c:	4402      	add	r2, r0
 800a45e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a462:	6060      	str	r0, [r4, #4]
 800a464:	dd08      	ble.n	800a478 <_svfprintf_r+0xc50>
 800a466:	4659      	mov	r1, fp
 800a468:	4648      	mov	r0, r9
 800a46a:	aa26      	add	r2, sp, #152	; 0x98
 800a46c:	f003 fed4 	bl	800e218 <__ssprint_r>
 800a470:	2800      	cmp	r0, #0
 800a472:	f040 8351 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a476:	a929      	add	r1, sp, #164	; 0xa4
 800a478:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a47a:	460c      	mov	r4, r1
 800a47c:	3b10      	subs	r3, #16
 800a47e:	9317      	str	r3, [sp, #92]	; 0x5c
 800a480:	e4f9      	b.n	8009e76 <_svfprintf_r+0x64e>
 800a482:	460c      	mov	r4, r1
 800a484:	e513      	b.n	8009eae <_svfprintf_r+0x686>
 800a486:	4659      	mov	r1, fp
 800a488:	4648      	mov	r0, r9
 800a48a:	aa26      	add	r2, sp, #152	; 0x98
 800a48c:	f003 fec4 	bl	800e218 <__ssprint_r>
 800a490:	2800      	cmp	r0, #0
 800a492:	f040 8341 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a496:	ac29      	add	r4, sp, #164	; 0xa4
 800a498:	e51b      	b.n	8009ed2 <_svfprintf_r+0x6aa>
 800a49a:	4659      	mov	r1, fp
 800a49c:	4648      	mov	r0, r9
 800a49e:	aa26      	add	r2, sp, #152	; 0x98
 800a4a0:	f003 feba 	bl	800e218 <__ssprint_r>
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	f040 8337 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a4aa:	ac29      	add	r4, sp, #164	; 0xa4
 800a4ac:	e521      	b.n	8009ef2 <_svfprintf_r+0x6ca>
 800a4ae:	2010      	movs	r0, #16
 800a4b0:	2b07      	cmp	r3, #7
 800a4b2:	4402      	add	r2, r0
 800a4b4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a4b8:	6060      	str	r0, [r4, #4]
 800a4ba:	dd08      	ble.n	800a4ce <_svfprintf_r+0xca6>
 800a4bc:	4659      	mov	r1, fp
 800a4be:	4648      	mov	r0, r9
 800a4c0:	aa26      	add	r2, sp, #152	; 0x98
 800a4c2:	f003 fea9 	bl	800e218 <__ssprint_r>
 800a4c6:	2800      	cmp	r0, #0
 800a4c8:	f040 8326 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a4cc:	a929      	add	r1, sp, #164	; 0xa4
 800a4ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4d0:	460c      	mov	r4, r1
 800a4d2:	3b10      	subs	r3, #16
 800a4d4:	9317      	str	r3, [sp, #92]	; 0x5c
 800a4d6:	e515      	b.n	8009f04 <_svfprintf_r+0x6dc>
 800a4d8:	460c      	mov	r4, r1
 800a4da:	e52f      	b.n	8009f3c <_svfprintf_r+0x714>
 800a4dc:	2010      	movs	r0, #16
 800a4de:	2b07      	cmp	r3, #7
 800a4e0:	4402      	add	r2, r0
 800a4e2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a4e6:	6060      	str	r0, [r4, #4]
 800a4e8:	dd08      	ble.n	800a4fc <_svfprintf_r+0xcd4>
 800a4ea:	4659      	mov	r1, fp
 800a4ec:	4648      	mov	r0, r9
 800a4ee:	aa26      	add	r2, sp, #152	; 0x98
 800a4f0:	f003 fe92 	bl	800e218 <__ssprint_r>
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	f040 830f 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a4fa:	a929      	add	r1, sp, #164	; 0xa4
 800a4fc:	460c      	mov	r4, r1
 800a4fe:	3e10      	subs	r6, #16
 800a500:	e520      	b.n	8009f44 <_svfprintf_r+0x71c>
 800a502:	460c      	mov	r4, r1
 800a504:	e546      	b.n	8009f94 <_svfprintf_r+0x76c>
 800a506:	bf00      	nop
 800a508:	08011cd4 	.word	0x08011cd4
 800a50c:	08011ce5 	.word	0x08011ce5
 800a510:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a512:	2b65      	cmp	r3, #101	; 0x65
 800a514:	f340 824a 	ble.w	800a9ac <_svfprintf_r+0x1184>
 800a518:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a51c:	2200      	movs	r2, #0
 800a51e:	2300      	movs	r3, #0
 800a520:	f7f6 fa42 	bl	80009a8 <__aeabi_dcmpeq>
 800a524:	2800      	cmp	r0, #0
 800a526:	d06a      	beq.n	800a5fe <_svfprintf_r+0xdd6>
 800a528:	4b6f      	ldr	r3, [pc, #444]	; (800a6e8 <_svfprintf_r+0xec0>)
 800a52a:	6023      	str	r3, [r4, #0]
 800a52c:	2301      	movs	r3, #1
 800a52e:	441e      	add	r6, r3
 800a530:	6063      	str	r3, [r4, #4]
 800a532:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a534:	9628      	str	r6, [sp, #160]	; 0xa0
 800a536:	3301      	adds	r3, #1
 800a538:	2b07      	cmp	r3, #7
 800a53a:	9327      	str	r3, [sp, #156]	; 0x9c
 800a53c:	dc38      	bgt.n	800a5b0 <_svfprintf_r+0xd88>
 800a53e:	3408      	adds	r4, #8
 800a540:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a542:	9a08      	ldr	r2, [sp, #32]
 800a544:	4293      	cmp	r3, r2
 800a546:	db03      	blt.n	800a550 <_svfprintf_r+0xd28>
 800a548:	f01a 0f01 	tst.w	sl, #1
 800a54c:	f43f ad33 	beq.w	8009fb6 <_svfprintf_r+0x78e>
 800a550:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a552:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a554:	6023      	str	r3, [r4, #0]
 800a556:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a558:	6063      	str	r3, [r4, #4]
 800a55a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a55c:	4413      	add	r3, r2
 800a55e:	9328      	str	r3, [sp, #160]	; 0xa0
 800a560:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a562:	3301      	adds	r3, #1
 800a564:	2b07      	cmp	r3, #7
 800a566:	9327      	str	r3, [sp, #156]	; 0x9c
 800a568:	dc2c      	bgt.n	800a5c4 <_svfprintf_r+0xd9c>
 800a56a:	3408      	adds	r4, #8
 800a56c:	9b08      	ldr	r3, [sp, #32]
 800a56e:	1e5d      	subs	r5, r3, #1
 800a570:	2d00      	cmp	r5, #0
 800a572:	f77f ad20 	ble.w	8009fb6 <_svfprintf_r+0x78e>
 800a576:	f04f 0810 	mov.w	r8, #16
 800a57a:	4e5c      	ldr	r6, [pc, #368]	; (800a6ec <_svfprintf_r+0xec4>)
 800a57c:	2d10      	cmp	r5, #16
 800a57e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a582:	f104 0108 	add.w	r1, r4, #8
 800a586:	f103 0301 	add.w	r3, r3, #1
 800a58a:	6026      	str	r6, [r4, #0]
 800a58c:	dc24      	bgt.n	800a5d8 <_svfprintf_r+0xdb0>
 800a58e:	6065      	str	r5, [r4, #4]
 800a590:	2b07      	cmp	r3, #7
 800a592:	4415      	add	r5, r2
 800a594:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a598:	f340 829c 	ble.w	800aad4 <_svfprintf_r+0x12ac>
 800a59c:	4659      	mov	r1, fp
 800a59e:	4648      	mov	r0, r9
 800a5a0:	aa26      	add	r2, sp, #152	; 0x98
 800a5a2:	f003 fe39 	bl	800e218 <__ssprint_r>
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	f040 82b6 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a5ac:	ac29      	add	r4, sp, #164	; 0xa4
 800a5ae:	e502      	b.n	8009fb6 <_svfprintf_r+0x78e>
 800a5b0:	4659      	mov	r1, fp
 800a5b2:	4648      	mov	r0, r9
 800a5b4:	aa26      	add	r2, sp, #152	; 0x98
 800a5b6:	f003 fe2f 	bl	800e218 <__ssprint_r>
 800a5ba:	2800      	cmp	r0, #0
 800a5bc:	f040 82ac 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a5c0:	ac29      	add	r4, sp, #164	; 0xa4
 800a5c2:	e7bd      	b.n	800a540 <_svfprintf_r+0xd18>
 800a5c4:	4659      	mov	r1, fp
 800a5c6:	4648      	mov	r0, r9
 800a5c8:	aa26      	add	r2, sp, #152	; 0x98
 800a5ca:	f003 fe25 	bl	800e218 <__ssprint_r>
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	f040 82a2 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a5d4:	ac29      	add	r4, sp, #164	; 0xa4
 800a5d6:	e7c9      	b.n	800a56c <_svfprintf_r+0xd44>
 800a5d8:	3210      	adds	r2, #16
 800a5da:	2b07      	cmp	r3, #7
 800a5dc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a5e0:	f8c4 8004 	str.w	r8, [r4, #4]
 800a5e4:	dd08      	ble.n	800a5f8 <_svfprintf_r+0xdd0>
 800a5e6:	4659      	mov	r1, fp
 800a5e8:	4648      	mov	r0, r9
 800a5ea:	aa26      	add	r2, sp, #152	; 0x98
 800a5ec:	f003 fe14 	bl	800e218 <__ssprint_r>
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	f040 8291 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a5f6:	a929      	add	r1, sp, #164	; 0xa4
 800a5f8:	460c      	mov	r4, r1
 800a5fa:	3d10      	subs	r5, #16
 800a5fc:	e7be      	b.n	800a57c <_svfprintf_r+0xd54>
 800a5fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a600:	2b00      	cmp	r3, #0
 800a602:	dc75      	bgt.n	800a6f0 <_svfprintf_r+0xec8>
 800a604:	4b38      	ldr	r3, [pc, #224]	; (800a6e8 <_svfprintf_r+0xec0>)
 800a606:	6023      	str	r3, [r4, #0]
 800a608:	2301      	movs	r3, #1
 800a60a:	441e      	add	r6, r3
 800a60c:	6063      	str	r3, [r4, #4]
 800a60e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a610:	9628      	str	r6, [sp, #160]	; 0xa0
 800a612:	3301      	adds	r3, #1
 800a614:	2b07      	cmp	r3, #7
 800a616:	9327      	str	r3, [sp, #156]	; 0x9c
 800a618:	dc3e      	bgt.n	800a698 <_svfprintf_r+0xe70>
 800a61a:	3408      	adds	r4, #8
 800a61c:	9908      	ldr	r1, [sp, #32]
 800a61e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a620:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a622:	430a      	orrs	r2, r1
 800a624:	f00a 0101 	and.w	r1, sl, #1
 800a628:	430a      	orrs	r2, r1
 800a62a:	f43f acc4 	beq.w	8009fb6 <_svfprintf_r+0x78e>
 800a62e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a630:	6022      	str	r2, [r4, #0]
 800a632:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a634:	4413      	add	r3, r2
 800a636:	9328      	str	r3, [sp, #160]	; 0xa0
 800a638:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a63a:	6062      	str	r2, [r4, #4]
 800a63c:	3301      	adds	r3, #1
 800a63e:	2b07      	cmp	r3, #7
 800a640:	9327      	str	r3, [sp, #156]	; 0x9c
 800a642:	dc33      	bgt.n	800a6ac <_svfprintf_r+0xe84>
 800a644:	3408      	adds	r4, #8
 800a646:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a648:	2d00      	cmp	r5, #0
 800a64a:	da1c      	bge.n	800a686 <_svfprintf_r+0xe5e>
 800a64c:	4623      	mov	r3, r4
 800a64e:	f04f 0810 	mov.w	r8, #16
 800a652:	4e26      	ldr	r6, [pc, #152]	; (800a6ec <_svfprintf_r+0xec4>)
 800a654:	426d      	negs	r5, r5
 800a656:	2d10      	cmp	r5, #16
 800a658:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800a65c:	f104 0408 	add.w	r4, r4, #8
 800a660:	f102 0201 	add.w	r2, r2, #1
 800a664:	601e      	str	r6, [r3, #0]
 800a666:	dc2b      	bgt.n	800a6c0 <_svfprintf_r+0xe98>
 800a668:	605d      	str	r5, [r3, #4]
 800a66a:	2a07      	cmp	r2, #7
 800a66c:	440d      	add	r5, r1
 800a66e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800a672:	dd08      	ble.n	800a686 <_svfprintf_r+0xe5e>
 800a674:	4659      	mov	r1, fp
 800a676:	4648      	mov	r0, r9
 800a678:	aa26      	add	r2, sp, #152	; 0x98
 800a67a:	f003 fdcd 	bl	800e218 <__ssprint_r>
 800a67e:	2800      	cmp	r0, #0
 800a680:	f040 824a 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a684:	ac29      	add	r4, sp, #164	; 0xa4
 800a686:	9b07      	ldr	r3, [sp, #28]
 800a688:	9a08      	ldr	r2, [sp, #32]
 800a68a:	6023      	str	r3, [r4, #0]
 800a68c:	9b08      	ldr	r3, [sp, #32]
 800a68e:	6063      	str	r3, [r4, #4]
 800a690:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a692:	4413      	add	r3, r2
 800a694:	9328      	str	r3, [sp, #160]	; 0xa0
 800a696:	e487      	b.n	8009fa8 <_svfprintf_r+0x780>
 800a698:	4659      	mov	r1, fp
 800a69a:	4648      	mov	r0, r9
 800a69c:	aa26      	add	r2, sp, #152	; 0x98
 800a69e:	f003 fdbb 	bl	800e218 <__ssprint_r>
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	f040 8238 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a6a8:	ac29      	add	r4, sp, #164	; 0xa4
 800a6aa:	e7b7      	b.n	800a61c <_svfprintf_r+0xdf4>
 800a6ac:	4659      	mov	r1, fp
 800a6ae:	4648      	mov	r0, r9
 800a6b0:	aa26      	add	r2, sp, #152	; 0x98
 800a6b2:	f003 fdb1 	bl	800e218 <__ssprint_r>
 800a6b6:	2800      	cmp	r0, #0
 800a6b8:	f040 822e 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a6bc:	ac29      	add	r4, sp, #164	; 0xa4
 800a6be:	e7c2      	b.n	800a646 <_svfprintf_r+0xe1e>
 800a6c0:	3110      	adds	r1, #16
 800a6c2:	2a07      	cmp	r2, #7
 800a6c4:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800a6c8:	f8c3 8004 	str.w	r8, [r3, #4]
 800a6cc:	dd08      	ble.n	800a6e0 <_svfprintf_r+0xeb8>
 800a6ce:	4659      	mov	r1, fp
 800a6d0:	4648      	mov	r0, r9
 800a6d2:	aa26      	add	r2, sp, #152	; 0x98
 800a6d4:	f003 fda0 	bl	800e218 <__ssprint_r>
 800a6d8:	2800      	cmp	r0, #0
 800a6da:	f040 821d 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a6de:	ac29      	add	r4, sp, #164	; 0xa4
 800a6e0:	4623      	mov	r3, r4
 800a6e2:	3d10      	subs	r5, #16
 800a6e4:	e7b7      	b.n	800a656 <_svfprintf_r+0xe2e>
 800a6e6:	bf00      	nop
 800a6e8:	08011cf6 	.word	0x08011cf6
 800a6ec:	08011d08 	.word	0x08011d08
 800a6f0:	9b08      	ldr	r3, [sp, #32]
 800a6f2:	42ab      	cmp	r3, r5
 800a6f4:	bfa8      	it	ge
 800a6f6:	462b      	movge	r3, r5
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	4698      	mov	r8, r3
 800a6fc:	dd0b      	ble.n	800a716 <_svfprintf_r+0xeee>
 800a6fe:	9b07      	ldr	r3, [sp, #28]
 800a700:	4446      	add	r6, r8
 800a702:	e9c4 3800 	strd	r3, r8, [r4]
 800a706:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a708:	9628      	str	r6, [sp, #160]	; 0xa0
 800a70a:	3301      	adds	r3, #1
 800a70c:	2b07      	cmp	r3, #7
 800a70e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a710:	f300 808f 	bgt.w	800a832 <_svfprintf_r+0x100a>
 800a714:	3408      	adds	r4, #8
 800a716:	f1b8 0f00 	cmp.w	r8, #0
 800a71a:	bfb4      	ite	lt
 800a71c:	462e      	movlt	r6, r5
 800a71e:	eba5 0608 	subge.w	r6, r5, r8
 800a722:	2e00      	cmp	r6, #0
 800a724:	dd1c      	ble.n	800a760 <_svfprintf_r+0xf38>
 800a726:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800a9a8 <_svfprintf_r+0x1180>
 800a72a:	2e10      	cmp	r6, #16
 800a72c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a730:	f104 0108 	add.w	r1, r4, #8
 800a734:	f103 0301 	add.w	r3, r3, #1
 800a738:	f8c4 8000 	str.w	r8, [r4]
 800a73c:	f300 8083 	bgt.w	800a846 <_svfprintf_r+0x101e>
 800a740:	6066      	str	r6, [r4, #4]
 800a742:	2b07      	cmp	r3, #7
 800a744:	4416      	add	r6, r2
 800a746:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a74a:	f340 808f 	ble.w	800a86c <_svfprintf_r+0x1044>
 800a74e:	4659      	mov	r1, fp
 800a750:	4648      	mov	r0, r9
 800a752:	aa26      	add	r2, sp, #152	; 0x98
 800a754:	f003 fd60 	bl	800e218 <__ssprint_r>
 800a758:	2800      	cmp	r0, #0
 800a75a:	f040 81dd 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a75e:	ac29      	add	r4, sp, #164	; 0xa4
 800a760:	9b07      	ldr	r3, [sp, #28]
 800a762:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800a766:	441d      	add	r5, r3
 800a768:	d00c      	beq.n	800a784 <_svfprintf_r+0xf5c>
 800a76a:	4e8f      	ldr	r6, [pc, #572]	; (800a9a8 <_svfprintf_r+0x1180>)
 800a76c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d17e      	bne.n	800a870 <_svfprintf_r+0x1048>
 800a772:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a774:	2b00      	cmp	r3, #0
 800a776:	d17e      	bne.n	800a876 <_svfprintf_r+0x104e>
 800a778:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a77c:	4413      	add	r3, r2
 800a77e:	429d      	cmp	r5, r3
 800a780:	bf28      	it	cs
 800a782:	461d      	movcs	r5, r3
 800a784:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a786:	9a08      	ldr	r2, [sp, #32]
 800a788:	4293      	cmp	r3, r2
 800a78a:	db02      	blt.n	800a792 <_svfprintf_r+0xf6a>
 800a78c:	f01a 0f01 	tst.w	sl, #1
 800a790:	d00e      	beq.n	800a7b0 <_svfprintf_r+0xf88>
 800a792:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a794:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a796:	6023      	str	r3, [r4, #0]
 800a798:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a79a:	6063      	str	r3, [r4, #4]
 800a79c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a79e:	4413      	add	r3, r2
 800a7a0:	9328      	str	r3, [sp, #160]	; 0xa0
 800a7a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a7a4:	3301      	adds	r3, #1
 800a7a6:	2b07      	cmp	r3, #7
 800a7a8:	9327      	str	r3, [sp, #156]	; 0x9c
 800a7aa:	f300 80e8 	bgt.w	800a97e <_svfprintf_r+0x1156>
 800a7ae:	3408      	adds	r4, #8
 800a7b0:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800a7b2:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800a7b6:	440b      	add	r3, r1
 800a7b8:	1b8e      	subs	r6, r1, r6
 800a7ba:	1b5a      	subs	r2, r3, r5
 800a7bc:	4296      	cmp	r6, r2
 800a7be:	bfa8      	it	ge
 800a7c0:	4616      	movge	r6, r2
 800a7c2:	2e00      	cmp	r6, #0
 800a7c4:	dd0b      	ble.n	800a7de <_svfprintf_r+0xfb6>
 800a7c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a7c8:	e9c4 5600 	strd	r5, r6, [r4]
 800a7cc:	4433      	add	r3, r6
 800a7ce:	9328      	str	r3, [sp, #160]	; 0xa0
 800a7d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	2b07      	cmp	r3, #7
 800a7d6:	9327      	str	r3, [sp, #156]	; 0x9c
 800a7d8:	f300 80db 	bgt.w	800a992 <_svfprintf_r+0x116a>
 800a7dc:	3408      	adds	r4, #8
 800a7de:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a7e0:	9b08      	ldr	r3, [sp, #32]
 800a7e2:	2e00      	cmp	r6, #0
 800a7e4:	eba3 0505 	sub.w	r5, r3, r5
 800a7e8:	bfa8      	it	ge
 800a7ea:	1bad      	subge	r5, r5, r6
 800a7ec:	2d00      	cmp	r5, #0
 800a7ee:	f77f abe2 	ble.w	8009fb6 <_svfprintf_r+0x78e>
 800a7f2:	f04f 0810 	mov.w	r8, #16
 800a7f6:	4e6c      	ldr	r6, [pc, #432]	; (800a9a8 <_svfprintf_r+0x1180>)
 800a7f8:	2d10      	cmp	r5, #16
 800a7fa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a7fe:	f104 0108 	add.w	r1, r4, #8
 800a802:	f103 0301 	add.w	r3, r3, #1
 800a806:	6026      	str	r6, [r4, #0]
 800a808:	f77f aec1 	ble.w	800a58e <_svfprintf_r+0xd66>
 800a80c:	3210      	adds	r2, #16
 800a80e:	2b07      	cmp	r3, #7
 800a810:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a814:	f8c4 8004 	str.w	r8, [r4, #4]
 800a818:	dd08      	ble.n	800a82c <_svfprintf_r+0x1004>
 800a81a:	4659      	mov	r1, fp
 800a81c:	4648      	mov	r0, r9
 800a81e:	aa26      	add	r2, sp, #152	; 0x98
 800a820:	f003 fcfa 	bl	800e218 <__ssprint_r>
 800a824:	2800      	cmp	r0, #0
 800a826:	f040 8177 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a82a:	a929      	add	r1, sp, #164	; 0xa4
 800a82c:	460c      	mov	r4, r1
 800a82e:	3d10      	subs	r5, #16
 800a830:	e7e2      	b.n	800a7f8 <_svfprintf_r+0xfd0>
 800a832:	4659      	mov	r1, fp
 800a834:	4648      	mov	r0, r9
 800a836:	aa26      	add	r2, sp, #152	; 0x98
 800a838:	f003 fcee 	bl	800e218 <__ssprint_r>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	f040 816b 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a842:	ac29      	add	r4, sp, #164	; 0xa4
 800a844:	e767      	b.n	800a716 <_svfprintf_r+0xeee>
 800a846:	2010      	movs	r0, #16
 800a848:	2b07      	cmp	r3, #7
 800a84a:	4402      	add	r2, r0
 800a84c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a850:	6060      	str	r0, [r4, #4]
 800a852:	dd08      	ble.n	800a866 <_svfprintf_r+0x103e>
 800a854:	4659      	mov	r1, fp
 800a856:	4648      	mov	r0, r9
 800a858:	aa26      	add	r2, sp, #152	; 0x98
 800a85a:	f003 fcdd 	bl	800e218 <__ssprint_r>
 800a85e:	2800      	cmp	r0, #0
 800a860:	f040 815a 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a864:	a929      	add	r1, sp, #164	; 0xa4
 800a866:	460c      	mov	r4, r1
 800a868:	3e10      	subs	r6, #16
 800a86a:	e75e      	b.n	800a72a <_svfprintf_r+0xf02>
 800a86c:	460c      	mov	r4, r1
 800a86e:	e777      	b.n	800a760 <_svfprintf_r+0xf38>
 800a870:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a872:	2b00      	cmp	r3, #0
 800a874:	d052      	beq.n	800a91c <_svfprintf_r+0x10f4>
 800a876:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a878:	3b01      	subs	r3, #1
 800a87a:	930c      	str	r3, [sp, #48]	; 0x30
 800a87c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a87e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a880:	6023      	str	r3, [r4, #0]
 800a882:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a884:	6063      	str	r3, [r4, #4]
 800a886:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a888:	4413      	add	r3, r2
 800a88a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a88c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a88e:	3301      	adds	r3, #1
 800a890:	2b07      	cmp	r3, #7
 800a892:	9327      	str	r3, [sp, #156]	; 0x9c
 800a894:	dc49      	bgt.n	800a92a <_svfprintf_r+0x1102>
 800a896:	3408      	adds	r4, #8
 800a898:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a89c:	eb03 0802 	add.w	r8, r3, r2
 800a8a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8a2:	eba8 0805 	sub.w	r8, r8, r5
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	4598      	cmp	r8, r3
 800a8aa:	bfa8      	it	ge
 800a8ac:	4698      	movge	r8, r3
 800a8ae:	f1b8 0f00 	cmp.w	r8, #0
 800a8b2:	dd0a      	ble.n	800a8ca <_svfprintf_r+0x10a2>
 800a8b4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a8b6:	e9c4 5800 	strd	r5, r8, [r4]
 800a8ba:	4443      	add	r3, r8
 800a8bc:	9328      	str	r3, [sp, #160]	; 0xa0
 800a8be:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	2b07      	cmp	r3, #7
 800a8c4:	9327      	str	r3, [sp, #156]	; 0x9c
 800a8c6:	dc3a      	bgt.n	800a93e <_svfprintf_r+0x1116>
 800a8c8:	3408      	adds	r4, #8
 800a8ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8cc:	f1b8 0f00 	cmp.w	r8, #0
 800a8d0:	781b      	ldrb	r3, [r3, #0]
 800a8d2:	bfb4      	ite	lt
 800a8d4:	4698      	movlt	r8, r3
 800a8d6:	eba3 0808 	subge.w	r8, r3, r8
 800a8da:	f1b8 0f00 	cmp.w	r8, #0
 800a8de:	dd19      	ble.n	800a914 <_svfprintf_r+0x10ec>
 800a8e0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a8e4:	f1b8 0f10 	cmp.w	r8, #16
 800a8e8:	f102 0201 	add.w	r2, r2, #1
 800a8ec:	f104 0108 	add.w	r1, r4, #8
 800a8f0:	6026      	str	r6, [r4, #0]
 800a8f2:	dc2e      	bgt.n	800a952 <_svfprintf_r+0x112a>
 800a8f4:	4443      	add	r3, r8
 800a8f6:	2a07      	cmp	r2, #7
 800a8f8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a8fc:	f8c4 8004 	str.w	r8, [r4, #4]
 800a900:	dd3b      	ble.n	800a97a <_svfprintf_r+0x1152>
 800a902:	4659      	mov	r1, fp
 800a904:	4648      	mov	r0, r9
 800a906:	aa26      	add	r2, sp, #152	; 0x98
 800a908:	f003 fc86 	bl	800e218 <__ssprint_r>
 800a90c:	2800      	cmp	r0, #0
 800a90e:	f040 8103 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a912:	ac29      	add	r4, sp, #164	; 0xa4
 800a914:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	441d      	add	r5, r3
 800a91a:	e727      	b.n	800a76c <_svfprintf_r+0xf44>
 800a91c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a91e:	3b01      	subs	r3, #1
 800a920:	930e      	str	r3, [sp, #56]	; 0x38
 800a922:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a924:	3b01      	subs	r3, #1
 800a926:	930d      	str	r3, [sp, #52]	; 0x34
 800a928:	e7a8      	b.n	800a87c <_svfprintf_r+0x1054>
 800a92a:	4659      	mov	r1, fp
 800a92c:	4648      	mov	r0, r9
 800a92e:	aa26      	add	r2, sp, #152	; 0x98
 800a930:	f003 fc72 	bl	800e218 <__ssprint_r>
 800a934:	2800      	cmp	r0, #0
 800a936:	f040 80ef 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a93a:	ac29      	add	r4, sp, #164	; 0xa4
 800a93c:	e7ac      	b.n	800a898 <_svfprintf_r+0x1070>
 800a93e:	4659      	mov	r1, fp
 800a940:	4648      	mov	r0, r9
 800a942:	aa26      	add	r2, sp, #152	; 0x98
 800a944:	f003 fc68 	bl	800e218 <__ssprint_r>
 800a948:	2800      	cmp	r0, #0
 800a94a:	f040 80e5 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a94e:	ac29      	add	r4, sp, #164	; 0xa4
 800a950:	e7bb      	b.n	800a8ca <_svfprintf_r+0x10a2>
 800a952:	2010      	movs	r0, #16
 800a954:	2a07      	cmp	r2, #7
 800a956:	4403      	add	r3, r0
 800a958:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a95c:	6060      	str	r0, [r4, #4]
 800a95e:	dd08      	ble.n	800a972 <_svfprintf_r+0x114a>
 800a960:	4659      	mov	r1, fp
 800a962:	4648      	mov	r0, r9
 800a964:	aa26      	add	r2, sp, #152	; 0x98
 800a966:	f003 fc57 	bl	800e218 <__ssprint_r>
 800a96a:	2800      	cmp	r0, #0
 800a96c:	f040 80d4 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a970:	a929      	add	r1, sp, #164	; 0xa4
 800a972:	460c      	mov	r4, r1
 800a974:	f1a8 0810 	sub.w	r8, r8, #16
 800a978:	e7b2      	b.n	800a8e0 <_svfprintf_r+0x10b8>
 800a97a:	460c      	mov	r4, r1
 800a97c:	e7ca      	b.n	800a914 <_svfprintf_r+0x10ec>
 800a97e:	4659      	mov	r1, fp
 800a980:	4648      	mov	r0, r9
 800a982:	aa26      	add	r2, sp, #152	; 0x98
 800a984:	f003 fc48 	bl	800e218 <__ssprint_r>
 800a988:	2800      	cmp	r0, #0
 800a98a:	f040 80c5 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a98e:	ac29      	add	r4, sp, #164	; 0xa4
 800a990:	e70e      	b.n	800a7b0 <_svfprintf_r+0xf88>
 800a992:	4659      	mov	r1, fp
 800a994:	4648      	mov	r0, r9
 800a996:	aa26      	add	r2, sp, #152	; 0x98
 800a998:	f003 fc3e 	bl	800e218 <__ssprint_r>
 800a99c:	2800      	cmp	r0, #0
 800a99e:	f040 80bb 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a9a2:	ac29      	add	r4, sp, #164	; 0xa4
 800a9a4:	e71b      	b.n	800a7de <_svfprintf_r+0xfb6>
 800a9a6:	bf00      	nop
 800a9a8:	08011d08 	.word	0x08011d08
 800a9ac:	9a08      	ldr	r2, [sp, #32]
 800a9ae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a9b0:	2a01      	cmp	r2, #1
 800a9b2:	9a07      	ldr	r2, [sp, #28]
 800a9b4:	f106 0601 	add.w	r6, r6, #1
 800a9b8:	6022      	str	r2, [r4, #0]
 800a9ba:	f04f 0201 	mov.w	r2, #1
 800a9be:	f103 0301 	add.w	r3, r3, #1
 800a9c2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a9c6:	f104 0508 	add.w	r5, r4, #8
 800a9ca:	6062      	str	r2, [r4, #4]
 800a9cc:	dc02      	bgt.n	800a9d4 <_svfprintf_r+0x11ac>
 800a9ce:	f01a 0f01 	tst.w	sl, #1
 800a9d2:	d07a      	beq.n	800aaca <_svfprintf_r+0x12a2>
 800a9d4:	2b07      	cmp	r3, #7
 800a9d6:	dd08      	ble.n	800a9ea <_svfprintf_r+0x11c2>
 800a9d8:	4659      	mov	r1, fp
 800a9da:	4648      	mov	r0, r9
 800a9dc:	aa26      	add	r2, sp, #152	; 0x98
 800a9de:	f003 fc1b 	bl	800e218 <__ssprint_r>
 800a9e2:	2800      	cmp	r0, #0
 800a9e4:	f040 8098 	bne.w	800ab18 <_svfprintf_r+0x12f0>
 800a9e8:	ad29      	add	r5, sp, #164	; 0xa4
 800a9ea:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a9ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a9ee:	602b      	str	r3, [r5, #0]
 800a9f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a9f2:	606b      	str	r3, [r5, #4]
 800a9f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a9f6:	4413      	add	r3, r2
 800a9f8:	9328      	str	r3, [sp, #160]	; 0xa0
 800a9fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a9fc:	3301      	adds	r3, #1
 800a9fe:	2b07      	cmp	r3, #7
 800aa00:	9327      	str	r3, [sp, #156]	; 0x9c
 800aa02:	dc32      	bgt.n	800aa6a <_svfprintf_r+0x1242>
 800aa04:	3508      	adds	r5, #8
 800aa06:	9b08      	ldr	r3, [sp, #32]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800aa0e:	1e5c      	subs	r4, r3, #1
 800aa10:	2300      	movs	r3, #0
 800aa12:	f7f5 ffc9 	bl	80009a8 <__aeabi_dcmpeq>
 800aa16:	2800      	cmp	r0, #0
 800aa18:	d130      	bne.n	800aa7c <_svfprintf_r+0x1254>
 800aa1a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800aa1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800aa1e:	9807      	ldr	r0, [sp, #28]
 800aa20:	9a08      	ldr	r2, [sp, #32]
 800aa22:	3101      	adds	r1, #1
 800aa24:	3b01      	subs	r3, #1
 800aa26:	3001      	adds	r0, #1
 800aa28:	4413      	add	r3, r2
 800aa2a:	2907      	cmp	r1, #7
 800aa2c:	e9c5 0400 	strd	r0, r4, [r5]
 800aa30:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800aa34:	dd4c      	ble.n	800aad0 <_svfprintf_r+0x12a8>
 800aa36:	4659      	mov	r1, fp
 800aa38:	4648      	mov	r0, r9
 800aa3a:	aa26      	add	r2, sp, #152	; 0x98
 800aa3c:	f003 fbec 	bl	800e218 <__ssprint_r>
 800aa40:	2800      	cmp	r0, #0
 800aa42:	d169      	bne.n	800ab18 <_svfprintf_r+0x12f0>
 800aa44:	ad29      	add	r5, sp, #164	; 0xa4
 800aa46:	ab22      	add	r3, sp, #136	; 0x88
 800aa48:	602b      	str	r3, [r5, #0]
 800aa4a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800aa4c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800aa4e:	606b      	str	r3, [r5, #4]
 800aa50:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800aa52:	4413      	add	r3, r2
 800aa54:	9328      	str	r3, [sp, #160]	; 0xa0
 800aa56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800aa58:	3301      	adds	r3, #1
 800aa5a:	2b07      	cmp	r3, #7
 800aa5c:	9327      	str	r3, [sp, #156]	; 0x9c
 800aa5e:	f73f ad9d 	bgt.w	800a59c <_svfprintf_r+0xd74>
 800aa62:	f105 0408 	add.w	r4, r5, #8
 800aa66:	f7ff baa6 	b.w	8009fb6 <_svfprintf_r+0x78e>
 800aa6a:	4659      	mov	r1, fp
 800aa6c:	4648      	mov	r0, r9
 800aa6e:	aa26      	add	r2, sp, #152	; 0x98
 800aa70:	f003 fbd2 	bl	800e218 <__ssprint_r>
 800aa74:	2800      	cmp	r0, #0
 800aa76:	d14f      	bne.n	800ab18 <_svfprintf_r+0x12f0>
 800aa78:	ad29      	add	r5, sp, #164	; 0xa4
 800aa7a:	e7c4      	b.n	800aa06 <_svfprintf_r+0x11de>
 800aa7c:	2c00      	cmp	r4, #0
 800aa7e:	dde2      	ble.n	800aa46 <_svfprintf_r+0x121e>
 800aa80:	f04f 0810 	mov.w	r8, #16
 800aa84:	4e51      	ldr	r6, [pc, #324]	; (800abcc <_svfprintf_r+0x13a4>)
 800aa86:	2c10      	cmp	r4, #16
 800aa88:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800aa8c:	f105 0108 	add.w	r1, r5, #8
 800aa90:	f103 0301 	add.w	r3, r3, #1
 800aa94:	602e      	str	r6, [r5, #0]
 800aa96:	dc07      	bgt.n	800aaa8 <_svfprintf_r+0x1280>
 800aa98:	606c      	str	r4, [r5, #4]
 800aa9a:	2b07      	cmp	r3, #7
 800aa9c:	4414      	add	r4, r2
 800aa9e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800aaa2:	dcc8      	bgt.n	800aa36 <_svfprintf_r+0x120e>
 800aaa4:	460d      	mov	r5, r1
 800aaa6:	e7ce      	b.n	800aa46 <_svfprintf_r+0x121e>
 800aaa8:	3210      	adds	r2, #16
 800aaaa:	2b07      	cmp	r3, #7
 800aaac:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800aab0:	f8c5 8004 	str.w	r8, [r5, #4]
 800aab4:	dd06      	ble.n	800aac4 <_svfprintf_r+0x129c>
 800aab6:	4659      	mov	r1, fp
 800aab8:	4648      	mov	r0, r9
 800aaba:	aa26      	add	r2, sp, #152	; 0x98
 800aabc:	f003 fbac 	bl	800e218 <__ssprint_r>
 800aac0:	bb50      	cbnz	r0, 800ab18 <_svfprintf_r+0x12f0>
 800aac2:	a929      	add	r1, sp, #164	; 0xa4
 800aac4:	460d      	mov	r5, r1
 800aac6:	3c10      	subs	r4, #16
 800aac8:	e7dd      	b.n	800aa86 <_svfprintf_r+0x125e>
 800aaca:	2b07      	cmp	r3, #7
 800aacc:	ddbb      	ble.n	800aa46 <_svfprintf_r+0x121e>
 800aace:	e7b2      	b.n	800aa36 <_svfprintf_r+0x120e>
 800aad0:	3508      	adds	r5, #8
 800aad2:	e7b8      	b.n	800aa46 <_svfprintf_r+0x121e>
 800aad4:	460c      	mov	r4, r1
 800aad6:	f7ff ba6e 	b.w	8009fb6 <_svfprintf_r+0x78e>
 800aada:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800aade:	1a9d      	subs	r5, r3, r2
 800aae0:	2d00      	cmp	r5, #0
 800aae2:	f77f aa6c 	ble.w	8009fbe <_svfprintf_r+0x796>
 800aae6:	f04f 0810 	mov.w	r8, #16
 800aaea:	4e39      	ldr	r6, [pc, #228]	; (800abd0 <_svfprintf_r+0x13a8>)
 800aaec:	2d10      	cmp	r5, #16
 800aaee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800aaf2:	6026      	str	r6, [r4, #0]
 800aaf4:	f103 0301 	add.w	r3, r3, #1
 800aaf8:	dc17      	bgt.n	800ab2a <_svfprintf_r+0x1302>
 800aafa:	6065      	str	r5, [r4, #4]
 800aafc:	2b07      	cmp	r3, #7
 800aafe:	4415      	add	r5, r2
 800ab00:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800ab04:	f77f aa5b 	ble.w	8009fbe <_svfprintf_r+0x796>
 800ab08:	4659      	mov	r1, fp
 800ab0a:	4648      	mov	r0, r9
 800ab0c:	aa26      	add	r2, sp, #152	; 0x98
 800ab0e:	f003 fb83 	bl	800e218 <__ssprint_r>
 800ab12:	2800      	cmp	r0, #0
 800ab14:	f43f aa53 	beq.w	8009fbe <_svfprintf_r+0x796>
 800ab18:	2f00      	cmp	r7, #0
 800ab1a:	f43f a87e 	beq.w	8009c1a <_svfprintf_r+0x3f2>
 800ab1e:	4639      	mov	r1, r7
 800ab20:	4648      	mov	r0, r9
 800ab22:	f002 fb3d 	bl	800d1a0 <_free_r>
 800ab26:	f7ff b878 	b.w	8009c1a <_svfprintf_r+0x3f2>
 800ab2a:	3210      	adds	r2, #16
 800ab2c:	2b07      	cmp	r3, #7
 800ab2e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ab32:	f8c4 8004 	str.w	r8, [r4, #4]
 800ab36:	dc02      	bgt.n	800ab3e <_svfprintf_r+0x1316>
 800ab38:	3408      	adds	r4, #8
 800ab3a:	3d10      	subs	r5, #16
 800ab3c:	e7d6      	b.n	800aaec <_svfprintf_r+0x12c4>
 800ab3e:	4659      	mov	r1, fp
 800ab40:	4648      	mov	r0, r9
 800ab42:	aa26      	add	r2, sp, #152	; 0x98
 800ab44:	f003 fb68 	bl	800e218 <__ssprint_r>
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d1e5      	bne.n	800ab18 <_svfprintf_r+0x12f0>
 800ab4c:	ac29      	add	r4, sp, #164	; 0xa4
 800ab4e:	e7f4      	b.n	800ab3a <_svfprintf_r+0x1312>
 800ab50:	4639      	mov	r1, r7
 800ab52:	4648      	mov	r0, r9
 800ab54:	f002 fb24 	bl	800d1a0 <_free_r>
 800ab58:	f7ff ba48 	b.w	8009fec <_svfprintf_r+0x7c4>
 800ab5c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	f43f a85b 	beq.w	8009c1a <_svfprintf_r+0x3f2>
 800ab64:	4659      	mov	r1, fp
 800ab66:	4648      	mov	r0, r9
 800ab68:	aa26      	add	r2, sp, #152	; 0x98
 800ab6a:	f003 fb55 	bl	800e218 <__ssprint_r>
 800ab6e:	f7ff b854 	b.w	8009c1a <_svfprintf_r+0x3f2>
 800ab72:	ea56 0207 	orrs.w	r2, r6, r7
 800ab76:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800ab7a:	f43f ab54 	beq.w	800a226 <_svfprintf_r+0x9fe>
 800ab7e:	2b01      	cmp	r3, #1
 800ab80:	f43f abea 	beq.w	800a358 <_svfprintf_r+0xb30>
 800ab84:	2b02      	cmp	r3, #2
 800ab86:	ab52      	add	r3, sp, #328	; 0x148
 800ab88:	9307      	str	r3, [sp, #28]
 800ab8a:	f43f ac3d 	beq.w	800a408 <_svfprintf_r+0xbe0>
 800ab8e:	9907      	ldr	r1, [sp, #28]
 800ab90:	f006 0307 	and.w	r3, r6, #7
 800ab94:	460a      	mov	r2, r1
 800ab96:	3330      	adds	r3, #48	; 0x30
 800ab98:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800ab9c:	9207      	str	r2, [sp, #28]
 800ab9e:	08f2      	lsrs	r2, r6, #3
 800aba0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800aba4:	08f8      	lsrs	r0, r7, #3
 800aba6:	4616      	mov	r6, r2
 800aba8:	4607      	mov	r7, r0
 800abaa:	ea56 0207 	orrs.w	r2, r6, r7
 800abae:	d1ee      	bne.n	800ab8e <_svfprintf_r+0x1366>
 800abb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800abb2:	07d2      	lsls	r2, r2, #31
 800abb4:	f57f ac16 	bpl.w	800a3e4 <_svfprintf_r+0xbbc>
 800abb8:	2b30      	cmp	r3, #48	; 0x30
 800abba:	f43f ac13 	beq.w	800a3e4 <_svfprintf_r+0xbbc>
 800abbe:	2330      	movs	r3, #48	; 0x30
 800abc0:	9a07      	ldr	r2, [sp, #28]
 800abc2:	f802 3c01 	strb.w	r3, [r2, #-1]
 800abc6:	1e8b      	subs	r3, r1, #2
 800abc8:	9307      	str	r3, [sp, #28]
 800abca:	e40b      	b.n	800a3e4 <_svfprintf_r+0xbbc>
 800abcc:	08011d08 	.word	0x08011d08
 800abd0:	08011cf8 	.word	0x08011cf8

0800abd4 <sysconf>:
 800abd4:	2808      	cmp	r0, #8
 800abd6:	b508      	push	{r3, lr}
 800abd8:	d006      	beq.n	800abe8 <sysconf+0x14>
 800abda:	f7fe fab3 	bl	8009144 <__errno>
 800abde:	2316      	movs	r3, #22
 800abe0:	6003      	str	r3, [r0, #0]
 800abe2:	f04f 30ff 	mov.w	r0, #4294967295
 800abe6:	bd08      	pop	{r3, pc}
 800abe8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800abec:	e7fb      	b.n	800abe6 <sysconf+0x12>
	...

0800abf0 <_vfprintf_r>:
 800abf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf4:	b0d3      	sub	sp, #332	; 0x14c
 800abf6:	468a      	mov	sl, r1
 800abf8:	4691      	mov	r9, r2
 800abfa:	461c      	mov	r4, r3
 800abfc:	461e      	mov	r6, r3
 800abfe:	4683      	mov	fp, r0
 800ac00:	f002 fcf8 	bl	800d5f4 <_localeconv_r>
 800ac04:	6803      	ldr	r3, [r0, #0]
 800ac06:	4618      	mov	r0, r3
 800ac08:	9318      	str	r3, [sp, #96]	; 0x60
 800ac0a:	f7f5 faa1 	bl	8000150 <strlen>
 800ac0e:	9012      	str	r0, [sp, #72]	; 0x48
 800ac10:	f1bb 0f00 	cmp.w	fp, #0
 800ac14:	d005      	beq.n	800ac22 <_vfprintf_r+0x32>
 800ac16:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800ac1a:	b913      	cbnz	r3, 800ac22 <_vfprintf_r+0x32>
 800ac1c:	4658      	mov	r0, fp
 800ac1e:	f002 fa2f 	bl	800d080 <__sinit>
 800ac22:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800ac26:	07da      	lsls	r2, r3, #31
 800ac28:	d407      	bmi.n	800ac3a <_vfprintf_r+0x4a>
 800ac2a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ac2e:	059b      	lsls	r3, r3, #22
 800ac30:	d403      	bmi.n	800ac3a <_vfprintf_r+0x4a>
 800ac32:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800ac36:	f002 fce3 	bl	800d600 <__retarget_lock_acquire_recursive>
 800ac3a:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800ac3e:	049f      	lsls	r7, r3, #18
 800ac40:	d409      	bmi.n	800ac56 <_vfprintf_r+0x66>
 800ac42:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ac46:	f8aa 300c 	strh.w	r3, [sl, #12]
 800ac4a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800ac4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ac52:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 800ac56:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ac5a:	071d      	lsls	r5, r3, #28
 800ac5c:	d502      	bpl.n	800ac64 <_vfprintf_r+0x74>
 800ac5e:	f8da 3010 	ldr.w	r3, [sl, #16]
 800ac62:	b9c3      	cbnz	r3, 800ac96 <_vfprintf_r+0xa6>
 800ac64:	4651      	mov	r1, sl
 800ac66:	4658      	mov	r0, fp
 800ac68:	f001 fa5c 	bl	800c124 <__swsetup_r>
 800ac6c:	b198      	cbz	r0, 800ac96 <_vfprintf_r+0xa6>
 800ac6e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800ac72:	07dc      	lsls	r4, r3, #31
 800ac74:	d506      	bpl.n	800ac84 <_vfprintf_r+0x94>
 800ac76:	f04f 33ff 	mov.w	r3, #4294967295
 800ac7a:	9313      	str	r3, [sp, #76]	; 0x4c
 800ac7c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800ac7e:	b053      	add	sp, #332	; 0x14c
 800ac80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac84:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ac88:	0598      	lsls	r0, r3, #22
 800ac8a:	d4f4      	bmi.n	800ac76 <_vfprintf_r+0x86>
 800ac8c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800ac90:	f002 fcb7 	bl	800d602 <__retarget_lock_release_recursive>
 800ac94:	e7ef      	b.n	800ac76 <_vfprintf_r+0x86>
 800ac96:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ac9a:	f003 021a 	and.w	r2, r3, #26
 800ac9e:	2a0a      	cmp	r2, #10
 800aca0:	d115      	bne.n	800acce <_vfprintf_r+0xde>
 800aca2:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800aca6:	2a00      	cmp	r2, #0
 800aca8:	db11      	blt.n	800acce <_vfprintf_r+0xde>
 800acaa:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800acae:	07d1      	lsls	r1, r2, #31
 800acb0:	d405      	bmi.n	800acbe <_vfprintf_r+0xce>
 800acb2:	059a      	lsls	r2, r3, #22
 800acb4:	d403      	bmi.n	800acbe <_vfprintf_r+0xce>
 800acb6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800acba:	f002 fca2 	bl	800d602 <__retarget_lock_release_recursive>
 800acbe:	4623      	mov	r3, r4
 800acc0:	464a      	mov	r2, r9
 800acc2:	4651      	mov	r1, sl
 800acc4:	4658      	mov	r0, fp
 800acc6:	f001 f9b3 	bl	800c030 <__sbprintf>
 800acca:	9013      	str	r0, [sp, #76]	; 0x4c
 800accc:	e7d6      	b.n	800ac7c <_vfprintf_r+0x8c>
 800acce:	2500      	movs	r5, #0
 800acd0:	2200      	movs	r2, #0
 800acd2:	2300      	movs	r3, #0
 800acd4:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800acd8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800acdc:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800ace0:	ac29      	add	r4, sp, #164	; 0xa4
 800ace2:	9426      	str	r4, [sp, #152]	; 0x98
 800ace4:	9508      	str	r5, [sp, #32]
 800ace6:	950e      	str	r5, [sp, #56]	; 0x38
 800ace8:	9516      	str	r5, [sp, #88]	; 0x58
 800acea:	9519      	str	r5, [sp, #100]	; 0x64
 800acec:	9513      	str	r5, [sp, #76]	; 0x4c
 800acee:	464b      	mov	r3, r9
 800acf0:	461d      	mov	r5, r3
 800acf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acf6:	b10a      	cbz	r2, 800acfc <_vfprintf_r+0x10c>
 800acf8:	2a25      	cmp	r2, #37	; 0x25
 800acfa:	d1f9      	bne.n	800acf0 <_vfprintf_r+0x100>
 800acfc:	ebb5 0709 	subs.w	r7, r5, r9
 800ad00:	d00d      	beq.n	800ad1e <_vfprintf_r+0x12e>
 800ad02:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ad04:	e9c4 9700 	strd	r9, r7, [r4]
 800ad08:	443b      	add	r3, r7
 800ad0a:	9328      	str	r3, [sp, #160]	; 0xa0
 800ad0c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ad0e:	3301      	adds	r3, #1
 800ad10:	2b07      	cmp	r3, #7
 800ad12:	9327      	str	r3, [sp, #156]	; 0x9c
 800ad14:	dc7a      	bgt.n	800ae0c <_vfprintf_r+0x21c>
 800ad16:	3408      	adds	r4, #8
 800ad18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ad1a:	443b      	add	r3, r7
 800ad1c:	9313      	str	r3, [sp, #76]	; 0x4c
 800ad1e:	782b      	ldrb	r3, [r5, #0]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	f001 813d 	beq.w	800bfa0 <_vfprintf_r+0x13b0>
 800ad26:	2300      	movs	r3, #0
 800ad28:	f04f 32ff 	mov.w	r2, #4294967295
 800ad2c:	4698      	mov	r8, r3
 800ad2e:	270a      	movs	r7, #10
 800ad30:	212b      	movs	r1, #43	; 0x2b
 800ad32:	3501      	adds	r5, #1
 800ad34:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800ad38:	9207      	str	r2, [sp, #28]
 800ad3a:	9314      	str	r3, [sp, #80]	; 0x50
 800ad3c:	462a      	mov	r2, r5
 800ad3e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ad42:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad44:	4613      	mov	r3, r2
 800ad46:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad4a:	3b20      	subs	r3, #32
 800ad4c:	2b5a      	cmp	r3, #90	; 0x5a
 800ad4e:	f200 85a6 	bhi.w	800b89e <_vfprintf_r+0xcae>
 800ad52:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ad56:	007e      	.short	0x007e
 800ad58:	05a405a4 	.word	0x05a405a4
 800ad5c:	05a40086 	.word	0x05a40086
 800ad60:	05a405a4 	.word	0x05a405a4
 800ad64:	05a40065 	.word	0x05a40065
 800ad68:	008905a4 	.word	0x008905a4
 800ad6c:	05a40093 	.word	0x05a40093
 800ad70:	00960090 	.word	0x00960090
 800ad74:	00b205a4 	.word	0x00b205a4
 800ad78:	00b500b5 	.word	0x00b500b5
 800ad7c:	00b500b5 	.word	0x00b500b5
 800ad80:	00b500b5 	.word	0x00b500b5
 800ad84:	00b500b5 	.word	0x00b500b5
 800ad88:	05a400b5 	.word	0x05a400b5
 800ad8c:	05a405a4 	.word	0x05a405a4
 800ad90:	05a405a4 	.word	0x05a405a4
 800ad94:	05a405a4 	.word	0x05a405a4
 800ad98:	05a4011f 	.word	0x05a4011f
 800ad9c:	00f500e2 	.word	0x00f500e2
 800ada0:	011f011f 	.word	0x011f011f
 800ada4:	05a4011f 	.word	0x05a4011f
 800ada8:	05a405a4 	.word	0x05a405a4
 800adac:	00c505a4 	.word	0x00c505a4
 800adb0:	05a405a4 	.word	0x05a405a4
 800adb4:	05a40484 	.word	0x05a40484
 800adb8:	05a405a4 	.word	0x05a405a4
 800adbc:	05a404cb 	.word	0x05a404cb
 800adc0:	05a404ec 	.word	0x05a404ec
 800adc4:	050b05a4 	.word	0x050b05a4
 800adc8:	05a405a4 	.word	0x05a405a4
 800adcc:	05a405a4 	.word	0x05a405a4
 800add0:	05a405a4 	.word	0x05a405a4
 800add4:	05a405a4 	.word	0x05a405a4
 800add8:	05a4011f 	.word	0x05a4011f
 800addc:	00f700e2 	.word	0x00f700e2
 800ade0:	011f011f 	.word	0x011f011f
 800ade4:	00c8011f 	.word	0x00c8011f
 800ade8:	00dc00f7 	.word	0x00dc00f7
 800adec:	00d505a4 	.word	0x00d505a4
 800adf0:	046105a4 	.word	0x046105a4
 800adf4:	04ba0486 	.word	0x04ba0486
 800adf8:	05a400dc 	.word	0x05a400dc
 800adfc:	007c04cb 	.word	0x007c04cb
 800ae00:	05a404ee 	.word	0x05a404ee
 800ae04:	052805a4 	.word	0x052805a4
 800ae08:	007c05a4 	.word	0x007c05a4
 800ae0c:	4651      	mov	r1, sl
 800ae0e:	4658      	mov	r0, fp
 800ae10:	aa26      	add	r2, sp, #152	; 0x98
 800ae12:	f003 fa7c 	bl	800e30e <__sprint_r>
 800ae16:	2800      	cmp	r0, #0
 800ae18:	f040 8127 	bne.w	800b06a <_vfprintf_r+0x47a>
 800ae1c:	ac29      	add	r4, sp, #164	; 0xa4
 800ae1e:	e77b      	b.n	800ad18 <_vfprintf_r+0x128>
 800ae20:	4658      	mov	r0, fp
 800ae22:	f002 fbe7 	bl	800d5f4 <_localeconv_r>
 800ae26:	6843      	ldr	r3, [r0, #4]
 800ae28:	4618      	mov	r0, r3
 800ae2a:	9319      	str	r3, [sp, #100]	; 0x64
 800ae2c:	f7f5 f990 	bl	8000150 <strlen>
 800ae30:	9016      	str	r0, [sp, #88]	; 0x58
 800ae32:	4658      	mov	r0, fp
 800ae34:	f002 fbde 	bl	800d5f4 <_localeconv_r>
 800ae38:	6883      	ldr	r3, [r0, #8]
 800ae3a:	212b      	movs	r1, #43	; 0x2b
 800ae3c:	930e      	str	r3, [sp, #56]	; 0x38
 800ae3e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ae40:	b12b      	cbz	r3, 800ae4e <_vfprintf_r+0x25e>
 800ae42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae44:	b11b      	cbz	r3, 800ae4e <_vfprintf_r+0x25e>
 800ae46:	781b      	ldrb	r3, [r3, #0]
 800ae48:	b10b      	cbz	r3, 800ae4e <_vfprintf_r+0x25e>
 800ae4a:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800ae4e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ae50:	e774      	b.n	800ad3c <_vfprintf_r+0x14c>
 800ae52:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d1f9      	bne.n	800ae4e <_vfprintf_r+0x25e>
 800ae5a:	2320      	movs	r3, #32
 800ae5c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800ae60:	e7f5      	b.n	800ae4e <_vfprintf_r+0x25e>
 800ae62:	f048 0801 	orr.w	r8, r8, #1
 800ae66:	e7f2      	b.n	800ae4e <_vfprintf_r+0x25e>
 800ae68:	f856 3b04 	ldr.w	r3, [r6], #4
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	9314      	str	r3, [sp, #80]	; 0x50
 800ae70:	daed      	bge.n	800ae4e <_vfprintf_r+0x25e>
 800ae72:	425b      	negs	r3, r3
 800ae74:	9314      	str	r3, [sp, #80]	; 0x50
 800ae76:	f048 0804 	orr.w	r8, r8, #4
 800ae7a:	e7e8      	b.n	800ae4e <_vfprintf_r+0x25e>
 800ae7c:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800ae80:	e7e5      	b.n	800ae4e <_vfprintf_r+0x25e>
 800ae82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae88:	2a2a      	cmp	r2, #42	; 0x2a
 800ae8a:	920b      	str	r2, [sp, #44]	; 0x2c
 800ae8c:	d112      	bne.n	800aeb4 <_vfprintf_r+0x2c4>
 800ae8e:	f856 0b04 	ldr.w	r0, [r6], #4
 800ae92:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae94:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800ae98:	9207      	str	r2, [sp, #28]
 800ae9a:	e7d8      	b.n	800ae4e <_vfprintf_r+0x25e>
 800ae9c:	9807      	ldr	r0, [sp, #28]
 800ae9e:	fb07 2200 	mla	r2, r7, r0, r2
 800aea2:	9207      	str	r2, [sp, #28]
 800aea4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aea8:	920b      	str	r2, [sp, #44]	; 0x2c
 800aeaa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aeac:	3a30      	subs	r2, #48	; 0x30
 800aeae:	2a09      	cmp	r2, #9
 800aeb0:	d9f4      	bls.n	800ae9c <_vfprintf_r+0x2ac>
 800aeb2:	e748      	b.n	800ad46 <_vfprintf_r+0x156>
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	9207      	str	r2, [sp, #28]
 800aeb8:	e7f7      	b.n	800aeaa <_vfprintf_r+0x2ba>
 800aeba:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800aebe:	e7c6      	b.n	800ae4e <_vfprintf_r+0x25e>
 800aec0:	2200      	movs	r2, #0
 800aec2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aec4:	9214      	str	r2, [sp, #80]	; 0x50
 800aec6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aec8:	9814      	ldr	r0, [sp, #80]	; 0x50
 800aeca:	3a30      	subs	r2, #48	; 0x30
 800aecc:	fb07 2200 	mla	r2, r7, r0, r2
 800aed0:	9214      	str	r2, [sp, #80]	; 0x50
 800aed2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aed6:	920b      	str	r2, [sp, #44]	; 0x2c
 800aed8:	3a30      	subs	r2, #48	; 0x30
 800aeda:	2a09      	cmp	r2, #9
 800aedc:	d9f3      	bls.n	800aec6 <_vfprintf_r+0x2d6>
 800aede:	e732      	b.n	800ad46 <_vfprintf_r+0x156>
 800aee0:	f048 0808 	orr.w	r8, r8, #8
 800aee4:	e7b3      	b.n	800ae4e <_vfprintf_r+0x25e>
 800aee6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aee8:	781b      	ldrb	r3, [r3, #0]
 800aeea:	2b68      	cmp	r3, #104	; 0x68
 800aeec:	bf01      	itttt	eq
 800aeee:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800aef0:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800aef4:	3301      	addeq	r3, #1
 800aef6:	930f      	streq	r3, [sp, #60]	; 0x3c
 800aef8:	bf18      	it	ne
 800aefa:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800aefe:	e7a6      	b.n	800ae4e <_vfprintf_r+0x25e>
 800af00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af02:	781b      	ldrb	r3, [r3, #0]
 800af04:	2b6c      	cmp	r3, #108	; 0x6c
 800af06:	d105      	bne.n	800af14 <_vfprintf_r+0x324>
 800af08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af0a:	3301      	adds	r3, #1
 800af0c:	930f      	str	r3, [sp, #60]	; 0x3c
 800af0e:	f048 0820 	orr.w	r8, r8, #32
 800af12:	e79c      	b.n	800ae4e <_vfprintf_r+0x25e>
 800af14:	f048 0810 	orr.w	r8, r8, #16
 800af18:	e799      	b.n	800ae4e <_vfprintf_r+0x25e>
 800af1a:	4632      	mov	r2, r6
 800af1c:	2000      	movs	r0, #0
 800af1e:	f852 3b04 	ldr.w	r3, [r2], #4
 800af22:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800af26:	920a      	str	r2, [sp, #40]	; 0x28
 800af28:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800af2c:	2301      	movs	r3, #1
 800af2e:	4607      	mov	r7, r0
 800af30:	4606      	mov	r6, r0
 800af32:	4605      	mov	r5, r0
 800af34:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800af38:	9307      	str	r3, [sp, #28]
 800af3a:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800af3e:	e1b4      	b.n	800b2aa <_vfprintf_r+0x6ba>
 800af40:	f048 0810 	orr.w	r8, r8, #16
 800af44:	f018 0f20 	tst.w	r8, #32
 800af48:	d011      	beq.n	800af6e <_vfprintf_r+0x37e>
 800af4a:	3607      	adds	r6, #7
 800af4c:	f026 0307 	bic.w	r3, r6, #7
 800af50:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800af54:	930a      	str	r3, [sp, #40]	; 0x28
 800af56:	2e00      	cmp	r6, #0
 800af58:	f177 0300 	sbcs.w	r3, r7, #0
 800af5c:	da05      	bge.n	800af6a <_vfprintf_r+0x37a>
 800af5e:	232d      	movs	r3, #45	; 0x2d
 800af60:	4276      	negs	r6, r6
 800af62:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800af66:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800af6a:	2301      	movs	r3, #1
 800af6c:	e388      	b.n	800b680 <_vfprintf_r+0xa90>
 800af6e:	1d33      	adds	r3, r6, #4
 800af70:	f018 0f10 	tst.w	r8, #16
 800af74:	930a      	str	r3, [sp, #40]	; 0x28
 800af76:	d002      	beq.n	800af7e <_vfprintf_r+0x38e>
 800af78:	6836      	ldr	r6, [r6, #0]
 800af7a:	17f7      	asrs	r7, r6, #31
 800af7c:	e7eb      	b.n	800af56 <_vfprintf_r+0x366>
 800af7e:	f018 0f40 	tst.w	r8, #64	; 0x40
 800af82:	6836      	ldr	r6, [r6, #0]
 800af84:	d001      	beq.n	800af8a <_vfprintf_r+0x39a>
 800af86:	b236      	sxth	r6, r6
 800af88:	e7f7      	b.n	800af7a <_vfprintf_r+0x38a>
 800af8a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800af8e:	bf18      	it	ne
 800af90:	b276      	sxtbne	r6, r6
 800af92:	e7f2      	b.n	800af7a <_vfprintf_r+0x38a>
 800af94:	3607      	adds	r6, #7
 800af96:	f026 0307 	bic.w	r3, r6, #7
 800af9a:	4619      	mov	r1, r3
 800af9c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800afa0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800afa4:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800afa8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800afac:	910a      	str	r1, [sp, #40]	; 0x28
 800afae:	f04f 32ff 	mov.w	r2, #4294967295
 800afb2:	4630      	mov	r0, r6
 800afb4:	4629      	mov	r1, r5
 800afb6:	4b3c      	ldr	r3, [pc, #240]	; (800b0a8 <_vfprintf_r+0x4b8>)
 800afb8:	f7f5 fd28 	bl	8000a0c <__aeabi_dcmpun>
 800afbc:	bb00      	cbnz	r0, 800b000 <_vfprintf_r+0x410>
 800afbe:	f04f 32ff 	mov.w	r2, #4294967295
 800afc2:	4630      	mov	r0, r6
 800afc4:	4629      	mov	r1, r5
 800afc6:	4b38      	ldr	r3, [pc, #224]	; (800b0a8 <_vfprintf_r+0x4b8>)
 800afc8:	f7f5 fd02 	bl	80009d0 <__aeabi_dcmple>
 800afcc:	b9c0      	cbnz	r0, 800b000 <_vfprintf_r+0x410>
 800afce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800afd2:	2200      	movs	r2, #0
 800afd4:	2300      	movs	r3, #0
 800afd6:	f7f5 fcf1 	bl	80009bc <__aeabi_dcmplt>
 800afda:	b110      	cbz	r0, 800afe2 <_vfprintf_r+0x3f2>
 800afdc:	232d      	movs	r3, #45	; 0x2d
 800afde:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800afe2:	4a32      	ldr	r2, [pc, #200]	; (800b0ac <_vfprintf_r+0x4bc>)
 800afe4:	4832      	ldr	r0, [pc, #200]	; (800b0b0 <_vfprintf_r+0x4c0>)
 800afe6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afe8:	2700      	movs	r7, #0
 800afea:	2b47      	cmp	r3, #71	; 0x47
 800afec:	bfd4      	ite	le
 800afee:	4691      	movle	r9, r2
 800aff0:	4681      	movgt	r9, r0
 800aff2:	2303      	movs	r3, #3
 800aff4:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800aff8:	9307      	str	r3, [sp, #28]
 800affa:	463e      	mov	r6, r7
 800affc:	f001 b80e 	b.w	800c01c <_vfprintf_r+0x142c>
 800b000:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b004:	4610      	mov	r0, r2
 800b006:	4619      	mov	r1, r3
 800b008:	f7f5 fd00 	bl	8000a0c <__aeabi_dcmpun>
 800b00c:	4607      	mov	r7, r0
 800b00e:	b148      	cbz	r0, 800b024 <_vfprintf_r+0x434>
 800b010:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b012:	4a28      	ldr	r2, [pc, #160]	; (800b0b4 <_vfprintf_r+0x4c4>)
 800b014:	2b00      	cmp	r3, #0
 800b016:	bfb8      	it	lt
 800b018:	232d      	movlt	r3, #45	; 0x2d
 800b01a:	4827      	ldr	r0, [pc, #156]	; (800b0b8 <_vfprintf_r+0x4c8>)
 800b01c:	bfb8      	it	lt
 800b01e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800b022:	e7e0      	b.n	800afe6 <_vfprintf_r+0x3f6>
 800b024:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b026:	f023 0320 	bic.w	r3, r3, #32
 800b02a:	2b41      	cmp	r3, #65	; 0x41
 800b02c:	930c      	str	r3, [sp, #48]	; 0x30
 800b02e:	d12e      	bne.n	800b08e <_vfprintf_r+0x49e>
 800b030:	2330      	movs	r3, #48	; 0x30
 800b032:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800b036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b038:	f048 0802 	orr.w	r8, r8, #2
 800b03c:	2b61      	cmp	r3, #97	; 0x61
 800b03e:	bf0c      	ite	eq
 800b040:	2378      	moveq	r3, #120	; 0x78
 800b042:	2358      	movne	r3, #88	; 0x58
 800b044:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800b048:	9b07      	ldr	r3, [sp, #28]
 800b04a:	2b63      	cmp	r3, #99	; 0x63
 800b04c:	dd36      	ble.n	800b0bc <_vfprintf_r+0x4cc>
 800b04e:	4658      	mov	r0, fp
 800b050:	1c59      	adds	r1, r3, #1
 800b052:	f7fe f8a9 	bl	80091a8 <_malloc_r>
 800b056:	4681      	mov	r9, r0
 800b058:	2800      	cmp	r0, #0
 800b05a:	f040 8201 	bne.w	800b460 <_vfprintf_r+0x870>
 800b05e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800b062:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b066:	f8aa 300c 	strh.w	r3, [sl, #12]
 800b06a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800b06e:	07d9      	lsls	r1, r3, #31
 800b070:	d407      	bmi.n	800b082 <_vfprintf_r+0x492>
 800b072:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800b076:	059a      	lsls	r2, r3, #22
 800b078:	d403      	bmi.n	800b082 <_vfprintf_r+0x492>
 800b07a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800b07e:	f002 fac0 	bl	800d602 <__retarget_lock_release_recursive>
 800b082:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800b086:	065b      	lsls	r3, r3, #25
 800b088:	f57f adf8 	bpl.w	800ac7c <_vfprintf_r+0x8c>
 800b08c:	e5f3      	b.n	800ac76 <_vfprintf_r+0x86>
 800b08e:	9b07      	ldr	r3, [sp, #28]
 800b090:	3301      	adds	r3, #1
 800b092:	f000 81e7 	beq.w	800b464 <_vfprintf_r+0x874>
 800b096:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b098:	2b47      	cmp	r3, #71	; 0x47
 800b09a:	d111      	bne.n	800b0c0 <_vfprintf_r+0x4d0>
 800b09c:	9b07      	ldr	r3, [sp, #28]
 800b09e:	b97b      	cbnz	r3, 800b0c0 <_vfprintf_r+0x4d0>
 800b0a0:	461f      	mov	r7, r3
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	9307      	str	r3, [sp, #28]
 800b0a6:	e00b      	b.n	800b0c0 <_vfprintf_r+0x4d0>
 800b0a8:	7fefffff 	.word	0x7fefffff
 800b0ac:	08011cc4 	.word	0x08011cc4
 800b0b0:	08011cc8 	.word	0x08011cc8
 800b0b4:	08011ccc 	.word	0x08011ccc
 800b0b8:	08011cd0 	.word	0x08011cd0
 800b0bc:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800b0c0:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800b0c4:	9315      	str	r3, [sp, #84]	; 0x54
 800b0c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b0c8:	1e1d      	subs	r5, r3, #0
 800b0ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0cc:	9308      	str	r3, [sp, #32]
 800b0ce:	bfb7      	itett	lt
 800b0d0:	462b      	movlt	r3, r5
 800b0d2:	2300      	movge	r3, #0
 800b0d4:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800b0d8:	232d      	movlt	r3, #45	; 0x2d
 800b0da:	931c      	str	r3, [sp, #112]	; 0x70
 800b0dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0de:	2b41      	cmp	r3, #65	; 0x41
 800b0e0:	f040 81d8 	bne.w	800b494 <_vfprintf_r+0x8a4>
 800b0e4:	aa20      	add	r2, sp, #128	; 0x80
 800b0e6:	4629      	mov	r1, r5
 800b0e8:	9808      	ldr	r0, [sp, #32]
 800b0ea:	f003 f80b 	bl	800e104 <frexp>
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b0f4:	f7f5 f9f0 	bl	80004d8 <__aeabi_dmul>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	460b      	mov	r3, r1
 800b0fc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b100:	2200      	movs	r2, #0
 800b102:	2300      	movs	r3, #0
 800b104:	f7f5 fc50 	bl	80009a8 <__aeabi_dcmpeq>
 800b108:	b108      	cbz	r0, 800b10e <_vfprintf_r+0x51e>
 800b10a:	2301      	movs	r3, #1
 800b10c:	9320      	str	r3, [sp, #128]	; 0x80
 800b10e:	4bb2      	ldr	r3, [pc, #712]	; (800b3d8 <_vfprintf_r+0x7e8>)
 800b110:	4eb2      	ldr	r6, [pc, #712]	; (800b3dc <_vfprintf_r+0x7ec>)
 800b112:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b114:	464d      	mov	r5, r9
 800b116:	2a61      	cmp	r2, #97	; 0x61
 800b118:	bf18      	it	ne
 800b11a:	461e      	movne	r6, r3
 800b11c:	9b07      	ldr	r3, [sp, #28]
 800b11e:	9617      	str	r6, [sp, #92]	; 0x5c
 800b120:	1e5e      	subs	r6, r3, #1
 800b122:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b126:	2200      	movs	r2, #0
 800b128:	4bad      	ldr	r3, [pc, #692]	; (800b3e0 <_vfprintf_r+0x7f0>)
 800b12a:	f7f5 f9d5 	bl	80004d8 <__aeabi_dmul>
 800b12e:	4602      	mov	r2, r0
 800b130:	460b      	mov	r3, r1
 800b132:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b136:	f7f5 fc7f 	bl	8000a38 <__aeabi_d2iz>
 800b13a:	901d      	str	r0, [sp, #116]	; 0x74
 800b13c:	f7f5 f962 	bl	8000404 <__aeabi_i2d>
 800b140:	4602      	mov	r2, r0
 800b142:	460b      	mov	r3, r1
 800b144:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b148:	f7f5 f80e 	bl	8000168 <__aeabi_dsub>
 800b14c:	4602      	mov	r2, r0
 800b14e:	460b      	mov	r3, r1
 800b150:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b154:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b156:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b158:	960d      	str	r6, [sp, #52]	; 0x34
 800b15a:	5c9b      	ldrb	r3, [r3, r2]
 800b15c:	f805 3b01 	strb.w	r3, [r5], #1
 800b160:	1c73      	adds	r3, r6, #1
 800b162:	d006      	beq.n	800b172 <_vfprintf_r+0x582>
 800b164:	2200      	movs	r2, #0
 800b166:	2300      	movs	r3, #0
 800b168:	3e01      	subs	r6, #1
 800b16a:	f7f5 fc1d 	bl	80009a8 <__aeabi_dcmpeq>
 800b16e:	2800      	cmp	r0, #0
 800b170:	d0d7      	beq.n	800b122 <_vfprintf_r+0x532>
 800b172:	2200      	movs	r2, #0
 800b174:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b178:	4b9a      	ldr	r3, [pc, #616]	; (800b3e4 <_vfprintf_r+0x7f4>)
 800b17a:	f7f5 fc3d 	bl	80009f8 <__aeabi_dcmpgt>
 800b17e:	b960      	cbnz	r0, 800b19a <_vfprintf_r+0x5aa>
 800b180:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b184:	2200      	movs	r2, #0
 800b186:	4b97      	ldr	r3, [pc, #604]	; (800b3e4 <_vfprintf_r+0x7f4>)
 800b188:	f7f5 fc0e 	bl	80009a8 <__aeabi_dcmpeq>
 800b18c:	2800      	cmp	r0, #0
 800b18e:	f000 817c 	beq.w	800b48a <_vfprintf_r+0x89a>
 800b192:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b194:	07da      	lsls	r2, r3, #31
 800b196:	f140 8178 	bpl.w	800b48a <_vfprintf_r+0x89a>
 800b19a:	2030      	movs	r0, #48	; 0x30
 800b19c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b19e:	9524      	str	r5, [sp, #144]	; 0x90
 800b1a0:	7bd9      	ldrb	r1, [r3, #15]
 800b1a2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b1a4:	1e53      	subs	r3, r2, #1
 800b1a6:	9324      	str	r3, [sp, #144]	; 0x90
 800b1a8:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800b1ac:	428b      	cmp	r3, r1
 800b1ae:	f000 815b 	beq.w	800b468 <_vfprintf_r+0x878>
 800b1b2:	2b39      	cmp	r3, #57	; 0x39
 800b1b4:	bf0b      	itete	eq
 800b1b6:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800b1b8:	3301      	addne	r3, #1
 800b1ba:	7a9b      	ldrbeq	r3, [r3, #10]
 800b1bc:	b2db      	uxtbne	r3, r3
 800b1be:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b1c2:	eba5 0309 	sub.w	r3, r5, r9
 800b1c6:	9308      	str	r3, [sp, #32]
 800b1c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1ca:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b1cc:	2b47      	cmp	r3, #71	; 0x47
 800b1ce:	f040 81ae 	bne.w	800b52e <_vfprintf_r+0x93e>
 800b1d2:	1ceb      	adds	r3, r5, #3
 800b1d4:	db03      	blt.n	800b1de <_vfprintf_r+0x5ee>
 800b1d6:	9b07      	ldr	r3, [sp, #28]
 800b1d8:	429d      	cmp	r5, r3
 800b1da:	f340 81d3 	ble.w	800b584 <_vfprintf_r+0x994>
 800b1de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1e0:	3b02      	subs	r3, #2
 800b1e2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b1e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b1e6:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800b1ea:	f021 0120 	bic.w	r1, r1, #32
 800b1ee:	2941      	cmp	r1, #65	; 0x41
 800b1f0:	bf08      	it	eq
 800b1f2:	320f      	addeq	r2, #15
 800b1f4:	f105 33ff 	add.w	r3, r5, #4294967295
 800b1f8:	bf06      	itte	eq
 800b1fa:	b2d2      	uxtbeq	r2, r2
 800b1fc:	2101      	moveq	r1, #1
 800b1fe:	2100      	movne	r1, #0
 800b200:	2b00      	cmp	r3, #0
 800b202:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800b206:	bfb4      	ite	lt
 800b208:	222d      	movlt	r2, #45	; 0x2d
 800b20a:	222b      	movge	r2, #43	; 0x2b
 800b20c:	9320      	str	r3, [sp, #128]	; 0x80
 800b20e:	bfb8      	it	lt
 800b210:	f1c5 0301 	rsblt	r3, r5, #1
 800b214:	2b09      	cmp	r3, #9
 800b216:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800b21a:	f340 81a1 	ble.w	800b560 <_vfprintf_r+0x970>
 800b21e:	260a      	movs	r6, #10
 800b220:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800b224:	fb93 f5f6 	sdiv	r5, r3, r6
 800b228:	4611      	mov	r1, r2
 800b22a:	fb06 3015 	mls	r0, r6, r5, r3
 800b22e:	3030      	adds	r0, #48	; 0x30
 800b230:	f801 0c01 	strb.w	r0, [r1, #-1]
 800b234:	4618      	mov	r0, r3
 800b236:	2863      	cmp	r0, #99	; 0x63
 800b238:	462b      	mov	r3, r5
 800b23a:	f102 32ff 	add.w	r2, r2, #4294967295
 800b23e:	dcf1      	bgt.n	800b224 <_vfprintf_r+0x634>
 800b240:	3330      	adds	r3, #48	; 0x30
 800b242:	1e88      	subs	r0, r1, #2
 800b244:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b248:	4603      	mov	r3, r0
 800b24a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800b24e:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800b252:	42ab      	cmp	r3, r5
 800b254:	f0c0 817f 	bcc.w	800b556 <_vfprintf_r+0x966>
 800b258:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800b25c:	1a52      	subs	r2, r2, r1
 800b25e:	42a8      	cmp	r0, r5
 800b260:	bf88      	it	hi
 800b262:	2200      	movhi	r2, #0
 800b264:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800b268:	441a      	add	r2, r3
 800b26a:	ab22      	add	r3, sp, #136	; 0x88
 800b26c:	1ad3      	subs	r3, r2, r3
 800b26e:	9a08      	ldr	r2, [sp, #32]
 800b270:	931a      	str	r3, [sp, #104]	; 0x68
 800b272:	2a01      	cmp	r2, #1
 800b274:	4413      	add	r3, r2
 800b276:	9307      	str	r3, [sp, #28]
 800b278:	dc02      	bgt.n	800b280 <_vfprintf_r+0x690>
 800b27a:	f018 0f01 	tst.w	r8, #1
 800b27e:	d003      	beq.n	800b288 <_vfprintf_r+0x698>
 800b280:	9b07      	ldr	r3, [sp, #28]
 800b282:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b284:	4413      	add	r3, r2
 800b286:	9307      	str	r3, [sp, #28]
 800b288:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800b28c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b290:	9315      	str	r3, [sp, #84]	; 0x54
 800b292:	2300      	movs	r3, #0
 800b294:	461d      	mov	r5, r3
 800b296:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800b29a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b29c:	b113      	cbz	r3, 800b2a4 <_vfprintf_r+0x6b4>
 800b29e:	232d      	movs	r3, #45	; 0x2d
 800b2a0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800b2a4:	2600      	movs	r6, #0
 800b2a6:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800b2aa:	9b07      	ldr	r3, [sp, #28]
 800b2ac:	42b3      	cmp	r3, r6
 800b2ae:	bfb8      	it	lt
 800b2b0:	4633      	movlt	r3, r6
 800b2b2:	9315      	str	r3, [sp, #84]	; 0x54
 800b2b4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800b2b8:	b113      	cbz	r3, 800b2c0 <_vfprintf_r+0x6d0>
 800b2ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2bc:	3301      	adds	r3, #1
 800b2be:	9315      	str	r3, [sp, #84]	; 0x54
 800b2c0:	f018 0302 	ands.w	r3, r8, #2
 800b2c4:	931c      	str	r3, [sp, #112]	; 0x70
 800b2c6:	bf1e      	ittt	ne
 800b2c8:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800b2ca:	3302      	addne	r3, #2
 800b2cc:	9315      	strne	r3, [sp, #84]	; 0x54
 800b2ce:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800b2d2:	931d      	str	r3, [sp, #116]	; 0x74
 800b2d4:	d121      	bne.n	800b31a <_vfprintf_r+0x72a>
 800b2d6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800b2da:	1a9b      	subs	r3, r3, r2
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	9317      	str	r3, [sp, #92]	; 0x5c
 800b2e0:	dd1b      	ble.n	800b31a <_vfprintf_r+0x72a>
 800b2e2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b2e6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b2e8:	3301      	adds	r3, #1
 800b2ea:	2810      	cmp	r0, #16
 800b2ec:	483e      	ldr	r0, [pc, #248]	; (800b3e8 <_vfprintf_r+0x7f8>)
 800b2ee:	f104 0108 	add.w	r1, r4, #8
 800b2f2:	6020      	str	r0, [r4, #0]
 800b2f4:	f300 82df 	bgt.w	800b8b6 <_vfprintf_r+0xcc6>
 800b2f8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b2fa:	2b07      	cmp	r3, #7
 800b2fc:	4402      	add	r2, r0
 800b2fe:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b302:	6060      	str	r0, [r4, #4]
 800b304:	f340 82ec 	ble.w	800b8e0 <_vfprintf_r+0xcf0>
 800b308:	4651      	mov	r1, sl
 800b30a:	4658      	mov	r0, fp
 800b30c:	aa26      	add	r2, sp, #152	; 0x98
 800b30e:	f002 fffe 	bl	800e30e <__sprint_r>
 800b312:	2800      	cmp	r0, #0
 800b314:	f040 8622 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800b318:	ac29      	add	r4, sp, #164	; 0xa4
 800b31a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800b31e:	b173      	cbz	r3, 800b33e <_vfprintf_r+0x74e>
 800b320:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800b324:	6023      	str	r3, [r4, #0]
 800b326:	2301      	movs	r3, #1
 800b328:	6063      	str	r3, [r4, #4]
 800b32a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b32c:	3301      	adds	r3, #1
 800b32e:	9328      	str	r3, [sp, #160]	; 0xa0
 800b330:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b332:	3301      	adds	r3, #1
 800b334:	2b07      	cmp	r3, #7
 800b336:	9327      	str	r3, [sp, #156]	; 0x9c
 800b338:	f300 82d4 	bgt.w	800b8e4 <_vfprintf_r+0xcf4>
 800b33c:	3408      	adds	r4, #8
 800b33e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b340:	b16b      	cbz	r3, 800b35e <_vfprintf_r+0x76e>
 800b342:	ab1f      	add	r3, sp, #124	; 0x7c
 800b344:	6023      	str	r3, [r4, #0]
 800b346:	2302      	movs	r3, #2
 800b348:	6063      	str	r3, [r4, #4]
 800b34a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b34c:	3302      	adds	r3, #2
 800b34e:	9328      	str	r3, [sp, #160]	; 0xa0
 800b350:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b352:	3301      	adds	r3, #1
 800b354:	2b07      	cmp	r3, #7
 800b356:	9327      	str	r3, [sp, #156]	; 0x9c
 800b358:	f300 82ce 	bgt.w	800b8f8 <_vfprintf_r+0xd08>
 800b35c:	3408      	adds	r4, #8
 800b35e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b360:	2b80      	cmp	r3, #128	; 0x80
 800b362:	d121      	bne.n	800b3a8 <_vfprintf_r+0x7b8>
 800b364:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800b368:	1a9b      	subs	r3, r3, r2
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	9317      	str	r3, [sp, #92]	; 0x5c
 800b36e:	dd1b      	ble.n	800b3a8 <_vfprintf_r+0x7b8>
 800b370:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b374:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b376:	3301      	adds	r3, #1
 800b378:	2810      	cmp	r0, #16
 800b37a:	481c      	ldr	r0, [pc, #112]	; (800b3ec <_vfprintf_r+0x7fc>)
 800b37c:	f104 0108 	add.w	r1, r4, #8
 800b380:	6020      	str	r0, [r4, #0]
 800b382:	f300 82c3 	bgt.w	800b90c <_vfprintf_r+0xd1c>
 800b386:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b388:	2b07      	cmp	r3, #7
 800b38a:	4402      	add	r2, r0
 800b38c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b390:	6060      	str	r0, [r4, #4]
 800b392:	f340 82d0 	ble.w	800b936 <_vfprintf_r+0xd46>
 800b396:	4651      	mov	r1, sl
 800b398:	4658      	mov	r0, fp
 800b39a:	aa26      	add	r2, sp, #152	; 0x98
 800b39c:	f002 ffb7 	bl	800e30e <__sprint_r>
 800b3a0:	2800      	cmp	r0, #0
 800b3a2:	f040 85db 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800b3a6:	ac29      	add	r4, sp, #164	; 0xa4
 800b3a8:	9b07      	ldr	r3, [sp, #28]
 800b3aa:	1af6      	subs	r6, r6, r3
 800b3ac:	2e00      	cmp	r6, #0
 800b3ae:	dd28      	ble.n	800b402 <_vfprintf_r+0x812>
 800b3b0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b3b4:	480d      	ldr	r0, [pc, #52]	; (800b3ec <_vfprintf_r+0x7fc>)
 800b3b6:	2e10      	cmp	r6, #16
 800b3b8:	f103 0301 	add.w	r3, r3, #1
 800b3bc:	f104 0108 	add.w	r1, r4, #8
 800b3c0:	6020      	str	r0, [r4, #0]
 800b3c2:	f300 82ba 	bgt.w	800b93a <_vfprintf_r+0xd4a>
 800b3c6:	6066      	str	r6, [r4, #4]
 800b3c8:	2b07      	cmp	r3, #7
 800b3ca:	4416      	add	r6, r2
 800b3cc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b3d0:	f340 82c6 	ble.w	800b960 <_vfprintf_r+0xd70>
 800b3d4:	e00c      	b.n	800b3f0 <_vfprintf_r+0x800>
 800b3d6:	bf00      	nop
 800b3d8:	08011ce5 	.word	0x08011ce5
 800b3dc:	08011cd4 	.word	0x08011cd4
 800b3e0:	40300000 	.word	0x40300000
 800b3e4:	3fe00000 	.word	0x3fe00000
 800b3e8:	08011d18 	.word	0x08011d18
 800b3ec:	08011d28 	.word	0x08011d28
 800b3f0:	4651      	mov	r1, sl
 800b3f2:	4658      	mov	r0, fp
 800b3f4:	aa26      	add	r2, sp, #152	; 0x98
 800b3f6:	f002 ff8a 	bl	800e30e <__sprint_r>
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	f040 85ae 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800b400:	ac29      	add	r4, sp, #164	; 0xa4
 800b402:	f418 7f80 	tst.w	r8, #256	; 0x100
 800b406:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800b408:	f040 82b0 	bne.w	800b96c <_vfprintf_r+0xd7c>
 800b40c:	9b07      	ldr	r3, [sp, #28]
 800b40e:	f8c4 9000 	str.w	r9, [r4]
 800b412:	441e      	add	r6, r3
 800b414:	6063      	str	r3, [r4, #4]
 800b416:	9628      	str	r6, [sp, #160]	; 0xa0
 800b418:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b41a:	3301      	adds	r3, #1
 800b41c:	2b07      	cmp	r3, #7
 800b41e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b420:	f300 82ea 	bgt.w	800b9f8 <_vfprintf_r+0xe08>
 800b424:	3408      	adds	r4, #8
 800b426:	f018 0f04 	tst.w	r8, #4
 800b42a:	f040 8578 	bne.w	800bf1e <_vfprintf_r+0x132e>
 800b42e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800b432:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b434:	428a      	cmp	r2, r1
 800b436:	bfac      	ite	ge
 800b438:	189b      	addge	r3, r3, r2
 800b43a:	185b      	addlt	r3, r3, r1
 800b43c:	9313      	str	r3, [sp, #76]	; 0x4c
 800b43e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b440:	b13b      	cbz	r3, 800b452 <_vfprintf_r+0x862>
 800b442:	4651      	mov	r1, sl
 800b444:	4658      	mov	r0, fp
 800b446:	aa26      	add	r2, sp, #152	; 0x98
 800b448:	f002 ff61 	bl	800e30e <__sprint_r>
 800b44c:	2800      	cmp	r0, #0
 800b44e:	f040 8585 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800b452:	2300      	movs	r3, #0
 800b454:	9327      	str	r3, [sp, #156]	; 0x9c
 800b456:	2f00      	cmp	r7, #0
 800b458:	f040 859c 	bne.w	800bf94 <_vfprintf_r+0x13a4>
 800b45c:	ac29      	add	r4, sp, #164	; 0xa4
 800b45e:	e0e7      	b.n	800b630 <_vfprintf_r+0xa40>
 800b460:	4607      	mov	r7, r0
 800b462:	e62d      	b.n	800b0c0 <_vfprintf_r+0x4d0>
 800b464:	2306      	movs	r3, #6
 800b466:	e61d      	b.n	800b0a4 <_vfprintf_r+0x4b4>
 800b468:	f802 0c01 	strb.w	r0, [r2, #-1]
 800b46c:	e699      	b.n	800b1a2 <_vfprintf_r+0x5b2>
 800b46e:	f803 0b01 	strb.w	r0, [r3], #1
 800b472:	1aca      	subs	r2, r1, r3
 800b474:	2a00      	cmp	r2, #0
 800b476:	dafa      	bge.n	800b46e <_vfprintf_r+0x87e>
 800b478:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b47a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b47c:	3201      	adds	r2, #1
 800b47e:	f103 0301 	add.w	r3, r3, #1
 800b482:	bfb8      	it	lt
 800b484:	2300      	movlt	r3, #0
 800b486:	441d      	add	r5, r3
 800b488:	e69b      	b.n	800b1c2 <_vfprintf_r+0x5d2>
 800b48a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b48c:	462b      	mov	r3, r5
 800b48e:	2030      	movs	r0, #48	; 0x30
 800b490:	18a9      	adds	r1, r5, r2
 800b492:	e7ee      	b.n	800b472 <_vfprintf_r+0x882>
 800b494:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b496:	2b46      	cmp	r3, #70	; 0x46
 800b498:	d005      	beq.n	800b4a6 <_vfprintf_r+0x8b6>
 800b49a:	2b45      	cmp	r3, #69	; 0x45
 800b49c:	d11b      	bne.n	800b4d6 <_vfprintf_r+0x8e6>
 800b49e:	9b07      	ldr	r3, [sp, #28]
 800b4a0:	1c5e      	adds	r6, r3, #1
 800b4a2:	2302      	movs	r3, #2
 800b4a4:	e001      	b.n	800b4aa <_vfprintf_r+0x8ba>
 800b4a6:	2303      	movs	r3, #3
 800b4a8:	9e07      	ldr	r6, [sp, #28]
 800b4aa:	aa24      	add	r2, sp, #144	; 0x90
 800b4ac:	9204      	str	r2, [sp, #16]
 800b4ae:	aa21      	add	r2, sp, #132	; 0x84
 800b4b0:	9203      	str	r2, [sp, #12]
 800b4b2:	aa20      	add	r2, sp, #128	; 0x80
 800b4b4:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800b4b8:	9300      	str	r3, [sp, #0]
 800b4ba:	4658      	mov	r0, fp
 800b4bc:	462b      	mov	r3, r5
 800b4be:	9a08      	ldr	r2, [sp, #32]
 800b4c0:	f000 ff26 	bl	800c310 <_dtoa_r>
 800b4c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b4c6:	4681      	mov	r9, r0
 800b4c8:	2b47      	cmp	r3, #71	; 0x47
 800b4ca:	d106      	bne.n	800b4da <_vfprintf_r+0x8ea>
 800b4cc:	f018 0f01 	tst.w	r8, #1
 800b4d0:	d103      	bne.n	800b4da <_vfprintf_r+0x8ea>
 800b4d2:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800b4d4:	e675      	b.n	800b1c2 <_vfprintf_r+0x5d2>
 800b4d6:	9e07      	ldr	r6, [sp, #28]
 800b4d8:	e7e3      	b.n	800b4a2 <_vfprintf_r+0x8b2>
 800b4da:	eb09 0306 	add.w	r3, r9, r6
 800b4de:	930d      	str	r3, [sp, #52]	; 0x34
 800b4e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b4e2:	2b46      	cmp	r3, #70	; 0x46
 800b4e4:	d111      	bne.n	800b50a <_vfprintf_r+0x91a>
 800b4e6:	f899 3000 	ldrb.w	r3, [r9]
 800b4ea:	2b30      	cmp	r3, #48	; 0x30
 800b4ec:	d109      	bne.n	800b502 <_vfprintf_r+0x912>
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	4629      	mov	r1, r5
 800b4f4:	9808      	ldr	r0, [sp, #32]
 800b4f6:	f7f5 fa57 	bl	80009a8 <__aeabi_dcmpeq>
 800b4fa:	b910      	cbnz	r0, 800b502 <_vfprintf_r+0x912>
 800b4fc:	f1c6 0601 	rsb	r6, r6, #1
 800b500:	9620      	str	r6, [sp, #128]	; 0x80
 800b502:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b504:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b506:	441a      	add	r2, r3
 800b508:	920d      	str	r2, [sp, #52]	; 0x34
 800b50a:	2200      	movs	r2, #0
 800b50c:	2300      	movs	r3, #0
 800b50e:	4629      	mov	r1, r5
 800b510:	9808      	ldr	r0, [sp, #32]
 800b512:	f7f5 fa49 	bl	80009a8 <__aeabi_dcmpeq>
 800b516:	b108      	cbz	r0, 800b51c <_vfprintf_r+0x92c>
 800b518:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b51a:	9324      	str	r3, [sp, #144]	; 0x90
 800b51c:	2230      	movs	r2, #48	; 0x30
 800b51e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b520:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b522:	4299      	cmp	r1, r3
 800b524:	d9d5      	bls.n	800b4d2 <_vfprintf_r+0x8e2>
 800b526:	1c59      	adds	r1, r3, #1
 800b528:	9124      	str	r1, [sp, #144]	; 0x90
 800b52a:	701a      	strb	r2, [r3, #0]
 800b52c:	e7f7      	b.n	800b51e <_vfprintf_r+0x92e>
 800b52e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b530:	2b46      	cmp	r3, #70	; 0x46
 800b532:	f47f ae57 	bne.w	800b1e4 <_vfprintf_r+0x5f4>
 800b536:	9a07      	ldr	r2, [sp, #28]
 800b538:	f008 0301 	and.w	r3, r8, #1
 800b53c:	2d00      	cmp	r5, #0
 800b53e:	ea43 0302 	orr.w	r3, r3, r2
 800b542:	dd1a      	ble.n	800b57a <_vfprintf_r+0x98a>
 800b544:	2b00      	cmp	r3, #0
 800b546:	d034      	beq.n	800b5b2 <_vfprintf_r+0x9c2>
 800b548:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b54a:	18eb      	adds	r3, r5, r3
 800b54c:	441a      	add	r2, r3
 800b54e:	9207      	str	r2, [sp, #28]
 800b550:	2366      	movs	r3, #102	; 0x66
 800b552:	930b      	str	r3, [sp, #44]	; 0x2c
 800b554:	e033      	b.n	800b5be <_vfprintf_r+0x9ce>
 800b556:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b55a:	f802 6b01 	strb.w	r6, [r2], #1
 800b55e:	e678      	b.n	800b252 <_vfprintf_r+0x662>
 800b560:	b941      	cbnz	r1, 800b574 <_vfprintf_r+0x984>
 800b562:	2230      	movs	r2, #48	; 0x30
 800b564:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800b568:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800b56c:	3330      	adds	r3, #48	; 0x30
 800b56e:	f802 3b01 	strb.w	r3, [r2], #1
 800b572:	e67a      	b.n	800b26a <_vfprintf_r+0x67a>
 800b574:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800b578:	e7f8      	b.n	800b56c <_vfprintf_r+0x97c>
 800b57a:	b1e3      	cbz	r3, 800b5b6 <_vfprintf_r+0x9c6>
 800b57c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b57e:	9a07      	ldr	r2, [sp, #28]
 800b580:	3301      	adds	r3, #1
 800b582:	e7e3      	b.n	800b54c <_vfprintf_r+0x95c>
 800b584:	9b08      	ldr	r3, [sp, #32]
 800b586:	429d      	cmp	r5, r3
 800b588:	db07      	blt.n	800b59a <_vfprintf_r+0x9aa>
 800b58a:	f018 0f01 	tst.w	r8, #1
 800b58e:	d02d      	beq.n	800b5ec <_vfprintf_r+0x9fc>
 800b590:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b592:	18eb      	adds	r3, r5, r3
 800b594:	9307      	str	r3, [sp, #28]
 800b596:	2367      	movs	r3, #103	; 0x67
 800b598:	e7db      	b.n	800b552 <_vfprintf_r+0x962>
 800b59a:	9b08      	ldr	r3, [sp, #32]
 800b59c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b59e:	2d00      	cmp	r5, #0
 800b5a0:	4413      	add	r3, r2
 800b5a2:	9307      	str	r3, [sp, #28]
 800b5a4:	dcf7      	bgt.n	800b596 <_vfprintf_r+0x9a6>
 800b5a6:	9a07      	ldr	r2, [sp, #28]
 800b5a8:	f1c5 0301 	rsb	r3, r5, #1
 800b5ac:	441a      	add	r2, r3
 800b5ae:	4613      	mov	r3, r2
 800b5b0:	e7f0      	b.n	800b594 <_vfprintf_r+0x9a4>
 800b5b2:	9507      	str	r5, [sp, #28]
 800b5b4:	e7cc      	b.n	800b550 <_vfprintf_r+0x960>
 800b5b6:	2366      	movs	r3, #102	; 0x66
 800b5b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	9307      	str	r3, [sp, #28]
 800b5be:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800b5c2:	930d      	str	r3, [sp, #52]	; 0x34
 800b5c4:	d025      	beq.n	800b612 <_vfprintf_r+0xa22>
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	2d00      	cmp	r5, #0
 800b5ca:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800b5ce:	f77f ae64 	ble.w	800b29a <_vfprintf_r+0x6aa>
 800b5d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5d4:	781b      	ldrb	r3, [r3, #0]
 800b5d6:	2bff      	cmp	r3, #255	; 0xff
 800b5d8:	d10a      	bne.n	800b5f0 <_vfprintf_r+0xa00>
 800b5da:	9907      	ldr	r1, [sp, #28]
 800b5dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b5e0:	4413      	add	r3, r2
 800b5e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b5e4:	fb02 1303 	mla	r3, r2, r3, r1
 800b5e8:	9307      	str	r3, [sp, #28]
 800b5ea:	e656      	b.n	800b29a <_vfprintf_r+0x6aa>
 800b5ec:	9507      	str	r5, [sp, #28]
 800b5ee:	e7d2      	b.n	800b596 <_vfprintf_r+0x9a6>
 800b5f0:	42ab      	cmp	r3, r5
 800b5f2:	daf2      	bge.n	800b5da <_vfprintf_r+0x9ea>
 800b5f4:	1aed      	subs	r5, r5, r3
 800b5f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5f8:	785b      	ldrb	r3, [r3, #1]
 800b5fa:	b133      	cbz	r3, 800b60a <_vfprintf_r+0xa1a>
 800b5fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5fe:	3301      	adds	r3, #1
 800b600:	930d      	str	r3, [sp, #52]	; 0x34
 800b602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b604:	3301      	adds	r3, #1
 800b606:	930e      	str	r3, [sp, #56]	; 0x38
 800b608:	e7e3      	b.n	800b5d2 <_vfprintf_r+0x9e2>
 800b60a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b60c:	3301      	adds	r3, #1
 800b60e:	930c      	str	r3, [sp, #48]	; 0x30
 800b610:	e7df      	b.n	800b5d2 <_vfprintf_r+0x9e2>
 800b612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b614:	930c      	str	r3, [sp, #48]	; 0x30
 800b616:	e640      	b.n	800b29a <_vfprintf_r+0x6aa>
 800b618:	4632      	mov	r2, r6
 800b61a:	f852 3b04 	ldr.w	r3, [r2], #4
 800b61e:	f018 0f20 	tst.w	r8, #32
 800b622:	920a      	str	r2, [sp, #40]	; 0x28
 800b624:	d009      	beq.n	800b63a <_vfprintf_r+0xa4a>
 800b626:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b628:	4610      	mov	r0, r2
 800b62a:	17d1      	asrs	r1, r2, #31
 800b62c:	e9c3 0100 	strd	r0, r1, [r3]
 800b630:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b632:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800b636:	f7ff bb5a 	b.w	800acee <_vfprintf_r+0xfe>
 800b63a:	f018 0f10 	tst.w	r8, #16
 800b63e:	d002      	beq.n	800b646 <_vfprintf_r+0xa56>
 800b640:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b642:	601a      	str	r2, [r3, #0]
 800b644:	e7f4      	b.n	800b630 <_vfprintf_r+0xa40>
 800b646:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b64a:	d002      	beq.n	800b652 <_vfprintf_r+0xa62>
 800b64c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b64e:	801a      	strh	r2, [r3, #0]
 800b650:	e7ee      	b.n	800b630 <_vfprintf_r+0xa40>
 800b652:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b656:	d0f3      	beq.n	800b640 <_vfprintf_r+0xa50>
 800b658:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b65a:	701a      	strb	r2, [r3, #0]
 800b65c:	e7e8      	b.n	800b630 <_vfprintf_r+0xa40>
 800b65e:	f048 0810 	orr.w	r8, r8, #16
 800b662:	f018 0f20 	tst.w	r8, #32
 800b666:	d01e      	beq.n	800b6a6 <_vfprintf_r+0xab6>
 800b668:	3607      	adds	r6, #7
 800b66a:	f026 0307 	bic.w	r3, r6, #7
 800b66e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b672:	930a      	str	r3, [sp, #40]	; 0x28
 800b674:	2300      	movs	r3, #0
 800b676:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b67a:	2200      	movs	r2, #0
 800b67c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800b680:	9a07      	ldr	r2, [sp, #28]
 800b682:	3201      	adds	r2, #1
 800b684:	f000 849b 	beq.w	800bfbe <_vfprintf_r+0x13ce>
 800b688:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800b68c:	920c      	str	r2, [sp, #48]	; 0x30
 800b68e:	ea56 0207 	orrs.w	r2, r6, r7
 800b692:	f040 849a 	bne.w	800bfca <_vfprintf_r+0x13da>
 800b696:	9a07      	ldr	r2, [sp, #28]
 800b698:	2a00      	cmp	r2, #0
 800b69a:	f000 80f5 	beq.w	800b888 <_vfprintf_r+0xc98>
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	f040 8496 	bne.w	800bfd0 <_vfprintf_r+0x13e0>
 800b6a4:	e097      	b.n	800b7d6 <_vfprintf_r+0xbe6>
 800b6a6:	1d33      	adds	r3, r6, #4
 800b6a8:	f018 0f10 	tst.w	r8, #16
 800b6ac:	930a      	str	r3, [sp, #40]	; 0x28
 800b6ae:	d001      	beq.n	800b6b4 <_vfprintf_r+0xac4>
 800b6b0:	6836      	ldr	r6, [r6, #0]
 800b6b2:	e003      	b.n	800b6bc <_vfprintf_r+0xacc>
 800b6b4:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b6b8:	d002      	beq.n	800b6c0 <_vfprintf_r+0xad0>
 800b6ba:	8836      	ldrh	r6, [r6, #0]
 800b6bc:	2700      	movs	r7, #0
 800b6be:	e7d9      	b.n	800b674 <_vfprintf_r+0xa84>
 800b6c0:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b6c4:	d0f4      	beq.n	800b6b0 <_vfprintf_r+0xac0>
 800b6c6:	7836      	ldrb	r6, [r6, #0]
 800b6c8:	e7f8      	b.n	800b6bc <_vfprintf_r+0xacc>
 800b6ca:	4633      	mov	r3, r6
 800b6cc:	f853 6b04 	ldr.w	r6, [r3], #4
 800b6d0:	2278      	movs	r2, #120	; 0x78
 800b6d2:	930a      	str	r3, [sp, #40]	; 0x28
 800b6d4:	f647 0330 	movw	r3, #30768	; 0x7830
 800b6d8:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800b6dc:	4ba1      	ldr	r3, [pc, #644]	; (800b964 <_vfprintf_r+0xd74>)
 800b6de:	2700      	movs	r7, #0
 800b6e0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b6e2:	f048 0802 	orr.w	r8, r8, #2
 800b6e6:	2302      	movs	r3, #2
 800b6e8:	920b      	str	r2, [sp, #44]	; 0x2c
 800b6ea:	e7c6      	b.n	800b67a <_vfprintf_r+0xa8a>
 800b6ec:	4633      	mov	r3, r6
 800b6ee:	2500      	movs	r5, #0
 800b6f0:	f853 9b04 	ldr.w	r9, [r3], #4
 800b6f4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800b6f8:	930a      	str	r3, [sp, #40]	; 0x28
 800b6fa:	9b07      	ldr	r3, [sp, #28]
 800b6fc:	1c5e      	adds	r6, r3, #1
 800b6fe:	d010      	beq.n	800b722 <_vfprintf_r+0xb32>
 800b700:	461a      	mov	r2, r3
 800b702:	4629      	mov	r1, r5
 800b704:	4648      	mov	r0, r9
 800b706:	f001 ffe9 	bl	800d6dc <memchr>
 800b70a:	4607      	mov	r7, r0
 800b70c:	2800      	cmp	r0, #0
 800b70e:	f43f ac74 	beq.w	800affa <_vfprintf_r+0x40a>
 800b712:	eba0 0309 	sub.w	r3, r0, r9
 800b716:	462f      	mov	r7, r5
 800b718:	462e      	mov	r6, r5
 800b71a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800b71e:	9307      	str	r3, [sp, #28]
 800b720:	e5c3      	b.n	800b2aa <_vfprintf_r+0x6ba>
 800b722:	4648      	mov	r0, r9
 800b724:	f7f4 fd14 	bl	8000150 <strlen>
 800b728:	462f      	mov	r7, r5
 800b72a:	9007      	str	r0, [sp, #28]
 800b72c:	e465      	b.n	800affa <_vfprintf_r+0x40a>
 800b72e:	f048 0810 	orr.w	r8, r8, #16
 800b732:	f018 0f20 	tst.w	r8, #32
 800b736:	d007      	beq.n	800b748 <_vfprintf_r+0xb58>
 800b738:	3607      	adds	r6, #7
 800b73a:	f026 0307 	bic.w	r3, r6, #7
 800b73e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b742:	930a      	str	r3, [sp, #40]	; 0x28
 800b744:	2301      	movs	r3, #1
 800b746:	e798      	b.n	800b67a <_vfprintf_r+0xa8a>
 800b748:	1d33      	adds	r3, r6, #4
 800b74a:	f018 0f10 	tst.w	r8, #16
 800b74e:	930a      	str	r3, [sp, #40]	; 0x28
 800b750:	d001      	beq.n	800b756 <_vfprintf_r+0xb66>
 800b752:	6836      	ldr	r6, [r6, #0]
 800b754:	e003      	b.n	800b75e <_vfprintf_r+0xb6e>
 800b756:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b75a:	d002      	beq.n	800b762 <_vfprintf_r+0xb72>
 800b75c:	8836      	ldrh	r6, [r6, #0]
 800b75e:	2700      	movs	r7, #0
 800b760:	e7f0      	b.n	800b744 <_vfprintf_r+0xb54>
 800b762:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b766:	d0f4      	beq.n	800b752 <_vfprintf_r+0xb62>
 800b768:	7836      	ldrb	r6, [r6, #0]
 800b76a:	e7f8      	b.n	800b75e <_vfprintf_r+0xb6e>
 800b76c:	4b7e      	ldr	r3, [pc, #504]	; (800b968 <_vfprintf_r+0xd78>)
 800b76e:	f018 0f20 	tst.w	r8, #32
 800b772:	931b      	str	r3, [sp, #108]	; 0x6c
 800b774:	d019      	beq.n	800b7aa <_vfprintf_r+0xbba>
 800b776:	3607      	adds	r6, #7
 800b778:	f026 0307 	bic.w	r3, r6, #7
 800b77c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b780:	930a      	str	r3, [sp, #40]	; 0x28
 800b782:	f018 0f01 	tst.w	r8, #1
 800b786:	d00a      	beq.n	800b79e <_vfprintf_r+0xbae>
 800b788:	ea56 0307 	orrs.w	r3, r6, r7
 800b78c:	d007      	beq.n	800b79e <_vfprintf_r+0xbae>
 800b78e:	2330      	movs	r3, #48	; 0x30
 800b790:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800b794:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b796:	f048 0802 	orr.w	r8, r8, #2
 800b79a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800b79e:	2302      	movs	r3, #2
 800b7a0:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b7a4:	e769      	b.n	800b67a <_vfprintf_r+0xa8a>
 800b7a6:	4b6f      	ldr	r3, [pc, #444]	; (800b964 <_vfprintf_r+0xd74>)
 800b7a8:	e7e1      	b.n	800b76e <_vfprintf_r+0xb7e>
 800b7aa:	1d33      	adds	r3, r6, #4
 800b7ac:	f018 0f10 	tst.w	r8, #16
 800b7b0:	930a      	str	r3, [sp, #40]	; 0x28
 800b7b2:	d001      	beq.n	800b7b8 <_vfprintf_r+0xbc8>
 800b7b4:	6836      	ldr	r6, [r6, #0]
 800b7b6:	e003      	b.n	800b7c0 <_vfprintf_r+0xbd0>
 800b7b8:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b7bc:	d002      	beq.n	800b7c4 <_vfprintf_r+0xbd4>
 800b7be:	8836      	ldrh	r6, [r6, #0]
 800b7c0:	2700      	movs	r7, #0
 800b7c2:	e7de      	b.n	800b782 <_vfprintf_r+0xb92>
 800b7c4:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b7c8:	d0f4      	beq.n	800b7b4 <_vfprintf_r+0xbc4>
 800b7ca:	7836      	ldrb	r6, [r6, #0]
 800b7cc:	e7f8      	b.n	800b7c0 <_vfprintf_r+0xbd0>
 800b7ce:	2f00      	cmp	r7, #0
 800b7d0:	bf08      	it	eq
 800b7d2:	2e0a      	cmpeq	r6, #10
 800b7d4:	d206      	bcs.n	800b7e4 <_vfprintf_r+0xbf4>
 800b7d6:	3630      	adds	r6, #48	; 0x30
 800b7d8:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800b7dc:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800b7e0:	f000 bc14 	b.w	800c00c <_vfprintf_r+0x141c>
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	9308      	str	r3, [sp, #32]
 800b7e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b7ea:	ad52      	add	r5, sp, #328	; 0x148
 800b7ec:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800b7f0:	220a      	movs	r2, #10
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	4630      	mov	r0, r6
 800b7f6:	4639      	mov	r1, r7
 800b7f8:	f7f5 fcfa 	bl	80011f0 <__aeabi_uldivmod>
 800b7fc:	9b08      	ldr	r3, [sp, #32]
 800b7fe:	3230      	adds	r2, #48	; 0x30
 800b800:	3301      	adds	r3, #1
 800b802:	f105 39ff 	add.w	r9, r5, #4294967295
 800b806:	f805 2c01 	strb.w	r2, [r5, #-1]
 800b80a:	9308      	str	r3, [sp, #32]
 800b80c:	f1b8 0f00 	cmp.w	r8, #0
 800b810:	d019      	beq.n	800b846 <_vfprintf_r+0xc56>
 800b812:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b814:	9a08      	ldr	r2, [sp, #32]
 800b816:	781b      	ldrb	r3, [r3, #0]
 800b818:	429a      	cmp	r2, r3
 800b81a:	d114      	bne.n	800b846 <_vfprintf_r+0xc56>
 800b81c:	2aff      	cmp	r2, #255	; 0xff
 800b81e:	d012      	beq.n	800b846 <_vfprintf_r+0xc56>
 800b820:	2f00      	cmp	r7, #0
 800b822:	bf08      	it	eq
 800b824:	2e0a      	cmpeq	r6, #10
 800b826:	d30e      	bcc.n	800b846 <_vfprintf_r+0xc56>
 800b828:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b82a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b82c:	eba9 0903 	sub.w	r9, r9, r3
 800b830:	461a      	mov	r2, r3
 800b832:	4648      	mov	r0, r9
 800b834:	f002 fcdd 	bl	800e1f2 <strncpy>
 800b838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b83a:	785d      	ldrb	r5, [r3, #1]
 800b83c:	b195      	cbz	r5, 800b864 <_vfprintf_r+0xc74>
 800b83e:	3301      	adds	r3, #1
 800b840:	930e      	str	r3, [sp, #56]	; 0x38
 800b842:	2300      	movs	r3, #0
 800b844:	9308      	str	r3, [sp, #32]
 800b846:	220a      	movs	r2, #10
 800b848:	2300      	movs	r3, #0
 800b84a:	4630      	mov	r0, r6
 800b84c:	4639      	mov	r1, r7
 800b84e:	f7f5 fccf 	bl	80011f0 <__aeabi_uldivmod>
 800b852:	2f00      	cmp	r7, #0
 800b854:	bf08      	it	eq
 800b856:	2e0a      	cmpeq	r6, #10
 800b858:	f0c0 83d8 	bcc.w	800c00c <_vfprintf_r+0x141c>
 800b85c:	4606      	mov	r6, r0
 800b85e:	460f      	mov	r7, r1
 800b860:	464d      	mov	r5, r9
 800b862:	e7c5      	b.n	800b7f0 <_vfprintf_r+0xc00>
 800b864:	9508      	str	r5, [sp, #32]
 800b866:	e7ee      	b.n	800b846 <_vfprintf_r+0xc56>
 800b868:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b86a:	f006 030f 	and.w	r3, r6, #15
 800b86e:	5cd3      	ldrb	r3, [r2, r3]
 800b870:	093a      	lsrs	r2, r7, #4
 800b872:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b876:	0933      	lsrs	r3, r6, #4
 800b878:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800b87c:	461e      	mov	r6, r3
 800b87e:	4617      	mov	r7, r2
 800b880:	ea56 0307 	orrs.w	r3, r6, r7
 800b884:	d1f0      	bne.n	800b868 <_vfprintf_r+0xc78>
 800b886:	e3c1      	b.n	800c00c <_vfprintf_r+0x141c>
 800b888:	b933      	cbnz	r3, 800b898 <_vfprintf_r+0xca8>
 800b88a:	f018 0f01 	tst.w	r8, #1
 800b88e:	d003      	beq.n	800b898 <_vfprintf_r+0xca8>
 800b890:	2330      	movs	r3, #48	; 0x30
 800b892:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800b896:	e7a1      	b.n	800b7dc <_vfprintf_r+0xbec>
 800b898:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b89c:	e3b6      	b.n	800c00c <_vfprintf_r+0x141c>
 800b89e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	f000 837d 	beq.w	800bfa0 <_vfprintf_r+0x13b0>
 800b8a6:	2000      	movs	r0, #0
 800b8a8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800b8ac:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800b8b0:	960a      	str	r6, [sp, #40]	; 0x28
 800b8b2:	f7ff bb3b 	b.w	800af2c <_vfprintf_r+0x33c>
 800b8b6:	2010      	movs	r0, #16
 800b8b8:	2b07      	cmp	r3, #7
 800b8ba:	4402      	add	r2, r0
 800b8bc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b8c0:	6060      	str	r0, [r4, #4]
 800b8c2:	dd08      	ble.n	800b8d6 <_vfprintf_r+0xce6>
 800b8c4:	4651      	mov	r1, sl
 800b8c6:	4658      	mov	r0, fp
 800b8c8:	aa26      	add	r2, sp, #152	; 0x98
 800b8ca:	f002 fd20 	bl	800e30e <__sprint_r>
 800b8ce:	2800      	cmp	r0, #0
 800b8d0:	f040 8344 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800b8d4:	a929      	add	r1, sp, #164	; 0xa4
 800b8d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b8d8:	460c      	mov	r4, r1
 800b8da:	3b10      	subs	r3, #16
 800b8dc:	9317      	str	r3, [sp, #92]	; 0x5c
 800b8de:	e500      	b.n	800b2e2 <_vfprintf_r+0x6f2>
 800b8e0:	460c      	mov	r4, r1
 800b8e2:	e51a      	b.n	800b31a <_vfprintf_r+0x72a>
 800b8e4:	4651      	mov	r1, sl
 800b8e6:	4658      	mov	r0, fp
 800b8e8:	aa26      	add	r2, sp, #152	; 0x98
 800b8ea:	f002 fd10 	bl	800e30e <__sprint_r>
 800b8ee:	2800      	cmp	r0, #0
 800b8f0:	f040 8334 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800b8f4:	ac29      	add	r4, sp, #164	; 0xa4
 800b8f6:	e522      	b.n	800b33e <_vfprintf_r+0x74e>
 800b8f8:	4651      	mov	r1, sl
 800b8fa:	4658      	mov	r0, fp
 800b8fc:	aa26      	add	r2, sp, #152	; 0x98
 800b8fe:	f002 fd06 	bl	800e30e <__sprint_r>
 800b902:	2800      	cmp	r0, #0
 800b904:	f040 832a 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800b908:	ac29      	add	r4, sp, #164	; 0xa4
 800b90a:	e528      	b.n	800b35e <_vfprintf_r+0x76e>
 800b90c:	2010      	movs	r0, #16
 800b90e:	2b07      	cmp	r3, #7
 800b910:	4402      	add	r2, r0
 800b912:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b916:	6060      	str	r0, [r4, #4]
 800b918:	dd08      	ble.n	800b92c <_vfprintf_r+0xd3c>
 800b91a:	4651      	mov	r1, sl
 800b91c:	4658      	mov	r0, fp
 800b91e:	aa26      	add	r2, sp, #152	; 0x98
 800b920:	f002 fcf5 	bl	800e30e <__sprint_r>
 800b924:	2800      	cmp	r0, #0
 800b926:	f040 8319 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800b92a:	a929      	add	r1, sp, #164	; 0xa4
 800b92c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b92e:	460c      	mov	r4, r1
 800b930:	3b10      	subs	r3, #16
 800b932:	9317      	str	r3, [sp, #92]	; 0x5c
 800b934:	e51c      	b.n	800b370 <_vfprintf_r+0x780>
 800b936:	460c      	mov	r4, r1
 800b938:	e536      	b.n	800b3a8 <_vfprintf_r+0x7b8>
 800b93a:	2010      	movs	r0, #16
 800b93c:	2b07      	cmp	r3, #7
 800b93e:	4402      	add	r2, r0
 800b940:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b944:	6060      	str	r0, [r4, #4]
 800b946:	dd08      	ble.n	800b95a <_vfprintf_r+0xd6a>
 800b948:	4651      	mov	r1, sl
 800b94a:	4658      	mov	r0, fp
 800b94c:	aa26      	add	r2, sp, #152	; 0x98
 800b94e:	f002 fcde 	bl	800e30e <__sprint_r>
 800b952:	2800      	cmp	r0, #0
 800b954:	f040 8302 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800b958:	a929      	add	r1, sp, #164	; 0xa4
 800b95a:	460c      	mov	r4, r1
 800b95c:	3e10      	subs	r6, #16
 800b95e:	e527      	b.n	800b3b0 <_vfprintf_r+0x7c0>
 800b960:	460c      	mov	r4, r1
 800b962:	e54e      	b.n	800b402 <_vfprintf_r+0x812>
 800b964:	08011cd4 	.word	0x08011cd4
 800b968:	08011ce5 	.word	0x08011ce5
 800b96c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b96e:	2b65      	cmp	r3, #101	; 0x65
 800b970:	f340 8238 	ble.w	800bde4 <_vfprintf_r+0x11f4>
 800b974:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b978:	2200      	movs	r2, #0
 800b97a:	2300      	movs	r3, #0
 800b97c:	f7f5 f814 	bl	80009a8 <__aeabi_dcmpeq>
 800b980:	2800      	cmp	r0, #0
 800b982:	d06a      	beq.n	800ba5a <_vfprintf_r+0xe6a>
 800b984:	4b6e      	ldr	r3, [pc, #440]	; (800bb40 <_vfprintf_r+0xf50>)
 800b986:	6023      	str	r3, [r4, #0]
 800b988:	2301      	movs	r3, #1
 800b98a:	441e      	add	r6, r3
 800b98c:	6063      	str	r3, [r4, #4]
 800b98e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b990:	9628      	str	r6, [sp, #160]	; 0xa0
 800b992:	3301      	adds	r3, #1
 800b994:	2b07      	cmp	r3, #7
 800b996:	9327      	str	r3, [sp, #156]	; 0x9c
 800b998:	dc38      	bgt.n	800ba0c <_vfprintf_r+0xe1c>
 800b99a:	3408      	adds	r4, #8
 800b99c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b99e:	9a08      	ldr	r2, [sp, #32]
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	db03      	blt.n	800b9ac <_vfprintf_r+0xdbc>
 800b9a4:	f018 0f01 	tst.w	r8, #1
 800b9a8:	f43f ad3d 	beq.w	800b426 <_vfprintf_r+0x836>
 800b9ac:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b9ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b9b0:	6023      	str	r3, [r4, #0]
 800b9b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b9b4:	6063      	str	r3, [r4, #4]
 800b9b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b9b8:	4413      	add	r3, r2
 800b9ba:	9328      	str	r3, [sp, #160]	; 0xa0
 800b9bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b9be:	3301      	adds	r3, #1
 800b9c0:	2b07      	cmp	r3, #7
 800b9c2:	9327      	str	r3, [sp, #156]	; 0x9c
 800b9c4:	dc2c      	bgt.n	800ba20 <_vfprintf_r+0xe30>
 800b9c6:	3408      	adds	r4, #8
 800b9c8:	9b08      	ldr	r3, [sp, #32]
 800b9ca:	1e5d      	subs	r5, r3, #1
 800b9cc:	2d00      	cmp	r5, #0
 800b9ce:	f77f ad2a 	ble.w	800b426 <_vfprintf_r+0x836>
 800b9d2:	f04f 0910 	mov.w	r9, #16
 800b9d6:	4e5b      	ldr	r6, [pc, #364]	; (800bb44 <_vfprintf_r+0xf54>)
 800b9d8:	2d10      	cmp	r5, #16
 800b9da:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b9de:	f104 0108 	add.w	r1, r4, #8
 800b9e2:	f103 0301 	add.w	r3, r3, #1
 800b9e6:	6026      	str	r6, [r4, #0]
 800b9e8:	dc24      	bgt.n	800ba34 <_vfprintf_r+0xe44>
 800b9ea:	6065      	str	r5, [r4, #4]
 800b9ec:	2b07      	cmp	r3, #7
 800b9ee:	4415      	add	r5, r2
 800b9f0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b9f4:	f340 8290 	ble.w	800bf18 <_vfprintf_r+0x1328>
 800b9f8:	4651      	mov	r1, sl
 800b9fa:	4658      	mov	r0, fp
 800b9fc:	aa26      	add	r2, sp, #152	; 0x98
 800b9fe:	f002 fc86 	bl	800e30e <__sprint_r>
 800ba02:	2800      	cmp	r0, #0
 800ba04:	f040 82aa 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800ba08:	ac29      	add	r4, sp, #164	; 0xa4
 800ba0a:	e50c      	b.n	800b426 <_vfprintf_r+0x836>
 800ba0c:	4651      	mov	r1, sl
 800ba0e:	4658      	mov	r0, fp
 800ba10:	aa26      	add	r2, sp, #152	; 0x98
 800ba12:	f002 fc7c 	bl	800e30e <__sprint_r>
 800ba16:	2800      	cmp	r0, #0
 800ba18:	f040 82a0 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800ba1c:	ac29      	add	r4, sp, #164	; 0xa4
 800ba1e:	e7bd      	b.n	800b99c <_vfprintf_r+0xdac>
 800ba20:	4651      	mov	r1, sl
 800ba22:	4658      	mov	r0, fp
 800ba24:	aa26      	add	r2, sp, #152	; 0x98
 800ba26:	f002 fc72 	bl	800e30e <__sprint_r>
 800ba2a:	2800      	cmp	r0, #0
 800ba2c:	f040 8296 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800ba30:	ac29      	add	r4, sp, #164	; 0xa4
 800ba32:	e7c9      	b.n	800b9c8 <_vfprintf_r+0xdd8>
 800ba34:	3210      	adds	r2, #16
 800ba36:	2b07      	cmp	r3, #7
 800ba38:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ba3c:	f8c4 9004 	str.w	r9, [r4, #4]
 800ba40:	dd08      	ble.n	800ba54 <_vfprintf_r+0xe64>
 800ba42:	4651      	mov	r1, sl
 800ba44:	4658      	mov	r0, fp
 800ba46:	aa26      	add	r2, sp, #152	; 0x98
 800ba48:	f002 fc61 	bl	800e30e <__sprint_r>
 800ba4c:	2800      	cmp	r0, #0
 800ba4e:	f040 8285 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800ba52:	a929      	add	r1, sp, #164	; 0xa4
 800ba54:	460c      	mov	r4, r1
 800ba56:	3d10      	subs	r5, #16
 800ba58:	e7be      	b.n	800b9d8 <_vfprintf_r+0xde8>
 800ba5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	dc73      	bgt.n	800bb48 <_vfprintf_r+0xf58>
 800ba60:	4b37      	ldr	r3, [pc, #220]	; (800bb40 <_vfprintf_r+0xf50>)
 800ba62:	6023      	str	r3, [r4, #0]
 800ba64:	2301      	movs	r3, #1
 800ba66:	441e      	add	r6, r3
 800ba68:	6063      	str	r3, [r4, #4]
 800ba6a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ba6c:	9628      	str	r6, [sp, #160]	; 0xa0
 800ba6e:	3301      	adds	r3, #1
 800ba70:	2b07      	cmp	r3, #7
 800ba72:	9327      	str	r3, [sp, #156]	; 0x9c
 800ba74:	dc3c      	bgt.n	800baf0 <_vfprintf_r+0xf00>
 800ba76:	3408      	adds	r4, #8
 800ba78:	9908      	ldr	r1, [sp, #32]
 800ba7a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ba7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ba7e:	430a      	orrs	r2, r1
 800ba80:	f008 0101 	and.w	r1, r8, #1
 800ba84:	430a      	orrs	r2, r1
 800ba86:	f43f acce 	beq.w	800b426 <_vfprintf_r+0x836>
 800ba8a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ba8c:	6022      	str	r2, [r4, #0]
 800ba8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba90:	4413      	add	r3, r2
 800ba92:	9328      	str	r3, [sp, #160]	; 0xa0
 800ba94:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ba96:	6062      	str	r2, [r4, #4]
 800ba98:	3301      	adds	r3, #1
 800ba9a:	2b07      	cmp	r3, #7
 800ba9c:	9327      	str	r3, [sp, #156]	; 0x9c
 800ba9e:	dc31      	bgt.n	800bb04 <_vfprintf_r+0xf14>
 800baa0:	3408      	adds	r4, #8
 800baa2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800baa4:	2d00      	cmp	r5, #0
 800baa6:	da1a      	bge.n	800bade <_vfprintf_r+0xeee>
 800baa8:	4623      	mov	r3, r4
 800baaa:	4e26      	ldr	r6, [pc, #152]	; (800bb44 <_vfprintf_r+0xf54>)
 800baac:	426d      	negs	r5, r5
 800baae:	2d10      	cmp	r5, #16
 800bab0:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800bab4:	f104 0408 	add.w	r4, r4, #8
 800bab8:	f102 0201 	add.w	r2, r2, #1
 800babc:	601e      	str	r6, [r3, #0]
 800babe:	dc2b      	bgt.n	800bb18 <_vfprintf_r+0xf28>
 800bac0:	605d      	str	r5, [r3, #4]
 800bac2:	2a07      	cmp	r2, #7
 800bac4:	440d      	add	r5, r1
 800bac6:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800baca:	dd08      	ble.n	800bade <_vfprintf_r+0xeee>
 800bacc:	4651      	mov	r1, sl
 800bace:	4658      	mov	r0, fp
 800bad0:	aa26      	add	r2, sp, #152	; 0x98
 800bad2:	f002 fc1c 	bl	800e30e <__sprint_r>
 800bad6:	2800      	cmp	r0, #0
 800bad8:	f040 8240 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800badc:	ac29      	add	r4, sp, #164	; 0xa4
 800bade:	9b08      	ldr	r3, [sp, #32]
 800bae0:	9a08      	ldr	r2, [sp, #32]
 800bae2:	6063      	str	r3, [r4, #4]
 800bae4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bae6:	f8c4 9000 	str.w	r9, [r4]
 800baea:	4413      	add	r3, r2
 800baec:	9328      	str	r3, [sp, #160]	; 0xa0
 800baee:	e493      	b.n	800b418 <_vfprintf_r+0x828>
 800baf0:	4651      	mov	r1, sl
 800baf2:	4658      	mov	r0, fp
 800baf4:	aa26      	add	r2, sp, #152	; 0x98
 800baf6:	f002 fc0a 	bl	800e30e <__sprint_r>
 800bafa:	2800      	cmp	r0, #0
 800bafc:	f040 822e 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bb00:	ac29      	add	r4, sp, #164	; 0xa4
 800bb02:	e7b9      	b.n	800ba78 <_vfprintf_r+0xe88>
 800bb04:	4651      	mov	r1, sl
 800bb06:	4658      	mov	r0, fp
 800bb08:	aa26      	add	r2, sp, #152	; 0x98
 800bb0a:	f002 fc00 	bl	800e30e <__sprint_r>
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	f040 8224 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bb14:	ac29      	add	r4, sp, #164	; 0xa4
 800bb16:	e7c4      	b.n	800baa2 <_vfprintf_r+0xeb2>
 800bb18:	2010      	movs	r0, #16
 800bb1a:	2a07      	cmp	r2, #7
 800bb1c:	4401      	add	r1, r0
 800bb1e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800bb22:	6058      	str	r0, [r3, #4]
 800bb24:	dd08      	ble.n	800bb38 <_vfprintf_r+0xf48>
 800bb26:	4651      	mov	r1, sl
 800bb28:	4658      	mov	r0, fp
 800bb2a:	aa26      	add	r2, sp, #152	; 0x98
 800bb2c:	f002 fbef 	bl	800e30e <__sprint_r>
 800bb30:	2800      	cmp	r0, #0
 800bb32:	f040 8213 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bb36:	ac29      	add	r4, sp, #164	; 0xa4
 800bb38:	4623      	mov	r3, r4
 800bb3a:	3d10      	subs	r5, #16
 800bb3c:	e7b7      	b.n	800baae <_vfprintf_r+0xebe>
 800bb3e:	bf00      	nop
 800bb40:	08011cf6 	.word	0x08011cf6
 800bb44:	08011d28 	.word	0x08011d28
 800bb48:	9b08      	ldr	r3, [sp, #32]
 800bb4a:	42ab      	cmp	r3, r5
 800bb4c:	bfa8      	it	ge
 800bb4e:	462b      	movge	r3, r5
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	9307      	str	r3, [sp, #28]
 800bb54:	dd0a      	ble.n	800bb6c <_vfprintf_r+0xf7c>
 800bb56:	441e      	add	r6, r3
 800bb58:	e9c4 9300 	strd	r9, r3, [r4]
 800bb5c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800bb5e:	9628      	str	r6, [sp, #160]	; 0xa0
 800bb60:	3301      	adds	r3, #1
 800bb62:	2b07      	cmp	r3, #7
 800bb64:	9327      	str	r3, [sp, #156]	; 0x9c
 800bb66:	f300 8088 	bgt.w	800bc7a <_vfprintf_r+0x108a>
 800bb6a:	3408      	adds	r4, #8
 800bb6c:	9b07      	ldr	r3, [sp, #28]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	bfb4      	ite	lt
 800bb72:	462e      	movlt	r6, r5
 800bb74:	1aee      	subge	r6, r5, r3
 800bb76:	2e00      	cmp	r6, #0
 800bb78:	dd19      	ble.n	800bbae <_vfprintf_r+0xfbe>
 800bb7a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800bb7e:	4898      	ldr	r0, [pc, #608]	; (800bde0 <_vfprintf_r+0x11f0>)
 800bb80:	2e10      	cmp	r6, #16
 800bb82:	f103 0301 	add.w	r3, r3, #1
 800bb86:	f104 0108 	add.w	r1, r4, #8
 800bb8a:	6020      	str	r0, [r4, #0]
 800bb8c:	dc7f      	bgt.n	800bc8e <_vfprintf_r+0x109e>
 800bb8e:	6066      	str	r6, [r4, #4]
 800bb90:	2b07      	cmp	r3, #7
 800bb92:	4416      	add	r6, r2
 800bb94:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800bb98:	f340 808c 	ble.w	800bcb4 <_vfprintf_r+0x10c4>
 800bb9c:	4651      	mov	r1, sl
 800bb9e:	4658      	mov	r0, fp
 800bba0:	aa26      	add	r2, sp, #152	; 0x98
 800bba2:	f002 fbb4 	bl	800e30e <__sprint_r>
 800bba6:	2800      	cmp	r0, #0
 800bba8:	f040 81d8 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bbac:	ac29      	add	r4, sp, #164	; 0xa4
 800bbae:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800bbb2:	444d      	add	r5, r9
 800bbb4:	d00a      	beq.n	800bbcc <_vfprintf_r+0xfdc>
 800bbb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d17d      	bne.n	800bcb8 <_vfprintf_r+0x10c8>
 800bbbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d17d      	bne.n	800bcbe <_vfprintf_r+0x10ce>
 800bbc2:	9b08      	ldr	r3, [sp, #32]
 800bbc4:	444b      	add	r3, r9
 800bbc6:	429d      	cmp	r5, r3
 800bbc8:	bf28      	it	cs
 800bbca:	461d      	movcs	r5, r3
 800bbcc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bbce:	9a08      	ldr	r2, [sp, #32]
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	db02      	blt.n	800bbda <_vfprintf_r+0xfea>
 800bbd4:	f018 0f01 	tst.w	r8, #1
 800bbd8:	d00e      	beq.n	800bbf8 <_vfprintf_r+0x1008>
 800bbda:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800bbdc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bbde:	6023      	str	r3, [r4, #0]
 800bbe0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bbe2:	6063      	str	r3, [r4, #4]
 800bbe4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bbe6:	4413      	add	r3, r2
 800bbe8:	9328      	str	r3, [sp, #160]	; 0xa0
 800bbea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800bbec:	3301      	adds	r3, #1
 800bbee:	2b07      	cmp	r3, #7
 800bbf0:	9327      	str	r3, [sp, #156]	; 0x9c
 800bbf2:	f300 80e0 	bgt.w	800bdb6 <_vfprintf_r+0x11c6>
 800bbf6:	3408      	adds	r4, #8
 800bbf8:	9b08      	ldr	r3, [sp, #32]
 800bbfa:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800bbfc:	eb09 0203 	add.w	r2, r9, r3
 800bc00:	1b9e      	subs	r6, r3, r6
 800bc02:	1b52      	subs	r2, r2, r5
 800bc04:	4296      	cmp	r6, r2
 800bc06:	bfa8      	it	ge
 800bc08:	4616      	movge	r6, r2
 800bc0a:	2e00      	cmp	r6, #0
 800bc0c:	dd0b      	ble.n	800bc26 <_vfprintf_r+0x1036>
 800bc0e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bc10:	e9c4 5600 	strd	r5, r6, [r4]
 800bc14:	4433      	add	r3, r6
 800bc16:	9328      	str	r3, [sp, #160]	; 0xa0
 800bc18:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800bc1a:	3301      	adds	r3, #1
 800bc1c:	2b07      	cmp	r3, #7
 800bc1e:	9327      	str	r3, [sp, #156]	; 0x9c
 800bc20:	f300 80d3 	bgt.w	800bdca <_vfprintf_r+0x11da>
 800bc24:	3408      	adds	r4, #8
 800bc26:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800bc28:	9b08      	ldr	r3, [sp, #32]
 800bc2a:	2e00      	cmp	r6, #0
 800bc2c:	eba3 0505 	sub.w	r5, r3, r5
 800bc30:	bfa8      	it	ge
 800bc32:	1bad      	subge	r5, r5, r6
 800bc34:	2d00      	cmp	r5, #0
 800bc36:	f77f abf6 	ble.w	800b426 <_vfprintf_r+0x836>
 800bc3a:	f04f 0910 	mov.w	r9, #16
 800bc3e:	4e68      	ldr	r6, [pc, #416]	; (800bde0 <_vfprintf_r+0x11f0>)
 800bc40:	2d10      	cmp	r5, #16
 800bc42:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800bc46:	f104 0108 	add.w	r1, r4, #8
 800bc4a:	f103 0301 	add.w	r3, r3, #1
 800bc4e:	6026      	str	r6, [r4, #0]
 800bc50:	f77f aecb 	ble.w	800b9ea <_vfprintf_r+0xdfa>
 800bc54:	3210      	adds	r2, #16
 800bc56:	2b07      	cmp	r3, #7
 800bc58:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800bc5c:	f8c4 9004 	str.w	r9, [r4, #4]
 800bc60:	dd08      	ble.n	800bc74 <_vfprintf_r+0x1084>
 800bc62:	4651      	mov	r1, sl
 800bc64:	4658      	mov	r0, fp
 800bc66:	aa26      	add	r2, sp, #152	; 0x98
 800bc68:	f002 fb51 	bl	800e30e <__sprint_r>
 800bc6c:	2800      	cmp	r0, #0
 800bc6e:	f040 8175 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bc72:	a929      	add	r1, sp, #164	; 0xa4
 800bc74:	460c      	mov	r4, r1
 800bc76:	3d10      	subs	r5, #16
 800bc78:	e7e2      	b.n	800bc40 <_vfprintf_r+0x1050>
 800bc7a:	4651      	mov	r1, sl
 800bc7c:	4658      	mov	r0, fp
 800bc7e:	aa26      	add	r2, sp, #152	; 0x98
 800bc80:	f002 fb45 	bl	800e30e <__sprint_r>
 800bc84:	2800      	cmp	r0, #0
 800bc86:	f040 8169 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bc8a:	ac29      	add	r4, sp, #164	; 0xa4
 800bc8c:	e76e      	b.n	800bb6c <_vfprintf_r+0xf7c>
 800bc8e:	2010      	movs	r0, #16
 800bc90:	2b07      	cmp	r3, #7
 800bc92:	4402      	add	r2, r0
 800bc94:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800bc98:	6060      	str	r0, [r4, #4]
 800bc9a:	dd08      	ble.n	800bcae <_vfprintf_r+0x10be>
 800bc9c:	4651      	mov	r1, sl
 800bc9e:	4658      	mov	r0, fp
 800bca0:	aa26      	add	r2, sp, #152	; 0x98
 800bca2:	f002 fb34 	bl	800e30e <__sprint_r>
 800bca6:	2800      	cmp	r0, #0
 800bca8:	f040 8158 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bcac:	a929      	add	r1, sp, #164	; 0xa4
 800bcae:	460c      	mov	r4, r1
 800bcb0:	3e10      	subs	r6, #16
 800bcb2:	e762      	b.n	800bb7a <_vfprintf_r+0xf8a>
 800bcb4:	460c      	mov	r4, r1
 800bcb6:	e77a      	b.n	800bbae <_vfprintf_r+0xfbe>
 800bcb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d04b      	beq.n	800bd56 <_vfprintf_r+0x1166>
 800bcbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bcc0:	3b01      	subs	r3, #1
 800bcc2:	930c      	str	r3, [sp, #48]	; 0x30
 800bcc4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bcc6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bcc8:	6023      	str	r3, [r4, #0]
 800bcca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bccc:	6063      	str	r3, [r4, #4]
 800bcce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bcd0:	4413      	add	r3, r2
 800bcd2:	9328      	str	r3, [sp, #160]	; 0xa0
 800bcd4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	2b07      	cmp	r3, #7
 800bcda:	9327      	str	r3, [sp, #156]	; 0x9c
 800bcdc:	dc42      	bgt.n	800bd64 <_vfprintf_r+0x1174>
 800bcde:	3408      	adds	r4, #8
 800bce0:	9b08      	ldr	r3, [sp, #32]
 800bce2:	444b      	add	r3, r9
 800bce4:	1b5a      	subs	r2, r3, r5
 800bce6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bce8:	781b      	ldrb	r3, [r3, #0]
 800bcea:	4293      	cmp	r3, r2
 800bcec:	bfa8      	it	ge
 800bcee:	4613      	movge	r3, r2
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	461e      	mov	r6, r3
 800bcf4:	dd0a      	ble.n	800bd0c <_vfprintf_r+0x111c>
 800bcf6:	e9c4 5300 	strd	r5, r3, [r4]
 800bcfa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bcfc:	4433      	add	r3, r6
 800bcfe:	9328      	str	r3, [sp, #160]	; 0xa0
 800bd00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800bd02:	3301      	adds	r3, #1
 800bd04:	2b07      	cmp	r3, #7
 800bd06:	9327      	str	r3, [sp, #156]	; 0x9c
 800bd08:	dc36      	bgt.n	800bd78 <_vfprintf_r+0x1188>
 800bd0a:	3408      	adds	r4, #8
 800bd0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd0e:	2e00      	cmp	r6, #0
 800bd10:	781b      	ldrb	r3, [r3, #0]
 800bd12:	bfb4      	ite	lt
 800bd14:	461e      	movlt	r6, r3
 800bd16:	1b9e      	subge	r6, r3, r6
 800bd18:	2e00      	cmp	r6, #0
 800bd1a:	dd18      	ble.n	800bd4e <_vfprintf_r+0x115e>
 800bd1c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800bd20:	482f      	ldr	r0, [pc, #188]	; (800bde0 <_vfprintf_r+0x11f0>)
 800bd22:	2e10      	cmp	r6, #16
 800bd24:	f102 0201 	add.w	r2, r2, #1
 800bd28:	f104 0108 	add.w	r1, r4, #8
 800bd2c:	6020      	str	r0, [r4, #0]
 800bd2e:	dc2d      	bgt.n	800bd8c <_vfprintf_r+0x119c>
 800bd30:	4433      	add	r3, r6
 800bd32:	2a07      	cmp	r2, #7
 800bd34:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800bd38:	6066      	str	r6, [r4, #4]
 800bd3a:	dd3a      	ble.n	800bdb2 <_vfprintf_r+0x11c2>
 800bd3c:	4651      	mov	r1, sl
 800bd3e:	4658      	mov	r0, fp
 800bd40:	aa26      	add	r2, sp, #152	; 0x98
 800bd42:	f002 fae4 	bl	800e30e <__sprint_r>
 800bd46:	2800      	cmp	r0, #0
 800bd48:	f040 8108 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bd4c:	ac29      	add	r4, sp, #164	; 0xa4
 800bd4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd50:	781b      	ldrb	r3, [r3, #0]
 800bd52:	441d      	add	r5, r3
 800bd54:	e72f      	b.n	800bbb6 <_vfprintf_r+0xfc6>
 800bd56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd58:	3b01      	subs	r3, #1
 800bd5a:	930e      	str	r3, [sp, #56]	; 0x38
 800bd5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd5e:	3b01      	subs	r3, #1
 800bd60:	930d      	str	r3, [sp, #52]	; 0x34
 800bd62:	e7af      	b.n	800bcc4 <_vfprintf_r+0x10d4>
 800bd64:	4651      	mov	r1, sl
 800bd66:	4658      	mov	r0, fp
 800bd68:	aa26      	add	r2, sp, #152	; 0x98
 800bd6a:	f002 fad0 	bl	800e30e <__sprint_r>
 800bd6e:	2800      	cmp	r0, #0
 800bd70:	f040 80f4 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bd74:	ac29      	add	r4, sp, #164	; 0xa4
 800bd76:	e7b3      	b.n	800bce0 <_vfprintf_r+0x10f0>
 800bd78:	4651      	mov	r1, sl
 800bd7a:	4658      	mov	r0, fp
 800bd7c:	aa26      	add	r2, sp, #152	; 0x98
 800bd7e:	f002 fac6 	bl	800e30e <__sprint_r>
 800bd82:	2800      	cmp	r0, #0
 800bd84:	f040 80ea 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bd88:	ac29      	add	r4, sp, #164	; 0xa4
 800bd8a:	e7bf      	b.n	800bd0c <_vfprintf_r+0x111c>
 800bd8c:	2010      	movs	r0, #16
 800bd8e:	2a07      	cmp	r2, #7
 800bd90:	4403      	add	r3, r0
 800bd92:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800bd96:	6060      	str	r0, [r4, #4]
 800bd98:	dd08      	ble.n	800bdac <_vfprintf_r+0x11bc>
 800bd9a:	4651      	mov	r1, sl
 800bd9c:	4658      	mov	r0, fp
 800bd9e:	aa26      	add	r2, sp, #152	; 0x98
 800bda0:	f002 fab5 	bl	800e30e <__sprint_r>
 800bda4:	2800      	cmp	r0, #0
 800bda6:	f040 80d9 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bdaa:	a929      	add	r1, sp, #164	; 0xa4
 800bdac:	460c      	mov	r4, r1
 800bdae:	3e10      	subs	r6, #16
 800bdb0:	e7b4      	b.n	800bd1c <_vfprintf_r+0x112c>
 800bdb2:	460c      	mov	r4, r1
 800bdb4:	e7cb      	b.n	800bd4e <_vfprintf_r+0x115e>
 800bdb6:	4651      	mov	r1, sl
 800bdb8:	4658      	mov	r0, fp
 800bdba:	aa26      	add	r2, sp, #152	; 0x98
 800bdbc:	f002 faa7 	bl	800e30e <__sprint_r>
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	f040 80cb 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bdc6:	ac29      	add	r4, sp, #164	; 0xa4
 800bdc8:	e716      	b.n	800bbf8 <_vfprintf_r+0x1008>
 800bdca:	4651      	mov	r1, sl
 800bdcc:	4658      	mov	r0, fp
 800bdce:	aa26      	add	r2, sp, #152	; 0x98
 800bdd0:	f002 fa9d 	bl	800e30e <__sprint_r>
 800bdd4:	2800      	cmp	r0, #0
 800bdd6:	f040 80c1 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800bdda:	ac29      	add	r4, sp, #164	; 0xa4
 800bddc:	e723      	b.n	800bc26 <_vfprintf_r+0x1036>
 800bdde:	bf00      	nop
 800bde0:	08011d28 	.word	0x08011d28
 800bde4:	9a08      	ldr	r2, [sp, #32]
 800bde6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800bde8:	2a01      	cmp	r2, #1
 800bdea:	f106 0601 	add.w	r6, r6, #1
 800bdee:	f103 0301 	add.w	r3, r3, #1
 800bdf2:	f104 0508 	add.w	r5, r4, #8
 800bdf6:	dc03      	bgt.n	800be00 <_vfprintf_r+0x1210>
 800bdf8:	f018 0f01 	tst.w	r8, #1
 800bdfc:	f000 8081 	beq.w	800bf02 <_vfprintf_r+0x1312>
 800be00:	2201      	movs	r2, #1
 800be02:	2b07      	cmp	r3, #7
 800be04:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800be08:	f8c4 9000 	str.w	r9, [r4]
 800be0c:	6062      	str	r2, [r4, #4]
 800be0e:	dd08      	ble.n	800be22 <_vfprintf_r+0x1232>
 800be10:	4651      	mov	r1, sl
 800be12:	4658      	mov	r0, fp
 800be14:	aa26      	add	r2, sp, #152	; 0x98
 800be16:	f002 fa7a 	bl	800e30e <__sprint_r>
 800be1a:	2800      	cmp	r0, #0
 800be1c:	f040 809e 	bne.w	800bf5c <_vfprintf_r+0x136c>
 800be20:	ad29      	add	r5, sp, #164	; 0xa4
 800be22:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800be24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800be26:	602b      	str	r3, [r5, #0]
 800be28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800be2a:	606b      	str	r3, [r5, #4]
 800be2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800be2e:	4413      	add	r3, r2
 800be30:	9328      	str	r3, [sp, #160]	; 0xa0
 800be32:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800be34:	3301      	adds	r3, #1
 800be36:	2b07      	cmp	r3, #7
 800be38:	9327      	str	r3, [sp, #156]	; 0x9c
 800be3a:	dc32      	bgt.n	800bea2 <_vfprintf_r+0x12b2>
 800be3c:	3508      	adds	r5, #8
 800be3e:	9b08      	ldr	r3, [sp, #32]
 800be40:	2200      	movs	r2, #0
 800be42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800be46:	1e5c      	subs	r4, r3, #1
 800be48:	2300      	movs	r3, #0
 800be4a:	f7f4 fdad 	bl	80009a8 <__aeabi_dcmpeq>
 800be4e:	2800      	cmp	r0, #0
 800be50:	d130      	bne.n	800beb4 <_vfprintf_r+0x12c4>
 800be52:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800be54:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800be56:	9a08      	ldr	r2, [sp, #32]
 800be58:	3101      	adds	r1, #1
 800be5a:	3b01      	subs	r3, #1
 800be5c:	f109 0001 	add.w	r0, r9, #1
 800be60:	4413      	add	r3, r2
 800be62:	2907      	cmp	r1, #7
 800be64:	e9c5 0400 	strd	r0, r4, [r5]
 800be68:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800be6c:	dd52      	ble.n	800bf14 <_vfprintf_r+0x1324>
 800be6e:	4651      	mov	r1, sl
 800be70:	4658      	mov	r0, fp
 800be72:	aa26      	add	r2, sp, #152	; 0x98
 800be74:	f002 fa4b 	bl	800e30e <__sprint_r>
 800be78:	2800      	cmp	r0, #0
 800be7a:	d16f      	bne.n	800bf5c <_vfprintf_r+0x136c>
 800be7c:	ad29      	add	r5, sp, #164	; 0xa4
 800be7e:	ab22      	add	r3, sp, #136	; 0x88
 800be80:	602b      	str	r3, [r5, #0]
 800be82:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800be84:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800be86:	606b      	str	r3, [r5, #4]
 800be88:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800be8a:	4413      	add	r3, r2
 800be8c:	9328      	str	r3, [sp, #160]	; 0xa0
 800be8e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800be90:	3301      	adds	r3, #1
 800be92:	2b07      	cmp	r3, #7
 800be94:	9327      	str	r3, [sp, #156]	; 0x9c
 800be96:	f73f adaf 	bgt.w	800b9f8 <_vfprintf_r+0xe08>
 800be9a:	f105 0408 	add.w	r4, r5, #8
 800be9e:	f7ff bac2 	b.w	800b426 <_vfprintf_r+0x836>
 800bea2:	4651      	mov	r1, sl
 800bea4:	4658      	mov	r0, fp
 800bea6:	aa26      	add	r2, sp, #152	; 0x98
 800bea8:	f002 fa31 	bl	800e30e <__sprint_r>
 800beac:	2800      	cmp	r0, #0
 800beae:	d155      	bne.n	800bf5c <_vfprintf_r+0x136c>
 800beb0:	ad29      	add	r5, sp, #164	; 0xa4
 800beb2:	e7c4      	b.n	800be3e <_vfprintf_r+0x124e>
 800beb4:	2c00      	cmp	r4, #0
 800beb6:	dde2      	ble.n	800be7e <_vfprintf_r+0x128e>
 800beb8:	f04f 0910 	mov.w	r9, #16
 800bebc:	4e5a      	ldr	r6, [pc, #360]	; (800c028 <_vfprintf_r+0x1438>)
 800bebe:	2c10      	cmp	r4, #16
 800bec0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800bec4:	f105 0108 	add.w	r1, r5, #8
 800bec8:	f103 0301 	add.w	r3, r3, #1
 800becc:	602e      	str	r6, [r5, #0]
 800bece:	dc07      	bgt.n	800bee0 <_vfprintf_r+0x12f0>
 800bed0:	606c      	str	r4, [r5, #4]
 800bed2:	2b07      	cmp	r3, #7
 800bed4:	4414      	add	r4, r2
 800bed6:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800beda:	dcc8      	bgt.n	800be6e <_vfprintf_r+0x127e>
 800bedc:	460d      	mov	r5, r1
 800bede:	e7ce      	b.n	800be7e <_vfprintf_r+0x128e>
 800bee0:	3210      	adds	r2, #16
 800bee2:	2b07      	cmp	r3, #7
 800bee4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800bee8:	f8c5 9004 	str.w	r9, [r5, #4]
 800beec:	dd06      	ble.n	800befc <_vfprintf_r+0x130c>
 800beee:	4651      	mov	r1, sl
 800bef0:	4658      	mov	r0, fp
 800bef2:	aa26      	add	r2, sp, #152	; 0x98
 800bef4:	f002 fa0b 	bl	800e30e <__sprint_r>
 800bef8:	bb80      	cbnz	r0, 800bf5c <_vfprintf_r+0x136c>
 800befa:	a929      	add	r1, sp, #164	; 0xa4
 800befc:	460d      	mov	r5, r1
 800befe:	3c10      	subs	r4, #16
 800bf00:	e7dd      	b.n	800bebe <_vfprintf_r+0x12ce>
 800bf02:	2201      	movs	r2, #1
 800bf04:	2b07      	cmp	r3, #7
 800bf06:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800bf0a:	f8c4 9000 	str.w	r9, [r4]
 800bf0e:	6062      	str	r2, [r4, #4]
 800bf10:	ddb5      	ble.n	800be7e <_vfprintf_r+0x128e>
 800bf12:	e7ac      	b.n	800be6e <_vfprintf_r+0x127e>
 800bf14:	3508      	adds	r5, #8
 800bf16:	e7b2      	b.n	800be7e <_vfprintf_r+0x128e>
 800bf18:	460c      	mov	r4, r1
 800bf1a:	f7ff ba84 	b.w	800b426 <_vfprintf_r+0x836>
 800bf1e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800bf22:	1a9d      	subs	r5, r3, r2
 800bf24:	2d00      	cmp	r5, #0
 800bf26:	f77f aa82 	ble.w	800b42e <_vfprintf_r+0x83e>
 800bf2a:	f04f 0810 	mov.w	r8, #16
 800bf2e:	4e3f      	ldr	r6, [pc, #252]	; (800c02c <_vfprintf_r+0x143c>)
 800bf30:	2d10      	cmp	r5, #16
 800bf32:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800bf36:	6026      	str	r6, [r4, #0]
 800bf38:	f103 0301 	add.w	r3, r3, #1
 800bf3c:	dc17      	bgt.n	800bf6e <_vfprintf_r+0x137e>
 800bf3e:	6065      	str	r5, [r4, #4]
 800bf40:	2b07      	cmp	r3, #7
 800bf42:	4415      	add	r5, r2
 800bf44:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800bf48:	f77f aa71 	ble.w	800b42e <_vfprintf_r+0x83e>
 800bf4c:	4651      	mov	r1, sl
 800bf4e:	4658      	mov	r0, fp
 800bf50:	aa26      	add	r2, sp, #152	; 0x98
 800bf52:	f002 f9dc 	bl	800e30e <__sprint_r>
 800bf56:	2800      	cmp	r0, #0
 800bf58:	f43f aa69 	beq.w	800b42e <_vfprintf_r+0x83e>
 800bf5c:	2f00      	cmp	r7, #0
 800bf5e:	f43f a884 	beq.w	800b06a <_vfprintf_r+0x47a>
 800bf62:	4639      	mov	r1, r7
 800bf64:	4658      	mov	r0, fp
 800bf66:	f001 f91b 	bl	800d1a0 <_free_r>
 800bf6a:	f7ff b87e 	b.w	800b06a <_vfprintf_r+0x47a>
 800bf6e:	3210      	adds	r2, #16
 800bf70:	2b07      	cmp	r3, #7
 800bf72:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800bf76:	f8c4 8004 	str.w	r8, [r4, #4]
 800bf7a:	dc02      	bgt.n	800bf82 <_vfprintf_r+0x1392>
 800bf7c:	3408      	adds	r4, #8
 800bf7e:	3d10      	subs	r5, #16
 800bf80:	e7d6      	b.n	800bf30 <_vfprintf_r+0x1340>
 800bf82:	4651      	mov	r1, sl
 800bf84:	4658      	mov	r0, fp
 800bf86:	aa26      	add	r2, sp, #152	; 0x98
 800bf88:	f002 f9c1 	bl	800e30e <__sprint_r>
 800bf8c:	2800      	cmp	r0, #0
 800bf8e:	d1e5      	bne.n	800bf5c <_vfprintf_r+0x136c>
 800bf90:	ac29      	add	r4, sp, #164	; 0xa4
 800bf92:	e7f4      	b.n	800bf7e <_vfprintf_r+0x138e>
 800bf94:	4639      	mov	r1, r7
 800bf96:	4658      	mov	r0, fp
 800bf98:	f001 f902 	bl	800d1a0 <_free_r>
 800bf9c:	f7ff ba5e 	b.w	800b45c <_vfprintf_r+0x86c>
 800bfa0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bfa2:	b91b      	cbnz	r3, 800bfac <_vfprintf_r+0x13bc>
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	9327      	str	r3, [sp, #156]	; 0x9c
 800bfa8:	f7ff b85f 	b.w	800b06a <_vfprintf_r+0x47a>
 800bfac:	4651      	mov	r1, sl
 800bfae:	4658      	mov	r0, fp
 800bfb0:	aa26      	add	r2, sp, #152	; 0x98
 800bfb2:	f002 f9ac 	bl	800e30e <__sprint_r>
 800bfb6:	2800      	cmp	r0, #0
 800bfb8:	d0f4      	beq.n	800bfa4 <_vfprintf_r+0x13b4>
 800bfba:	f7ff b856 	b.w	800b06a <_vfprintf_r+0x47a>
 800bfbe:	ea56 0207 	orrs.w	r2, r6, r7
 800bfc2:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800bfc6:	f43f ab6a 	beq.w	800b69e <_vfprintf_r+0xaae>
 800bfca:	2b01      	cmp	r3, #1
 800bfcc:	f43f abff 	beq.w	800b7ce <_vfprintf_r+0xbde>
 800bfd0:	2b02      	cmp	r3, #2
 800bfd2:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800bfd6:	f43f ac47 	beq.w	800b868 <_vfprintf_r+0xc78>
 800bfda:	08f2      	lsrs	r2, r6, #3
 800bfdc:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800bfe0:	08f8      	lsrs	r0, r7, #3
 800bfe2:	f006 0307 	and.w	r3, r6, #7
 800bfe6:	4607      	mov	r7, r0
 800bfe8:	4616      	mov	r6, r2
 800bfea:	3330      	adds	r3, #48	; 0x30
 800bfec:	ea56 0207 	orrs.w	r2, r6, r7
 800bff0:	4649      	mov	r1, r9
 800bff2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800bff6:	d1f0      	bne.n	800bfda <_vfprintf_r+0x13ea>
 800bff8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bffa:	07d0      	lsls	r0, r2, #31
 800bffc:	d506      	bpl.n	800c00c <_vfprintf_r+0x141c>
 800bffe:	2b30      	cmp	r3, #48	; 0x30
 800c000:	d004      	beq.n	800c00c <_vfprintf_r+0x141c>
 800c002:	2330      	movs	r3, #48	; 0x30
 800c004:	f809 3c01 	strb.w	r3, [r9, #-1]
 800c008:	f1a1 0902 	sub.w	r9, r1, #2
 800c00c:	2700      	movs	r7, #0
 800c00e:	ab52      	add	r3, sp, #328	; 0x148
 800c010:	eba3 0309 	sub.w	r3, r3, r9
 800c014:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800c018:	9e07      	ldr	r6, [sp, #28]
 800c01a:	9307      	str	r3, [sp, #28]
 800c01c:	463d      	mov	r5, r7
 800c01e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800c022:	f7ff b942 	b.w	800b2aa <_vfprintf_r+0x6ba>
 800c026:	bf00      	nop
 800c028:	08011d28 	.word	0x08011d28
 800c02c:	08011d18 	.word	0x08011d18

0800c030 <__sbprintf>:
 800c030:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c032:	461f      	mov	r7, r3
 800c034:	898b      	ldrh	r3, [r1, #12]
 800c036:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800c03a:	f023 0302 	bic.w	r3, r3, #2
 800c03e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c042:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c044:	4615      	mov	r5, r2
 800c046:	9319      	str	r3, [sp, #100]	; 0x64
 800c048:	89cb      	ldrh	r3, [r1, #14]
 800c04a:	4606      	mov	r6, r0
 800c04c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c050:	69cb      	ldr	r3, [r1, #28]
 800c052:	a816      	add	r0, sp, #88	; 0x58
 800c054:	9307      	str	r3, [sp, #28]
 800c056:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800c058:	460c      	mov	r4, r1
 800c05a:	9309      	str	r3, [sp, #36]	; 0x24
 800c05c:	ab1a      	add	r3, sp, #104	; 0x68
 800c05e:	9300      	str	r3, [sp, #0]
 800c060:	9304      	str	r3, [sp, #16]
 800c062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c066:	9302      	str	r3, [sp, #8]
 800c068:	9305      	str	r3, [sp, #20]
 800c06a:	2300      	movs	r3, #0
 800c06c:	9306      	str	r3, [sp, #24]
 800c06e:	f001 fac5 	bl	800d5fc <__retarget_lock_init_recursive>
 800c072:	462a      	mov	r2, r5
 800c074:	463b      	mov	r3, r7
 800c076:	4669      	mov	r1, sp
 800c078:	4630      	mov	r0, r6
 800c07a:	f7fe fdb9 	bl	800abf0 <_vfprintf_r>
 800c07e:	1e05      	subs	r5, r0, #0
 800c080:	db07      	blt.n	800c092 <__sbprintf+0x62>
 800c082:	4669      	mov	r1, sp
 800c084:	4630      	mov	r0, r6
 800c086:	f000 ff8f 	bl	800cfa8 <_fflush_r>
 800c08a:	2800      	cmp	r0, #0
 800c08c:	bf18      	it	ne
 800c08e:	f04f 35ff 	movne.w	r5, #4294967295
 800c092:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800c096:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c098:	065b      	lsls	r3, r3, #25
 800c09a:	bf42      	ittt	mi
 800c09c:	89a3      	ldrhmi	r3, [r4, #12]
 800c09e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800c0a2:	81a3      	strhmi	r3, [r4, #12]
 800c0a4:	f001 faab 	bl	800d5fe <__retarget_lock_close_recursive>
 800c0a8:	4628      	mov	r0, r5
 800c0aa:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800c0ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c0b0 <_vsnprintf_r>:
 800c0b0:	b530      	push	{r4, r5, lr}
 800c0b2:	1e14      	subs	r4, r2, #0
 800c0b4:	4605      	mov	r5, r0
 800c0b6:	b09b      	sub	sp, #108	; 0x6c
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	da05      	bge.n	800c0c8 <_vsnprintf_r+0x18>
 800c0bc:	238b      	movs	r3, #139	; 0x8b
 800c0be:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c2:	602b      	str	r3, [r5, #0]
 800c0c4:	b01b      	add	sp, #108	; 0x6c
 800c0c6:	bd30      	pop	{r4, r5, pc}
 800c0c8:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c0cc:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c0d0:	bf0c      	ite	eq
 800c0d2:	4623      	moveq	r3, r4
 800c0d4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c0d8:	9302      	str	r3, [sp, #8]
 800c0da:	9305      	str	r3, [sp, #20]
 800c0dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c0e0:	4602      	mov	r2, r0
 800c0e2:	9100      	str	r1, [sp, #0]
 800c0e4:	9104      	str	r1, [sp, #16]
 800c0e6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c0ea:	4669      	mov	r1, sp
 800c0ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c0ee:	4628      	mov	r0, r5
 800c0f0:	f7fd fb9a 	bl	8009828 <_svfprintf_r>
 800c0f4:	1c43      	adds	r3, r0, #1
 800c0f6:	bfbc      	itt	lt
 800c0f8:	238b      	movlt	r3, #139	; 0x8b
 800c0fa:	602b      	strlt	r3, [r5, #0]
 800c0fc:	2c00      	cmp	r4, #0
 800c0fe:	d0e1      	beq.n	800c0c4 <_vsnprintf_r+0x14>
 800c100:	2200      	movs	r2, #0
 800c102:	9b00      	ldr	r3, [sp, #0]
 800c104:	701a      	strb	r2, [r3, #0]
 800c106:	e7dd      	b.n	800c0c4 <_vsnprintf_r+0x14>

0800c108 <vsnprintf>:
 800c108:	b507      	push	{r0, r1, r2, lr}
 800c10a:	9300      	str	r3, [sp, #0]
 800c10c:	4613      	mov	r3, r2
 800c10e:	460a      	mov	r2, r1
 800c110:	4601      	mov	r1, r0
 800c112:	4803      	ldr	r0, [pc, #12]	; (800c120 <vsnprintf+0x18>)
 800c114:	6800      	ldr	r0, [r0, #0]
 800c116:	f7ff ffcb 	bl	800c0b0 <_vsnprintf_r>
 800c11a:	b003      	add	sp, #12
 800c11c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c120:	2000005c 	.word	0x2000005c

0800c124 <__swsetup_r>:
 800c124:	b538      	push	{r3, r4, r5, lr}
 800c126:	4b2a      	ldr	r3, [pc, #168]	; (800c1d0 <__swsetup_r+0xac>)
 800c128:	4605      	mov	r5, r0
 800c12a:	6818      	ldr	r0, [r3, #0]
 800c12c:	460c      	mov	r4, r1
 800c12e:	b118      	cbz	r0, 800c138 <__swsetup_r+0x14>
 800c130:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c132:	b90b      	cbnz	r3, 800c138 <__swsetup_r+0x14>
 800c134:	f000 ffa4 	bl	800d080 <__sinit>
 800c138:	89a3      	ldrh	r3, [r4, #12]
 800c13a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c13e:	0718      	lsls	r0, r3, #28
 800c140:	d422      	bmi.n	800c188 <__swsetup_r+0x64>
 800c142:	06d9      	lsls	r1, r3, #27
 800c144:	d407      	bmi.n	800c156 <__swsetup_r+0x32>
 800c146:	2309      	movs	r3, #9
 800c148:	602b      	str	r3, [r5, #0]
 800c14a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c14e:	f04f 30ff 	mov.w	r0, #4294967295
 800c152:	81a3      	strh	r3, [r4, #12]
 800c154:	e034      	b.n	800c1c0 <__swsetup_r+0x9c>
 800c156:	0758      	lsls	r0, r3, #29
 800c158:	d512      	bpl.n	800c180 <__swsetup_r+0x5c>
 800c15a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c15c:	b141      	cbz	r1, 800c170 <__swsetup_r+0x4c>
 800c15e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c162:	4299      	cmp	r1, r3
 800c164:	d002      	beq.n	800c16c <__swsetup_r+0x48>
 800c166:	4628      	mov	r0, r5
 800c168:	f001 f81a 	bl	800d1a0 <_free_r>
 800c16c:	2300      	movs	r3, #0
 800c16e:	6323      	str	r3, [r4, #48]	; 0x30
 800c170:	89a3      	ldrh	r3, [r4, #12]
 800c172:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c176:	81a3      	strh	r3, [r4, #12]
 800c178:	2300      	movs	r3, #0
 800c17a:	6063      	str	r3, [r4, #4]
 800c17c:	6923      	ldr	r3, [r4, #16]
 800c17e:	6023      	str	r3, [r4, #0]
 800c180:	89a3      	ldrh	r3, [r4, #12]
 800c182:	f043 0308 	orr.w	r3, r3, #8
 800c186:	81a3      	strh	r3, [r4, #12]
 800c188:	6923      	ldr	r3, [r4, #16]
 800c18a:	b94b      	cbnz	r3, 800c1a0 <__swsetup_r+0x7c>
 800c18c:	89a3      	ldrh	r3, [r4, #12]
 800c18e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c192:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c196:	d003      	beq.n	800c1a0 <__swsetup_r+0x7c>
 800c198:	4621      	mov	r1, r4
 800c19a:	4628      	mov	r0, r5
 800c19c:	f001 fa5e 	bl	800d65c <__smakebuf_r>
 800c1a0:	89a0      	ldrh	r0, [r4, #12]
 800c1a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c1a6:	f010 0301 	ands.w	r3, r0, #1
 800c1aa:	d00a      	beq.n	800c1c2 <__swsetup_r+0x9e>
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	60a3      	str	r3, [r4, #8]
 800c1b0:	6963      	ldr	r3, [r4, #20]
 800c1b2:	425b      	negs	r3, r3
 800c1b4:	61a3      	str	r3, [r4, #24]
 800c1b6:	6923      	ldr	r3, [r4, #16]
 800c1b8:	b943      	cbnz	r3, 800c1cc <__swsetup_r+0xa8>
 800c1ba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c1be:	d1c4      	bne.n	800c14a <__swsetup_r+0x26>
 800c1c0:	bd38      	pop	{r3, r4, r5, pc}
 800c1c2:	0781      	lsls	r1, r0, #30
 800c1c4:	bf58      	it	pl
 800c1c6:	6963      	ldrpl	r3, [r4, #20]
 800c1c8:	60a3      	str	r3, [r4, #8]
 800c1ca:	e7f4      	b.n	800c1b6 <__swsetup_r+0x92>
 800c1cc:	2000      	movs	r0, #0
 800c1ce:	e7f7      	b.n	800c1c0 <__swsetup_r+0x9c>
 800c1d0:	2000005c 	.word	0x2000005c

0800c1d4 <register_fini>:
 800c1d4:	4b02      	ldr	r3, [pc, #8]	; (800c1e0 <register_fini+0xc>)
 800c1d6:	b113      	cbz	r3, 800c1de <register_fini+0xa>
 800c1d8:	4802      	ldr	r0, [pc, #8]	; (800c1e4 <register_fini+0x10>)
 800c1da:	f000 b805 	b.w	800c1e8 <atexit>
 800c1de:	4770      	bx	lr
 800c1e0:	00000000 	.word	0x00000000
 800c1e4:	0800d0d1 	.word	0x0800d0d1

0800c1e8 <atexit>:
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	4601      	mov	r1, r0
 800c1ec:	461a      	mov	r2, r3
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f002 bddc 	b.w	800edac <__register_exitproc>

0800c1f4 <quorem>:
 800c1f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f8:	6903      	ldr	r3, [r0, #16]
 800c1fa:	690c      	ldr	r4, [r1, #16]
 800c1fc:	4607      	mov	r7, r0
 800c1fe:	42a3      	cmp	r3, r4
 800c200:	f2c0 8083 	blt.w	800c30a <quorem+0x116>
 800c204:	3c01      	subs	r4, #1
 800c206:	f100 0514 	add.w	r5, r0, #20
 800c20a:	f101 0814 	add.w	r8, r1, #20
 800c20e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c212:	9301      	str	r3, [sp, #4]
 800c214:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c218:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c21c:	3301      	adds	r3, #1
 800c21e:	429a      	cmp	r2, r3
 800c220:	fbb2 f6f3 	udiv	r6, r2, r3
 800c224:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c228:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c22c:	d332      	bcc.n	800c294 <quorem+0xa0>
 800c22e:	f04f 0e00 	mov.w	lr, #0
 800c232:	4640      	mov	r0, r8
 800c234:	46ac      	mov	ip, r5
 800c236:	46f2      	mov	sl, lr
 800c238:	f850 2b04 	ldr.w	r2, [r0], #4
 800c23c:	b293      	uxth	r3, r2
 800c23e:	fb06 e303 	mla	r3, r6, r3, lr
 800c242:	0c12      	lsrs	r2, r2, #16
 800c244:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c248:	fb06 e202 	mla	r2, r6, r2, lr
 800c24c:	b29b      	uxth	r3, r3
 800c24e:	ebaa 0303 	sub.w	r3, sl, r3
 800c252:	f8dc a000 	ldr.w	sl, [ip]
 800c256:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c25a:	fa1f fa8a 	uxth.w	sl, sl
 800c25e:	4453      	add	r3, sl
 800c260:	fa1f fa82 	uxth.w	sl, r2
 800c264:	f8dc 2000 	ldr.w	r2, [ip]
 800c268:	4581      	cmp	r9, r0
 800c26a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800c26e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c272:	b29b      	uxth	r3, r3
 800c274:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c278:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c27c:	f84c 3b04 	str.w	r3, [ip], #4
 800c280:	d2da      	bcs.n	800c238 <quorem+0x44>
 800c282:	f855 300b 	ldr.w	r3, [r5, fp]
 800c286:	b92b      	cbnz	r3, 800c294 <quorem+0xa0>
 800c288:	9b01      	ldr	r3, [sp, #4]
 800c28a:	3b04      	subs	r3, #4
 800c28c:	429d      	cmp	r5, r3
 800c28e:	461a      	mov	r2, r3
 800c290:	d32f      	bcc.n	800c2f2 <quorem+0xfe>
 800c292:	613c      	str	r4, [r7, #16]
 800c294:	4638      	mov	r0, r7
 800c296:	f001 fc83 	bl	800dba0 <__mcmp>
 800c29a:	2800      	cmp	r0, #0
 800c29c:	db25      	blt.n	800c2ea <quorem+0xf6>
 800c29e:	4628      	mov	r0, r5
 800c2a0:	f04f 0c00 	mov.w	ip, #0
 800c2a4:	3601      	adds	r6, #1
 800c2a6:	f858 1b04 	ldr.w	r1, [r8], #4
 800c2aa:	f8d0 e000 	ldr.w	lr, [r0]
 800c2ae:	b28b      	uxth	r3, r1
 800c2b0:	ebac 0303 	sub.w	r3, ip, r3
 800c2b4:	fa1f f28e 	uxth.w	r2, lr
 800c2b8:	4413      	add	r3, r2
 800c2ba:	0c0a      	lsrs	r2, r1, #16
 800c2bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c2c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c2c4:	b29b      	uxth	r3, r3
 800c2c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2ca:	45c1      	cmp	r9, r8
 800c2cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c2d0:	f840 3b04 	str.w	r3, [r0], #4
 800c2d4:	d2e7      	bcs.n	800c2a6 <quorem+0xb2>
 800c2d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c2da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c2de:	b922      	cbnz	r2, 800c2ea <quorem+0xf6>
 800c2e0:	3b04      	subs	r3, #4
 800c2e2:	429d      	cmp	r5, r3
 800c2e4:	461a      	mov	r2, r3
 800c2e6:	d30a      	bcc.n	800c2fe <quorem+0x10a>
 800c2e8:	613c      	str	r4, [r7, #16]
 800c2ea:	4630      	mov	r0, r6
 800c2ec:	b003      	add	sp, #12
 800c2ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2f2:	6812      	ldr	r2, [r2, #0]
 800c2f4:	3b04      	subs	r3, #4
 800c2f6:	2a00      	cmp	r2, #0
 800c2f8:	d1cb      	bne.n	800c292 <quorem+0x9e>
 800c2fa:	3c01      	subs	r4, #1
 800c2fc:	e7c6      	b.n	800c28c <quorem+0x98>
 800c2fe:	6812      	ldr	r2, [r2, #0]
 800c300:	3b04      	subs	r3, #4
 800c302:	2a00      	cmp	r2, #0
 800c304:	d1f0      	bne.n	800c2e8 <quorem+0xf4>
 800c306:	3c01      	subs	r4, #1
 800c308:	e7eb      	b.n	800c2e2 <quorem+0xee>
 800c30a:	2000      	movs	r0, #0
 800c30c:	e7ee      	b.n	800c2ec <quorem+0xf8>
	...

0800c310 <_dtoa_r>:
 800c310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c314:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800c316:	b097      	sub	sp, #92	; 0x5c
 800c318:	4681      	mov	r9, r0
 800c31a:	4614      	mov	r4, r2
 800c31c:	461d      	mov	r5, r3
 800c31e:	4692      	mov	sl, r2
 800c320:	469b      	mov	fp, r3
 800c322:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800c324:	b149      	cbz	r1, 800c33a <_dtoa_r+0x2a>
 800c326:	2301      	movs	r3, #1
 800c328:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c32a:	4093      	lsls	r3, r2
 800c32c:	608b      	str	r3, [r1, #8]
 800c32e:	604a      	str	r2, [r1, #4]
 800c330:	f001 fa2f 	bl	800d792 <_Bfree>
 800c334:	2300      	movs	r3, #0
 800c336:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800c33a:	1e2b      	subs	r3, r5, #0
 800c33c:	bfad      	iteet	ge
 800c33e:	2300      	movge	r3, #0
 800c340:	2201      	movlt	r2, #1
 800c342:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c346:	6033      	strge	r3, [r6, #0]
 800c348:	4ba3      	ldr	r3, [pc, #652]	; (800c5d8 <_dtoa_r+0x2c8>)
 800c34a:	bfb8      	it	lt
 800c34c:	6032      	strlt	r2, [r6, #0]
 800c34e:	ea33 030b 	bics.w	r3, r3, fp
 800c352:	f8cd b00c 	str.w	fp, [sp, #12]
 800c356:	d119      	bne.n	800c38c <_dtoa_r+0x7c>
 800c358:	f242 730f 	movw	r3, #9999	; 0x270f
 800c35c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c35e:	6013      	str	r3, [r2, #0]
 800c360:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c364:	4323      	orrs	r3, r4
 800c366:	f000 857b 	beq.w	800ce60 <_dtoa_r+0xb50>
 800c36a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c36c:	b90b      	cbnz	r3, 800c372 <_dtoa_r+0x62>
 800c36e:	4b9b      	ldr	r3, [pc, #620]	; (800c5dc <_dtoa_r+0x2cc>)
 800c370:	e020      	b.n	800c3b4 <_dtoa_r+0xa4>
 800c372:	4b9a      	ldr	r3, [pc, #616]	; (800c5dc <_dtoa_r+0x2cc>)
 800c374:	9306      	str	r3, [sp, #24]
 800c376:	3303      	adds	r3, #3
 800c378:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c37a:	6013      	str	r3, [r2, #0]
 800c37c:	9806      	ldr	r0, [sp, #24]
 800c37e:	b017      	add	sp, #92	; 0x5c
 800c380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c384:	4b96      	ldr	r3, [pc, #600]	; (800c5e0 <_dtoa_r+0x2d0>)
 800c386:	9306      	str	r3, [sp, #24]
 800c388:	3308      	adds	r3, #8
 800c38a:	e7f5      	b.n	800c378 <_dtoa_r+0x68>
 800c38c:	2200      	movs	r2, #0
 800c38e:	2300      	movs	r3, #0
 800c390:	4650      	mov	r0, sl
 800c392:	4659      	mov	r1, fp
 800c394:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800c398:	f7f4 fb06 	bl	80009a8 <__aeabi_dcmpeq>
 800c39c:	4607      	mov	r7, r0
 800c39e:	b158      	cbz	r0, 800c3b8 <_dtoa_r+0xa8>
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c3a4:	6013      	str	r3, [r2, #0]
 800c3a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	f000 8556 	beq.w	800ce5a <_dtoa_r+0xb4a>
 800c3ae:	488d      	ldr	r0, [pc, #564]	; (800c5e4 <_dtoa_r+0x2d4>)
 800c3b0:	6018      	str	r0, [r3, #0]
 800c3b2:	1e43      	subs	r3, r0, #1
 800c3b4:	9306      	str	r3, [sp, #24]
 800c3b6:	e7e1      	b.n	800c37c <_dtoa_r+0x6c>
 800c3b8:	ab14      	add	r3, sp, #80	; 0x50
 800c3ba:	9301      	str	r3, [sp, #4]
 800c3bc:	ab15      	add	r3, sp, #84	; 0x54
 800c3be:	9300      	str	r3, [sp, #0]
 800c3c0:	4648      	mov	r0, r9
 800c3c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c3c6:	f001 fc97 	bl	800dcf8 <__d2b>
 800c3ca:	9b03      	ldr	r3, [sp, #12]
 800c3cc:	4680      	mov	r8, r0
 800c3ce:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800c3d2:	2e00      	cmp	r6, #0
 800c3d4:	d07f      	beq.n	800c4d6 <_dtoa_r+0x1c6>
 800c3d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c3da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c3dc:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800c3e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c3e4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800c3e8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c3ec:	9713      	str	r7, [sp, #76]	; 0x4c
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	4b7d      	ldr	r3, [pc, #500]	; (800c5e8 <_dtoa_r+0x2d8>)
 800c3f2:	f7f3 feb9 	bl	8000168 <__aeabi_dsub>
 800c3f6:	a372      	add	r3, pc, #456	; (adr r3, 800c5c0 <_dtoa_r+0x2b0>)
 800c3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3fc:	f7f4 f86c 	bl	80004d8 <__aeabi_dmul>
 800c400:	a371      	add	r3, pc, #452	; (adr r3, 800c5c8 <_dtoa_r+0x2b8>)
 800c402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c406:	f7f3 feb1 	bl	800016c <__adddf3>
 800c40a:	4604      	mov	r4, r0
 800c40c:	4630      	mov	r0, r6
 800c40e:	460d      	mov	r5, r1
 800c410:	f7f3 fff8 	bl	8000404 <__aeabi_i2d>
 800c414:	a36e      	add	r3, pc, #440	; (adr r3, 800c5d0 <_dtoa_r+0x2c0>)
 800c416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41a:	f7f4 f85d 	bl	80004d8 <__aeabi_dmul>
 800c41e:	4602      	mov	r2, r0
 800c420:	460b      	mov	r3, r1
 800c422:	4620      	mov	r0, r4
 800c424:	4629      	mov	r1, r5
 800c426:	f7f3 fea1 	bl	800016c <__adddf3>
 800c42a:	4604      	mov	r4, r0
 800c42c:	460d      	mov	r5, r1
 800c42e:	f7f4 fb03 	bl	8000a38 <__aeabi_d2iz>
 800c432:	2200      	movs	r2, #0
 800c434:	9003      	str	r0, [sp, #12]
 800c436:	2300      	movs	r3, #0
 800c438:	4620      	mov	r0, r4
 800c43a:	4629      	mov	r1, r5
 800c43c:	f7f4 fabe 	bl	80009bc <__aeabi_dcmplt>
 800c440:	b150      	cbz	r0, 800c458 <_dtoa_r+0x148>
 800c442:	9803      	ldr	r0, [sp, #12]
 800c444:	f7f3 ffde 	bl	8000404 <__aeabi_i2d>
 800c448:	4622      	mov	r2, r4
 800c44a:	462b      	mov	r3, r5
 800c44c:	f7f4 faac 	bl	80009a8 <__aeabi_dcmpeq>
 800c450:	b910      	cbnz	r0, 800c458 <_dtoa_r+0x148>
 800c452:	9b03      	ldr	r3, [sp, #12]
 800c454:	3b01      	subs	r3, #1
 800c456:	9303      	str	r3, [sp, #12]
 800c458:	9b03      	ldr	r3, [sp, #12]
 800c45a:	2b16      	cmp	r3, #22
 800c45c:	d858      	bhi.n	800c510 <_dtoa_r+0x200>
 800c45e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c462:	9a03      	ldr	r2, [sp, #12]
 800c464:	4b61      	ldr	r3, [pc, #388]	; (800c5ec <_dtoa_r+0x2dc>)
 800c466:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46e:	f7f4 faa5 	bl	80009bc <__aeabi_dcmplt>
 800c472:	2800      	cmp	r0, #0
 800c474:	d04e      	beq.n	800c514 <_dtoa_r+0x204>
 800c476:	9b03      	ldr	r3, [sp, #12]
 800c478:	3b01      	subs	r3, #1
 800c47a:	9303      	str	r3, [sp, #12]
 800c47c:	2300      	movs	r3, #0
 800c47e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c480:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c482:	1b9e      	subs	r6, r3, r6
 800c484:	1e73      	subs	r3, r6, #1
 800c486:	9309      	str	r3, [sp, #36]	; 0x24
 800c488:	bf49      	itett	mi
 800c48a:	f1c6 0301 	rsbmi	r3, r6, #1
 800c48e:	2300      	movpl	r3, #0
 800c490:	9308      	strmi	r3, [sp, #32]
 800c492:	2300      	movmi	r3, #0
 800c494:	bf54      	ite	pl
 800c496:	9308      	strpl	r3, [sp, #32]
 800c498:	9309      	strmi	r3, [sp, #36]	; 0x24
 800c49a:	9b03      	ldr	r3, [sp, #12]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	db3b      	blt.n	800c518 <_dtoa_r+0x208>
 800c4a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4a2:	9a03      	ldr	r2, [sp, #12]
 800c4a4:	4413      	add	r3, r2
 800c4a6:	9309      	str	r3, [sp, #36]	; 0x24
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	920e      	str	r2, [sp, #56]	; 0x38
 800c4ac:	930a      	str	r3, [sp, #40]	; 0x28
 800c4ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c4b0:	2b09      	cmp	r3, #9
 800c4b2:	d86b      	bhi.n	800c58c <_dtoa_r+0x27c>
 800c4b4:	2b05      	cmp	r3, #5
 800c4b6:	bfc4      	itt	gt
 800c4b8:	3b04      	subgt	r3, #4
 800c4ba:	9320      	strgt	r3, [sp, #128]	; 0x80
 800c4bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c4be:	bfc8      	it	gt
 800c4c0:	2400      	movgt	r4, #0
 800c4c2:	f1a3 0302 	sub.w	r3, r3, #2
 800c4c6:	bfd8      	it	le
 800c4c8:	2401      	movle	r4, #1
 800c4ca:	2b03      	cmp	r3, #3
 800c4cc:	d869      	bhi.n	800c5a2 <_dtoa_r+0x292>
 800c4ce:	e8df f003 	tbb	[pc, r3]
 800c4d2:	392c      	.short	0x392c
 800c4d4:	5b37      	.short	0x5b37
 800c4d6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800c4da:	441e      	add	r6, r3
 800c4dc:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800c4e0:	2b20      	cmp	r3, #32
 800c4e2:	dd10      	ble.n	800c506 <_dtoa_r+0x1f6>
 800c4e4:	9a03      	ldr	r2, [sp, #12]
 800c4e6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800c4ea:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800c4ee:	409a      	lsls	r2, r3
 800c4f0:	fa24 f000 	lsr.w	r0, r4, r0
 800c4f4:	4310      	orrs	r0, r2
 800c4f6:	f7f3 ff75 	bl	80003e4 <__aeabi_ui2d>
 800c4fa:	2301      	movs	r3, #1
 800c4fc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800c500:	3e01      	subs	r6, #1
 800c502:	9313      	str	r3, [sp, #76]	; 0x4c
 800c504:	e773      	b.n	800c3ee <_dtoa_r+0xde>
 800c506:	f1c3 0320 	rsb	r3, r3, #32
 800c50a:	fa04 f003 	lsl.w	r0, r4, r3
 800c50e:	e7f2      	b.n	800c4f6 <_dtoa_r+0x1e6>
 800c510:	2301      	movs	r3, #1
 800c512:	e7b4      	b.n	800c47e <_dtoa_r+0x16e>
 800c514:	900f      	str	r0, [sp, #60]	; 0x3c
 800c516:	e7b3      	b.n	800c480 <_dtoa_r+0x170>
 800c518:	9b08      	ldr	r3, [sp, #32]
 800c51a:	9a03      	ldr	r2, [sp, #12]
 800c51c:	1a9b      	subs	r3, r3, r2
 800c51e:	9308      	str	r3, [sp, #32]
 800c520:	4253      	negs	r3, r2
 800c522:	930a      	str	r3, [sp, #40]	; 0x28
 800c524:	2300      	movs	r3, #0
 800c526:	930e      	str	r3, [sp, #56]	; 0x38
 800c528:	e7c1      	b.n	800c4ae <_dtoa_r+0x19e>
 800c52a:	2300      	movs	r3, #0
 800c52c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c52e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c530:	2b00      	cmp	r3, #0
 800c532:	dc39      	bgt.n	800c5a8 <_dtoa_r+0x298>
 800c534:	2301      	movs	r3, #1
 800c536:	461a      	mov	r2, r3
 800c538:	9304      	str	r3, [sp, #16]
 800c53a:	9307      	str	r3, [sp, #28]
 800c53c:	9221      	str	r2, [sp, #132]	; 0x84
 800c53e:	e00c      	b.n	800c55a <_dtoa_r+0x24a>
 800c540:	2301      	movs	r3, #1
 800c542:	e7f3      	b.n	800c52c <_dtoa_r+0x21c>
 800c544:	2300      	movs	r3, #0
 800c546:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c548:	930b      	str	r3, [sp, #44]	; 0x2c
 800c54a:	9b03      	ldr	r3, [sp, #12]
 800c54c:	4413      	add	r3, r2
 800c54e:	9304      	str	r3, [sp, #16]
 800c550:	3301      	adds	r3, #1
 800c552:	2b01      	cmp	r3, #1
 800c554:	9307      	str	r3, [sp, #28]
 800c556:	bfb8      	it	lt
 800c558:	2301      	movlt	r3, #1
 800c55a:	2200      	movs	r2, #0
 800c55c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800c560:	2204      	movs	r2, #4
 800c562:	f102 0014 	add.w	r0, r2, #20
 800c566:	4298      	cmp	r0, r3
 800c568:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800c56c:	d920      	bls.n	800c5b0 <_dtoa_r+0x2a0>
 800c56e:	4648      	mov	r0, r9
 800c570:	f001 f8ea 	bl	800d748 <_Balloc>
 800c574:	9006      	str	r0, [sp, #24]
 800c576:	2800      	cmp	r0, #0
 800c578:	d13e      	bne.n	800c5f8 <_dtoa_r+0x2e8>
 800c57a:	4602      	mov	r2, r0
 800c57c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c580:	4b1b      	ldr	r3, [pc, #108]	; (800c5f0 <_dtoa_r+0x2e0>)
 800c582:	481c      	ldr	r0, [pc, #112]	; (800c5f4 <_dtoa_r+0x2e4>)
 800c584:	f002 fc52 	bl	800ee2c <__assert_func>
 800c588:	2301      	movs	r3, #1
 800c58a:	e7dc      	b.n	800c546 <_dtoa_r+0x236>
 800c58c:	2401      	movs	r4, #1
 800c58e:	2300      	movs	r3, #0
 800c590:	940b      	str	r4, [sp, #44]	; 0x2c
 800c592:	9320      	str	r3, [sp, #128]	; 0x80
 800c594:	f04f 33ff 	mov.w	r3, #4294967295
 800c598:	2200      	movs	r2, #0
 800c59a:	9304      	str	r3, [sp, #16]
 800c59c:	9307      	str	r3, [sp, #28]
 800c59e:	2312      	movs	r3, #18
 800c5a0:	e7cc      	b.n	800c53c <_dtoa_r+0x22c>
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5a6:	e7f5      	b.n	800c594 <_dtoa_r+0x284>
 800c5a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c5aa:	9304      	str	r3, [sp, #16]
 800c5ac:	9307      	str	r3, [sp, #28]
 800c5ae:	e7d4      	b.n	800c55a <_dtoa_r+0x24a>
 800c5b0:	3101      	adds	r1, #1
 800c5b2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800c5b6:	0052      	lsls	r2, r2, #1
 800c5b8:	e7d3      	b.n	800c562 <_dtoa_r+0x252>
 800c5ba:	bf00      	nop
 800c5bc:	f3af 8000 	nop.w
 800c5c0:	636f4361 	.word	0x636f4361
 800c5c4:	3fd287a7 	.word	0x3fd287a7
 800c5c8:	8b60c8b3 	.word	0x8b60c8b3
 800c5cc:	3fc68a28 	.word	0x3fc68a28
 800c5d0:	509f79fb 	.word	0x509f79fb
 800c5d4:	3fd34413 	.word	0x3fd34413
 800c5d8:	7ff00000 	.word	0x7ff00000
 800c5dc:	08011d38 	.word	0x08011d38
 800c5e0:	08011d3c 	.word	0x08011d3c
 800c5e4:	08011cf7 	.word	0x08011cf7
 800c5e8:	3ff80000 	.word	0x3ff80000
 800c5ec:	08011e40 	.word	0x08011e40
 800c5f0:	08011d45 	.word	0x08011d45
 800c5f4:	08011d56 	.word	0x08011d56
 800c5f8:	9b06      	ldr	r3, [sp, #24]
 800c5fa:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800c5fe:	9b07      	ldr	r3, [sp, #28]
 800c600:	2b0e      	cmp	r3, #14
 800c602:	f200 80a1 	bhi.w	800c748 <_dtoa_r+0x438>
 800c606:	2c00      	cmp	r4, #0
 800c608:	f000 809e 	beq.w	800c748 <_dtoa_r+0x438>
 800c60c:	9b03      	ldr	r3, [sp, #12]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	dd34      	ble.n	800c67c <_dtoa_r+0x36c>
 800c612:	4a96      	ldr	r2, [pc, #600]	; (800c86c <_dtoa_r+0x55c>)
 800c614:	f003 030f 	and.w	r3, r3, #15
 800c618:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c61c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c620:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c624:	9b03      	ldr	r3, [sp, #12]
 800c626:	05d8      	lsls	r0, r3, #23
 800c628:	ea4f 1523 	mov.w	r5, r3, asr #4
 800c62c:	d516      	bpl.n	800c65c <_dtoa_r+0x34c>
 800c62e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c632:	4b8f      	ldr	r3, [pc, #572]	; (800c870 <_dtoa_r+0x560>)
 800c634:	2603      	movs	r6, #3
 800c636:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c63a:	f7f4 f877 	bl	800072c <__aeabi_ddiv>
 800c63e:	4682      	mov	sl, r0
 800c640:	468b      	mov	fp, r1
 800c642:	f005 050f 	and.w	r5, r5, #15
 800c646:	4c8a      	ldr	r4, [pc, #552]	; (800c870 <_dtoa_r+0x560>)
 800c648:	b955      	cbnz	r5, 800c660 <_dtoa_r+0x350>
 800c64a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c64e:	4650      	mov	r0, sl
 800c650:	4659      	mov	r1, fp
 800c652:	f7f4 f86b 	bl	800072c <__aeabi_ddiv>
 800c656:	4682      	mov	sl, r0
 800c658:	468b      	mov	fp, r1
 800c65a:	e028      	b.n	800c6ae <_dtoa_r+0x39e>
 800c65c:	2602      	movs	r6, #2
 800c65e:	e7f2      	b.n	800c646 <_dtoa_r+0x336>
 800c660:	07e9      	lsls	r1, r5, #31
 800c662:	d508      	bpl.n	800c676 <_dtoa_r+0x366>
 800c664:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c668:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c66c:	f7f3 ff34 	bl	80004d8 <__aeabi_dmul>
 800c670:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c674:	3601      	adds	r6, #1
 800c676:	106d      	asrs	r5, r5, #1
 800c678:	3408      	adds	r4, #8
 800c67a:	e7e5      	b.n	800c648 <_dtoa_r+0x338>
 800c67c:	f000 809f 	beq.w	800c7be <_dtoa_r+0x4ae>
 800c680:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c684:	9b03      	ldr	r3, [sp, #12]
 800c686:	2602      	movs	r6, #2
 800c688:	425c      	negs	r4, r3
 800c68a:	4b78      	ldr	r3, [pc, #480]	; (800c86c <_dtoa_r+0x55c>)
 800c68c:	f004 020f 	and.w	r2, r4, #15
 800c690:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c698:	f7f3 ff1e 	bl	80004d8 <__aeabi_dmul>
 800c69c:	2300      	movs	r3, #0
 800c69e:	4682      	mov	sl, r0
 800c6a0:	468b      	mov	fp, r1
 800c6a2:	4d73      	ldr	r5, [pc, #460]	; (800c870 <_dtoa_r+0x560>)
 800c6a4:	1124      	asrs	r4, r4, #4
 800c6a6:	2c00      	cmp	r4, #0
 800c6a8:	d17e      	bne.n	800c7a8 <_dtoa_r+0x498>
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d1d3      	bne.n	800c656 <_dtoa_r+0x346>
 800c6ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	f000 8086 	beq.w	800c7c2 <_dtoa_r+0x4b2>
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	4650      	mov	r0, sl
 800c6ba:	4659      	mov	r1, fp
 800c6bc:	4b6d      	ldr	r3, [pc, #436]	; (800c874 <_dtoa_r+0x564>)
 800c6be:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800c6c2:	f7f4 f97b 	bl	80009bc <__aeabi_dcmplt>
 800c6c6:	2800      	cmp	r0, #0
 800c6c8:	d07b      	beq.n	800c7c2 <_dtoa_r+0x4b2>
 800c6ca:	9b07      	ldr	r3, [sp, #28]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d078      	beq.n	800c7c2 <_dtoa_r+0x4b2>
 800c6d0:	9b04      	ldr	r3, [sp, #16]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	dd36      	ble.n	800c744 <_dtoa_r+0x434>
 800c6d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c6da:	9b03      	ldr	r3, [sp, #12]
 800c6dc:	2200      	movs	r2, #0
 800c6de:	1e5d      	subs	r5, r3, #1
 800c6e0:	4b65      	ldr	r3, [pc, #404]	; (800c878 <_dtoa_r+0x568>)
 800c6e2:	f7f3 fef9 	bl	80004d8 <__aeabi_dmul>
 800c6e6:	4682      	mov	sl, r0
 800c6e8:	468b      	mov	fp, r1
 800c6ea:	9c04      	ldr	r4, [sp, #16]
 800c6ec:	3601      	adds	r6, #1
 800c6ee:	4630      	mov	r0, r6
 800c6f0:	f7f3 fe88 	bl	8000404 <__aeabi_i2d>
 800c6f4:	4652      	mov	r2, sl
 800c6f6:	465b      	mov	r3, fp
 800c6f8:	f7f3 feee 	bl	80004d8 <__aeabi_dmul>
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	4b5f      	ldr	r3, [pc, #380]	; (800c87c <_dtoa_r+0x56c>)
 800c700:	f7f3 fd34 	bl	800016c <__adddf3>
 800c704:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c708:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c70c:	9611      	str	r6, [sp, #68]	; 0x44
 800c70e:	2c00      	cmp	r4, #0
 800c710:	d15a      	bne.n	800c7c8 <_dtoa_r+0x4b8>
 800c712:	2200      	movs	r2, #0
 800c714:	4650      	mov	r0, sl
 800c716:	4659      	mov	r1, fp
 800c718:	4b59      	ldr	r3, [pc, #356]	; (800c880 <_dtoa_r+0x570>)
 800c71a:	f7f3 fd25 	bl	8000168 <__aeabi_dsub>
 800c71e:	4633      	mov	r3, r6
 800c720:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c722:	4682      	mov	sl, r0
 800c724:	468b      	mov	fp, r1
 800c726:	f7f4 f967 	bl	80009f8 <__aeabi_dcmpgt>
 800c72a:	2800      	cmp	r0, #0
 800c72c:	f040 828b 	bne.w	800cc46 <_dtoa_r+0x936>
 800c730:	4650      	mov	r0, sl
 800c732:	4659      	mov	r1, fp
 800c734:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c736:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c73a:	f7f4 f93f 	bl	80009bc <__aeabi_dcmplt>
 800c73e:	2800      	cmp	r0, #0
 800c740:	f040 827f 	bne.w	800cc42 <_dtoa_r+0x932>
 800c744:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800c748:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	f2c0 814d 	blt.w	800c9ea <_dtoa_r+0x6da>
 800c750:	9a03      	ldr	r2, [sp, #12]
 800c752:	2a0e      	cmp	r2, #14
 800c754:	f300 8149 	bgt.w	800c9ea <_dtoa_r+0x6da>
 800c758:	4b44      	ldr	r3, [pc, #272]	; (800c86c <_dtoa_r+0x55c>)
 800c75a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c75e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c762:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c766:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c768:	2b00      	cmp	r3, #0
 800c76a:	f280 80d6 	bge.w	800c91a <_dtoa_r+0x60a>
 800c76e:	9b07      	ldr	r3, [sp, #28]
 800c770:	2b00      	cmp	r3, #0
 800c772:	f300 80d2 	bgt.w	800c91a <_dtoa_r+0x60a>
 800c776:	f040 8263 	bne.w	800cc40 <_dtoa_r+0x930>
 800c77a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c77e:	2200      	movs	r2, #0
 800c780:	4b3f      	ldr	r3, [pc, #252]	; (800c880 <_dtoa_r+0x570>)
 800c782:	f7f3 fea9 	bl	80004d8 <__aeabi_dmul>
 800c786:	4652      	mov	r2, sl
 800c788:	465b      	mov	r3, fp
 800c78a:	f7f4 f92b 	bl	80009e4 <__aeabi_dcmpge>
 800c78e:	9c07      	ldr	r4, [sp, #28]
 800c790:	4625      	mov	r5, r4
 800c792:	2800      	cmp	r0, #0
 800c794:	f040 823c 	bne.w	800cc10 <_dtoa_r+0x900>
 800c798:	2331      	movs	r3, #49	; 0x31
 800c79a:	9e06      	ldr	r6, [sp, #24]
 800c79c:	f806 3b01 	strb.w	r3, [r6], #1
 800c7a0:	9b03      	ldr	r3, [sp, #12]
 800c7a2:	3301      	adds	r3, #1
 800c7a4:	9303      	str	r3, [sp, #12]
 800c7a6:	e237      	b.n	800cc18 <_dtoa_r+0x908>
 800c7a8:	07e2      	lsls	r2, r4, #31
 800c7aa:	d505      	bpl.n	800c7b8 <_dtoa_r+0x4a8>
 800c7ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c7b0:	f7f3 fe92 	bl	80004d8 <__aeabi_dmul>
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	3601      	adds	r6, #1
 800c7b8:	1064      	asrs	r4, r4, #1
 800c7ba:	3508      	adds	r5, #8
 800c7bc:	e773      	b.n	800c6a6 <_dtoa_r+0x396>
 800c7be:	2602      	movs	r6, #2
 800c7c0:	e775      	b.n	800c6ae <_dtoa_r+0x39e>
 800c7c2:	9d03      	ldr	r5, [sp, #12]
 800c7c4:	9c07      	ldr	r4, [sp, #28]
 800c7c6:	e792      	b.n	800c6ee <_dtoa_r+0x3de>
 800c7c8:	9906      	ldr	r1, [sp, #24]
 800c7ca:	4b28      	ldr	r3, [pc, #160]	; (800c86c <_dtoa_r+0x55c>)
 800c7cc:	4421      	add	r1, r4
 800c7ce:	9112      	str	r1, [sp, #72]	; 0x48
 800c7d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c7d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c7d6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c7da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c7de:	2900      	cmp	r1, #0
 800c7e0:	d052      	beq.n	800c888 <_dtoa_r+0x578>
 800c7e2:	2000      	movs	r0, #0
 800c7e4:	4927      	ldr	r1, [pc, #156]	; (800c884 <_dtoa_r+0x574>)
 800c7e6:	f7f3 ffa1 	bl	800072c <__aeabi_ddiv>
 800c7ea:	4632      	mov	r2, r6
 800c7ec:	463b      	mov	r3, r7
 800c7ee:	f7f3 fcbb 	bl	8000168 <__aeabi_dsub>
 800c7f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c7f6:	9e06      	ldr	r6, [sp, #24]
 800c7f8:	4659      	mov	r1, fp
 800c7fa:	4650      	mov	r0, sl
 800c7fc:	f7f4 f91c 	bl	8000a38 <__aeabi_d2iz>
 800c800:	4604      	mov	r4, r0
 800c802:	f7f3 fdff 	bl	8000404 <__aeabi_i2d>
 800c806:	4602      	mov	r2, r0
 800c808:	460b      	mov	r3, r1
 800c80a:	4650      	mov	r0, sl
 800c80c:	4659      	mov	r1, fp
 800c80e:	f7f3 fcab 	bl	8000168 <__aeabi_dsub>
 800c812:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c816:	3430      	adds	r4, #48	; 0x30
 800c818:	f806 4b01 	strb.w	r4, [r6], #1
 800c81c:	4682      	mov	sl, r0
 800c81e:	468b      	mov	fp, r1
 800c820:	f7f4 f8cc 	bl	80009bc <__aeabi_dcmplt>
 800c824:	2800      	cmp	r0, #0
 800c826:	d170      	bne.n	800c90a <_dtoa_r+0x5fa>
 800c828:	4652      	mov	r2, sl
 800c82a:	465b      	mov	r3, fp
 800c82c:	2000      	movs	r0, #0
 800c82e:	4911      	ldr	r1, [pc, #68]	; (800c874 <_dtoa_r+0x564>)
 800c830:	f7f3 fc9a 	bl	8000168 <__aeabi_dsub>
 800c834:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c838:	f7f4 f8c0 	bl	80009bc <__aeabi_dcmplt>
 800c83c:	2800      	cmp	r0, #0
 800c83e:	f040 80b6 	bne.w	800c9ae <_dtoa_r+0x69e>
 800c842:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c844:	429e      	cmp	r6, r3
 800c846:	f43f af7d 	beq.w	800c744 <_dtoa_r+0x434>
 800c84a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c84e:	2200      	movs	r2, #0
 800c850:	4b09      	ldr	r3, [pc, #36]	; (800c878 <_dtoa_r+0x568>)
 800c852:	f7f3 fe41 	bl	80004d8 <__aeabi_dmul>
 800c856:	2200      	movs	r2, #0
 800c858:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c85c:	4b06      	ldr	r3, [pc, #24]	; (800c878 <_dtoa_r+0x568>)
 800c85e:	4650      	mov	r0, sl
 800c860:	4659      	mov	r1, fp
 800c862:	f7f3 fe39 	bl	80004d8 <__aeabi_dmul>
 800c866:	4682      	mov	sl, r0
 800c868:	468b      	mov	fp, r1
 800c86a:	e7c5      	b.n	800c7f8 <_dtoa_r+0x4e8>
 800c86c:	08011e40 	.word	0x08011e40
 800c870:	08011e18 	.word	0x08011e18
 800c874:	3ff00000 	.word	0x3ff00000
 800c878:	40240000 	.word	0x40240000
 800c87c:	401c0000 	.word	0x401c0000
 800c880:	40140000 	.word	0x40140000
 800c884:	3fe00000 	.word	0x3fe00000
 800c888:	4630      	mov	r0, r6
 800c88a:	4639      	mov	r1, r7
 800c88c:	f7f3 fe24 	bl	80004d8 <__aeabi_dmul>
 800c890:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c894:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800c896:	9e06      	ldr	r6, [sp, #24]
 800c898:	4659      	mov	r1, fp
 800c89a:	4650      	mov	r0, sl
 800c89c:	f7f4 f8cc 	bl	8000a38 <__aeabi_d2iz>
 800c8a0:	4604      	mov	r4, r0
 800c8a2:	f7f3 fdaf 	bl	8000404 <__aeabi_i2d>
 800c8a6:	4602      	mov	r2, r0
 800c8a8:	460b      	mov	r3, r1
 800c8aa:	4650      	mov	r0, sl
 800c8ac:	4659      	mov	r1, fp
 800c8ae:	f7f3 fc5b 	bl	8000168 <__aeabi_dsub>
 800c8b2:	3430      	adds	r4, #48	; 0x30
 800c8b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c8b6:	f806 4b01 	strb.w	r4, [r6], #1
 800c8ba:	429e      	cmp	r6, r3
 800c8bc:	4682      	mov	sl, r0
 800c8be:	468b      	mov	fp, r1
 800c8c0:	f04f 0200 	mov.w	r2, #0
 800c8c4:	d123      	bne.n	800c90e <_dtoa_r+0x5fe>
 800c8c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c8ca:	4bb2      	ldr	r3, [pc, #712]	; (800cb94 <_dtoa_r+0x884>)
 800c8cc:	f7f3 fc4e 	bl	800016c <__adddf3>
 800c8d0:	4602      	mov	r2, r0
 800c8d2:	460b      	mov	r3, r1
 800c8d4:	4650      	mov	r0, sl
 800c8d6:	4659      	mov	r1, fp
 800c8d8:	f7f4 f88e 	bl	80009f8 <__aeabi_dcmpgt>
 800c8dc:	2800      	cmp	r0, #0
 800c8de:	d166      	bne.n	800c9ae <_dtoa_r+0x69e>
 800c8e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c8e4:	2000      	movs	r0, #0
 800c8e6:	49ab      	ldr	r1, [pc, #684]	; (800cb94 <_dtoa_r+0x884>)
 800c8e8:	f7f3 fc3e 	bl	8000168 <__aeabi_dsub>
 800c8ec:	4602      	mov	r2, r0
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	4650      	mov	r0, sl
 800c8f2:	4659      	mov	r1, fp
 800c8f4:	f7f4 f862 	bl	80009bc <__aeabi_dcmplt>
 800c8f8:	2800      	cmp	r0, #0
 800c8fa:	f43f af23 	beq.w	800c744 <_dtoa_r+0x434>
 800c8fe:	463e      	mov	r6, r7
 800c900:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c904:	3f01      	subs	r7, #1
 800c906:	2b30      	cmp	r3, #48	; 0x30
 800c908:	d0f9      	beq.n	800c8fe <_dtoa_r+0x5ee>
 800c90a:	9503      	str	r5, [sp, #12]
 800c90c:	e03e      	b.n	800c98c <_dtoa_r+0x67c>
 800c90e:	4ba2      	ldr	r3, [pc, #648]	; (800cb98 <_dtoa_r+0x888>)
 800c910:	f7f3 fde2 	bl	80004d8 <__aeabi_dmul>
 800c914:	4682      	mov	sl, r0
 800c916:	468b      	mov	fp, r1
 800c918:	e7be      	b.n	800c898 <_dtoa_r+0x588>
 800c91a:	4654      	mov	r4, sl
 800c91c:	f04f 0a00 	mov.w	sl, #0
 800c920:	465d      	mov	r5, fp
 800c922:	9e06      	ldr	r6, [sp, #24]
 800c924:	f8df b270 	ldr.w	fp, [pc, #624]	; 800cb98 <_dtoa_r+0x888>
 800c928:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c92c:	4620      	mov	r0, r4
 800c92e:	4629      	mov	r1, r5
 800c930:	f7f3 fefc 	bl	800072c <__aeabi_ddiv>
 800c934:	f7f4 f880 	bl	8000a38 <__aeabi_d2iz>
 800c938:	4607      	mov	r7, r0
 800c93a:	f7f3 fd63 	bl	8000404 <__aeabi_i2d>
 800c93e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c942:	f7f3 fdc9 	bl	80004d8 <__aeabi_dmul>
 800c946:	4602      	mov	r2, r0
 800c948:	460b      	mov	r3, r1
 800c94a:	4620      	mov	r0, r4
 800c94c:	4629      	mov	r1, r5
 800c94e:	f7f3 fc0b 	bl	8000168 <__aeabi_dsub>
 800c952:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800c956:	f806 4b01 	strb.w	r4, [r6], #1
 800c95a:	9c06      	ldr	r4, [sp, #24]
 800c95c:	9d07      	ldr	r5, [sp, #28]
 800c95e:	1b34      	subs	r4, r6, r4
 800c960:	42a5      	cmp	r5, r4
 800c962:	4602      	mov	r2, r0
 800c964:	460b      	mov	r3, r1
 800c966:	d133      	bne.n	800c9d0 <_dtoa_r+0x6c0>
 800c968:	f7f3 fc00 	bl	800016c <__adddf3>
 800c96c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c970:	4604      	mov	r4, r0
 800c972:	460d      	mov	r5, r1
 800c974:	f7f4 f840 	bl	80009f8 <__aeabi_dcmpgt>
 800c978:	b9c0      	cbnz	r0, 800c9ac <_dtoa_r+0x69c>
 800c97a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c97e:	4620      	mov	r0, r4
 800c980:	4629      	mov	r1, r5
 800c982:	f7f4 f811 	bl	80009a8 <__aeabi_dcmpeq>
 800c986:	b108      	cbz	r0, 800c98c <_dtoa_r+0x67c>
 800c988:	07fb      	lsls	r3, r7, #31
 800c98a:	d40f      	bmi.n	800c9ac <_dtoa_r+0x69c>
 800c98c:	4648      	mov	r0, r9
 800c98e:	4641      	mov	r1, r8
 800c990:	f000 feff 	bl	800d792 <_Bfree>
 800c994:	2300      	movs	r3, #0
 800c996:	9803      	ldr	r0, [sp, #12]
 800c998:	7033      	strb	r3, [r6, #0]
 800c99a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c99c:	3001      	adds	r0, #1
 800c99e:	6018      	str	r0, [r3, #0]
 800c9a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	f43f acea 	beq.w	800c37c <_dtoa_r+0x6c>
 800c9a8:	601e      	str	r6, [r3, #0]
 800c9aa:	e4e7      	b.n	800c37c <_dtoa_r+0x6c>
 800c9ac:	9d03      	ldr	r5, [sp, #12]
 800c9ae:	4633      	mov	r3, r6
 800c9b0:	461e      	mov	r6, r3
 800c9b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c9b6:	2a39      	cmp	r2, #57	; 0x39
 800c9b8:	d106      	bne.n	800c9c8 <_dtoa_r+0x6b8>
 800c9ba:	9a06      	ldr	r2, [sp, #24]
 800c9bc:	429a      	cmp	r2, r3
 800c9be:	d1f7      	bne.n	800c9b0 <_dtoa_r+0x6a0>
 800c9c0:	2230      	movs	r2, #48	; 0x30
 800c9c2:	9906      	ldr	r1, [sp, #24]
 800c9c4:	3501      	adds	r5, #1
 800c9c6:	700a      	strb	r2, [r1, #0]
 800c9c8:	781a      	ldrb	r2, [r3, #0]
 800c9ca:	3201      	adds	r2, #1
 800c9cc:	701a      	strb	r2, [r3, #0]
 800c9ce:	e79c      	b.n	800c90a <_dtoa_r+0x5fa>
 800c9d0:	4652      	mov	r2, sl
 800c9d2:	465b      	mov	r3, fp
 800c9d4:	f7f3 fd80 	bl	80004d8 <__aeabi_dmul>
 800c9d8:	2200      	movs	r2, #0
 800c9da:	2300      	movs	r3, #0
 800c9dc:	4604      	mov	r4, r0
 800c9de:	460d      	mov	r5, r1
 800c9e0:	f7f3 ffe2 	bl	80009a8 <__aeabi_dcmpeq>
 800c9e4:	2800      	cmp	r0, #0
 800c9e6:	d09f      	beq.n	800c928 <_dtoa_r+0x618>
 800c9e8:	e7d0      	b.n	800c98c <_dtoa_r+0x67c>
 800c9ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c9ec:	2a00      	cmp	r2, #0
 800c9ee:	f000 80cb 	beq.w	800cb88 <_dtoa_r+0x878>
 800c9f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c9f4:	2a01      	cmp	r2, #1
 800c9f6:	f300 80ae 	bgt.w	800cb56 <_dtoa_r+0x846>
 800c9fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c9fc:	2a00      	cmp	r2, #0
 800c9fe:	f000 80a6 	beq.w	800cb4e <_dtoa_r+0x83e>
 800ca02:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ca06:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ca08:	9e08      	ldr	r6, [sp, #32]
 800ca0a:	9a08      	ldr	r2, [sp, #32]
 800ca0c:	2101      	movs	r1, #1
 800ca0e:	441a      	add	r2, r3
 800ca10:	9208      	str	r2, [sp, #32]
 800ca12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca14:	4648      	mov	r0, r9
 800ca16:	441a      	add	r2, r3
 800ca18:	9209      	str	r2, [sp, #36]	; 0x24
 800ca1a:	f000 ff5b 	bl	800d8d4 <__i2b>
 800ca1e:	4605      	mov	r5, r0
 800ca20:	2e00      	cmp	r6, #0
 800ca22:	dd0c      	ble.n	800ca3e <_dtoa_r+0x72e>
 800ca24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	dd09      	ble.n	800ca3e <_dtoa_r+0x72e>
 800ca2a:	42b3      	cmp	r3, r6
 800ca2c:	bfa8      	it	ge
 800ca2e:	4633      	movge	r3, r6
 800ca30:	9a08      	ldr	r2, [sp, #32]
 800ca32:	1af6      	subs	r6, r6, r3
 800ca34:	1ad2      	subs	r2, r2, r3
 800ca36:	9208      	str	r2, [sp, #32]
 800ca38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca3a:	1ad3      	subs	r3, r2, r3
 800ca3c:	9309      	str	r3, [sp, #36]	; 0x24
 800ca3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca40:	b1f3      	cbz	r3, 800ca80 <_dtoa_r+0x770>
 800ca42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	f000 80a3 	beq.w	800cb90 <_dtoa_r+0x880>
 800ca4a:	2c00      	cmp	r4, #0
 800ca4c:	dd10      	ble.n	800ca70 <_dtoa_r+0x760>
 800ca4e:	4629      	mov	r1, r5
 800ca50:	4622      	mov	r2, r4
 800ca52:	4648      	mov	r0, r9
 800ca54:	f000 fff8 	bl	800da48 <__pow5mult>
 800ca58:	4642      	mov	r2, r8
 800ca5a:	4601      	mov	r1, r0
 800ca5c:	4605      	mov	r5, r0
 800ca5e:	4648      	mov	r0, r9
 800ca60:	f000 ff4e 	bl	800d900 <__multiply>
 800ca64:	4607      	mov	r7, r0
 800ca66:	4641      	mov	r1, r8
 800ca68:	4648      	mov	r0, r9
 800ca6a:	f000 fe92 	bl	800d792 <_Bfree>
 800ca6e:	46b8      	mov	r8, r7
 800ca70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca72:	1b1a      	subs	r2, r3, r4
 800ca74:	d004      	beq.n	800ca80 <_dtoa_r+0x770>
 800ca76:	4641      	mov	r1, r8
 800ca78:	4648      	mov	r0, r9
 800ca7a:	f000 ffe5 	bl	800da48 <__pow5mult>
 800ca7e:	4680      	mov	r8, r0
 800ca80:	2101      	movs	r1, #1
 800ca82:	4648      	mov	r0, r9
 800ca84:	f000 ff26 	bl	800d8d4 <__i2b>
 800ca88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca8a:	4604      	mov	r4, r0
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	f340 8085 	ble.w	800cb9c <_dtoa_r+0x88c>
 800ca92:	461a      	mov	r2, r3
 800ca94:	4601      	mov	r1, r0
 800ca96:	4648      	mov	r0, r9
 800ca98:	f000 ffd6 	bl	800da48 <__pow5mult>
 800ca9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ca9e:	4604      	mov	r4, r0
 800caa0:	2b01      	cmp	r3, #1
 800caa2:	dd7e      	ble.n	800cba2 <_dtoa_r+0x892>
 800caa4:	2700      	movs	r7, #0
 800caa6:	6923      	ldr	r3, [r4, #16]
 800caa8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800caac:	6918      	ldr	r0, [r3, #16]
 800caae:	f000 fec3 	bl	800d838 <__hi0bits>
 800cab2:	f1c0 0020 	rsb	r0, r0, #32
 800cab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cab8:	4418      	add	r0, r3
 800caba:	f010 001f 	ands.w	r0, r0, #31
 800cabe:	f000 808e 	beq.w	800cbde <_dtoa_r+0x8ce>
 800cac2:	f1c0 0320 	rsb	r3, r0, #32
 800cac6:	2b04      	cmp	r3, #4
 800cac8:	f340 8087 	ble.w	800cbda <_dtoa_r+0x8ca>
 800cacc:	f1c0 001c 	rsb	r0, r0, #28
 800cad0:	9b08      	ldr	r3, [sp, #32]
 800cad2:	4406      	add	r6, r0
 800cad4:	4403      	add	r3, r0
 800cad6:	9308      	str	r3, [sp, #32]
 800cad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cada:	4403      	add	r3, r0
 800cadc:	9309      	str	r3, [sp, #36]	; 0x24
 800cade:	9b08      	ldr	r3, [sp, #32]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	dd05      	ble.n	800caf0 <_dtoa_r+0x7e0>
 800cae4:	4641      	mov	r1, r8
 800cae6:	461a      	mov	r2, r3
 800cae8:	4648      	mov	r0, r9
 800caea:	f000 ffed 	bl	800dac8 <__lshift>
 800caee:	4680      	mov	r8, r0
 800caf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	dd05      	ble.n	800cb02 <_dtoa_r+0x7f2>
 800caf6:	4621      	mov	r1, r4
 800caf8:	461a      	mov	r2, r3
 800cafa:	4648      	mov	r0, r9
 800cafc:	f000 ffe4 	bl	800dac8 <__lshift>
 800cb00:	4604      	mov	r4, r0
 800cb02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d06c      	beq.n	800cbe2 <_dtoa_r+0x8d2>
 800cb08:	4621      	mov	r1, r4
 800cb0a:	4640      	mov	r0, r8
 800cb0c:	f001 f848 	bl	800dba0 <__mcmp>
 800cb10:	2800      	cmp	r0, #0
 800cb12:	da66      	bge.n	800cbe2 <_dtoa_r+0x8d2>
 800cb14:	9b03      	ldr	r3, [sp, #12]
 800cb16:	4641      	mov	r1, r8
 800cb18:	3b01      	subs	r3, #1
 800cb1a:	9303      	str	r3, [sp, #12]
 800cb1c:	220a      	movs	r2, #10
 800cb1e:	2300      	movs	r3, #0
 800cb20:	4648      	mov	r0, r9
 800cb22:	f000 fe3f 	bl	800d7a4 <__multadd>
 800cb26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb28:	4680      	mov	r8, r0
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	f000 819f 	beq.w	800ce6e <_dtoa_r+0xb5e>
 800cb30:	2300      	movs	r3, #0
 800cb32:	4629      	mov	r1, r5
 800cb34:	220a      	movs	r2, #10
 800cb36:	4648      	mov	r0, r9
 800cb38:	f000 fe34 	bl	800d7a4 <__multadd>
 800cb3c:	9b04      	ldr	r3, [sp, #16]
 800cb3e:	4605      	mov	r5, r0
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	f300 8089 	bgt.w	800cc58 <_dtoa_r+0x948>
 800cb46:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cb48:	2b02      	cmp	r3, #2
 800cb4a:	dc52      	bgt.n	800cbf2 <_dtoa_r+0x8e2>
 800cb4c:	e084      	b.n	800cc58 <_dtoa_r+0x948>
 800cb4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cb50:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cb54:	e757      	b.n	800ca06 <_dtoa_r+0x6f6>
 800cb56:	9b07      	ldr	r3, [sp, #28]
 800cb58:	1e5c      	subs	r4, r3, #1
 800cb5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb5c:	42a3      	cmp	r3, r4
 800cb5e:	bfb7      	itett	lt
 800cb60:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800cb62:	1b1c      	subge	r4, r3, r4
 800cb64:	1ae2      	sublt	r2, r4, r3
 800cb66:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800cb68:	bfbe      	ittt	lt
 800cb6a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800cb6c:	189b      	addlt	r3, r3, r2
 800cb6e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800cb70:	9b07      	ldr	r3, [sp, #28]
 800cb72:	bfb8      	it	lt
 800cb74:	2400      	movlt	r4, #0
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	bfb7      	itett	lt
 800cb7a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800cb7e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800cb82:	1a9e      	sublt	r6, r3, r2
 800cb84:	2300      	movlt	r3, #0
 800cb86:	e740      	b.n	800ca0a <_dtoa_r+0x6fa>
 800cb88:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cb8a:	9e08      	ldr	r6, [sp, #32]
 800cb8c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800cb8e:	e747      	b.n	800ca20 <_dtoa_r+0x710>
 800cb90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb92:	e770      	b.n	800ca76 <_dtoa_r+0x766>
 800cb94:	3fe00000 	.word	0x3fe00000
 800cb98:	40240000 	.word	0x40240000
 800cb9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cb9e:	2b01      	cmp	r3, #1
 800cba0:	dc17      	bgt.n	800cbd2 <_dtoa_r+0x8c2>
 800cba2:	f1ba 0f00 	cmp.w	sl, #0
 800cba6:	d114      	bne.n	800cbd2 <_dtoa_r+0x8c2>
 800cba8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cbac:	b99b      	cbnz	r3, 800cbd6 <_dtoa_r+0x8c6>
 800cbae:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800cbb2:	0d3f      	lsrs	r7, r7, #20
 800cbb4:	053f      	lsls	r7, r7, #20
 800cbb6:	b137      	cbz	r7, 800cbc6 <_dtoa_r+0x8b6>
 800cbb8:	2701      	movs	r7, #1
 800cbba:	9b08      	ldr	r3, [sp, #32]
 800cbbc:	3301      	adds	r3, #1
 800cbbe:	9308      	str	r3, [sp, #32]
 800cbc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbc2:	3301      	adds	r3, #1
 800cbc4:	9309      	str	r3, [sp, #36]	; 0x24
 800cbc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	f47f af6c 	bne.w	800caa6 <_dtoa_r+0x796>
 800cbce:	2001      	movs	r0, #1
 800cbd0:	e771      	b.n	800cab6 <_dtoa_r+0x7a6>
 800cbd2:	2700      	movs	r7, #0
 800cbd4:	e7f7      	b.n	800cbc6 <_dtoa_r+0x8b6>
 800cbd6:	4657      	mov	r7, sl
 800cbd8:	e7f5      	b.n	800cbc6 <_dtoa_r+0x8b6>
 800cbda:	d080      	beq.n	800cade <_dtoa_r+0x7ce>
 800cbdc:	4618      	mov	r0, r3
 800cbde:	301c      	adds	r0, #28
 800cbe0:	e776      	b.n	800cad0 <_dtoa_r+0x7c0>
 800cbe2:	9b07      	ldr	r3, [sp, #28]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	dc31      	bgt.n	800cc4c <_dtoa_r+0x93c>
 800cbe8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cbea:	2b02      	cmp	r3, #2
 800cbec:	dd2e      	ble.n	800cc4c <_dtoa_r+0x93c>
 800cbee:	9b07      	ldr	r3, [sp, #28]
 800cbf0:	9304      	str	r3, [sp, #16]
 800cbf2:	9b04      	ldr	r3, [sp, #16]
 800cbf4:	b963      	cbnz	r3, 800cc10 <_dtoa_r+0x900>
 800cbf6:	4621      	mov	r1, r4
 800cbf8:	2205      	movs	r2, #5
 800cbfa:	4648      	mov	r0, r9
 800cbfc:	f000 fdd2 	bl	800d7a4 <__multadd>
 800cc00:	4601      	mov	r1, r0
 800cc02:	4604      	mov	r4, r0
 800cc04:	4640      	mov	r0, r8
 800cc06:	f000 ffcb 	bl	800dba0 <__mcmp>
 800cc0a:	2800      	cmp	r0, #0
 800cc0c:	f73f adc4 	bgt.w	800c798 <_dtoa_r+0x488>
 800cc10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc12:	9e06      	ldr	r6, [sp, #24]
 800cc14:	43db      	mvns	r3, r3
 800cc16:	9303      	str	r3, [sp, #12]
 800cc18:	2700      	movs	r7, #0
 800cc1a:	4621      	mov	r1, r4
 800cc1c:	4648      	mov	r0, r9
 800cc1e:	f000 fdb8 	bl	800d792 <_Bfree>
 800cc22:	2d00      	cmp	r5, #0
 800cc24:	f43f aeb2 	beq.w	800c98c <_dtoa_r+0x67c>
 800cc28:	b12f      	cbz	r7, 800cc36 <_dtoa_r+0x926>
 800cc2a:	42af      	cmp	r7, r5
 800cc2c:	d003      	beq.n	800cc36 <_dtoa_r+0x926>
 800cc2e:	4639      	mov	r1, r7
 800cc30:	4648      	mov	r0, r9
 800cc32:	f000 fdae 	bl	800d792 <_Bfree>
 800cc36:	4629      	mov	r1, r5
 800cc38:	4648      	mov	r0, r9
 800cc3a:	f000 fdaa 	bl	800d792 <_Bfree>
 800cc3e:	e6a5      	b.n	800c98c <_dtoa_r+0x67c>
 800cc40:	2400      	movs	r4, #0
 800cc42:	4625      	mov	r5, r4
 800cc44:	e7e4      	b.n	800cc10 <_dtoa_r+0x900>
 800cc46:	9503      	str	r5, [sp, #12]
 800cc48:	4625      	mov	r5, r4
 800cc4a:	e5a5      	b.n	800c798 <_dtoa_r+0x488>
 800cc4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	f000 80c4 	beq.w	800cddc <_dtoa_r+0xacc>
 800cc54:	9b07      	ldr	r3, [sp, #28]
 800cc56:	9304      	str	r3, [sp, #16]
 800cc58:	2e00      	cmp	r6, #0
 800cc5a:	dd05      	ble.n	800cc68 <_dtoa_r+0x958>
 800cc5c:	4629      	mov	r1, r5
 800cc5e:	4632      	mov	r2, r6
 800cc60:	4648      	mov	r0, r9
 800cc62:	f000 ff31 	bl	800dac8 <__lshift>
 800cc66:	4605      	mov	r5, r0
 800cc68:	2f00      	cmp	r7, #0
 800cc6a:	d058      	beq.n	800cd1e <_dtoa_r+0xa0e>
 800cc6c:	4648      	mov	r0, r9
 800cc6e:	6869      	ldr	r1, [r5, #4]
 800cc70:	f000 fd6a 	bl	800d748 <_Balloc>
 800cc74:	4606      	mov	r6, r0
 800cc76:	b920      	cbnz	r0, 800cc82 <_dtoa_r+0x972>
 800cc78:	4602      	mov	r2, r0
 800cc7a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800cc7e:	4b80      	ldr	r3, [pc, #512]	; (800ce80 <_dtoa_r+0xb70>)
 800cc80:	e47f      	b.n	800c582 <_dtoa_r+0x272>
 800cc82:	692a      	ldr	r2, [r5, #16]
 800cc84:	f105 010c 	add.w	r1, r5, #12
 800cc88:	3202      	adds	r2, #2
 800cc8a:	0092      	lsls	r2, r2, #2
 800cc8c:	300c      	adds	r0, #12
 800cc8e:	f000 fd33 	bl	800d6f8 <memcpy>
 800cc92:	2201      	movs	r2, #1
 800cc94:	4631      	mov	r1, r6
 800cc96:	4648      	mov	r0, r9
 800cc98:	f000 ff16 	bl	800dac8 <__lshift>
 800cc9c:	462f      	mov	r7, r5
 800cc9e:	4605      	mov	r5, r0
 800cca0:	9b06      	ldr	r3, [sp, #24]
 800cca2:	9a06      	ldr	r2, [sp, #24]
 800cca4:	3301      	adds	r3, #1
 800cca6:	9307      	str	r3, [sp, #28]
 800cca8:	9b04      	ldr	r3, [sp, #16]
 800ccaa:	4413      	add	r3, r2
 800ccac:	930a      	str	r3, [sp, #40]	; 0x28
 800ccae:	f00a 0301 	and.w	r3, sl, #1
 800ccb2:	9309      	str	r3, [sp, #36]	; 0x24
 800ccb4:	9b07      	ldr	r3, [sp, #28]
 800ccb6:	4621      	mov	r1, r4
 800ccb8:	4640      	mov	r0, r8
 800ccba:	f103 3bff 	add.w	fp, r3, #4294967295
 800ccbe:	f7ff fa99 	bl	800c1f4 <quorem>
 800ccc2:	4639      	mov	r1, r7
 800ccc4:	9004      	str	r0, [sp, #16]
 800ccc6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ccca:	4640      	mov	r0, r8
 800cccc:	f000 ff68 	bl	800dba0 <__mcmp>
 800ccd0:	462a      	mov	r2, r5
 800ccd2:	9008      	str	r0, [sp, #32]
 800ccd4:	4621      	mov	r1, r4
 800ccd6:	4648      	mov	r0, r9
 800ccd8:	f000 ff7e 	bl	800dbd8 <__mdiff>
 800ccdc:	68c2      	ldr	r2, [r0, #12]
 800ccde:	4606      	mov	r6, r0
 800cce0:	b9fa      	cbnz	r2, 800cd22 <_dtoa_r+0xa12>
 800cce2:	4601      	mov	r1, r0
 800cce4:	4640      	mov	r0, r8
 800cce6:	f000 ff5b 	bl	800dba0 <__mcmp>
 800ccea:	4602      	mov	r2, r0
 800ccec:	4631      	mov	r1, r6
 800ccee:	4648      	mov	r0, r9
 800ccf0:	920b      	str	r2, [sp, #44]	; 0x2c
 800ccf2:	f000 fd4e 	bl	800d792 <_Bfree>
 800ccf6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ccf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ccfa:	9e07      	ldr	r6, [sp, #28]
 800ccfc:	ea43 0102 	orr.w	r1, r3, r2
 800cd00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd02:	430b      	orrs	r3, r1
 800cd04:	d10f      	bne.n	800cd26 <_dtoa_r+0xa16>
 800cd06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cd0a:	d028      	beq.n	800cd5e <_dtoa_r+0xa4e>
 800cd0c:	9b08      	ldr	r3, [sp, #32]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	dd02      	ble.n	800cd18 <_dtoa_r+0xa08>
 800cd12:	9b04      	ldr	r3, [sp, #16]
 800cd14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800cd18:	f88b a000 	strb.w	sl, [fp]
 800cd1c:	e77d      	b.n	800cc1a <_dtoa_r+0x90a>
 800cd1e:	4628      	mov	r0, r5
 800cd20:	e7bc      	b.n	800cc9c <_dtoa_r+0x98c>
 800cd22:	2201      	movs	r2, #1
 800cd24:	e7e2      	b.n	800ccec <_dtoa_r+0x9dc>
 800cd26:	9b08      	ldr	r3, [sp, #32]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	db04      	blt.n	800cd36 <_dtoa_r+0xa26>
 800cd2c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800cd2e:	430b      	orrs	r3, r1
 800cd30:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cd32:	430b      	orrs	r3, r1
 800cd34:	d120      	bne.n	800cd78 <_dtoa_r+0xa68>
 800cd36:	2a00      	cmp	r2, #0
 800cd38:	ddee      	ble.n	800cd18 <_dtoa_r+0xa08>
 800cd3a:	4641      	mov	r1, r8
 800cd3c:	2201      	movs	r2, #1
 800cd3e:	4648      	mov	r0, r9
 800cd40:	f000 fec2 	bl	800dac8 <__lshift>
 800cd44:	4621      	mov	r1, r4
 800cd46:	4680      	mov	r8, r0
 800cd48:	f000 ff2a 	bl	800dba0 <__mcmp>
 800cd4c:	2800      	cmp	r0, #0
 800cd4e:	dc03      	bgt.n	800cd58 <_dtoa_r+0xa48>
 800cd50:	d1e2      	bne.n	800cd18 <_dtoa_r+0xa08>
 800cd52:	f01a 0f01 	tst.w	sl, #1
 800cd56:	d0df      	beq.n	800cd18 <_dtoa_r+0xa08>
 800cd58:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cd5c:	d1d9      	bne.n	800cd12 <_dtoa_r+0xa02>
 800cd5e:	2339      	movs	r3, #57	; 0x39
 800cd60:	f88b 3000 	strb.w	r3, [fp]
 800cd64:	4633      	mov	r3, r6
 800cd66:	461e      	mov	r6, r3
 800cd68:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cd6c:	3b01      	subs	r3, #1
 800cd6e:	2a39      	cmp	r2, #57	; 0x39
 800cd70:	d06a      	beq.n	800ce48 <_dtoa_r+0xb38>
 800cd72:	3201      	adds	r2, #1
 800cd74:	701a      	strb	r2, [r3, #0]
 800cd76:	e750      	b.n	800cc1a <_dtoa_r+0x90a>
 800cd78:	2a00      	cmp	r2, #0
 800cd7a:	dd07      	ble.n	800cd8c <_dtoa_r+0xa7c>
 800cd7c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cd80:	d0ed      	beq.n	800cd5e <_dtoa_r+0xa4e>
 800cd82:	f10a 0301 	add.w	r3, sl, #1
 800cd86:	f88b 3000 	strb.w	r3, [fp]
 800cd8a:	e746      	b.n	800cc1a <_dtoa_r+0x90a>
 800cd8c:	9b07      	ldr	r3, [sp, #28]
 800cd8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd90:	f803 ac01 	strb.w	sl, [r3, #-1]
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d041      	beq.n	800ce1c <_dtoa_r+0xb0c>
 800cd98:	4641      	mov	r1, r8
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	220a      	movs	r2, #10
 800cd9e:	4648      	mov	r0, r9
 800cda0:	f000 fd00 	bl	800d7a4 <__multadd>
 800cda4:	42af      	cmp	r7, r5
 800cda6:	4680      	mov	r8, r0
 800cda8:	f04f 0300 	mov.w	r3, #0
 800cdac:	f04f 020a 	mov.w	r2, #10
 800cdb0:	4639      	mov	r1, r7
 800cdb2:	4648      	mov	r0, r9
 800cdb4:	d107      	bne.n	800cdc6 <_dtoa_r+0xab6>
 800cdb6:	f000 fcf5 	bl	800d7a4 <__multadd>
 800cdba:	4607      	mov	r7, r0
 800cdbc:	4605      	mov	r5, r0
 800cdbe:	9b07      	ldr	r3, [sp, #28]
 800cdc0:	3301      	adds	r3, #1
 800cdc2:	9307      	str	r3, [sp, #28]
 800cdc4:	e776      	b.n	800ccb4 <_dtoa_r+0x9a4>
 800cdc6:	f000 fced 	bl	800d7a4 <__multadd>
 800cdca:	4629      	mov	r1, r5
 800cdcc:	4607      	mov	r7, r0
 800cdce:	2300      	movs	r3, #0
 800cdd0:	220a      	movs	r2, #10
 800cdd2:	4648      	mov	r0, r9
 800cdd4:	f000 fce6 	bl	800d7a4 <__multadd>
 800cdd8:	4605      	mov	r5, r0
 800cdda:	e7f0      	b.n	800cdbe <_dtoa_r+0xaae>
 800cddc:	9b07      	ldr	r3, [sp, #28]
 800cdde:	9304      	str	r3, [sp, #16]
 800cde0:	9e06      	ldr	r6, [sp, #24]
 800cde2:	4621      	mov	r1, r4
 800cde4:	4640      	mov	r0, r8
 800cde6:	f7ff fa05 	bl	800c1f4 <quorem>
 800cdea:	9b06      	ldr	r3, [sp, #24]
 800cdec:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cdf0:	f806 ab01 	strb.w	sl, [r6], #1
 800cdf4:	1af2      	subs	r2, r6, r3
 800cdf6:	9b04      	ldr	r3, [sp, #16]
 800cdf8:	4293      	cmp	r3, r2
 800cdfa:	dd07      	ble.n	800ce0c <_dtoa_r+0xafc>
 800cdfc:	4641      	mov	r1, r8
 800cdfe:	2300      	movs	r3, #0
 800ce00:	220a      	movs	r2, #10
 800ce02:	4648      	mov	r0, r9
 800ce04:	f000 fcce 	bl	800d7a4 <__multadd>
 800ce08:	4680      	mov	r8, r0
 800ce0a:	e7ea      	b.n	800cde2 <_dtoa_r+0xad2>
 800ce0c:	9b04      	ldr	r3, [sp, #16]
 800ce0e:	2700      	movs	r7, #0
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	bfcc      	ite	gt
 800ce14:	461e      	movgt	r6, r3
 800ce16:	2601      	movle	r6, #1
 800ce18:	9b06      	ldr	r3, [sp, #24]
 800ce1a:	441e      	add	r6, r3
 800ce1c:	4641      	mov	r1, r8
 800ce1e:	2201      	movs	r2, #1
 800ce20:	4648      	mov	r0, r9
 800ce22:	f000 fe51 	bl	800dac8 <__lshift>
 800ce26:	4621      	mov	r1, r4
 800ce28:	4680      	mov	r8, r0
 800ce2a:	f000 feb9 	bl	800dba0 <__mcmp>
 800ce2e:	2800      	cmp	r0, #0
 800ce30:	dc98      	bgt.n	800cd64 <_dtoa_r+0xa54>
 800ce32:	d102      	bne.n	800ce3a <_dtoa_r+0xb2a>
 800ce34:	f01a 0f01 	tst.w	sl, #1
 800ce38:	d194      	bne.n	800cd64 <_dtoa_r+0xa54>
 800ce3a:	4633      	mov	r3, r6
 800ce3c:	461e      	mov	r6, r3
 800ce3e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ce42:	2a30      	cmp	r2, #48	; 0x30
 800ce44:	d0fa      	beq.n	800ce3c <_dtoa_r+0xb2c>
 800ce46:	e6e8      	b.n	800cc1a <_dtoa_r+0x90a>
 800ce48:	9a06      	ldr	r2, [sp, #24]
 800ce4a:	429a      	cmp	r2, r3
 800ce4c:	d18b      	bne.n	800cd66 <_dtoa_r+0xa56>
 800ce4e:	9b03      	ldr	r3, [sp, #12]
 800ce50:	3301      	adds	r3, #1
 800ce52:	9303      	str	r3, [sp, #12]
 800ce54:	2331      	movs	r3, #49	; 0x31
 800ce56:	7013      	strb	r3, [r2, #0]
 800ce58:	e6df      	b.n	800cc1a <_dtoa_r+0x90a>
 800ce5a:	4b0a      	ldr	r3, [pc, #40]	; (800ce84 <_dtoa_r+0xb74>)
 800ce5c:	f7ff baaa 	b.w	800c3b4 <_dtoa_r+0xa4>
 800ce60:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	f47f aa8e 	bne.w	800c384 <_dtoa_r+0x74>
 800ce68:	4b07      	ldr	r3, [pc, #28]	; (800ce88 <_dtoa_r+0xb78>)
 800ce6a:	f7ff baa3 	b.w	800c3b4 <_dtoa_r+0xa4>
 800ce6e:	9b04      	ldr	r3, [sp, #16]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	dcb5      	bgt.n	800cde0 <_dtoa_r+0xad0>
 800ce74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ce76:	2b02      	cmp	r3, #2
 800ce78:	f73f aebb 	bgt.w	800cbf2 <_dtoa_r+0x8e2>
 800ce7c:	e7b0      	b.n	800cde0 <_dtoa_r+0xad0>
 800ce7e:	bf00      	nop
 800ce80:	08011d45 	.word	0x08011d45
 800ce84:	08011cf6 	.word	0x08011cf6
 800ce88:	08011d3c 	.word	0x08011d3c

0800ce8c <__sflush_r>:
 800ce8c:	898b      	ldrh	r3, [r1, #12]
 800ce8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce92:	4605      	mov	r5, r0
 800ce94:	0718      	lsls	r0, r3, #28
 800ce96:	460c      	mov	r4, r1
 800ce98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce9c:	d45f      	bmi.n	800cf5e <__sflush_r+0xd2>
 800ce9e:	684b      	ldr	r3, [r1, #4]
 800cea0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	818a      	strh	r2, [r1, #12]
 800cea8:	dc05      	bgt.n	800ceb6 <__sflush_r+0x2a>
 800ceaa:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	dc02      	bgt.n	800ceb6 <__sflush_r+0x2a>
 800ceb0:	2000      	movs	r0, #0
 800ceb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ceb8:	2e00      	cmp	r6, #0
 800ceba:	d0f9      	beq.n	800ceb0 <__sflush_r+0x24>
 800cebc:	2300      	movs	r3, #0
 800cebe:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cec2:	682f      	ldr	r7, [r5, #0]
 800cec4:	602b      	str	r3, [r5, #0]
 800cec6:	d036      	beq.n	800cf36 <__sflush_r+0xaa>
 800cec8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800ceca:	89a3      	ldrh	r3, [r4, #12]
 800cecc:	075a      	lsls	r2, r3, #29
 800cece:	d505      	bpl.n	800cedc <__sflush_r+0x50>
 800ced0:	6863      	ldr	r3, [r4, #4]
 800ced2:	1ac0      	subs	r0, r0, r3
 800ced4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ced6:	b10b      	cbz	r3, 800cedc <__sflush_r+0x50>
 800ced8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ceda:	1ac0      	subs	r0, r0, r3
 800cedc:	2300      	movs	r3, #0
 800cede:	4602      	mov	r2, r0
 800cee0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cee2:	4628      	mov	r0, r5
 800cee4:	69e1      	ldr	r1, [r4, #28]
 800cee6:	47b0      	blx	r6
 800cee8:	1c43      	adds	r3, r0, #1
 800ceea:	89a3      	ldrh	r3, [r4, #12]
 800ceec:	d106      	bne.n	800cefc <__sflush_r+0x70>
 800ceee:	6829      	ldr	r1, [r5, #0]
 800cef0:	291d      	cmp	r1, #29
 800cef2:	d830      	bhi.n	800cf56 <__sflush_r+0xca>
 800cef4:	4a2b      	ldr	r2, [pc, #172]	; (800cfa4 <__sflush_r+0x118>)
 800cef6:	40ca      	lsrs	r2, r1
 800cef8:	07d6      	lsls	r6, r2, #31
 800cefa:	d52c      	bpl.n	800cf56 <__sflush_r+0xca>
 800cefc:	2200      	movs	r2, #0
 800cefe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cf02:	b21b      	sxth	r3, r3
 800cf04:	6062      	str	r2, [r4, #4]
 800cf06:	6922      	ldr	r2, [r4, #16]
 800cf08:	04d9      	lsls	r1, r3, #19
 800cf0a:	81a3      	strh	r3, [r4, #12]
 800cf0c:	6022      	str	r2, [r4, #0]
 800cf0e:	d504      	bpl.n	800cf1a <__sflush_r+0x8e>
 800cf10:	1c42      	adds	r2, r0, #1
 800cf12:	d101      	bne.n	800cf18 <__sflush_r+0x8c>
 800cf14:	682b      	ldr	r3, [r5, #0]
 800cf16:	b903      	cbnz	r3, 800cf1a <__sflush_r+0x8e>
 800cf18:	6520      	str	r0, [r4, #80]	; 0x50
 800cf1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cf1c:	602f      	str	r7, [r5, #0]
 800cf1e:	2900      	cmp	r1, #0
 800cf20:	d0c6      	beq.n	800ceb0 <__sflush_r+0x24>
 800cf22:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800cf26:	4299      	cmp	r1, r3
 800cf28:	d002      	beq.n	800cf30 <__sflush_r+0xa4>
 800cf2a:	4628      	mov	r0, r5
 800cf2c:	f000 f938 	bl	800d1a0 <_free_r>
 800cf30:	2000      	movs	r0, #0
 800cf32:	6320      	str	r0, [r4, #48]	; 0x30
 800cf34:	e7bd      	b.n	800ceb2 <__sflush_r+0x26>
 800cf36:	69e1      	ldr	r1, [r4, #28]
 800cf38:	2301      	movs	r3, #1
 800cf3a:	4628      	mov	r0, r5
 800cf3c:	47b0      	blx	r6
 800cf3e:	1c41      	adds	r1, r0, #1
 800cf40:	d1c3      	bne.n	800ceca <__sflush_r+0x3e>
 800cf42:	682b      	ldr	r3, [r5, #0]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d0c0      	beq.n	800ceca <__sflush_r+0x3e>
 800cf48:	2b1d      	cmp	r3, #29
 800cf4a:	d001      	beq.n	800cf50 <__sflush_r+0xc4>
 800cf4c:	2b16      	cmp	r3, #22
 800cf4e:	d101      	bne.n	800cf54 <__sflush_r+0xc8>
 800cf50:	602f      	str	r7, [r5, #0]
 800cf52:	e7ad      	b.n	800ceb0 <__sflush_r+0x24>
 800cf54:	89a3      	ldrh	r3, [r4, #12]
 800cf56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf5a:	81a3      	strh	r3, [r4, #12]
 800cf5c:	e7a9      	b.n	800ceb2 <__sflush_r+0x26>
 800cf5e:	690f      	ldr	r7, [r1, #16]
 800cf60:	2f00      	cmp	r7, #0
 800cf62:	d0a5      	beq.n	800ceb0 <__sflush_r+0x24>
 800cf64:	079b      	lsls	r3, r3, #30
 800cf66:	bf18      	it	ne
 800cf68:	2300      	movne	r3, #0
 800cf6a:	680e      	ldr	r6, [r1, #0]
 800cf6c:	bf08      	it	eq
 800cf6e:	694b      	ldreq	r3, [r1, #20]
 800cf70:	eba6 0807 	sub.w	r8, r6, r7
 800cf74:	600f      	str	r7, [r1, #0]
 800cf76:	608b      	str	r3, [r1, #8]
 800cf78:	f1b8 0f00 	cmp.w	r8, #0
 800cf7c:	dd98      	ble.n	800ceb0 <__sflush_r+0x24>
 800cf7e:	4643      	mov	r3, r8
 800cf80:	463a      	mov	r2, r7
 800cf82:	4628      	mov	r0, r5
 800cf84:	69e1      	ldr	r1, [r4, #28]
 800cf86:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cf88:	47b0      	blx	r6
 800cf8a:	2800      	cmp	r0, #0
 800cf8c:	dc06      	bgt.n	800cf9c <__sflush_r+0x110>
 800cf8e:	89a3      	ldrh	r3, [r4, #12]
 800cf90:	f04f 30ff 	mov.w	r0, #4294967295
 800cf94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf98:	81a3      	strh	r3, [r4, #12]
 800cf9a:	e78a      	b.n	800ceb2 <__sflush_r+0x26>
 800cf9c:	4407      	add	r7, r0
 800cf9e:	eba8 0800 	sub.w	r8, r8, r0
 800cfa2:	e7e9      	b.n	800cf78 <__sflush_r+0xec>
 800cfa4:	20400001 	.word	0x20400001

0800cfa8 <_fflush_r>:
 800cfa8:	b538      	push	{r3, r4, r5, lr}
 800cfaa:	460c      	mov	r4, r1
 800cfac:	4605      	mov	r5, r0
 800cfae:	b118      	cbz	r0, 800cfb8 <_fflush_r+0x10>
 800cfb0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cfb2:	b90b      	cbnz	r3, 800cfb8 <_fflush_r+0x10>
 800cfb4:	f000 f864 	bl	800d080 <__sinit>
 800cfb8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800cfbc:	b1b8      	cbz	r0, 800cfee <_fflush_r+0x46>
 800cfbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cfc0:	07db      	lsls	r3, r3, #31
 800cfc2:	d404      	bmi.n	800cfce <_fflush_r+0x26>
 800cfc4:	0581      	lsls	r1, r0, #22
 800cfc6:	d402      	bmi.n	800cfce <_fflush_r+0x26>
 800cfc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cfca:	f000 fb19 	bl	800d600 <__retarget_lock_acquire_recursive>
 800cfce:	4628      	mov	r0, r5
 800cfd0:	4621      	mov	r1, r4
 800cfd2:	f7ff ff5b 	bl	800ce8c <__sflush_r>
 800cfd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cfd8:	4605      	mov	r5, r0
 800cfda:	07da      	lsls	r2, r3, #31
 800cfdc:	d405      	bmi.n	800cfea <_fflush_r+0x42>
 800cfde:	89a3      	ldrh	r3, [r4, #12]
 800cfe0:	059b      	lsls	r3, r3, #22
 800cfe2:	d402      	bmi.n	800cfea <_fflush_r+0x42>
 800cfe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cfe6:	f000 fb0c 	bl	800d602 <__retarget_lock_release_recursive>
 800cfea:	4628      	mov	r0, r5
 800cfec:	bd38      	pop	{r3, r4, r5, pc}
 800cfee:	4605      	mov	r5, r0
 800cff0:	e7fb      	b.n	800cfea <_fflush_r+0x42>
	...

0800cff4 <std>:
 800cff4:	2300      	movs	r3, #0
 800cff6:	b510      	push	{r4, lr}
 800cff8:	4604      	mov	r4, r0
 800cffa:	e9c0 3300 	strd	r3, r3, [r0]
 800cffe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d002:	6083      	str	r3, [r0, #8]
 800d004:	8181      	strh	r1, [r0, #12]
 800d006:	6643      	str	r3, [r0, #100]	; 0x64
 800d008:	81c2      	strh	r2, [r0, #14]
 800d00a:	6183      	str	r3, [r0, #24]
 800d00c:	4619      	mov	r1, r3
 800d00e:	2208      	movs	r2, #8
 800d010:	305c      	adds	r0, #92	; 0x5c
 800d012:	f7fc fb0b 	bl	800962c <memset>
 800d016:	4b07      	ldr	r3, [pc, #28]	; (800d034 <std+0x40>)
 800d018:	61e4      	str	r4, [r4, #28]
 800d01a:	6223      	str	r3, [r4, #32]
 800d01c:	4b06      	ldr	r3, [pc, #24]	; (800d038 <std+0x44>)
 800d01e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d022:	6263      	str	r3, [r4, #36]	; 0x24
 800d024:	4b05      	ldr	r3, [pc, #20]	; (800d03c <std+0x48>)
 800d026:	62a3      	str	r3, [r4, #40]	; 0x28
 800d028:	4b05      	ldr	r3, [pc, #20]	; (800d040 <std+0x4c>)
 800d02a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d02c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d030:	f000 bae4 	b.w	800d5fc <__retarget_lock_init_recursive>
 800d034:	0800e16d 	.word	0x0800e16d
 800d038:	0800e18f 	.word	0x0800e18f
 800d03c:	0800e1c7 	.word	0x0800e1c7
 800d040:	0800e1eb 	.word	0x0800e1eb

0800d044 <_cleanup_r>:
 800d044:	4901      	ldr	r1, [pc, #4]	; (800d04c <_cleanup_r+0x8>)
 800d046:	f000 bab5 	b.w	800d5b4 <_fwalk_reent>
 800d04a:	bf00      	nop
 800d04c:	0800eee5 	.word	0x0800eee5

0800d050 <__sfp_lock_acquire>:
 800d050:	4801      	ldr	r0, [pc, #4]	; (800d058 <__sfp_lock_acquire+0x8>)
 800d052:	f000 bad5 	b.w	800d600 <__retarget_lock_acquire_recursive>
 800d056:	bf00      	nop
 800d058:	20001128 	.word	0x20001128

0800d05c <__sfp_lock_release>:
 800d05c:	4801      	ldr	r0, [pc, #4]	; (800d064 <__sfp_lock_release+0x8>)
 800d05e:	f000 bad0 	b.w	800d602 <__retarget_lock_release_recursive>
 800d062:	bf00      	nop
 800d064:	20001128 	.word	0x20001128

0800d068 <__sinit_lock_acquire>:
 800d068:	4801      	ldr	r0, [pc, #4]	; (800d070 <__sinit_lock_acquire+0x8>)
 800d06a:	f000 bac9 	b.w	800d600 <__retarget_lock_acquire_recursive>
 800d06e:	bf00      	nop
 800d070:	20001123 	.word	0x20001123

0800d074 <__sinit_lock_release>:
 800d074:	4801      	ldr	r0, [pc, #4]	; (800d07c <__sinit_lock_release+0x8>)
 800d076:	f000 bac4 	b.w	800d602 <__retarget_lock_release_recursive>
 800d07a:	bf00      	nop
 800d07c:	20001123 	.word	0x20001123

0800d080 <__sinit>:
 800d080:	b510      	push	{r4, lr}
 800d082:	4604      	mov	r4, r0
 800d084:	f7ff fff0 	bl	800d068 <__sinit_lock_acquire>
 800d088:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800d08a:	b11a      	cbz	r2, 800d094 <__sinit+0x14>
 800d08c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d090:	f7ff bff0 	b.w	800d074 <__sinit_lock_release>
 800d094:	4b0d      	ldr	r3, [pc, #52]	; (800d0cc <__sinit+0x4c>)
 800d096:	2104      	movs	r1, #4
 800d098:	63e3      	str	r3, [r4, #60]	; 0x3c
 800d09a:	2303      	movs	r3, #3
 800d09c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800d0a0:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800d0a4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800d0a8:	6860      	ldr	r0, [r4, #4]
 800d0aa:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800d0ae:	f7ff ffa1 	bl	800cff4 <std>
 800d0b2:	2201      	movs	r2, #1
 800d0b4:	2109      	movs	r1, #9
 800d0b6:	68a0      	ldr	r0, [r4, #8]
 800d0b8:	f7ff ff9c 	bl	800cff4 <std>
 800d0bc:	2202      	movs	r2, #2
 800d0be:	2112      	movs	r1, #18
 800d0c0:	68e0      	ldr	r0, [r4, #12]
 800d0c2:	f7ff ff97 	bl	800cff4 <std>
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	63a3      	str	r3, [r4, #56]	; 0x38
 800d0ca:	e7df      	b.n	800d08c <__sinit+0xc>
 800d0cc:	0800d045 	.word	0x0800d045

0800d0d0 <__libc_fini_array>:
 800d0d0:	b538      	push	{r3, r4, r5, lr}
 800d0d2:	4d07      	ldr	r5, [pc, #28]	; (800d0f0 <__libc_fini_array+0x20>)
 800d0d4:	4c07      	ldr	r4, [pc, #28]	; (800d0f4 <__libc_fini_array+0x24>)
 800d0d6:	1b64      	subs	r4, r4, r5
 800d0d8:	10a4      	asrs	r4, r4, #2
 800d0da:	b91c      	cbnz	r4, 800d0e4 <__libc_fini_array+0x14>
 800d0dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0e0:	f004 b91a 	b.w	8011318 <_fini>
 800d0e4:	3c01      	subs	r4, #1
 800d0e6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800d0ea:	4798      	blx	r3
 800d0ec:	e7f5      	b.n	800d0da <__libc_fini_array+0xa>
 800d0ee:	bf00      	nop
 800d0f0:	080122a8 	.word	0x080122a8
 800d0f4:	080122ac 	.word	0x080122ac

0800d0f8 <_malloc_trim_r>:
 800d0f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0fc:	4606      	mov	r6, r0
 800d0fe:	2008      	movs	r0, #8
 800d100:	460c      	mov	r4, r1
 800d102:	f7fd fd67 	bl	800abd4 <sysconf>
 800d106:	4680      	mov	r8, r0
 800d108:	4f22      	ldr	r7, [pc, #136]	; (800d194 <_malloc_trim_r+0x9c>)
 800d10a:	4630      	mov	r0, r6
 800d10c:	f7fc fa96 	bl	800963c <__malloc_lock>
 800d110:	68bb      	ldr	r3, [r7, #8]
 800d112:	685d      	ldr	r5, [r3, #4]
 800d114:	f025 0503 	bic.w	r5, r5, #3
 800d118:	1b2c      	subs	r4, r5, r4
 800d11a:	3c11      	subs	r4, #17
 800d11c:	4444      	add	r4, r8
 800d11e:	fbb4 f4f8 	udiv	r4, r4, r8
 800d122:	3c01      	subs	r4, #1
 800d124:	fb08 f404 	mul.w	r4, r8, r4
 800d128:	45a0      	cmp	r8, r4
 800d12a:	dd05      	ble.n	800d138 <_malloc_trim_r+0x40>
 800d12c:	4630      	mov	r0, r6
 800d12e:	f7fc fa8b 	bl	8009648 <__malloc_unlock>
 800d132:	2000      	movs	r0, #0
 800d134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d138:	2100      	movs	r1, #0
 800d13a:	4630      	mov	r0, r6
 800d13c:	f7f6 fb70 	bl	8003820 <_sbrk_r>
 800d140:	68bb      	ldr	r3, [r7, #8]
 800d142:	442b      	add	r3, r5
 800d144:	4298      	cmp	r0, r3
 800d146:	d1f1      	bne.n	800d12c <_malloc_trim_r+0x34>
 800d148:	4630      	mov	r0, r6
 800d14a:	4261      	negs	r1, r4
 800d14c:	f7f6 fb68 	bl	8003820 <_sbrk_r>
 800d150:	3001      	adds	r0, #1
 800d152:	d110      	bne.n	800d176 <_malloc_trim_r+0x7e>
 800d154:	2100      	movs	r1, #0
 800d156:	4630      	mov	r0, r6
 800d158:	f7f6 fb62 	bl	8003820 <_sbrk_r>
 800d15c:	68ba      	ldr	r2, [r7, #8]
 800d15e:	1a83      	subs	r3, r0, r2
 800d160:	2b0f      	cmp	r3, #15
 800d162:	dde3      	ble.n	800d12c <_malloc_trim_r+0x34>
 800d164:	490c      	ldr	r1, [pc, #48]	; (800d198 <_malloc_trim_r+0xa0>)
 800d166:	f043 0301 	orr.w	r3, r3, #1
 800d16a:	6809      	ldr	r1, [r1, #0]
 800d16c:	6053      	str	r3, [r2, #4]
 800d16e:	1a40      	subs	r0, r0, r1
 800d170:	490a      	ldr	r1, [pc, #40]	; (800d19c <_malloc_trim_r+0xa4>)
 800d172:	6008      	str	r0, [r1, #0]
 800d174:	e7da      	b.n	800d12c <_malloc_trim_r+0x34>
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	4a08      	ldr	r2, [pc, #32]	; (800d19c <_malloc_trim_r+0xa4>)
 800d17a:	1b2d      	subs	r5, r5, r4
 800d17c:	f045 0501 	orr.w	r5, r5, #1
 800d180:	605d      	str	r5, [r3, #4]
 800d182:	6813      	ldr	r3, [r2, #0]
 800d184:	4630      	mov	r0, r6
 800d186:	1b1c      	subs	r4, r3, r4
 800d188:	6014      	str	r4, [r2, #0]
 800d18a:	f7fc fa5d 	bl	8009648 <__malloc_unlock>
 800d18e:	2001      	movs	r0, #1
 800d190:	e7d0      	b.n	800d134 <_malloc_trim_r+0x3c>
 800d192:	bf00      	nop
 800d194:	20000488 	.word	0x20000488
 800d198:	20000890 	.word	0x20000890
 800d19c:	20000ff8 	.word	0x20000ff8

0800d1a0 <_free_r>:
 800d1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1a2:	4605      	mov	r5, r0
 800d1a4:	460f      	mov	r7, r1
 800d1a6:	2900      	cmp	r1, #0
 800d1a8:	f000 80b1 	beq.w	800d30e <_free_r+0x16e>
 800d1ac:	f7fc fa46 	bl	800963c <__malloc_lock>
 800d1b0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800d1b4:	4856      	ldr	r0, [pc, #344]	; (800d310 <_free_r+0x170>)
 800d1b6:	f022 0401 	bic.w	r4, r2, #1
 800d1ba:	f1a7 0308 	sub.w	r3, r7, #8
 800d1be:	eb03 0c04 	add.w	ip, r3, r4
 800d1c2:	6881      	ldr	r1, [r0, #8]
 800d1c4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800d1c8:	4561      	cmp	r1, ip
 800d1ca:	f026 0603 	bic.w	r6, r6, #3
 800d1ce:	f002 0201 	and.w	r2, r2, #1
 800d1d2:	d11b      	bne.n	800d20c <_free_r+0x6c>
 800d1d4:	4434      	add	r4, r6
 800d1d6:	b93a      	cbnz	r2, 800d1e8 <_free_r+0x48>
 800d1d8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800d1dc:	1a9b      	subs	r3, r3, r2
 800d1de:	4414      	add	r4, r2
 800d1e0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800d1e4:	60ca      	str	r2, [r1, #12]
 800d1e6:	6091      	str	r1, [r2, #8]
 800d1e8:	f044 0201 	orr.w	r2, r4, #1
 800d1ec:	605a      	str	r2, [r3, #4]
 800d1ee:	6083      	str	r3, [r0, #8]
 800d1f0:	4b48      	ldr	r3, [pc, #288]	; (800d314 <_free_r+0x174>)
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	42a3      	cmp	r3, r4
 800d1f6:	d804      	bhi.n	800d202 <_free_r+0x62>
 800d1f8:	4b47      	ldr	r3, [pc, #284]	; (800d318 <_free_r+0x178>)
 800d1fa:	4628      	mov	r0, r5
 800d1fc:	6819      	ldr	r1, [r3, #0]
 800d1fe:	f7ff ff7b 	bl	800d0f8 <_malloc_trim_r>
 800d202:	4628      	mov	r0, r5
 800d204:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d208:	f7fc ba1e 	b.w	8009648 <__malloc_unlock>
 800d20c:	f8cc 6004 	str.w	r6, [ip, #4]
 800d210:	2a00      	cmp	r2, #0
 800d212:	d138      	bne.n	800d286 <_free_r+0xe6>
 800d214:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800d218:	f100 0708 	add.w	r7, r0, #8
 800d21c:	1a5b      	subs	r3, r3, r1
 800d21e:	440c      	add	r4, r1
 800d220:	6899      	ldr	r1, [r3, #8]
 800d222:	42b9      	cmp	r1, r7
 800d224:	d031      	beq.n	800d28a <_free_r+0xea>
 800d226:	68df      	ldr	r7, [r3, #12]
 800d228:	60cf      	str	r7, [r1, #12]
 800d22a:	60b9      	str	r1, [r7, #8]
 800d22c:	eb0c 0106 	add.w	r1, ip, r6
 800d230:	6849      	ldr	r1, [r1, #4]
 800d232:	07c9      	lsls	r1, r1, #31
 800d234:	d40b      	bmi.n	800d24e <_free_r+0xae>
 800d236:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800d23a:	4434      	add	r4, r6
 800d23c:	bb3a      	cbnz	r2, 800d28e <_free_r+0xee>
 800d23e:	4e37      	ldr	r6, [pc, #220]	; (800d31c <_free_r+0x17c>)
 800d240:	42b1      	cmp	r1, r6
 800d242:	d124      	bne.n	800d28e <_free_r+0xee>
 800d244:	2201      	movs	r2, #1
 800d246:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d24a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800d24e:	f044 0101 	orr.w	r1, r4, #1
 800d252:	6059      	str	r1, [r3, #4]
 800d254:	511c      	str	r4, [r3, r4]
 800d256:	2a00      	cmp	r2, #0
 800d258:	d1d3      	bne.n	800d202 <_free_r+0x62>
 800d25a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800d25e:	d21b      	bcs.n	800d298 <_free_r+0xf8>
 800d260:	0961      	lsrs	r1, r4, #5
 800d262:	08e2      	lsrs	r2, r4, #3
 800d264:	2401      	movs	r4, #1
 800d266:	408c      	lsls	r4, r1
 800d268:	6841      	ldr	r1, [r0, #4]
 800d26a:	3201      	adds	r2, #1
 800d26c:	430c      	orrs	r4, r1
 800d26e:	6044      	str	r4, [r0, #4]
 800d270:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800d274:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800d278:	3908      	subs	r1, #8
 800d27a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800d27e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800d282:	60e3      	str	r3, [r4, #12]
 800d284:	e7bd      	b.n	800d202 <_free_r+0x62>
 800d286:	2200      	movs	r2, #0
 800d288:	e7d0      	b.n	800d22c <_free_r+0x8c>
 800d28a:	2201      	movs	r2, #1
 800d28c:	e7ce      	b.n	800d22c <_free_r+0x8c>
 800d28e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800d292:	60ce      	str	r6, [r1, #12]
 800d294:	60b1      	str	r1, [r6, #8]
 800d296:	e7da      	b.n	800d24e <_free_r+0xae>
 800d298:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800d29c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800d2a0:	d214      	bcs.n	800d2cc <_free_r+0x12c>
 800d2a2:	09a2      	lsrs	r2, r4, #6
 800d2a4:	3238      	adds	r2, #56	; 0x38
 800d2a6:	1c51      	adds	r1, r2, #1
 800d2a8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800d2ac:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800d2b0:	428e      	cmp	r6, r1
 800d2b2:	d125      	bne.n	800d300 <_free_r+0x160>
 800d2b4:	2401      	movs	r4, #1
 800d2b6:	1092      	asrs	r2, r2, #2
 800d2b8:	fa04 f202 	lsl.w	r2, r4, r2
 800d2bc:	6844      	ldr	r4, [r0, #4]
 800d2be:	4322      	orrs	r2, r4
 800d2c0:	6042      	str	r2, [r0, #4]
 800d2c2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800d2c6:	60b3      	str	r3, [r6, #8]
 800d2c8:	60cb      	str	r3, [r1, #12]
 800d2ca:	e79a      	b.n	800d202 <_free_r+0x62>
 800d2cc:	2a14      	cmp	r2, #20
 800d2ce:	d801      	bhi.n	800d2d4 <_free_r+0x134>
 800d2d0:	325b      	adds	r2, #91	; 0x5b
 800d2d2:	e7e8      	b.n	800d2a6 <_free_r+0x106>
 800d2d4:	2a54      	cmp	r2, #84	; 0x54
 800d2d6:	d802      	bhi.n	800d2de <_free_r+0x13e>
 800d2d8:	0b22      	lsrs	r2, r4, #12
 800d2da:	326e      	adds	r2, #110	; 0x6e
 800d2dc:	e7e3      	b.n	800d2a6 <_free_r+0x106>
 800d2de:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800d2e2:	d802      	bhi.n	800d2ea <_free_r+0x14a>
 800d2e4:	0be2      	lsrs	r2, r4, #15
 800d2e6:	3277      	adds	r2, #119	; 0x77
 800d2e8:	e7dd      	b.n	800d2a6 <_free_r+0x106>
 800d2ea:	f240 5154 	movw	r1, #1364	; 0x554
 800d2ee:	428a      	cmp	r2, r1
 800d2f0:	bf96      	itet	ls
 800d2f2:	0ca2      	lsrls	r2, r4, #18
 800d2f4:	227e      	movhi	r2, #126	; 0x7e
 800d2f6:	327c      	addls	r2, #124	; 0x7c
 800d2f8:	e7d5      	b.n	800d2a6 <_free_r+0x106>
 800d2fa:	6889      	ldr	r1, [r1, #8]
 800d2fc:	428e      	cmp	r6, r1
 800d2fe:	d004      	beq.n	800d30a <_free_r+0x16a>
 800d300:	684a      	ldr	r2, [r1, #4]
 800d302:	f022 0203 	bic.w	r2, r2, #3
 800d306:	42a2      	cmp	r2, r4
 800d308:	d8f7      	bhi.n	800d2fa <_free_r+0x15a>
 800d30a:	68ce      	ldr	r6, [r1, #12]
 800d30c:	e7d9      	b.n	800d2c2 <_free_r+0x122>
 800d30e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d310:	20000488 	.word	0x20000488
 800d314:	20000894 	.word	0x20000894
 800d318:	20001028 	.word	0x20001028
 800d31c:	20000490 	.word	0x20000490

0800d320 <__sfvwrite_r>:
 800d320:	6893      	ldr	r3, [r2, #8]
 800d322:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d326:	4606      	mov	r6, r0
 800d328:	460c      	mov	r4, r1
 800d32a:	4690      	mov	r8, r2
 800d32c:	b91b      	cbnz	r3, 800d336 <__sfvwrite_r+0x16>
 800d32e:	2000      	movs	r0, #0
 800d330:	b003      	add	sp, #12
 800d332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d336:	898b      	ldrh	r3, [r1, #12]
 800d338:	0718      	lsls	r0, r3, #28
 800d33a:	d550      	bpl.n	800d3de <__sfvwrite_r+0xbe>
 800d33c:	690b      	ldr	r3, [r1, #16]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d04d      	beq.n	800d3de <__sfvwrite_r+0xbe>
 800d342:	89a3      	ldrh	r3, [r4, #12]
 800d344:	f8d8 7000 	ldr.w	r7, [r8]
 800d348:	f013 0902 	ands.w	r9, r3, #2
 800d34c:	d16c      	bne.n	800d428 <__sfvwrite_r+0x108>
 800d34e:	f013 0301 	ands.w	r3, r3, #1
 800d352:	f000 809c 	beq.w	800d48e <__sfvwrite_r+0x16e>
 800d356:	4648      	mov	r0, r9
 800d358:	46ca      	mov	sl, r9
 800d35a:	46cb      	mov	fp, r9
 800d35c:	f1bb 0f00 	cmp.w	fp, #0
 800d360:	f000 8103 	beq.w	800d56a <__sfvwrite_r+0x24a>
 800d364:	b950      	cbnz	r0, 800d37c <__sfvwrite_r+0x5c>
 800d366:	465a      	mov	r2, fp
 800d368:	210a      	movs	r1, #10
 800d36a:	4650      	mov	r0, sl
 800d36c:	f000 f9b6 	bl	800d6dc <memchr>
 800d370:	2800      	cmp	r0, #0
 800d372:	f000 80ff 	beq.w	800d574 <__sfvwrite_r+0x254>
 800d376:	3001      	adds	r0, #1
 800d378:	eba0 090a 	sub.w	r9, r0, sl
 800d37c:	6820      	ldr	r0, [r4, #0]
 800d37e:	6921      	ldr	r1, [r4, #16]
 800d380:	45d9      	cmp	r9, fp
 800d382:	464a      	mov	r2, r9
 800d384:	bf28      	it	cs
 800d386:	465a      	movcs	r2, fp
 800d388:	4288      	cmp	r0, r1
 800d38a:	6963      	ldr	r3, [r4, #20]
 800d38c:	f240 80f5 	bls.w	800d57a <__sfvwrite_r+0x25a>
 800d390:	68a5      	ldr	r5, [r4, #8]
 800d392:	441d      	add	r5, r3
 800d394:	42aa      	cmp	r2, r5
 800d396:	f340 80f0 	ble.w	800d57a <__sfvwrite_r+0x25a>
 800d39a:	4651      	mov	r1, sl
 800d39c:	462a      	mov	r2, r5
 800d39e:	f000 f9b9 	bl	800d714 <memmove>
 800d3a2:	6823      	ldr	r3, [r4, #0]
 800d3a4:	4621      	mov	r1, r4
 800d3a6:	442b      	add	r3, r5
 800d3a8:	4630      	mov	r0, r6
 800d3aa:	6023      	str	r3, [r4, #0]
 800d3ac:	f7ff fdfc 	bl	800cfa8 <_fflush_r>
 800d3b0:	2800      	cmp	r0, #0
 800d3b2:	d167      	bne.n	800d484 <__sfvwrite_r+0x164>
 800d3b4:	ebb9 0905 	subs.w	r9, r9, r5
 800d3b8:	f040 80f7 	bne.w	800d5aa <__sfvwrite_r+0x28a>
 800d3bc:	4621      	mov	r1, r4
 800d3be:	4630      	mov	r0, r6
 800d3c0:	f7ff fdf2 	bl	800cfa8 <_fflush_r>
 800d3c4:	2800      	cmp	r0, #0
 800d3c6:	d15d      	bne.n	800d484 <__sfvwrite_r+0x164>
 800d3c8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800d3cc:	44aa      	add	sl, r5
 800d3ce:	ebab 0b05 	sub.w	fp, fp, r5
 800d3d2:	1b55      	subs	r5, r2, r5
 800d3d4:	f8c8 5008 	str.w	r5, [r8, #8]
 800d3d8:	2d00      	cmp	r5, #0
 800d3da:	d1bf      	bne.n	800d35c <__sfvwrite_r+0x3c>
 800d3dc:	e7a7      	b.n	800d32e <__sfvwrite_r+0xe>
 800d3de:	4621      	mov	r1, r4
 800d3e0:	4630      	mov	r0, r6
 800d3e2:	f7fe fe9f 	bl	800c124 <__swsetup_r>
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	d0ab      	beq.n	800d342 <__sfvwrite_r+0x22>
 800d3ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ee:	e79f      	b.n	800d330 <__sfvwrite_r+0x10>
 800d3f0:	e9d7 b900 	ldrd	fp, r9, [r7]
 800d3f4:	3708      	adds	r7, #8
 800d3f6:	f1b9 0f00 	cmp.w	r9, #0
 800d3fa:	d0f9      	beq.n	800d3f0 <__sfvwrite_r+0xd0>
 800d3fc:	45d1      	cmp	r9, sl
 800d3fe:	464b      	mov	r3, r9
 800d400:	465a      	mov	r2, fp
 800d402:	bf28      	it	cs
 800d404:	4653      	movcs	r3, sl
 800d406:	4630      	mov	r0, r6
 800d408:	69e1      	ldr	r1, [r4, #28]
 800d40a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d40c:	47a8      	blx	r5
 800d40e:	2800      	cmp	r0, #0
 800d410:	dd38      	ble.n	800d484 <__sfvwrite_r+0x164>
 800d412:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d416:	4483      	add	fp, r0
 800d418:	eba9 0900 	sub.w	r9, r9, r0
 800d41c:	1a18      	subs	r0, r3, r0
 800d41e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d422:	2800      	cmp	r0, #0
 800d424:	d1e7      	bne.n	800d3f6 <__sfvwrite_r+0xd6>
 800d426:	e782      	b.n	800d32e <__sfvwrite_r+0xe>
 800d428:	f04f 0b00 	mov.w	fp, #0
 800d42c:	f8df a180 	ldr.w	sl, [pc, #384]	; 800d5b0 <__sfvwrite_r+0x290>
 800d430:	46d9      	mov	r9, fp
 800d432:	e7e0      	b.n	800d3f6 <__sfvwrite_r+0xd6>
 800d434:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800d438:	3708      	adds	r7, #8
 800d43a:	f1ba 0f00 	cmp.w	sl, #0
 800d43e:	d0f9      	beq.n	800d434 <__sfvwrite_r+0x114>
 800d440:	89a3      	ldrh	r3, [r4, #12]
 800d442:	68a2      	ldr	r2, [r4, #8]
 800d444:	0599      	lsls	r1, r3, #22
 800d446:	6820      	ldr	r0, [r4, #0]
 800d448:	d563      	bpl.n	800d512 <__sfvwrite_r+0x1f2>
 800d44a:	4552      	cmp	r2, sl
 800d44c:	d836      	bhi.n	800d4bc <__sfvwrite_r+0x19c>
 800d44e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800d452:	d033      	beq.n	800d4bc <__sfvwrite_r+0x19c>
 800d454:	6921      	ldr	r1, [r4, #16]
 800d456:	6965      	ldr	r5, [r4, #20]
 800d458:	eba0 0b01 	sub.w	fp, r0, r1
 800d45c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d460:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d464:	f10b 0201 	add.w	r2, fp, #1
 800d468:	106d      	asrs	r5, r5, #1
 800d46a:	4452      	add	r2, sl
 800d46c:	4295      	cmp	r5, r2
 800d46e:	bf38      	it	cc
 800d470:	4615      	movcc	r5, r2
 800d472:	055b      	lsls	r3, r3, #21
 800d474:	d53d      	bpl.n	800d4f2 <__sfvwrite_r+0x1d2>
 800d476:	4629      	mov	r1, r5
 800d478:	4630      	mov	r0, r6
 800d47a:	f7fb fe95 	bl	80091a8 <_malloc_r>
 800d47e:	b948      	cbnz	r0, 800d494 <__sfvwrite_r+0x174>
 800d480:	230c      	movs	r3, #12
 800d482:	6033      	str	r3, [r6, #0]
 800d484:	89a3      	ldrh	r3, [r4, #12]
 800d486:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d48a:	81a3      	strh	r3, [r4, #12]
 800d48c:	e7ad      	b.n	800d3ea <__sfvwrite_r+0xca>
 800d48e:	4699      	mov	r9, r3
 800d490:	469a      	mov	sl, r3
 800d492:	e7d2      	b.n	800d43a <__sfvwrite_r+0x11a>
 800d494:	465a      	mov	r2, fp
 800d496:	6921      	ldr	r1, [r4, #16]
 800d498:	9001      	str	r0, [sp, #4]
 800d49a:	f000 f92d 	bl	800d6f8 <memcpy>
 800d49e:	89a2      	ldrh	r2, [r4, #12]
 800d4a0:	9b01      	ldr	r3, [sp, #4]
 800d4a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d4a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d4aa:	81a2      	strh	r2, [r4, #12]
 800d4ac:	4652      	mov	r2, sl
 800d4ae:	6123      	str	r3, [r4, #16]
 800d4b0:	6165      	str	r5, [r4, #20]
 800d4b2:	445b      	add	r3, fp
 800d4b4:	eba5 050b 	sub.w	r5, r5, fp
 800d4b8:	6023      	str	r3, [r4, #0]
 800d4ba:	60a5      	str	r5, [r4, #8]
 800d4bc:	4552      	cmp	r2, sl
 800d4be:	bf28      	it	cs
 800d4c0:	4652      	movcs	r2, sl
 800d4c2:	4655      	mov	r5, sl
 800d4c4:	4649      	mov	r1, r9
 800d4c6:	6820      	ldr	r0, [r4, #0]
 800d4c8:	9201      	str	r2, [sp, #4]
 800d4ca:	f000 f923 	bl	800d714 <memmove>
 800d4ce:	68a3      	ldr	r3, [r4, #8]
 800d4d0:	9a01      	ldr	r2, [sp, #4]
 800d4d2:	1a9b      	subs	r3, r3, r2
 800d4d4:	60a3      	str	r3, [r4, #8]
 800d4d6:	6823      	ldr	r3, [r4, #0]
 800d4d8:	441a      	add	r2, r3
 800d4da:	6022      	str	r2, [r4, #0]
 800d4dc:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800d4e0:	44a9      	add	r9, r5
 800d4e2:	ebaa 0a05 	sub.w	sl, sl, r5
 800d4e6:	1b45      	subs	r5, r0, r5
 800d4e8:	f8c8 5008 	str.w	r5, [r8, #8]
 800d4ec:	2d00      	cmp	r5, #0
 800d4ee:	d1a4      	bne.n	800d43a <__sfvwrite_r+0x11a>
 800d4f0:	e71d      	b.n	800d32e <__sfvwrite_r+0xe>
 800d4f2:	462a      	mov	r2, r5
 800d4f4:	4630      	mov	r0, r6
 800d4f6:	f000 fc5b 	bl	800ddb0 <_realloc_r>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	d1d5      	bne.n	800d4ac <__sfvwrite_r+0x18c>
 800d500:	4630      	mov	r0, r6
 800d502:	6921      	ldr	r1, [r4, #16]
 800d504:	f7ff fe4c 	bl	800d1a0 <_free_r>
 800d508:	89a3      	ldrh	r3, [r4, #12]
 800d50a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d50e:	81a3      	strh	r3, [r4, #12]
 800d510:	e7b6      	b.n	800d480 <__sfvwrite_r+0x160>
 800d512:	6923      	ldr	r3, [r4, #16]
 800d514:	4283      	cmp	r3, r0
 800d516:	d302      	bcc.n	800d51e <__sfvwrite_r+0x1fe>
 800d518:	6961      	ldr	r1, [r4, #20]
 800d51a:	4551      	cmp	r1, sl
 800d51c:	d915      	bls.n	800d54a <__sfvwrite_r+0x22a>
 800d51e:	4552      	cmp	r2, sl
 800d520:	bf28      	it	cs
 800d522:	4652      	movcs	r2, sl
 800d524:	4615      	mov	r5, r2
 800d526:	4649      	mov	r1, r9
 800d528:	f000 f8f4 	bl	800d714 <memmove>
 800d52c:	68a3      	ldr	r3, [r4, #8]
 800d52e:	6822      	ldr	r2, [r4, #0]
 800d530:	1b5b      	subs	r3, r3, r5
 800d532:	442a      	add	r2, r5
 800d534:	60a3      	str	r3, [r4, #8]
 800d536:	6022      	str	r2, [r4, #0]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d1cf      	bne.n	800d4dc <__sfvwrite_r+0x1bc>
 800d53c:	4621      	mov	r1, r4
 800d53e:	4630      	mov	r0, r6
 800d540:	f7ff fd32 	bl	800cfa8 <_fflush_r>
 800d544:	2800      	cmp	r0, #0
 800d546:	d0c9      	beq.n	800d4dc <__sfvwrite_r+0x1bc>
 800d548:	e79c      	b.n	800d484 <__sfvwrite_r+0x164>
 800d54a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d54e:	459a      	cmp	sl, r3
 800d550:	bf38      	it	cc
 800d552:	4653      	movcc	r3, sl
 800d554:	fb93 f3f1 	sdiv	r3, r3, r1
 800d558:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d55a:	434b      	muls	r3, r1
 800d55c:	464a      	mov	r2, r9
 800d55e:	4630      	mov	r0, r6
 800d560:	69e1      	ldr	r1, [r4, #28]
 800d562:	47a8      	blx	r5
 800d564:	1e05      	subs	r5, r0, #0
 800d566:	dcb9      	bgt.n	800d4dc <__sfvwrite_r+0x1bc>
 800d568:	e78c      	b.n	800d484 <__sfvwrite_r+0x164>
 800d56a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d56e:	2000      	movs	r0, #0
 800d570:	3708      	adds	r7, #8
 800d572:	e6f3      	b.n	800d35c <__sfvwrite_r+0x3c>
 800d574:	f10b 0901 	add.w	r9, fp, #1
 800d578:	e700      	b.n	800d37c <__sfvwrite_r+0x5c>
 800d57a:	4293      	cmp	r3, r2
 800d57c:	dc08      	bgt.n	800d590 <__sfvwrite_r+0x270>
 800d57e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d580:	4652      	mov	r2, sl
 800d582:	4630      	mov	r0, r6
 800d584:	69e1      	ldr	r1, [r4, #28]
 800d586:	47a8      	blx	r5
 800d588:	1e05      	subs	r5, r0, #0
 800d58a:	f73f af13 	bgt.w	800d3b4 <__sfvwrite_r+0x94>
 800d58e:	e779      	b.n	800d484 <__sfvwrite_r+0x164>
 800d590:	4651      	mov	r1, sl
 800d592:	9201      	str	r2, [sp, #4]
 800d594:	f000 f8be 	bl	800d714 <memmove>
 800d598:	9a01      	ldr	r2, [sp, #4]
 800d59a:	68a3      	ldr	r3, [r4, #8]
 800d59c:	4615      	mov	r5, r2
 800d59e:	1a9b      	subs	r3, r3, r2
 800d5a0:	60a3      	str	r3, [r4, #8]
 800d5a2:	6823      	ldr	r3, [r4, #0]
 800d5a4:	4413      	add	r3, r2
 800d5a6:	6023      	str	r3, [r4, #0]
 800d5a8:	e704      	b.n	800d3b4 <__sfvwrite_r+0x94>
 800d5aa:	2001      	movs	r0, #1
 800d5ac:	e70c      	b.n	800d3c8 <__sfvwrite_r+0xa8>
 800d5ae:	bf00      	nop
 800d5b0:	7ffffc00 	.word	0x7ffffc00

0800d5b4 <_fwalk_reent>:
 800d5b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5b8:	4606      	mov	r6, r0
 800d5ba:	4688      	mov	r8, r1
 800d5bc:	2700      	movs	r7, #0
 800d5be:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800d5c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d5c6:	f1b9 0901 	subs.w	r9, r9, #1
 800d5ca:	d505      	bpl.n	800d5d8 <_fwalk_reent+0x24>
 800d5cc:	6824      	ldr	r4, [r4, #0]
 800d5ce:	2c00      	cmp	r4, #0
 800d5d0:	d1f7      	bne.n	800d5c2 <_fwalk_reent+0xe>
 800d5d2:	4638      	mov	r0, r7
 800d5d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5d8:	89ab      	ldrh	r3, [r5, #12]
 800d5da:	2b01      	cmp	r3, #1
 800d5dc:	d907      	bls.n	800d5ee <_fwalk_reent+0x3a>
 800d5de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d5e2:	3301      	adds	r3, #1
 800d5e4:	d003      	beq.n	800d5ee <_fwalk_reent+0x3a>
 800d5e6:	4629      	mov	r1, r5
 800d5e8:	4630      	mov	r0, r6
 800d5ea:	47c0      	blx	r8
 800d5ec:	4307      	orrs	r7, r0
 800d5ee:	3568      	adds	r5, #104	; 0x68
 800d5f0:	e7e9      	b.n	800d5c6 <_fwalk_reent+0x12>
	...

0800d5f4 <_localeconv_r>:
 800d5f4:	4800      	ldr	r0, [pc, #0]	; (800d5f8 <_localeconv_r+0x4>)
 800d5f6:	4770      	bx	lr
 800d5f8:	2000098c 	.word	0x2000098c

0800d5fc <__retarget_lock_init_recursive>:
 800d5fc:	4770      	bx	lr

0800d5fe <__retarget_lock_close_recursive>:
 800d5fe:	4770      	bx	lr

0800d600 <__retarget_lock_acquire_recursive>:
 800d600:	4770      	bx	lr

0800d602 <__retarget_lock_release_recursive>:
 800d602:	4770      	bx	lr

0800d604 <__swhatbuf_r>:
 800d604:	b570      	push	{r4, r5, r6, lr}
 800d606:	460e      	mov	r6, r1
 800d608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d60c:	4614      	mov	r4, r2
 800d60e:	2900      	cmp	r1, #0
 800d610:	461d      	mov	r5, r3
 800d612:	b096      	sub	sp, #88	; 0x58
 800d614:	da09      	bge.n	800d62a <__swhatbuf_r+0x26>
 800d616:	2200      	movs	r2, #0
 800d618:	89b3      	ldrh	r3, [r6, #12]
 800d61a:	602a      	str	r2, [r5, #0]
 800d61c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800d620:	d116      	bne.n	800d650 <__swhatbuf_r+0x4c>
 800d622:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d626:	6023      	str	r3, [r4, #0]
 800d628:	e015      	b.n	800d656 <__swhatbuf_r+0x52>
 800d62a:	466a      	mov	r2, sp
 800d62c:	f001 fd2e 	bl	800f08c <_fstat_r>
 800d630:	2800      	cmp	r0, #0
 800d632:	dbf0      	blt.n	800d616 <__swhatbuf_r+0x12>
 800d634:	9a01      	ldr	r2, [sp, #4]
 800d636:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d63a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d63e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d642:	425a      	negs	r2, r3
 800d644:	415a      	adcs	r2, r3
 800d646:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d64a:	602a      	str	r2, [r5, #0]
 800d64c:	6023      	str	r3, [r4, #0]
 800d64e:	e002      	b.n	800d656 <__swhatbuf_r+0x52>
 800d650:	2340      	movs	r3, #64	; 0x40
 800d652:	4610      	mov	r0, r2
 800d654:	6023      	str	r3, [r4, #0]
 800d656:	b016      	add	sp, #88	; 0x58
 800d658:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d65c <__smakebuf_r>:
 800d65c:	898b      	ldrh	r3, [r1, #12]
 800d65e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d660:	079d      	lsls	r5, r3, #30
 800d662:	4606      	mov	r6, r0
 800d664:	460c      	mov	r4, r1
 800d666:	d507      	bpl.n	800d678 <__smakebuf_r+0x1c>
 800d668:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800d66c:	6023      	str	r3, [r4, #0]
 800d66e:	6123      	str	r3, [r4, #16]
 800d670:	2301      	movs	r3, #1
 800d672:	6163      	str	r3, [r4, #20]
 800d674:	b002      	add	sp, #8
 800d676:	bd70      	pop	{r4, r5, r6, pc}
 800d678:	466a      	mov	r2, sp
 800d67a:	ab01      	add	r3, sp, #4
 800d67c:	f7ff ffc2 	bl	800d604 <__swhatbuf_r>
 800d680:	9900      	ldr	r1, [sp, #0]
 800d682:	4605      	mov	r5, r0
 800d684:	4630      	mov	r0, r6
 800d686:	f7fb fd8f 	bl	80091a8 <_malloc_r>
 800d68a:	b948      	cbnz	r0, 800d6a0 <__smakebuf_r+0x44>
 800d68c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d690:	059a      	lsls	r2, r3, #22
 800d692:	d4ef      	bmi.n	800d674 <__smakebuf_r+0x18>
 800d694:	f023 0303 	bic.w	r3, r3, #3
 800d698:	f043 0302 	orr.w	r3, r3, #2
 800d69c:	81a3      	strh	r3, [r4, #12]
 800d69e:	e7e3      	b.n	800d668 <__smakebuf_r+0xc>
 800d6a0:	4b0d      	ldr	r3, [pc, #52]	; (800d6d8 <__smakebuf_r+0x7c>)
 800d6a2:	63f3      	str	r3, [r6, #60]	; 0x3c
 800d6a4:	89a3      	ldrh	r3, [r4, #12]
 800d6a6:	6020      	str	r0, [r4, #0]
 800d6a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6ac:	81a3      	strh	r3, [r4, #12]
 800d6ae:	9b00      	ldr	r3, [sp, #0]
 800d6b0:	6120      	str	r0, [r4, #16]
 800d6b2:	6163      	str	r3, [r4, #20]
 800d6b4:	9b01      	ldr	r3, [sp, #4]
 800d6b6:	b15b      	cbz	r3, 800d6d0 <__smakebuf_r+0x74>
 800d6b8:	4630      	mov	r0, r6
 800d6ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6be:	f001 fcf7 	bl	800f0b0 <_isatty_r>
 800d6c2:	b128      	cbz	r0, 800d6d0 <__smakebuf_r+0x74>
 800d6c4:	89a3      	ldrh	r3, [r4, #12]
 800d6c6:	f023 0303 	bic.w	r3, r3, #3
 800d6ca:	f043 0301 	orr.w	r3, r3, #1
 800d6ce:	81a3      	strh	r3, [r4, #12]
 800d6d0:	89a0      	ldrh	r0, [r4, #12]
 800d6d2:	4305      	orrs	r5, r0
 800d6d4:	81a5      	strh	r5, [r4, #12]
 800d6d6:	e7cd      	b.n	800d674 <__smakebuf_r+0x18>
 800d6d8:	0800d045 	.word	0x0800d045

0800d6dc <memchr>:
 800d6dc:	4603      	mov	r3, r0
 800d6de:	b510      	push	{r4, lr}
 800d6e0:	b2c9      	uxtb	r1, r1
 800d6e2:	4402      	add	r2, r0
 800d6e4:	4293      	cmp	r3, r2
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	d101      	bne.n	800d6ee <memchr+0x12>
 800d6ea:	2000      	movs	r0, #0
 800d6ec:	e003      	b.n	800d6f6 <memchr+0x1a>
 800d6ee:	7804      	ldrb	r4, [r0, #0]
 800d6f0:	3301      	adds	r3, #1
 800d6f2:	428c      	cmp	r4, r1
 800d6f4:	d1f6      	bne.n	800d6e4 <memchr+0x8>
 800d6f6:	bd10      	pop	{r4, pc}

0800d6f8 <memcpy>:
 800d6f8:	440a      	add	r2, r1
 800d6fa:	4291      	cmp	r1, r2
 800d6fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800d700:	d100      	bne.n	800d704 <memcpy+0xc>
 800d702:	4770      	bx	lr
 800d704:	b510      	push	{r4, lr}
 800d706:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d70a:	4291      	cmp	r1, r2
 800d70c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d710:	d1f9      	bne.n	800d706 <memcpy+0xe>
 800d712:	bd10      	pop	{r4, pc}

0800d714 <memmove>:
 800d714:	4288      	cmp	r0, r1
 800d716:	b510      	push	{r4, lr}
 800d718:	eb01 0402 	add.w	r4, r1, r2
 800d71c:	d902      	bls.n	800d724 <memmove+0x10>
 800d71e:	4284      	cmp	r4, r0
 800d720:	4623      	mov	r3, r4
 800d722:	d807      	bhi.n	800d734 <memmove+0x20>
 800d724:	1e43      	subs	r3, r0, #1
 800d726:	42a1      	cmp	r1, r4
 800d728:	d008      	beq.n	800d73c <memmove+0x28>
 800d72a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d72e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d732:	e7f8      	b.n	800d726 <memmove+0x12>
 800d734:	4601      	mov	r1, r0
 800d736:	4402      	add	r2, r0
 800d738:	428a      	cmp	r2, r1
 800d73a:	d100      	bne.n	800d73e <memmove+0x2a>
 800d73c:	bd10      	pop	{r4, pc}
 800d73e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d742:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d746:	e7f7      	b.n	800d738 <memmove+0x24>

0800d748 <_Balloc>:
 800d748:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d74a:	b570      	push	{r4, r5, r6, lr}
 800d74c:	4605      	mov	r5, r0
 800d74e:	460c      	mov	r4, r1
 800d750:	b17b      	cbz	r3, 800d772 <_Balloc+0x2a>
 800d752:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800d754:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d758:	b9a0      	cbnz	r0, 800d784 <_Balloc+0x3c>
 800d75a:	2101      	movs	r1, #1
 800d75c:	fa01 f604 	lsl.w	r6, r1, r4
 800d760:	1d72      	adds	r2, r6, #5
 800d762:	4628      	mov	r0, r5
 800d764:	0092      	lsls	r2, r2, #2
 800d766:	f001 fb7f 	bl	800ee68 <_calloc_r>
 800d76a:	b148      	cbz	r0, 800d780 <_Balloc+0x38>
 800d76c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d770:	e00b      	b.n	800d78a <_Balloc+0x42>
 800d772:	2221      	movs	r2, #33	; 0x21
 800d774:	2104      	movs	r1, #4
 800d776:	f001 fb77 	bl	800ee68 <_calloc_r>
 800d77a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800d77c:	2800      	cmp	r0, #0
 800d77e:	d1e8      	bne.n	800d752 <_Balloc+0xa>
 800d780:	2000      	movs	r0, #0
 800d782:	bd70      	pop	{r4, r5, r6, pc}
 800d784:	6802      	ldr	r2, [r0, #0]
 800d786:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d78a:	2300      	movs	r3, #0
 800d78c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d790:	e7f7      	b.n	800d782 <_Balloc+0x3a>

0800d792 <_Bfree>:
 800d792:	b131      	cbz	r1, 800d7a2 <_Bfree+0x10>
 800d794:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d796:	684a      	ldr	r2, [r1, #4]
 800d798:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d79c:	6008      	str	r0, [r1, #0]
 800d79e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d7a2:	4770      	bx	lr

0800d7a4 <__multadd>:
 800d7a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7a8:	4698      	mov	r8, r3
 800d7aa:	460c      	mov	r4, r1
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	690e      	ldr	r6, [r1, #16]
 800d7b0:	4607      	mov	r7, r0
 800d7b2:	f101 0014 	add.w	r0, r1, #20
 800d7b6:	6805      	ldr	r5, [r0, #0]
 800d7b8:	3301      	adds	r3, #1
 800d7ba:	b2a9      	uxth	r1, r5
 800d7bc:	fb02 8101 	mla	r1, r2, r1, r8
 800d7c0:	0c2d      	lsrs	r5, r5, #16
 800d7c2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d7c6:	fb02 c505 	mla	r5, r2, r5, ip
 800d7ca:	b289      	uxth	r1, r1
 800d7cc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d7d0:	429e      	cmp	r6, r3
 800d7d2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d7d6:	f840 1b04 	str.w	r1, [r0], #4
 800d7da:	dcec      	bgt.n	800d7b6 <__multadd+0x12>
 800d7dc:	f1b8 0f00 	cmp.w	r8, #0
 800d7e0:	d022      	beq.n	800d828 <__multadd+0x84>
 800d7e2:	68a3      	ldr	r3, [r4, #8]
 800d7e4:	42b3      	cmp	r3, r6
 800d7e6:	dc19      	bgt.n	800d81c <__multadd+0x78>
 800d7e8:	6861      	ldr	r1, [r4, #4]
 800d7ea:	4638      	mov	r0, r7
 800d7ec:	3101      	adds	r1, #1
 800d7ee:	f7ff ffab 	bl	800d748 <_Balloc>
 800d7f2:	4605      	mov	r5, r0
 800d7f4:	b928      	cbnz	r0, 800d802 <__multadd+0x5e>
 800d7f6:	4602      	mov	r2, r0
 800d7f8:	21b5      	movs	r1, #181	; 0xb5
 800d7fa:	4b0d      	ldr	r3, [pc, #52]	; (800d830 <__multadd+0x8c>)
 800d7fc:	480d      	ldr	r0, [pc, #52]	; (800d834 <__multadd+0x90>)
 800d7fe:	f001 fb15 	bl	800ee2c <__assert_func>
 800d802:	6922      	ldr	r2, [r4, #16]
 800d804:	f104 010c 	add.w	r1, r4, #12
 800d808:	3202      	adds	r2, #2
 800d80a:	0092      	lsls	r2, r2, #2
 800d80c:	300c      	adds	r0, #12
 800d80e:	f7ff ff73 	bl	800d6f8 <memcpy>
 800d812:	4621      	mov	r1, r4
 800d814:	4638      	mov	r0, r7
 800d816:	f7ff ffbc 	bl	800d792 <_Bfree>
 800d81a:	462c      	mov	r4, r5
 800d81c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d820:	3601      	adds	r6, #1
 800d822:	f8c3 8014 	str.w	r8, [r3, #20]
 800d826:	6126      	str	r6, [r4, #16]
 800d828:	4620      	mov	r0, r4
 800d82a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d82e:	bf00      	nop
 800d830:	08011d45 	.word	0x08011d45
 800d834:	08011db5 	.word	0x08011db5

0800d838 <__hi0bits>:
 800d838:	0c02      	lsrs	r2, r0, #16
 800d83a:	0412      	lsls	r2, r2, #16
 800d83c:	4603      	mov	r3, r0
 800d83e:	b9ca      	cbnz	r2, 800d874 <__hi0bits+0x3c>
 800d840:	0403      	lsls	r3, r0, #16
 800d842:	2010      	movs	r0, #16
 800d844:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d848:	bf04      	itt	eq
 800d84a:	021b      	lsleq	r3, r3, #8
 800d84c:	3008      	addeq	r0, #8
 800d84e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d852:	bf04      	itt	eq
 800d854:	011b      	lsleq	r3, r3, #4
 800d856:	3004      	addeq	r0, #4
 800d858:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d85c:	bf04      	itt	eq
 800d85e:	009b      	lsleq	r3, r3, #2
 800d860:	3002      	addeq	r0, #2
 800d862:	2b00      	cmp	r3, #0
 800d864:	db05      	blt.n	800d872 <__hi0bits+0x3a>
 800d866:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d86a:	f100 0001 	add.w	r0, r0, #1
 800d86e:	bf08      	it	eq
 800d870:	2020      	moveq	r0, #32
 800d872:	4770      	bx	lr
 800d874:	2000      	movs	r0, #0
 800d876:	e7e5      	b.n	800d844 <__hi0bits+0xc>

0800d878 <__lo0bits>:
 800d878:	6803      	ldr	r3, [r0, #0]
 800d87a:	4602      	mov	r2, r0
 800d87c:	f013 0007 	ands.w	r0, r3, #7
 800d880:	d00b      	beq.n	800d89a <__lo0bits+0x22>
 800d882:	07d9      	lsls	r1, r3, #31
 800d884:	d422      	bmi.n	800d8cc <__lo0bits+0x54>
 800d886:	0798      	lsls	r0, r3, #30
 800d888:	bf49      	itett	mi
 800d88a:	085b      	lsrmi	r3, r3, #1
 800d88c:	089b      	lsrpl	r3, r3, #2
 800d88e:	2001      	movmi	r0, #1
 800d890:	6013      	strmi	r3, [r2, #0]
 800d892:	bf5c      	itt	pl
 800d894:	2002      	movpl	r0, #2
 800d896:	6013      	strpl	r3, [r2, #0]
 800d898:	4770      	bx	lr
 800d89a:	b299      	uxth	r1, r3
 800d89c:	b909      	cbnz	r1, 800d8a2 <__lo0bits+0x2a>
 800d89e:	2010      	movs	r0, #16
 800d8a0:	0c1b      	lsrs	r3, r3, #16
 800d8a2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d8a6:	bf04      	itt	eq
 800d8a8:	0a1b      	lsreq	r3, r3, #8
 800d8aa:	3008      	addeq	r0, #8
 800d8ac:	0719      	lsls	r1, r3, #28
 800d8ae:	bf04      	itt	eq
 800d8b0:	091b      	lsreq	r3, r3, #4
 800d8b2:	3004      	addeq	r0, #4
 800d8b4:	0799      	lsls	r1, r3, #30
 800d8b6:	bf04      	itt	eq
 800d8b8:	089b      	lsreq	r3, r3, #2
 800d8ba:	3002      	addeq	r0, #2
 800d8bc:	07d9      	lsls	r1, r3, #31
 800d8be:	d403      	bmi.n	800d8c8 <__lo0bits+0x50>
 800d8c0:	085b      	lsrs	r3, r3, #1
 800d8c2:	f100 0001 	add.w	r0, r0, #1
 800d8c6:	d003      	beq.n	800d8d0 <__lo0bits+0x58>
 800d8c8:	6013      	str	r3, [r2, #0]
 800d8ca:	4770      	bx	lr
 800d8cc:	2000      	movs	r0, #0
 800d8ce:	4770      	bx	lr
 800d8d0:	2020      	movs	r0, #32
 800d8d2:	4770      	bx	lr

0800d8d4 <__i2b>:
 800d8d4:	b510      	push	{r4, lr}
 800d8d6:	460c      	mov	r4, r1
 800d8d8:	2101      	movs	r1, #1
 800d8da:	f7ff ff35 	bl	800d748 <_Balloc>
 800d8de:	4602      	mov	r2, r0
 800d8e0:	b928      	cbnz	r0, 800d8ee <__i2b+0x1a>
 800d8e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d8e6:	4b04      	ldr	r3, [pc, #16]	; (800d8f8 <__i2b+0x24>)
 800d8e8:	4804      	ldr	r0, [pc, #16]	; (800d8fc <__i2b+0x28>)
 800d8ea:	f001 fa9f 	bl	800ee2c <__assert_func>
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	6144      	str	r4, [r0, #20]
 800d8f2:	6103      	str	r3, [r0, #16]
 800d8f4:	bd10      	pop	{r4, pc}
 800d8f6:	bf00      	nop
 800d8f8:	08011d45 	.word	0x08011d45
 800d8fc:	08011db5 	.word	0x08011db5

0800d900 <__multiply>:
 800d900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d904:	4614      	mov	r4, r2
 800d906:	690a      	ldr	r2, [r1, #16]
 800d908:	6923      	ldr	r3, [r4, #16]
 800d90a:	460d      	mov	r5, r1
 800d90c:	429a      	cmp	r2, r3
 800d90e:	bfbe      	ittt	lt
 800d910:	460b      	movlt	r3, r1
 800d912:	4625      	movlt	r5, r4
 800d914:	461c      	movlt	r4, r3
 800d916:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d91a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d91e:	68ab      	ldr	r3, [r5, #8]
 800d920:	6869      	ldr	r1, [r5, #4]
 800d922:	eb0a 0709 	add.w	r7, sl, r9
 800d926:	42bb      	cmp	r3, r7
 800d928:	b085      	sub	sp, #20
 800d92a:	bfb8      	it	lt
 800d92c:	3101      	addlt	r1, #1
 800d92e:	f7ff ff0b 	bl	800d748 <_Balloc>
 800d932:	b930      	cbnz	r0, 800d942 <__multiply+0x42>
 800d934:	4602      	mov	r2, r0
 800d936:	f240 115d 	movw	r1, #349	; 0x15d
 800d93a:	4b41      	ldr	r3, [pc, #260]	; (800da40 <__multiply+0x140>)
 800d93c:	4841      	ldr	r0, [pc, #260]	; (800da44 <__multiply+0x144>)
 800d93e:	f001 fa75 	bl	800ee2c <__assert_func>
 800d942:	f100 0614 	add.w	r6, r0, #20
 800d946:	4633      	mov	r3, r6
 800d948:	2200      	movs	r2, #0
 800d94a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d94e:	4543      	cmp	r3, r8
 800d950:	d31e      	bcc.n	800d990 <__multiply+0x90>
 800d952:	f105 0c14 	add.w	ip, r5, #20
 800d956:	f104 0314 	add.w	r3, r4, #20
 800d95a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d95e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d962:	9202      	str	r2, [sp, #8]
 800d964:	ebac 0205 	sub.w	r2, ip, r5
 800d968:	3a15      	subs	r2, #21
 800d96a:	f022 0203 	bic.w	r2, r2, #3
 800d96e:	3204      	adds	r2, #4
 800d970:	f105 0115 	add.w	r1, r5, #21
 800d974:	458c      	cmp	ip, r1
 800d976:	bf38      	it	cc
 800d978:	2204      	movcc	r2, #4
 800d97a:	9201      	str	r2, [sp, #4]
 800d97c:	9a02      	ldr	r2, [sp, #8]
 800d97e:	9303      	str	r3, [sp, #12]
 800d980:	429a      	cmp	r2, r3
 800d982:	d808      	bhi.n	800d996 <__multiply+0x96>
 800d984:	2f00      	cmp	r7, #0
 800d986:	dc55      	bgt.n	800da34 <__multiply+0x134>
 800d988:	6107      	str	r7, [r0, #16]
 800d98a:	b005      	add	sp, #20
 800d98c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d990:	f843 2b04 	str.w	r2, [r3], #4
 800d994:	e7db      	b.n	800d94e <__multiply+0x4e>
 800d996:	f8b3 a000 	ldrh.w	sl, [r3]
 800d99a:	f1ba 0f00 	cmp.w	sl, #0
 800d99e:	d020      	beq.n	800d9e2 <__multiply+0xe2>
 800d9a0:	46b1      	mov	r9, r6
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	f105 0e14 	add.w	lr, r5, #20
 800d9a8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d9ac:	f8d9 b000 	ldr.w	fp, [r9]
 800d9b0:	b2a1      	uxth	r1, r4
 800d9b2:	fa1f fb8b 	uxth.w	fp, fp
 800d9b6:	fb0a b101 	mla	r1, sl, r1, fp
 800d9ba:	4411      	add	r1, r2
 800d9bc:	f8d9 2000 	ldr.w	r2, [r9]
 800d9c0:	0c24      	lsrs	r4, r4, #16
 800d9c2:	0c12      	lsrs	r2, r2, #16
 800d9c4:	fb0a 2404 	mla	r4, sl, r4, r2
 800d9c8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d9cc:	b289      	uxth	r1, r1
 800d9ce:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d9d2:	45f4      	cmp	ip, lr
 800d9d4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d9d8:	f849 1b04 	str.w	r1, [r9], #4
 800d9dc:	d8e4      	bhi.n	800d9a8 <__multiply+0xa8>
 800d9de:	9901      	ldr	r1, [sp, #4]
 800d9e0:	5072      	str	r2, [r6, r1]
 800d9e2:	9a03      	ldr	r2, [sp, #12]
 800d9e4:	3304      	adds	r3, #4
 800d9e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d9ea:	f1b9 0f00 	cmp.w	r9, #0
 800d9ee:	d01f      	beq.n	800da30 <__multiply+0x130>
 800d9f0:	46b6      	mov	lr, r6
 800d9f2:	f04f 0a00 	mov.w	sl, #0
 800d9f6:	6834      	ldr	r4, [r6, #0]
 800d9f8:	f105 0114 	add.w	r1, r5, #20
 800d9fc:	880a      	ldrh	r2, [r1, #0]
 800d9fe:	f8be b002 	ldrh.w	fp, [lr, #2]
 800da02:	b2a4      	uxth	r4, r4
 800da04:	fb09 b202 	mla	r2, r9, r2, fp
 800da08:	4492      	add	sl, r2
 800da0a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800da0e:	f84e 4b04 	str.w	r4, [lr], #4
 800da12:	f851 4b04 	ldr.w	r4, [r1], #4
 800da16:	f8be 2000 	ldrh.w	r2, [lr]
 800da1a:	0c24      	lsrs	r4, r4, #16
 800da1c:	fb09 2404 	mla	r4, r9, r4, r2
 800da20:	458c      	cmp	ip, r1
 800da22:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800da26:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800da2a:	d8e7      	bhi.n	800d9fc <__multiply+0xfc>
 800da2c:	9a01      	ldr	r2, [sp, #4]
 800da2e:	50b4      	str	r4, [r6, r2]
 800da30:	3604      	adds	r6, #4
 800da32:	e7a3      	b.n	800d97c <__multiply+0x7c>
 800da34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d1a5      	bne.n	800d988 <__multiply+0x88>
 800da3c:	3f01      	subs	r7, #1
 800da3e:	e7a1      	b.n	800d984 <__multiply+0x84>
 800da40:	08011d45 	.word	0x08011d45
 800da44:	08011db5 	.word	0x08011db5

0800da48 <__pow5mult>:
 800da48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da4c:	4615      	mov	r5, r2
 800da4e:	f012 0203 	ands.w	r2, r2, #3
 800da52:	4606      	mov	r6, r0
 800da54:	460f      	mov	r7, r1
 800da56:	d007      	beq.n	800da68 <__pow5mult+0x20>
 800da58:	4c1a      	ldr	r4, [pc, #104]	; (800dac4 <__pow5mult+0x7c>)
 800da5a:	3a01      	subs	r2, #1
 800da5c:	2300      	movs	r3, #0
 800da5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800da62:	f7ff fe9f 	bl	800d7a4 <__multadd>
 800da66:	4607      	mov	r7, r0
 800da68:	10ad      	asrs	r5, r5, #2
 800da6a:	d027      	beq.n	800dabc <__pow5mult+0x74>
 800da6c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800da6e:	b944      	cbnz	r4, 800da82 <__pow5mult+0x3a>
 800da70:	f240 2171 	movw	r1, #625	; 0x271
 800da74:	4630      	mov	r0, r6
 800da76:	f7ff ff2d 	bl	800d8d4 <__i2b>
 800da7a:	2300      	movs	r3, #0
 800da7c:	4604      	mov	r4, r0
 800da7e:	64b0      	str	r0, [r6, #72]	; 0x48
 800da80:	6003      	str	r3, [r0, #0]
 800da82:	f04f 0900 	mov.w	r9, #0
 800da86:	07eb      	lsls	r3, r5, #31
 800da88:	d50a      	bpl.n	800daa0 <__pow5mult+0x58>
 800da8a:	4639      	mov	r1, r7
 800da8c:	4622      	mov	r2, r4
 800da8e:	4630      	mov	r0, r6
 800da90:	f7ff ff36 	bl	800d900 <__multiply>
 800da94:	4680      	mov	r8, r0
 800da96:	4639      	mov	r1, r7
 800da98:	4630      	mov	r0, r6
 800da9a:	f7ff fe7a 	bl	800d792 <_Bfree>
 800da9e:	4647      	mov	r7, r8
 800daa0:	106d      	asrs	r5, r5, #1
 800daa2:	d00b      	beq.n	800dabc <__pow5mult+0x74>
 800daa4:	6820      	ldr	r0, [r4, #0]
 800daa6:	b938      	cbnz	r0, 800dab8 <__pow5mult+0x70>
 800daa8:	4622      	mov	r2, r4
 800daaa:	4621      	mov	r1, r4
 800daac:	4630      	mov	r0, r6
 800daae:	f7ff ff27 	bl	800d900 <__multiply>
 800dab2:	6020      	str	r0, [r4, #0]
 800dab4:	f8c0 9000 	str.w	r9, [r0]
 800dab8:	4604      	mov	r4, r0
 800daba:	e7e4      	b.n	800da86 <__pow5mult+0x3e>
 800dabc:	4638      	mov	r0, r7
 800dabe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dac2:	bf00      	nop
 800dac4:	08011f08 	.word	0x08011f08

0800dac8 <__lshift>:
 800dac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dacc:	460c      	mov	r4, r1
 800dace:	4607      	mov	r7, r0
 800dad0:	4691      	mov	r9, r2
 800dad2:	6923      	ldr	r3, [r4, #16]
 800dad4:	6849      	ldr	r1, [r1, #4]
 800dad6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dada:	68a3      	ldr	r3, [r4, #8]
 800dadc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dae0:	f108 0601 	add.w	r6, r8, #1
 800dae4:	42b3      	cmp	r3, r6
 800dae6:	db0b      	blt.n	800db00 <__lshift+0x38>
 800dae8:	4638      	mov	r0, r7
 800daea:	f7ff fe2d 	bl	800d748 <_Balloc>
 800daee:	4605      	mov	r5, r0
 800daf0:	b948      	cbnz	r0, 800db06 <__lshift+0x3e>
 800daf2:	4602      	mov	r2, r0
 800daf4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800daf8:	4b27      	ldr	r3, [pc, #156]	; (800db98 <__lshift+0xd0>)
 800dafa:	4828      	ldr	r0, [pc, #160]	; (800db9c <__lshift+0xd4>)
 800dafc:	f001 f996 	bl	800ee2c <__assert_func>
 800db00:	3101      	adds	r1, #1
 800db02:	005b      	lsls	r3, r3, #1
 800db04:	e7ee      	b.n	800dae4 <__lshift+0x1c>
 800db06:	2300      	movs	r3, #0
 800db08:	f100 0114 	add.w	r1, r0, #20
 800db0c:	f100 0210 	add.w	r2, r0, #16
 800db10:	4618      	mov	r0, r3
 800db12:	4553      	cmp	r3, sl
 800db14:	db33      	blt.n	800db7e <__lshift+0xb6>
 800db16:	6920      	ldr	r0, [r4, #16]
 800db18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db1c:	f104 0314 	add.w	r3, r4, #20
 800db20:	f019 091f 	ands.w	r9, r9, #31
 800db24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800db28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800db2c:	d02b      	beq.n	800db86 <__lshift+0xbe>
 800db2e:	468a      	mov	sl, r1
 800db30:	2200      	movs	r2, #0
 800db32:	f1c9 0e20 	rsb	lr, r9, #32
 800db36:	6818      	ldr	r0, [r3, #0]
 800db38:	fa00 f009 	lsl.w	r0, r0, r9
 800db3c:	4302      	orrs	r2, r0
 800db3e:	f84a 2b04 	str.w	r2, [sl], #4
 800db42:	f853 2b04 	ldr.w	r2, [r3], #4
 800db46:	459c      	cmp	ip, r3
 800db48:	fa22 f20e 	lsr.w	r2, r2, lr
 800db4c:	d8f3      	bhi.n	800db36 <__lshift+0x6e>
 800db4e:	ebac 0304 	sub.w	r3, ip, r4
 800db52:	3b15      	subs	r3, #21
 800db54:	f023 0303 	bic.w	r3, r3, #3
 800db58:	3304      	adds	r3, #4
 800db5a:	f104 0015 	add.w	r0, r4, #21
 800db5e:	4584      	cmp	ip, r0
 800db60:	bf38      	it	cc
 800db62:	2304      	movcc	r3, #4
 800db64:	50ca      	str	r2, [r1, r3]
 800db66:	b10a      	cbz	r2, 800db6c <__lshift+0xa4>
 800db68:	f108 0602 	add.w	r6, r8, #2
 800db6c:	3e01      	subs	r6, #1
 800db6e:	4638      	mov	r0, r7
 800db70:	4621      	mov	r1, r4
 800db72:	612e      	str	r6, [r5, #16]
 800db74:	f7ff fe0d 	bl	800d792 <_Bfree>
 800db78:	4628      	mov	r0, r5
 800db7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800db82:	3301      	adds	r3, #1
 800db84:	e7c5      	b.n	800db12 <__lshift+0x4a>
 800db86:	3904      	subs	r1, #4
 800db88:	f853 2b04 	ldr.w	r2, [r3], #4
 800db8c:	459c      	cmp	ip, r3
 800db8e:	f841 2f04 	str.w	r2, [r1, #4]!
 800db92:	d8f9      	bhi.n	800db88 <__lshift+0xc0>
 800db94:	e7ea      	b.n	800db6c <__lshift+0xa4>
 800db96:	bf00      	nop
 800db98:	08011d45 	.word	0x08011d45
 800db9c:	08011db5 	.word	0x08011db5

0800dba0 <__mcmp>:
 800dba0:	4603      	mov	r3, r0
 800dba2:	690a      	ldr	r2, [r1, #16]
 800dba4:	6900      	ldr	r0, [r0, #16]
 800dba6:	b530      	push	{r4, r5, lr}
 800dba8:	1a80      	subs	r0, r0, r2
 800dbaa:	d10d      	bne.n	800dbc8 <__mcmp+0x28>
 800dbac:	3314      	adds	r3, #20
 800dbae:	3114      	adds	r1, #20
 800dbb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dbb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dbb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dbbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dbc0:	4295      	cmp	r5, r2
 800dbc2:	d002      	beq.n	800dbca <__mcmp+0x2a>
 800dbc4:	d304      	bcc.n	800dbd0 <__mcmp+0x30>
 800dbc6:	2001      	movs	r0, #1
 800dbc8:	bd30      	pop	{r4, r5, pc}
 800dbca:	42a3      	cmp	r3, r4
 800dbcc:	d3f4      	bcc.n	800dbb8 <__mcmp+0x18>
 800dbce:	e7fb      	b.n	800dbc8 <__mcmp+0x28>
 800dbd0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbd4:	e7f8      	b.n	800dbc8 <__mcmp+0x28>
	...

0800dbd8 <__mdiff>:
 800dbd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbdc:	460c      	mov	r4, r1
 800dbde:	4606      	mov	r6, r0
 800dbe0:	4611      	mov	r1, r2
 800dbe2:	4620      	mov	r0, r4
 800dbe4:	4692      	mov	sl, r2
 800dbe6:	f7ff ffdb 	bl	800dba0 <__mcmp>
 800dbea:	1e05      	subs	r5, r0, #0
 800dbec:	d111      	bne.n	800dc12 <__mdiff+0x3a>
 800dbee:	4629      	mov	r1, r5
 800dbf0:	4630      	mov	r0, r6
 800dbf2:	f7ff fda9 	bl	800d748 <_Balloc>
 800dbf6:	4602      	mov	r2, r0
 800dbf8:	b928      	cbnz	r0, 800dc06 <__mdiff+0x2e>
 800dbfa:	f240 2132 	movw	r1, #562	; 0x232
 800dbfe:	4b3c      	ldr	r3, [pc, #240]	; (800dcf0 <__mdiff+0x118>)
 800dc00:	483c      	ldr	r0, [pc, #240]	; (800dcf4 <__mdiff+0x11c>)
 800dc02:	f001 f913 	bl	800ee2c <__assert_func>
 800dc06:	2301      	movs	r3, #1
 800dc08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dc0c:	4610      	mov	r0, r2
 800dc0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc12:	bfa4      	itt	ge
 800dc14:	4653      	movge	r3, sl
 800dc16:	46a2      	movge	sl, r4
 800dc18:	4630      	mov	r0, r6
 800dc1a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800dc1e:	bfa6      	itte	ge
 800dc20:	461c      	movge	r4, r3
 800dc22:	2500      	movge	r5, #0
 800dc24:	2501      	movlt	r5, #1
 800dc26:	f7ff fd8f 	bl	800d748 <_Balloc>
 800dc2a:	4602      	mov	r2, r0
 800dc2c:	b918      	cbnz	r0, 800dc36 <__mdiff+0x5e>
 800dc2e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800dc32:	4b2f      	ldr	r3, [pc, #188]	; (800dcf0 <__mdiff+0x118>)
 800dc34:	e7e4      	b.n	800dc00 <__mdiff+0x28>
 800dc36:	f100 0814 	add.w	r8, r0, #20
 800dc3a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800dc3e:	60c5      	str	r5, [r0, #12]
 800dc40:	f04f 0c00 	mov.w	ip, #0
 800dc44:	f10a 0514 	add.w	r5, sl, #20
 800dc48:	f10a 0010 	add.w	r0, sl, #16
 800dc4c:	46c2      	mov	sl, r8
 800dc4e:	6926      	ldr	r6, [r4, #16]
 800dc50:	f104 0914 	add.w	r9, r4, #20
 800dc54:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800dc58:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800dc5c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800dc60:	f859 3b04 	ldr.w	r3, [r9], #4
 800dc64:	fa1f f18b 	uxth.w	r1, fp
 800dc68:	4461      	add	r1, ip
 800dc6a:	fa1f fc83 	uxth.w	ip, r3
 800dc6e:	0c1b      	lsrs	r3, r3, #16
 800dc70:	eba1 010c 	sub.w	r1, r1, ip
 800dc74:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800dc78:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800dc7c:	b289      	uxth	r1, r1
 800dc7e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800dc82:	454e      	cmp	r6, r9
 800dc84:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800dc88:	f84a 3b04 	str.w	r3, [sl], #4
 800dc8c:	d8e6      	bhi.n	800dc5c <__mdiff+0x84>
 800dc8e:	1b33      	subs	r3, r6, r4
 800dc90:	3b15      	subs	r3, #21
 800dc92:	f023 0303 	bic.w	r3, r3, #3
 800dc96:	3415      	adds	r4, #21
 800dc98:	3304      	adds	r3, #4
 800dc9a:	42a6      	cmp	r6, r4
 800dc9c:	bf38      	it	cc
 800dc9e:	2304      	movcc	r3, #4
 800dca0:	441d      	add	r5, r3
 800dca2:	4443      	add	r3, r8
 800dca4:	461e      	mov	r6, r3
 800dca6:	462c      	mov	r4, r5
 800dca8:	4574      	cmp	r4, lr
 800dcaa:	d30e      	bcc.n	800dcca <__mdiff+0xf2>
 800dcac:	f10e 0103 	add.w	r1, lr, #3
 800dcb0:	1b49      	subs	r1, r1, r5
 800dcb2:	f021 0103 	bic.w	r1, r1, #3
 800dcb6:	3d03      	subs	r5, #3
 800dcb8:	45ae      	cmp	lr, r5
 800dcba:	bf38      	it	cc
 800dcbc:	2100      	movcc	r1, #0
 800dcbe:	4419      	add	r1, r3
 800dcc0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800dcc4:	b18b      	cbz	r3, 800dcea <__mdiff+0x112>
 800dcc6:	6117      	str	r7, [r2, #16]
 800dcc8:	e7a0      	b.n	800dc0c <__mdiff+0x34>
 800dcca:	f854 8b04 	ldr.w	r8, [r4], #4
 800dcce:	fa1f f188 	uxth.w	r1, r8
 800dcd2:	4461      	add	r1, ip
 800dcd4:	1408      	asrs	r0, r1, #16
 800dcd6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800dcda:	b289      	uxth	r1, r1
 800dcdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dce0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dce4:	f846 1b04 	str.w	r1, [r6], #4
 800dce8:	e7de      	b.n	800dca8 <__mdiff+0xd0>
 800dcea:	3f01      	subs	r7, #1
 800dcec:	e7e8      	b.n	800dcc0 <__mdiff+0xe8>
 800dcee:	bf00      	nop
 800dcf0:	08011d45 	.word	0x08011d45
 800dcf4:	08011db5 	.word	0x08011db5

0800dcf8 <__d2b>:
 800dcf8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800dcfc:	2101      	movs	r1, #1
 800dcfe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800dd02:	4690      	mov	r8, r2
 800dd04:	461d      	mov	r5, r3
 800dd06:	f7ff fd1f 	bl	800d748 <_Balloc>
 800dd0a:	4604      	mov	r4, r0
 800dd0c:	b930      	cbnz	r0, 800dd1c <__d2b+0x24>
 800dd0e:	4602      	mov	r2, r0
 800dd10:	f240 310a 	movw	r1, #778	; 0x30a
 800dd14:	4b24      	ldr	r3, [pc, #144]	; (800dda8 <__d2b+0xb0>)
 800dd16:	4825      	ldr	r0, [pc, #148]	; (800ddac <__d2b+0xb4>)
 800dd18:	f001 f888 	bl	800ee2c <__assert_func>
 800dd1c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800dd20:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800dd24:	bb2d      	cbnz	r5, 800dd72 <__d2b+0x7a>
 800dd26:	9301      	str	r3, [sp, #4]
 800dd28:	f1b8 0300 	subs.w	r3, r8, #0
 800dd2c:	d026      	beq.n	800dd7c <__d2b+0x84>
 800dd2e:	4668      	mov	r0, sp
 800dd30:	9300      	str	r3, [sp, #0]
 800dd32:	f7ff fda1 	bl	800d878 <__lo0bits>
 800dd36:	9900      	ldr	r1, [sp, #0]
 800dd38:	b1f0      	cbz	r0, 800dd78 <__d2b+0x80>
 800dd3a:	9a01      	ldr	r2, [sp, #4]
 800dd3c:	f1c0 0320 	rsb	r3, r0, #32
 800dd40:	fa02 f303 	lsl.w	r3, r2, r3
 800dd44:	430b      	orrs	r3, r1
 800dd46:	40c2      	lsrs	r2, r0
 800dd48:	6163      	str	r3, [r4, #20]
 800dd4a:	9201      	str	r2, [sp, #4]
 800dd4c:	9b01      	ldr	r3, [sp, #4]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	bf14      	ite	ne
 800dd52:	2102      	movne	r1, #2
 800dd54:	2101      	moveq	r1, #1
 800dd56:	61a3      	str	r3, [r4, #24]
 800dd58:	6121      	str	r1, [r4, #16]
 800dd5a:	b1c5      	cbz	r5, 800dd8e <__d2b+0x96>
 800dd5c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800dd60:	4405      	add	r5, r0
 800dd62:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dd66:	603d      	str	r5, [r7, #0]
 800dd68:	6030      	str	r0, [r6, #0]
 800dd6a:	4620      	mov	r0, r4
 800dd6c:	b002      	add	sp, #8
 800dd6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dd76:	e7d6      	b.n	800dd26 <__d2b+0x2e>
 800dd78:	6161      	str	r1, [r4, #20]
 800dd7a:	e7e7      	b.n	800dd4c <__d2b+0x54>
 800dd7c:	a801      	add	r0, sp, #4
 800dd7e:	f7ff fd7b 	bl	800d878 <__lo0bits>
 800dd82:	2101      	movs	r1, #1
 800dd84:	9b01      	ldr	r3, [sp, #4]
 800dd86:	6121      	str	r1, [r4, #16]
 800dd88:	6163      	str	r3, [r4, #20]
 800dd8a:	3020      	adds	r0, #32
 800dd8c:	e7e5      	b.n	800dd5a <__d2b+0x62>
 800dd8e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800dd92:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dd96:	6038      	str	r0, [r7, #0]
 800dd98:	6918      	ldr	r0, [r3, #16]
 800dd9a:	f7ff fd4d 	bl	800d838 <__hi0bits>
 800dd9e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800dda2:	6031      	str	r1, [r6, #0]
 800dda4:	e7e1      	b.n	800dd6a <__d2b+0x72>
 800dda6:	bf00      	nop
 800dda8:	08011d45 	.word	0x08011d45
 800ddac:	08011db5 	.word	0x08011db5

0800ddb0 <_realloc_r>:
 800ddb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddb4:	460c      	mov	r4, r1
 800ddb6:	4681      	mov	r9, r0
 800ddb8:	4611      	mov	r1, r2
 800ddba:	b924      	cbnz	r4, 800ddc6 <_realloc_r+0x16>
 800ddbc:	b003      	add	sp, #12
 800ddbe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddc2:	f7fb b9f1 	b.w	80091a8 <_malloc_r>
 800ddc6:	9201      	str	r2, [sp, #4]
 800ddc8:	f7fb fc38 	bl	800963c <__malloc_lock>
 800ddcc:	9901      	ldr	r1, [sp, #4]
 800ddce:	f101 080b 	add.w	r8, r1, #11
 800ddd2:	f1b8 0f16 	cmp.w	r8, #22
 800ddd6:	d90b      	bls.n	800ddf0 <_realloc_r+0x40>
 800ddd8:	f038 0807 	bics.w	r8, r8, #7
 800dddc:	d50a      	bpl.n	800ddf4 <_realloc_r+0x44>
 800ddde:	230c      	movs	r3, #12
 800dde0:	f04f 0b00 	mov.w	fp, #0
 800dde4:	f8c9 3000 	str.w	r3, [r9]
 800dde8:	4658      	mov	r0, fp
 800ddea:	b003      	add	sp, #12
 800ddec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddf0:	f04f 0810 	mov.w	r8, #16
 800ddf4:	4588      	cmp	r8, r1
 800ddf6:	d3f2      	bcc.n	800ddde <_realloc_r+0x2e>
 800ddf8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ddfc:	f1a4 0a08 	sub.w	sl, r4, #8
 800de00:	f025 0603 	bic.w	r6, r5, #3
 800de04:	45b0      	cmp	r8, r6
 800de06:	f340 8173 	ble.w	800e0f0 <_realloc_r+0x340>
 800de0a:	48aa      	ldr	r0, [pc, #680]	; (800e0b4 <_realloc_r+0x304>)
 800de0c:	eb0a 0306 	add.w	r3, sl, r6
 800de10:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800de14:	685a      	ldr	r2, [r3, #4]
 800de16:	459c      	cmp	ip, r3
 800de18:	9001      	str	r0, [sp, #4]
 800de1a:	d005      	beq.n	800de28 <_realloc_r+0x78>
 800de1c:	f022 0001 	bic.w	r0, r2, #1
 800de20:	4418      	add	r0, r3
 800de22:	6840      	ldr	r0, [r0, #4]
 800de24:	07c7      	lsls	r7, r0, #31
 800de26:	d427      	bmi.n	800de78 <_realloc_r+0xc8>
 800de28:	f022 0203 	bic.w	r2, r2, #3
 800de2c:	459c      	cmp	ip, r3
 800de2e:	eb06 0702 	add.w	r7, r6, r2
 800de32:	d119      	bne.n	800de68 <_realloc_r+0xb8>
 800de34:	f108 0010 	add.w	r0, r8, #16
 800de38:	42b8      	cmp	r0, r7
 800de3a:	dc1f      	bgt.n	800de7c <_realloc_r+0xcc>
 800de3c:	9a01      	ldr	r2, [sp, #4]
 800de3e:	eba7 0708 	sub.w	r7, r7, r8
 800de42:	eb0a 0308 	add.w	r3, sl, r8
 800de46:	f047 0701 	orr.w	r7, r7, #1
 800de4a:	6093      	str	r3, [r2, #8]
 800de4c:	605f      	str	r7, [r3, #4]
 800de4e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800de52:	4648      	mov	r0, r9
 800de54:	f003 0301 	and.w	r3, r3, #1
 800de58:	ea43 0308 	orr.w	r3, r3, r8
 800de5c:	f844 3c04 	str.w	r3, [r4, #-4]
 800de60:	f7fb fbf2 	bl	8009648 <__malloc_unlock>
 800de64:	46a3      	mov	fp, r4
 800de66:	e7bf      	b.n	800dde8 <_realloc_r+0x38>
 800de68:	45b8      	cmp	r8, r7
 800de6a:	dc07      	bgt.n	800de7c <_realloc_r+0xcc>
 800de6c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800de70:	60da      	str	r2, [r3, #12]
 800de72:	6093      	str	r3, [r2, #8]
 800de74:	4655      	mov	r5, sl
 800de76:	e080      	b.n	800df7a <_realloc_r+0x1ca>
 800de78:	2200      	movs	r2, #0
 800de7a:	4613      	mov	r3, r2
 800de7c:	07e8      	lsls	r0, r5, #31
 800de7e:	f100 80e8 	bmi.w	800e052 <_realloc_r+0x2a2>
 800de82:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800de86:	ebaa 0505 	sub.w	r5, sl, r5
 800de8a:	6868      	ldr	r0, [r5, #4]
 800de8c:	f020 0003 	bic.w	r0, r0, #3
 800de90:	eb00 0b06 	add.w	fp, r0, r6
 800de94:	2b00      	cmp	r3, #0
 800de96:	f000 80a7 	beq.w	800dfe8 <_realloc_r+0x238>
 800de9a:	459c      	cmp	ip, r3
 800de9c:	eb02 070b 	add.w	r7, r2, fp
 800dea0:	d14b      	bne.n	800df3a <_realloc_r+0x18a>
 800dea2:	f108 0310 	add.w	r3, r8, #16
 800dea6:	42bb      	cmp	r3, r7
 800dea8:	f300 809e 	bgt.w	800dfe8 <_realloc_r+0x238>
 800deac:	46ab      	mov	fp, r5
 800deae:	68eb      	ldr	r3, [r5, #12]
 800deb0:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800deb4:	60d3      	str	r3, [r2, #12]
 800deb6:	609a      	str	r2, [r3, #8]
 800deb8:	1f32      	subs	r2, r6, #4
 800deba:	2a24      	cmp	r2, #36	; 0x24
 800debc:	d838      	bhi.n	800df30 <_realloc_r+0x180>
 800debe:	2a13      	cmp	r2, #19
 800dec0:	d934      	bls.n	800df2c <_realloc_r+0x17c>
 800dec2:	6823      	ldr	r3, [r4, #0]
 800dec4:	2a1b      	cmp	r2, #27
 800dec6:	60ab      	str	r3, [r5, #8]
 800dec8:	6863      	ldr	r3, [r4, #4]
 800deca:	60eb      	str	r3, [r5, #12]
 800decc:	d81b      	bhi.n	800df06 <_realloc_r+0x156>
 800dece:	3408      	adds	r4, #8
 800ded0:	f105 0310 	add.w	r3, r5, #16
 800ded4:	6822      	ldr	r2, [r4, #0]
 800ded6:	601a      	str	r2, [r3, #0]
 800ded8:	6862      	ldr	r2, [r4, #4]
 800deda:	605a      	str	r2, [r3, #4]
 800dedc:	68a2      	ldr	r2, [r4, #8]
 800dede:	609a      	str	r2, [r3, #8]
 800dee0:	9a01      	ldr	r2, [sp, #4]
 800dee2:	eba7 0708 	sub.w	r7, r7, r8
 800dee6:	eb05 0308 	add.w	r3, r5, r8
 800deea:	f047 0701 	orr.w	r7, r7, #1
 800deee:	6093      	str	r3, [r2, #8]
 800def0:	605f      	str	r7, [r3, #4]
 800def2:	686b      	ldr	r3, [r5, #4]
 800def4:	f003 0301 	and.w	r3, r3, #1
 800def8:	ea43 0308 	orr.w	r3, r3, r8
 800defc:	606b      	str	r3, [r5, #4]
 800defe:	4648      	mov	r0, r9
 800df00:	f7fb fba2 	bl	8009648 <__malloc_unlock>
 800df04:	e770      	b.n	800dde8 <_realloc_r+0x38>
 800df06:	68a3      	ldr	r3, [r4, #8]
 800df08:	2a24      	cmp	r2, #36	; 0x24
 800df0a:	612b      	str	r3, [r5, #16]
 800df0c:	68e3      	ldr	r3, [r4, #12]
 800df0e:	bf18      	it	ne
 800df10:	3410      	addne	r4, #16
 800df12:	616b      	str	r3, [r5, #20]
 800df14:	bf09      	itett	eq
 800df16:	6923      	ldreq	r3, [r4, #16]
 800df18:	f105 0318 	addne.w	r3, r5, #24
 800df1c:	61ab      	streq	r3, [r5, #24]
 800df1e:	6962      	ldreq	r2, [r4, #20]
 800df20:	bf02      	ittt	eq
 800df22:	f105 0320 	addeq.w	r3, r5, #32
 800df26:	61ea      	streq	r2, [r5, #28]
 800df28:	3418      	addeq	r4, #24
 800df2a:	e7d3      	b.n	800ded4 <_realloc_r+0x124>
 800df2c:	465b      	mov	r3, fp
 800df2e:	e7d1      	b.n	800ded4 <_realloc_r+0x124>
 800df30:	4621      	mov	r1, r4
 800df32:	4658      	mov	r0, fp
 800df34:	f7ff fbee 	bl	800d714 <memmove>
 800df38:	e7d2      	b.n	800dee0 <_realloc_r+0x130>
 800df3a:	45b8      	cmp	r8, r7
 800df3c:	dc54      	bgt.n	800dfe8 <_realloc_r+0x238>
 800df3e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800df42:	4628      	mov	r0, r5
 800df44:	60da      	str	r2, [r3, #12]
 800df46:	6093      	str	r3, [r2, #8]
 800df48:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800df4c:	68eb      	ldr	r3, [r5, #12]
 800df4e:	60d3      	str	r3, [r2, #12]
 800df50:	609a      	str	r2, [r3, #8]
 800df52:	1f32      	subs	r2, r6, #4
 800df54:	2a24      	cmp	r2, #36	; 0x24
 800df56:	d843      	bhi.n	800dfe0 <_realloc_r+0x230>
 800df58:	2a13      	cmp	r2, #19
 800df5a:	d908      	bls.n	800df6e <_realloc_r+0x1be>
 800df5c:	6823      	ldr	r3, [r4, #0]
 800df5e:	2a1b      	cmp	r2, #27
 800df60:	60ab      	str	r3, [r5, #8]
 800df62:	6863      	ldr	r3, [r4, #4]
 800df64:	60eb      	str	r3, [r5, #12]
 800df66:	d828      	bhi.n	800dfba <_realloc_r+0x20a>
 800df68:	3408      	adds	r4, #8
 800df6a:	f105 0010 	add.w	r0, r5, #16
 800df6e:	6823      	ldr	r3, [r4, #0]
 800df70:	6003      	str	r3, [r0, #0]
 800df72:	6863      	ldr	r3, [r4, #4]
 800df74:	6043      	str	r3, [r0, #4]
 800df76:	68a3      	ldr	r3, [r4, #8]
 800df78:	6083      	str	r3, [r0, #8]
 800df7a:	686a      	ldr	r2, [r5, #4]
 800df7c:	eba7 0008 	sub.w	r0, r7, r8
 800df80:	280f      	cmp	r0, #15
 800df82:	f002 0201 	and.w	r2, r2, #1
 800df86:	eb05 0307 	add.w	r3, r5, r7
 800df8a:	f240 80b3 	bls.w	800e0f4 <_realloc_r+0x344>
 800df8e:	eb05 0108 	add.w	r1, r5, r8
 800df92:	ea48 0202 	orr.w	r2, r8, r2
 800df96:	f040 0001 	orr.w	r0, r0, #1
 800df9a:	606a      	str	r2, [r5, #4]
 800df9c:	6048      	str	r0, [r1, #4]
 800df9e:	685a      	ldr	r2, [r3, #4]
 800dfa0:	4648      	mov	r0, r9
 800dfa2:	f042 0201 	orr.w	r2, r2, #1
 800dfa6:	605a      	str	r2, [r3, #4]
 800dfa8:	3108      	adds	r1, #8
 800dfaa:	f7ff f8f9 	bl	800d1a0 <_free_r>
 800dfae:	4648      	mov	r0, r9
 800dfb0:	f7fb fb4a 	bl	8009648 <__malloc_unlock>
 800dfb4:	f105 0b08 	add.w	fp, r5, #8
 800dfb8:	e716      	b.n	800dde8 <_realloc_r+0x38>
 800dfba:	68a3      	ldr	r3, [r4, #8]
 800dfbc:	2a24      	cmp	r2, #36	; 0x24
 800dfbe:	612b      	str	r3, [r5, #16]
 800dfc0:	68e3      	ldr	r3, [r4, #12]
 800dfc2:	bf18      	it	ne
 800dfc4:	f105 0018 	addne.w	r0, r5, #24
 800dfc8:	616b      	str	r3, [r5, #20]
 800dfca:	bf09      	itett	eq
 800dfcc:	6923      	ldreq	r3, [r4, #16]
 800dfce:	3410      	addne	r4, #16
 800dfd0:	61ab      	streq	r3, [r5, #24]
 800dfd2:	6963      	ldreq	r3, [r4, #20]
 800dfd4:	bf02      	ittt	eq
 800dfd6:	f105 0020 	addeq.w	r0, r5, #32
 800dfda:	61eb      	streq	r3, [r5, #28]
 800dfdc:	3418      	addeq	r4, #24
 800dfde:	e7c6      	b.n	800df6e <_realloc_r+0x1be>
 800dfe0:	4621      	mov	r1, r4
 800dfe2:	f7ff fb97 	bl	800d714 <memmove>
 800dfe6:	e7c8      	b.n	800df7a <_realloc_r+0x1ca>
 800dfe8:	45d8      	cmp	r8, fp
 800dfea:	dc32      	bgt.n	800e052 <_realloc_r+0x2a2>
 800dfec:	4628      	mov	r0, r5
 800dfee:	68eb      	ldr	r3, [r5, #12]
 800dff0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800dff4:	60d3      	str	r3, [r2, #12]
 800dff6:	609a      	str	r2, [r3, #8]
 800dff8:	1f32      	subs	r2, r6, #4
 800dffa:	2a24      	cmp	r2, #36	; 0x24
 800dffc:	d825      	bhi.n	800e04a <_realloc_r+0x29a>
 800dffe:	2a13      	cmp	r2, #19
 800e000:	d908      	bls.n	800e014 <_realloc_r+0x264>
 800e002:	6823      	ldr	r3, [r4, #0]
 800e004:	2a1b      	cmp	r2, #27
 800e006:	60ab      	str	r3, [r5, #8]
 800e008:	6863      	ldr	r3, [r4, #4]
 800e00a:	60eb      	str	r3, [r5, #12]
 800e00c:	d80a      	bhi.n	800e024 <_realloc_r+0x274>
 800e00e:	3408      	adds	r4, #8
 800e010:	f105 0010 	add.w	r0, r5, #16
 800e014:	6823      	ldr	r3, [r4, #0]
 800e016:	6003      	str	r3, [r0, #0]
 800e018:	6863      	ldr	r3, [r4, #4]
 800e01a:	6043      	str	r3, [r0, #4]
 800e01c:	68a3      	ldr	r3, [r4, #8]
 800e01e:	6083      	str	r3, [r0, #8]
 800e020:	465f      	mov	r7, fp
 800e022:	e7aa      	b.n	800df7a <_realloc_r+0x1ca>
 800e024:	68a3      	ldr	r3, [r4, #8]
 800e026:	2a24      	cmp	r2, #36	; 0x24
 800e028:	612b      	str	r3, [r5, #16]
 800e02a:	68e3      	ldr	r3, [r4, #12]
 800e02c:	bf18      	it	ne
 800e02e:	f105 0018 	addne.w	r0, r5, #24
 800e032:	616b      	str	r3, [r5, #20]
 800e034:	bf09      	itett	eq
 800e036:	6923      	ldreq	r3, [r4, #16]
 800e038:	3410      	addne	r4, #16
 800e03a:	61ab      	streq	r3, [r5, #24]
 800e03c:	6963      	ldreq	r3, [r4, #20]
 800e03e:	bf02      	ittt	eq
 800e040:	f105 0020 	addeq.w	r0, r5, #32
 800e044:	61eb      	streq	r3, [r5, #28]
 800e046:	3418      	addeq	r4, #24
 800e048:	e7e4      	b.n	800e014 <_realloc_r+0x264>
 800e04a:	4621      	mov	r1, r4
 800e04c:	f7ff fb62 	bl	800d714 <memmove>
 800e050:	e7e6      	b.n	800e020 <_realloc_r+0x270>
 800e052:	4648      	mov	r0, r9
 800e054:	f7fb f8a8 	bl	80091a8 <_malloc_r>
 800e058:	4683      	mov	fp, r0
 800e05a:	2800      	cmp	r0, #0
 800e05c:	f43f af4f 	beq.w	800defe <_realloc_r+0x14e>
 800e060:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e064:	f1a0 0208 	sub.w	r2, r0, #8
 800e068:	f023 0301 	bic.w	r3, r3, #1
 800e06c:	4453      	add	r3, sl
 800e06e:	4293      	cmp	r3, r2
 800e070:	d105      	bne.n	800e07e <_realloc_r+0x2ce>
 800e072:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800e076:	f027 0703 	bic.w	r7, r7, #3
 800e07a:	4437      	add	r7, r6
 800e07c:	e6fa      	b.n	800de74 <_realloc_r+0xc4>
 800e07e:	1f32      	subs	r2, r6, #4
 800e080:	2a24      	cmp	r2, #36	; 0x24
 800e082:	d831      	bhi.n	800e0e8 <_realloc_r+0x338>
 800e084:	2a13      	cmp	r2, #19
 800e086:	d92c      	bls.n	800e0e2 <_realloc_r+0x332>
 800e088:	6823      	ldr	r3, [r4, #0]
 800e08a:	2a1b      	cmp	r2, #27
 800e08c:	6003      	str	r3, [r0, #0]
 800e08e:	6863      	ldr	r3, [r4, #4]
 800e090:	6043      	str	r3, [r0, #4]
 800e092:	d811      	bhi.n	800e0b8 <_realloc_r+0x308>
 800e094:	f104 0208 	add.w	r2, r4, #8
 800e098:	f100 0308 	add.w	r3, r0, #8
 800e09c:	6811      	ldr	r1, [r2, #0]
 800e09e:	6019      	str	r1, [r3, #0]
 800e0a0:	6851      	ldr	r1, [r2, #4]
 800e0a2:	6059      	str	r1, [r3, #4]
 800e0a4:	6892      	ldr	r2, [r2, #8]
 800e0a6:	609a      	str	r2, [r3, #8]
 800e0a8:	4621      	mov	r1, r4
 800e0aa:	4648      	mov	r0, r9
 800e0ac:	f7ff f878 	bl	800d1a0 <_free_r>
 800e0b0:	e725      	b.n	800defe <_realloc_r+0x14e>
 800e0b2:	bf00      	nop
 800e0b4:	20000488 	.word	0x20000488
 800e0b8:	68a3      	ldr	r3, [r4, #8]
 800e0ba:	2a24      	cmp	r2, #36	; 0x24
 800e0bc:	6083      	str	r3, [r0, #8]
 800e0be:	68e3      	ldr	r3, [r4, #12]
 800e0c0:	bf18      	it	ne
 800e0c2:	f104 0210 	addne.w	r2, r4, #16
 800e0c6:	60c3      	str	r3, [r0, #12]
 800e0c8:	bf09      	itett	eq
 800e0ca:	6923      	ldreq	r3, [r4, #16]
 800e0cc:	f100 0310 	addne.w	r3, r0, #16
 800e0d0:	6103      	streq	r3, [r0, #16]
 800e0d2:	6961      	ldreq	r1, [r4, #20]
 800e0d4:	bf02      	ittt	eq
 800e0d6:	f104 0218 	addeq.w	r2, r4, #24
 800e0da:	f100 0318 	addeq.w	r3, r0, #24
 800e0de:	6141      	streq	r1, [r0, #20]
 800e0e0:	e7dc      	b.n	800e09c <_realloc_r+0x2ec>
 800e0e2:	4603      	mov	r3, r0
 800e0e4:	4622      	mov	r2, r4
 800e0e6:	e7d9      	b.n	800e09c <_realloc_r+0x2ec>
 800e0e8:	4621      	mov	r1, r4
 800e0ea:	f7ff fb13 	bl	800d714 <memmove>
 800e0ee:	e7db      	b.n	800e0a8 <_realloc_r+0x2f8>
 800e0f0:	4637      	mov	r7, r6
 800e0f2:	e6bf      	b.n	800de74 <_realloc_r+0xc4>
 800e0f4:	4317      	orrs	r7, r2
 800e0f6:	606f      	str	r7, [r5, #4]
 800e0f8:	685a      	ldr	r2, [r3, #4]
 800e0fa:	f042 0201 	orr.w	r2, r2, #1
 800e0fe:	605a      	str	r2, [r3, #4]
 800e100:	e755      	b.n	800dfae <_realloc_r+0x1fe>
 800e102:	bf00      	nop

0800e104 <frexp>:
 800e104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e106:	4617      	mov	r7, r2
 800e108:	2200      	movs	r2, #0
 800e10a:	603a      	str	r2, [r7, #0]
 800e10c:	4a14      	ldr	r2, [pc, #80]	; (800e160 <frexp+0x5c>)
 800e10e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e112:	4296      	cmp	r6, r2
 800e114:	4604      	mov	r4, r0
 800e116:	460d      	mov	r5, r1
 800e118:	460b      	mov	r3, r1
 800e11a:	dc1e      	bgt.n	800e15a <frexp+0x56>
 800e11c:	4602      	mov	r2, r0
 800e11e:	4332      	orrs	r2, r6
 800e120:	d01b      	beq.n	800e15a <frexp+0x56>
 800e122:	4a10      	ldr	r2, [pc, #64]	; (800e164 <frexp+0x60>)
 800e124:	400a      	ands	r2, r1
 800e126:	b952      	cbnz	r2, 800e13e <frexp+0x3a>
 800e128:	2200      	movs	r2, #0
 800e12a:	4b0f      	ldr	r3, [pc, #60]	; (800e168 <frexp+0x64>)
 800e12c:	f7f2 f9d4 	bl	80004d8 <__aeabi_dmul>
 800e130:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800e134:	4604      	mov	r4, r0
 800e136:	460b      	mov	r3, r1
 800e138:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e13c:	603a      	str	r2, [r7, #0]
 800e13e:	683a      	ldr	r2, [r7, #0]
 800e140:	1536      	asrs	r6, r6, #20
 800e142:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e146:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800e14a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e14e:	4416      	add	r6, r2
 800e150:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800e154:	603e      	str	r6, [r7, #0]
 800e156:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800e15a:	4620      	mov	r0, r4
 800e15c:	4629      	mov	r1, r5
 800e15e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e160:	7fefffff 	.word	0x7fefffff
 800e164:	7ff00000 	.word	0x7ff00000
 800e168:	43500000 	.word	0x43500000

0800e16c <__sread>:
 800e16c:	b510      	push	{r4, lr}
 800e16e:	460c      	mov	r4, r1
 800e170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e174:	f000 ffd6 	bl	800f124 <_read_r>
 800e178:	2800      	cmp	r0, #0
 800e17a:	bfab      	itete	ge
 800e17c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800e17e:	89a3      	ldrhlt	r3, [r4, #12]
 800e180:	181b      	addge	r3, r3, r0
 800e182:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e186:	bfac      	ite	ge
 800e188:	6523      	strge	r3, [r4, #80]	; 0x50
 800e18a:	81a3      	strhlt	r3, [r4, #12]
 800e18c:	bd10      	pop	{r4, pc}

0800e18e <__swrite>:
 800e18e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e192:	461f      	mov	r7, r3
 800e194:	898b      	ldrh	r3, [r1, #12]
 800e196:	4605      	mov	r5, r0
 800e198:	05db      	lsls	r3, r3, #23
 800e19a:	460c      	mov	r4, r1
 800e19c:	4616      	mov	r6, r2
 800e19e:	d505      	bpl.n	800e1ac <__swrite+0x1e>
 800e1a0:	2302      	movs	r3, #2
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1a8:	f000 ff98 	bl	800f0dc <_lseek_r>
 800e1ac:	89a3      	ldrh	r3, [r4, #12]
 800e1ae:	4632      	mov	r2, r6
 800e1b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e1b4:	81a3      	strh	r3, [r4, #12]
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	463b      	mov	r3, r7
 800e1ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e1be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e1c2:	f000 bde1 	b.w	800ed88 <_write_r>

0800e1c6 <__sseek>:
 800e1c6:	b510      	push	{r4, lr}
 800e1c8:	460c      	mov	r4, r1
 800e1ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1ce:	f000 ff85 	bl	800f0dc <_lseek_r>
 800e1d2:	1c43      	adds	r3, r0, #1
 800e1d4:	89a3      	ldrh	r3, [r4, #12]
 800e1d6:	bf15      	itete	ne
 800e1d8:	6520      	strne	r0, [r4, #80]	; 0x50
 800e1da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e1de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e1e2:	81a3      	strheq	r3, [r4, #12]
 800e1e4:	bf18      	it	ne
 800e1e6:	81a3      	strhne	r3, [r4, #12]
 800e1e8:	bd10      	pop	{r4, pc}

0800e1ea <__sclose>:
 800e1ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1ee:	f000 be69 	b.w	800eec4 <_close_r>

0800e1f2 <strncpy>:
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	b510      	push	{r4, lr}
 800e1f6:	3901      	subs	r1, #1
 800e1f8:	b132      	cbz	r2, 800e208 <strncpy+0x16>
 800e1fa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e1fe:	3a01      	subs	r2, #1
 800e200:	f803 4b01 	strb.w	r4, [r3], #1
 800e204:	2c00      	cmp	r4, #0
 800e206:	d1f7      	bne.n	800e1f8 <strncpy+0x6>
 800e208:	2100      	movs	r1, #0
 800e20a:	441a      	add	r2, r3
 800e20c:	4293      	cmp	r3, r2
 800e20e:	d100      	bne.n	800e212 <strncpy+0x20>
 800e210:	bd10      	pop	{r4, pc}
 800e212:	f803 1b01 	strb.w	r1, [r3], #1
 800e216:	e7f9      	b.n	800e20c <strncpy+0x1a>

0800e218 <__ssprint_r>:
 800e218:	6893      	ldr	r3, [r2, #8]
 800e21a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e21e:	4680      	mov	r8, r0
 800e220:	460c      	mov	r4, r1
 800e222:	4617      	mov	r7, r2
 800e224:	2b00      	cmp	r3, #0
 800e226:	d061      	beq.n	800e2ec <__ssprint_r+0xd4>
 800e228:	2300      	movs	r3, #0
 800e22a:	469b      	mov	fp, r3
 800e22c:	f8d2 a000 	ldr.w	sl, [r2]
 800e230:	9301      	str	r3, [sp, #4]
 800e232:	f1bb 0f00 	cmp.w	fp, #0
 800e236:	d02b      	beq.n	800e290 <__ssprint_r+0x78>
 800e238:	68a6      	ldr	r6, [r4, #8]
 800e23a:	45b3      	cmp	fp, r6
 800e23c:	d342      	bcc.n	800e2c4 <__ssprint_r+0xac>
 800e23e:	89a2      	ldrh	r2, [r4, #12]
 800e240:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e244:	d03e      	beq.n	800e2c4 <__ssprint_r+0xac>
 800e246:	6825      	ldr	r5, [r4, #0]
 800e248:	6921      	ldr	r1, [r4, #16]
 800e24a:	eba5 0901 	sub.w	r9, r5, r1
 800e24e:	6965      	ldr	r5, [r4, #20]
 800e250:	f109 0001 	add.w	r0, r9, #1
 800e254:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e258:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e25c:	106d      	asrs	r5, r5, #1
 800e25e:	4458      	add	r0, fp
 800e260:	4285      	cmp	r5, r0
 800e262:	bf38      	it	cc
 800e264:	4605      	movcc	r5, r0
 800e266:	0553      	lsls	r3, r2, #21
 800e268:	d545      	bpl.n	800e2f6 <__ssprint_r+0xde>
 800e26a:	4629      	mov	r1, r5
 800e26c:	4640      	mov	r0, r8
 800e26e:	f7fa ff9b 	bl	80091a8 <_malloc_r>
 800e272:	4606      	mov	r6, r0
 800e274:	b9a0      	cbnz	r0, 800e2a0 <__ssprint_r+0x88>
 800e276:	230c      	movs	r3, #12
 800e278:	f8c8 3000 	str.w	r3, [r8]
 800e27c:	89a3      	ldrh	r3, [r4, #12]
 800e27e:	f04f 30ff 	mov.w	r0, #4294967295
 800e282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e286:	81a3      	strh	r3, [r4, #12]
 800e288:	2300      	movs	r3, #0
 800e28a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800e28e:	e02f      	b.n	800e2f0 <__ssprint_r+0xd8>
 800e290:	f8da 3000 	ldr.w	r3, [sl]
 800e294:	f8da b004 	ldr.w	fp, [sl, #4]
 800e298:	9301      	str	r3, [sp, #4]
 800e29a:	f10a 0a08 	add.w	sl, sl, #8
 800e29e:	e7c8      	b.n	800e232 <__ssprint_r+0x1a>
 800e2a0:	464a      	mov	r2, r9
 800e2a2:	6921      	ldr	r1, [r4, #16]
 800e2a4:	f7ff fa28 	bl	800d6f8 <memcpy>
 800e2a8:	89a2      	ldrh	r2, [r4, #12]
 800e2aa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800e2ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e2b2:	81a2      	strh	r2, [r4, #12]
 800e2b4:	6126      	str	r6, [r4, #16]
 800e2b6:	444e      	add	r6, r9
 800e2b8:	6026      	str	r6, [r4, #0]
 800e2ba:	465e      	mov	r6, fp
 800e2bc:	6165      	str	r5, [r4, #20]
 800e2be:	eba5 0509 	sub.w	r5, r5, r9
 800e2c2:	60a5      	str	r5, [r4, #8]
 800e2c4:	455e      	cmp	r6, fp
 800e2c6:	bf28      	it	cs
 800e2c8:	465e      	movcs	r6, fp
 800e2ca:	9901      	ldr	r1, [sp, #4]
 800e2cc:	4632      	mov	r2, r6
 800e2ce:	6820      	ldr	r0, [r4, #0]
 800e2d0:	f7ff fa20 	bl	800d714 <memmove>
 800e2d4:	68a2      	ldr	r2, [r4, #8]
 800e2d6:	1b92      	subs	r2, r2, r6
 800e2d8:	60a2      	str	r2, [r4, #8]
 800e2da:	6822      	ldr	r2, [r4, #0]
 800e2dc:	4432      	add	r2, r6
 800e2de:	6022      	str	r2, [r4, #0]
 800e2e0:	68ba      	ldr	r2, [r7, #8]
 800e2e2:	eba2 030b 	sub.w	r3, r2, fp
 800e2e6:	60bb      	str	r3, [r7, #8]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d1d1      	bne.n	800e290 <__ssprint_r+0x78>
 800e2ec:	2000      	movs	r0, #0
 800e2ee:	6078      	str	r0, [r7, #4]
 800e2f0:	b003      	add	sp, #12
 800e2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2f6:	462a      	mov	r2, r5
 800e2f8:	4640      	mov	r0, r8
 800e2fa:	f7ff fd59 	bl	800ddb0 <_realloc_r>
 800e2fe:	4606      	mov	r6, r0
 800e300:	2800      	cmp	r0, #0
 800e302:	d1d7      	bne.n	800e2b4 <__ssprint_r+0x9c>
 800e304:	4640      	mov	r0, r8
 800e306:	6921      	ldr	r1, [r4, #16]
 800e308:	f7fe ff4a 	bl	800d1a0 <_free_r>
 800e30c:	e7b3      	b.n	800e276 <__ssprint_r+0x5e>

0800e30e <__sprint_r>:
 800e30e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e312:	6893      	ldr	r3, [r2, #8]
 800e314:	4680      	mov	r8, r0
 800e316:	460f      	mov	r7, r1
 800e318:	4614      	mov	r4, r2
 800e31a:	b91b      	cbnz	r3, 800e324 <__sprint_r+0x16>
 800e31c:	4618      	mov	r0, r3
 800e31e:	6053      	str	r3, [r2, #4]
 800e320:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e324:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e326:	049d      	lsls	r5, r3, #18
 800e328:	d520      	bpl.n	800e36c <__sprint_r+0x5e>
 800e32a:	6815      	ldr	r5, [r2, #0]
 800e32c:	3508      	adds	r5, #8
 800e32e:	f04f 0900 	mov.w	r9, #0
 800e332:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800e336:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800e33a:	45ca      	cmp	sl, r9
 800e33c:	dc0b      	bgt.n	800e356 <__sprint_r+0x48>
 800e33e:	68a0      	ldr	r0, [r4, #8]
 800e340:	f026 0603 	bic.w	r6, r6, #3
 800e344:	1b80      	subs	r0, r0, r6
 800e346:	60a0      	str	r0, [r4, #8]
 800e348:	3508      	adds	r5, #8
 800e34a:	2800      	cmp	r0, #0
 800e34c:	d1ef      	bne.n	800e32e <__sprint_r+0x20>
 800e34e:	2300      	movs	r3, #0
 800e350:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800e354:	e7e4      	b.n	800e320 <__sprint_r+0x12>
 800e356:	463a      	mov	r2, r7
 800e358:	4640      	mov	r0, r8
 800e35a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800e35e:	f000 fe6c 	bl	800f03a <_fputwc_r>
 800e362:	1c43      	adds	r3, r0, #1
 800e364:	d0f3      	beq.n	800e34e <__sprint_r+0x40>
 800e366:	f109 0901 	add.w	r9, r9, #1
 800e36a:	e7e6      	b.n	800e33a <__sprint_r+0x2c>
 800e36c:	f7fe ffd8 	bl	800d320 <__sfvwrite_r>
 800e370:	e7ed      	b.n	800e34e <__sprint_r+0x40>
	...

0800e374 <_vfiprintf_r>:
 800e374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e378:	b0bb      	sub	sp, #236	; 0xec
 800e37a:	460f      	mov	r7, r1
 800e37c:	461d      	mov	r5, r3
 800e37e:	461c      	mov	r4, r3
 800e380:	4681      	mov	r9, r0
 800e382:	9202      	str	r2, [sp, #8]
 800e384:	b118      	cbz	r0, 800e38e <_vfiprintf_r+0x1a>
 800e386:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e388:	b90b      	cbnz	r3, 800e38e <_vfiprintf_r+0x1a>
 800e38a:	f7fe fe79 	bl	800d080 <__sinit>
 800e38e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e390:	07d8      	lsls	r0, r3, #31
 800e392:	d405      	bmi.n	800e3a0 <_vfiprintf_r+0x2c>
 800e394:	89bb      	ldrh	r3, [r7, #12]
 800e396:	0599      	lsls	r1, r3, #22
 800e398:	d402      	bmi.n	800e3a0 <_vfiprintf_r+0x2c>
 800e39a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e39c:	f7ff f930 	bl	800d600 <__retarget_lock_acquire_recursive>
 800e3a0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e3a4:	049a      	lsls	r2, r3, #18
 800e3a6:	d406      	bmi.n	800e3b6 <_vfiprintf_r+0x42>
 800e3a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e3ac:	81bb      	strh	r3, [r7, #12]
 800e3ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e3b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e3b4:	667b      	str	r3, [r7, #100]	; 0x64
 800e3b6:	89bb      	ldrh	r3, [r7, #12]
 800e3b8:	071e      	lsls	r6, r3, #28
 800e3ba:	d501      	bpl.n	800e3c0 <_vfiprintf_r+0x4c>
 800e3bc:	693b      	ldr	r3, [r7, #16]
 800e3be:	b9ab      	cbnz	r3, 800e3ec <_vfiprintf_r+0x78>
 800e3c0:	4639      	mov	r1, r7
 800e3c2:	4648      	mov	r0, r9
 800e3c4:	f7fd feae 	bl	800c124 <__swsetup_r>
 800e3c8:	b180      	cbz	r0, 800e3ec <_vfiprintf_r+0x78>
 800e3ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e3cc:	07d8      	lsls	r0, r3, #31
 800e3ce:	d506      	bpl.n	800e3de <_vfiprintf_r+0x6a>
 800e3d0:	f04f 33ff 	mov.w	r3, #4294967295
 800e3d4:	9303      	str	r3, [sp, #12]
 800e3d6:	9803      	ldr	r0, [sp, #12]
 800e3d8:	b03b      	add	sp, #236	; 0xec
 800e3da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3de:	89bb      	ldrh	r3, [r7, #12]
 800e3e0:	0599      	lsls	r1, r3, #22
 800e3e2:	d4f5      	bmi.n	800e3d0 <_vfiprintf_r+0x5c>
 800e3e4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e3e6:	f7ff f90c 	bl	800d602 <__retarget_lock_release_recursive>
 800e3ea:	e7f1      	b.n	800e3d0 <_vfiprintf_r+0x5c>
 800e3ec:	89bb      	ldrh	r3, [r7, #12]
 800e3ee:	f003 021a 	and.w	r2, r3, #26
 800e3f2:	2a0a      	cmp	r2, #10
 800e3f4:	d113      	bne.n	800e41e <_vfiprintf_r+0xaa>
 800e3f6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800e3fa:	2a00      	cmp	r2, #0
 800e3fc:	db0f      	blt.n	800e41e <_vfiprintf_r+0xaa>
 800e3fe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e400:	07d2      	lsls	r2, r2, #31
 800e402:	d404      	bmi.n	800e40e <_vfiprintf_r+0x9a>
 800e404:	059e      	lsls	r6, r3, #22
 800e406:	d402      	bmi.n	800e40e <_vfiprintf_r+0x9a>
 800e408:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e40a:	f7ff f8fa 	bl	800d602 <__retarget_lock_release_recursive>
 800e40e:	462b      	mov	r3, r5
 800e410:	4639      	mov	r1, r7
 800e412:	4648      	mov	r0, r9
 800e414:	9a02      	ldr	r2, [sp, #8]
 800e416:	f000 fc2d 	bl	800ec74 <__sbprintf>
 800e41a:	9003      	str	r0, [sp, #12]
 800e41c:	e7db      	b.n	800e3d6 <_vfiprintf_r+0x62>
 800e41e:	2300      	movs	r3, #0
 800e420:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800e424:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800e428:	ae11      	add	r6, sp, #68	; 0x44
 800e42a:	960e      	str	r6, [sp, #56]	; 0x38
 800e42c:	9308      	str	r3, [sp, #32]
 800e42e:	930a      	str	r3, [sp, #40]	; 0x28
 800e430:	9303      	str	r3, [sp, #12]
 800e432:	9b02      	ldr	r3, [sp, #8]
 800e434:	461d      	mov	r5, r3
 800e436:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e43a:	b10a      	cbz	r2, 800e440 <_vfiprintf_r+0xcc>
 800e43c:	2a25      	cmp	r2, #37	; 0x25
 800e43e:	d1f9      	bne.n	800e434 <_vfiprintf_r+0xc0>
 800e440:	9b02      	ldr	r3, [sp, #8]
 800e442:	ebb5 0803 	subs.w	r8, r5, r3
 800e446:	d00d      	beq.n	800e464 <_vfiprintf_r+0xf0>
 800e448:	e9c6 3800 	strd	r3, r8, [r6]
 800e44c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e44e:	4443      	add	r3, r8
 800e450:	9310      	str	r3, [sp, #64]	; 0x40
 800e452:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e454:	3301      	adds	r3, #1
 800e456:	2b07      	cmp	r3, #7
 800e458:	930f      	str	r3, [sp, #60]	; 0x3c
 800e45a:	dc75      	bgt.n	800e548 <_vfiprintf_r+0x1d4>
 800e45c:	3608      	adds	r6, #8
 800e45e:	9b03      	ldr	r3, [sp, #12]
 800e460:	4443      	add	r3, r8
 800e462:	9303      	str	r3, [sp, #12]
 800e464:	782b      	ldrb	r3, [r5, #0]
 800e466:	2b00      	cmp	r3, #0
 800e468:	f000 83c6 	beq.w	800ebf8 <_vfiprintf_r+0x884>
 800e46c:	2300      	movs	r3, #0
 800e46e:	f04f 31ff 	mov.w	r1, #4294967295
 800e472:	469a      	mov	sl, r3
 800e474:	1c6a      	adds	r2, r5, #1
 800e476:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e47a:	9101      	str	r1, [sp, #4]
 800e47c:	9304      	str	r3, [sp, #16]
 800e47e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e482:	9202      	str	r2, [sp, #8]
 800e484:	f1a3 0220 	sub.w	r2, r3, #32
 800e488:	2a5a      	cmp	r2, #90	; 0x5a
 800e48a:	f200 830e 	bhi.w	800eaaa <_vfiprintf_r+0x736>
 800e48e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800e492:	0098      	.short	0x0098
 800e494:	030c030c 	.word	0x030c030c
 800e498:	030c00a0 	.word	0x030c00a0
 800e49c:	030c030c 	.word	0x030c030c
 800e4a0:	030c0080 	.word	0x030c0080
 800e4a4:	00a3030c 	.word	0x00a3030c
 800e4a8:	030c00ad 	.word	0x030c00ad
 800e4ac:	00af00aa 	.word	0x00af00aa
 800e4b0:	00ca030c 	.word	0x00ca030c
 800e4b4:	00cd00cd 	.word	0x00cd00cd
 800e4b8:	00cd00cd 	.word	0x00cd00cd
 800e4bc:	00cd00cd 	.word	0x00cd00cd
 800e4c0:	00cd00cd 	.word	0x00cd00cd
 800e4c4:	030c00cd 	.word	0x030c00cd
 800e4c8:	030c030c 	.word	0x030c030c
 800e4cc:	030c030c 	.word	0x030c030c
 800e4d0:	030c030c 	.word	0x030c030c
 800e4d4:	030c030c 	.word	0x030c030c
 800e4d8:	010500f7 	.word	0x010500f7
 800e4dc:	030c030c 	.word	0x030c030c
 800e4e0:	030c030c 	.word	0x030c030c
 800e4e4:	030c030c 	.word	0x030c030c
 800e4e8:	030c030c 	.word	0x030c030c
 800e4ec:	030c030c 	.word	0x030c030c
 800e4f0:	030c014b 	.word	0x030c014b
 800e4f4:	030c030c 	.word	0x030c030c
 800e4f8:	030c0191 	.word	0x030c0191
 800e4fc:	030c026f 	.word	0x030c026f
 800e500:	028d030c 	.word	0x028d030c
 800e504:	030c030c 	.word	0x030c030c
 800e508:	030c030c 	.word	0x030c030c
 800e50c:	030c030c 	.word	0x030c030c
 800e510:	030c030c 	.word	0x030c030c
 800e514:	030c030c 	.word	0x030c030c
 800e518:	010700f7 	.word	0x010700f7
 800e51c:	030c030c 	.word	0x030c030c
 800e520:	00dd030c 	.word	0x00dd030c
 800e524:	00f10107 	.word	0x00f10107
 800e528:	00ea030c 	.word	0x00ea030c
 800e52c:	012e030c 	.word	0x012e030c
 800e530:	0180014d 	.word	0x0180014d
 800e534:	030c00f1 	.word	0x030c00f1
 800e538:	00960191 	.word	0x00960191
 800e53c:	030c0271 	.word	0x030c0271
 800e540:	0065030c 	.word	0x0065030c
 800e544:	0096030c 	.word	0x0096030c
 800e548:	4639      	mov	r1, r7
 800e54a:	4648      	mov	r0, r9
 800e54c:	aa0e      	add	r2, sp, #56	; 0x38
 800e54e:	f7ff fede 	bl	800e30e <__sprint_r>
 800e552:	2800      	cmp	r0, #0
 800e554:	f040 832f 	bne.w	800ebb6 <_vfiprintf_r+0x842>
 800e558:	ae11      	add	r6, sp, #68	; 0x44
 800e55a:	e780      	b.n	800e45e <_vfiprintf_r+0xea>
 800e55c:	4a94      	ldr	r2, [pc, #592]	; (800e7b0 <_vfiprintf_r+0x43c>)
 800e55e:	f01a 0f20 	tst.w	sl, #32
 800e562:	9206      	str	r2, [sp, #24]
 800e564:	f000 8224 	beq.w	800e9b0 <_vfiprintf_r+0x63c>
 800e568:	3407      	adds	r4, #7
 800e56a:	f024 0b07 	bic.w	fp, r4, #7
 800e56e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e572:	f01a 0f01 	tst.w	sl, #1
 800e576:	d009      	beq.n	800e58c <_vfiprintf_r+0x218>
 800e578:	ea54 0205 	orrs.w	r2, r4, r5
 800e57c:	bf1f      	itttt	ne
 800e57e:	2230      	movne	r2, #48	; 0x30
 800e580:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800e584:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800e588:	f04a 0a02 	orrne.w	sl, sl, #2
 800e58c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e590:	e10b      	b.n	800e7aa <_vfiprintf_r+0x436>
 800e592:	4648      	mov	r0, r9
 800e594:	f7ff f82e 	bl	800d5f4 <_localeconv_r>
 800e598:	6843      	ldr	r3, [r0, #4]
 800e59a:	4618      	mov	r0, r3
 800e59c:	930a      	str	r3, [sp, #40]	; 0x28
 800e59e:	f7f1 fdd7 	bl	8000150 <strlen>
 800e5a2:	9008      	str	r0, [sp, #32]
 800e5a4:	4648      	mov	r0, r9
 800e5a6:	f7ff f825 	bl	800d5f4 <_localeconv_r>
 800e5aa:	6883      	ldr	r3, [r0, #8]
 800e5ac:	9307      	str	r3, [sp, #28]
 800e5ae:	9b08      	ldr	r3, [sp, #32]
 800e5b0:	b12b      	cbz	r3, 800e5be <_vfiprintf_r+0x24a>
 800e5b2:	9b07      	ldr	r3, [sp, #28]
 800e5b4:	b11b      	cbz	r3, 800e5be <_vfiprintf_r+0x24a>
 800e5b6:	781b      	ldrb	r3, [r3, #0]
 800e5b8:	b10b      	cbz	r3, 800e5be <_vfiprintf_r+0x24a>
 800e5ba:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800e5be:	9a02      	ldr	r2, [sp, #8]
 800e5c0:	e75d      	b.n	800e47e <_vfiprintf_r+0x10a>
 800e5c2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d1f9      	bne.n	800e5be <_vfiprintf_r+0x24a>
 800e5ca:	2320      	movs	r3, #32
 800e5cc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e5d0:	e7f5      	b.n	800e5be <_vfiprintf_r+0x24a>
 800e5d2:	f04a 0a01 	orr.w	sl, sl, #1
 800e5d6:	e7f2      	b.n	800e5be <_vfiprintf_r+0x24a>
 800e5d8:	f854 3b04 	ldr.w	r3, [r4], #4
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	9304      	str	r3, [sp, #16]
 800e5e0:	daed      	bge.n	800e5be <_vfiprintf_r+0x24a>
 800e5e2:	425b      	negs	r3, r3
 800e5e4:	9304      	str	r3, [sp, #16]
 800e5e6:	f04a 0a04 	orr.w	sl, sl, #4
 800e5ea:	e7e8      	b.n	800e5be <_vfiprintf_r+0x24a>
 800e5ec:	232b      	movs	r3, #43	; 0x2b
 800e5ee:	e7ed      	b.n	800e5cc <_vfiprintf_r+0x258>
 800e5f0:	9a02      	ldr	r2, [sp, #8]
 800e5f2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e5f6:	2b2a      	cmp	r3, #42	; 0x2a
 800e5f8:	d112      	bne.n	800e620 <_vfiprintf_r+0x2ac>
 800e5fa:	f854 0b04 	ldr.w	r0, [r4], #4
 800e5fe:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800e602:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e606:	e7da      	b.n	800e5be <_vfiprintf_r+0x24a>
 800e608:	200a      	movs	r0, #10
 800e60a:	9b01      	ldr	r3, [sp, #4]
 800e60c:	fb00 1303 	mla	r3, r0, r3, r1
 800e610:	9301      	str	r3, [sp, #4]
 800e612:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e616:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e61a:	2909      	cmp	r1, #9
 800e61c:	d9f4      	bls.n	800e608 <_vfiprintf_r+0x294>
 800e61e:	e730      	b.n	800e482 <_vfiprintf_r+0x10e>
 800e620:	2100      	movs	r1, #0
 800e622:	9101      	str	r1, [sp, #4]
 800e624:	e7f7      	b.n	800e616 <_vfiprintf_r+0x2a2>
 800e626:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800e62a:	e7c8      	b.n	800e5be <_vfiprintf_r+0x24a>
 800e62c:	2100      	movs	r1, #0
 800e62e:	9a02      	ldr	r2, [sp, #8]
 800e630:	9104      	str	r1, [sp, #16]
 800e632:	200a      	movs	r0, #10
 800e634:	9904      	ldr	r1, [sp, #16]
 800e636:	3b30      	subs	r3, #48	; 0x30
 800e638:	fb00 3301 	mla	r3, r0, r1, r3
 800e63c:	9304      	str	r3, [sp, #16]
 800e63e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e642:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e646:	2909      	cmp	r1, #9
 800e648:	d9f3      	bls.n	800e632 <_vfiprintf_r+0x2be>
 800e64a:	e71a      	b.n	800e482 <_vfiprintf_r+0x10e>
 800e64c:	9b02      	ldr	r3, [sp, #8]
 800e64e:	781b      	ldrb	r3, [r3, #0]
 800e650:	2b68      	cmp	r3, #104	; 0x68
 800e652:	bf01      	itttt	eq
 800e654:	9b02      	ldreq	r3, [sp, #8]
 800e656:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800e65a:	3301      	addeq	r3, #1
 800e65c:	9302      	streq	r3, [sp, #8]
 800e65e:	bf18      	it	ne
 800e660:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800e664:	e7ab      	b.n	800e5be <_vfiprintf_r+0x24a>
 800e666:	9b02      	ldr	r3, [sp, #8]
 800e668:	781b      	ldrb	r3, [r3, #0]
 800e66a:	2b6c      	cmp	r3, #108	; 0x6c
 800e66c:	d105      	bne.n	800e67a <_vfiprintf_r+0x306>
 800e66e:	9b02      	ldr	r3, [sp, #8]
 800e670:	3301      	adds	r3, #1
 800e672:	9302      	str	r3, [sp, #8]
 800e674:	f04a 0a20 	orr.w	sl, sl, #32
 800e678:	e7a1      	b.n	800e5be <_vfiprintf_r+0x24a>
 800e67a:	f04a 0a10 	orr.w	sl, sl, #16
 800e67e:	e79e      	b.n	800e5be <_vfiprintf_r+0x24a>
 800e680:	46a3      	mov	fp, r4
 800e682:	2100      	movs	r1, #0
 800e684:	f85b 3b04 	ldr.w	r3, [fp], #4
 800e688:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e68c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e690:	2301      	movs	r3, #1
 800e692:	460d      	mov	r5, r1
 800e694:	9301      	str	r3, [sp, #4]
 800e696:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800e69a:	e0a0      	b.n	800e7de <_vfiprintf_r+0x46a>
 800e69c:	f04a 0a10 	orr.w	sl, sl, #16
 800e6a0:	f01a 0f20 	tst.w	sl, #32
 800e6a4:	d010      	beq.n	800e6c8 <_vfiprintf_r+0x354>
 800e6a6:	3407      	adds	r4, #7
 800e6a8:	f024 0b07 	bic.w	fp, r4, #7
 800e6ac:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e6b0:	2c00      	cmp	r4, #0
 800e6b2:	f175 0300 	sbcs.w	r3, r5, #0
 800e6b6:	da05      	bge.n	800e6c4 <_vfiprintf_r+0x350>
 800e6b8:	232d      	movs	r3, #45	; 0x2d
 800e6ba:	4264      	negs	r4, r4
 800e6bc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e6c0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e6c4:	2301      	movs	r3, #1
 800e6c6:	e03f      	b.n	800e748 <_vfiprintf_r+0x3d4>
 800e6c8:	f01a 0f10 	tst.w	sl, #16
 800e6cc:	f104 0b04 	add.w	fp, r4, #4
 800e6d0:	d002      	beq.n	800e6d8 <_vfiprintf_r+0x364>
 800e6d2:	6824      	ldr	r4, [r4, #0]
 800e6d4:	17e5      	asrs	r5, r4, #31
 800e6d6:	e7eb      	b.n	800e6b0 <_vfiprintf_r+0x33c>
 800e6d8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e6dc:	6824      	ldr	r4, [r4, #0]
 800e6de:	d001      	beq.n	800e6e4 <_vfiprintf_r+0x370>
 800e6e0:	b224      	sxth	r4, r4
 800e6e2:	e7f7      	b.n	800e6d4 <_vfiprintf_r+0x360>
 800e6e4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e6e8:	bf18      	it	ne
 800e6ea:	b264      	sxtbne	r4, r4
 800e6ec:	e7f2      	b.n	800e6d4 <_vfiprintf_r+0x360>
 800e6ee:	f01a 0f20 	tst.w	sl, #32
 800e6f2:	f854 3b04 	ldr.w	r3, [r4], #4
 800e6f6:	d005      	beq.n	800e704 <_vfiprintf_r+0x390>
 800e6f8:	9a03      	ldr	r2, [sp, #12]
 800e6fa:	4610      	mov	r0, r2
 800e6fc:	17d1      	asrs	r1, r2, #31
 800e6fe:	e9c3 0100 	strd	r0, r1, [r3]
 800e702:	e696      	b.n	800e432 <_vfiprintf_r+0xbe>
 800e704:	f01a 0f10 	tst.w	sl, #16
 800e708:	d002      	beq.n	800e710 <_vfiprintf_r+0x39c>
 800e70a:	9a03      	ldr	r2, [sp, #12]
 800e70c:	601a      	str	r2, [r3, #0]
 800e70e:	e690      	b.n	800e432 <_vfiprintf_r+0xbe>
 800e710:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e714:	d002      	beq.n	800e71c <_vfiprintf_r+0x3a8>
 800e716:	9a03      	ldr	r2, [sp, #12]
 800e718:	801a      	strh	r2, [r3, #0]
 800e71a:	e68a      	b.n	800e432 <_vfiprintf_r+0xbe>
 800e71c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e720:	d0f3      	beq.n	800e70a <_vfiprintf_r+0x396>
 800e722:	9a03      	ldr	r2, [sp, #12]
 800e724:	701a      	strb	r2, [r3, #0]
 800e726:	e684      	b.n	800e432 <_vfiprintf_r+0xbe>
 800e728:	f04a 0a10 	orr.w	sl, sl, #16
 800e72c:	f01a 0f20 	tst.w	sl, #32
 800e730:	d01d      	beq.n	800e76e <_vfiprintf_r+0x3fa>
 800e732:	3407      	adds	r4, #7
 800e734:	f024 0b07 	bic.w	fp, r4, #7
 800e738:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e73c:	2300      	movs	r3, #0
 800e73e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e742:	2200      	movs	r2, #0
 800e744:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800e748:	9a01      	ldr	r2, [sp, #4]
 800e74a:	3201      	adds	r2, #1
 800e74c:	f000 8261 	beq.w	800ec12 <_vfiprintf_r+0x89e>
 800e750:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800e754:	9205      	str	r2, [sp, #20]
 800e756:	ea54 0205 	orrs.w	r2, r4, r5
 800e75a:	f040 8260 	bne.w	800ec1e <_vfiprintf_r+0x8aa>
 800e75e:	9a01      	ldr	r2, [sp, #4]
 800e760:	2a00      	cmp	r2, #0
 800e762:	f000 8197 	beq.w	800ea94 <_vfiprintf_r+0x720>
 800e766:	2b01      	cmp	r3, #1
 800e768:	f040 825c 	bne.w	800ec24 <_vfiprintf_r+0x8b0>
 800e76c:	e136      	b.n	800e9dc <_vfiprintf_r+0x668>
 800e76e:	f01a 0f10 	tst.w	sl, #16
 800e772:	f104 0b04 	add.w	fp, r4, #4
 800e776:	d001      	beq.n	800e77c <_vfiprintf_r+0x408>
 800e778:	6824      	ldr	r4, [r4, #0]
 800e77a:	e003      	b.n	800e784 <_vfiprintf_r+0x410>
 800e77c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e780:	d002      	beq.n	800e788 <_vfiprintf_r+0x414>
 800e782:	8824      	ldrh	r4, [r4, #0]
 800e784:	2500      	movs	r5, #0
 800e786:	e7d9      	b.n	800e73c <_vfiprintf_r+0x3c8>
 800e788:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e78c:	d0f4      	beq.n	800e778 <_vfiprintf_r+0x404>
 800e78e:	7824      	ldrb	r4, [r4, #0]
 800e790:	e7f8      	b.n	800e784 <_vfiprintf_r+0x410>
 800e792:	f647 0330 	movw	r3, #30768	; 0x7830
 800e796:	46a3      	mov	fp, r4
 800e798:	2500      	movs	r5, #0
 800e79a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800e79e:	4b04      	ldr	r3, [pc, #16]	; (800e7b0 <_vfiprintf_r+0x43c>)
 800e7a0:	f85b 4b04 	ldr.w	r4, [fp], #4
 800e7a4:	f04a 0a02 	orr.w	sl, sl, #2
 800e7a8:	9306      	str	r3, [sp, #24]
 800e7aa:	2302      	movs	r3, #2
 800e7ac:	e7c9      	b.n	800e742 <_vfiprintf_r+0x3ce>
 800e7ae:	bf00      	nop
 800e7b0:	08011cd4 	.word	0x08011cd4
 800e7b4:	46a3      	mov	fp, r4
 800e7b6:	2500      	movs	r5, #0
 800e7b8:	9b01      	ldr	r3, [sp, #4]
 800e7ba:	f85b 8b04 	ldr.w	r8, [fp], #4
 800e7be:	1c5c      	adds	r4, r3, #1
 800e7c0:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800e7c4:	f000 80cf 	beq.w	800e966 <_vfiprintf_r+0x5f2>
 800e7c8:	461a      	mov	r2, r3
 800e7ca:	4629      	mov	r1, r5
 800e7cc:	4640      	mov	r0, r8
 800e7ce:	f7fe ff85 	bl	800d6dc <memchr>
 800e7d2:	2800      	cmp	r0, #0
 800e7d4:	f000 8173 	beq.w	800eabe <_vfiprintf_r+0x74a>
 800e7d8:	eba0 0308 	sub.w	r3, r0, r8
 800e7dc:	9301      	str	r3, [sp, #4]
 800e7de:	9b01      	ldr	r3, [sp, #4]
 800e7e0:	42ab      	cmp	r3, r5
 800e7e2:	bfb8      	it	lt
 800e7e4:	462b      	movlt	r3, r5
 800e7e6:	9305      	str	r3, [sp, #20]
 800e7e8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e7ec:	b113      	cbz	r3, 800e7f4 <_vfiprintf_r+0x480>
 800e7ee:	9b05      	ldr	r3, [sp, #20]
 800e7f0:	3301      	adds	r3, #1
 800e7f2:	9305      	str	r3, [sp, #20]
 800e7f4:	f01a 0302 	ands.w	r3, sl, #2
 800e7f8:	9309      	str	r3, [sp, #36]	; 0x24
 800e7fa:	bf1e      	ittt	ne
 800e7fc:	9b05      	ldrne	r3, [sp, #20]
 800e7fe:	3302      	addne	r3, #2
 800e800:	9305      	strne	r3, [sp, #20]
 800e802:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800e806:	930b      	str	r3, [sp, #44]	; 0x2c
 800e808:	d11f      	bne.n	800e84a <_vfiprintf_r+0x4d6>
 800e80a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e80e:	1a9c      	subs	r4, r3, r2
 800e810:	2c00      	cmp	r4, #0
 800e812:	dd1a      	ble.n	800e84a <_vfiprintf_r+0x4d6>
 800e814:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e818:	48b4      	ldr	r0, [pc, #720]	; (800eaec <_vfiprintf_r+0x778>)
 800e81a:	2c10      	cmp	r4, #16
 800e81c:	f103 0301 	add.w	r3, r3, #1
 800e820:	f106 0108 	add.w	r1, r6, #8
 800e824:	6030      	str	r0, [r6, #0]
 800e826:	f300 814c 	bgt.w	800eac2 <_vfiprintf_r+0x74e>
 800e82a:	6074      	str	r4, [r6, #4]
 800e82c:	2b07      	cmp	r3, #7
 800e82e:	4414      	add	r4, r2
 800e830:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e834:	f340 8157 	ble.w	800eae6 <_vfiprintf_r+0x772>
 800e838:	4639      	mov	r1, r7
 800e83a:	4648      	mov	r0, r9
 800e83c:	aa0e      	add	r2, sp, #56	; 0x38
 800e83e:	f7ff fd66 	bl	800e30e <__sprint_r>
 800e842:	2800      	cmp	r0, #0
 800e844:	f040 81b7 	bne.w	800ebb6 <_vfiprintf_r+0x842>
 800e848:	ae11      	add	r6, sp, #68	; 0x44
 800e84a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e84e:	b173      	cbz	r3, 800e86e <_vfiprintf_r+0x4fa>
 800e850:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e854:	6032      	str	r2, [r6, #0]
 800e856:	2201      	movs	r2, #1
 800e858:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e85a:	6072      	str	r2, [r6, #4]
 800e85c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e85e:	3301      	adds	r3, #1
 800e860:	3201      	adds	r2, #1
 800e862:	2b07      	cmp	r3, #7
 800e864:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e868:	f300 8146 	bgt.w	800eaf8 <_vfiprintf_r+0x784>
 800e86c:	3608      	adds	r6, #8
 800e86e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e870:	b16b      	cbz	r3, 800e88e <_vfiprintf_r+0x51a>
 800e872:	aa0d      	add	r2, sp, #52	; 0x34
 800e874:	6032      	str	r2, [r6, #0]
 800e876:	2202      	movs	r2, #2
 800e878:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e87a:	6072      	str	r2, [r6, #4]
 800e87c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e87e:	3301      	adds	r3, #1
 800e880:	3202      	adds	r2, #2
 800e882:	2b07      	cmp	r3, #7
 800e884:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e888:	f300 813f 	bgt.w	800eb0a <_vfiprintf_r+0x796>
 800e88c:	3608      	adds	r6, #8
 800e88e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e890:	2b80      	cmp	r3, #128	; 0x80
 800e892:	d11f      	bne.n	800e8d4 <_vfiprintf_r+0x560>
 800e894:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e898:	1a9c      	subs	r4, r3, r2
 800e89a:	2c00      	cmp	r4, #0
 800e89c:	dd1a      	ble.n	800e8d4 <_vfiprintf_r+0x560>
 800e89e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e8a2:	4893      	ldr	r0, [pc, #588]	; (800eaf0 <_vfiprintf_r+0x77c>)
 800e8a4:	2c10      	cmp	r4, #16
 800e8a6:	f103 0301 	add.w	r3, r3, #1
 800e8aa:	f106 0108 	add.w	r1, r6, #8
 800e8ae:	6030      	str	r0, [r6, #0]
 800e8b0:	f300 8134 	bgt.w	800eb1c <_vfiprintf_r+0x7a8>
 800e8b4:	6074      	str	r4, [r6, #4]
 800e8b6:	2b07      	cmp	r3, #7
 800e8b8:	4414      	add	r4, r2
 800e8ba:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e8be:	f340 813f 	ble.w	800eb40 <_vfiprintf_r+0x7cc>
 800e8c2:	4639      	mov	r1, r7
 800e8c4:	4648      	mov	r0, r9
 800e8c6:	aa0e      	add	r2, sp, #56	; 0x38
 800e8c8:	f7ff fd21 	bl	800e30e <__sprint_r>
 800e8cc:	2800      	cmp	r0, #0
 800e8ce:	f040 8172 	bne.w	800ebb6 <_vfiprintf_r+0x842>
 800e8d2:	ae11      	add	r6, sp, #68	; 0x44
 800e8d4:	9b01      	ldr	r3, [sp, #4]
 800e8d6:	1aec      	subs	r4, r5, r3
 800e8d8:	2c00      	cmp	r4, #0
 800e8da:	dd1a      	ble.n	800e912 <_vfiprintf_r+0x59e>
 800e8dc:	4d84      	ldr	r5, [pc, #528]	; (800eaf0 <_vfiprintf_r+0x77c>)
 800e8de:	2c10      	cmp	r4, #16
 800e8e0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800e8e4:	f106 0208 	add.w	r2, r6, #8
 800e8e8:	f103 0301 	add.w	r3, r3, #1
 800e8ec:	6035      	str	r5, [r6, #0]
 800e8ee:	f300 8129 	bgt.w	800eb44 <_vfiprintf_r+0x7d0>
 800e8f2:	6074      	str	r4, [r6, #4]
 800e8f4:	2b07      	cmp	r3, #7
 800e8f6:	440c      	add	r4, r1
 800e8f8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e8fc:	f340 8133 	ble.w	800eb66 <_vfiprintf_r+0x7f2>
 800e900:	4639      	mov	r1, r7
 800e902:	4648      	mov	r0, r9
 800e904:	aa0e      	add	r2, sp, #56	; 0x38
 800e906:	f7ff fd02 	bl	800e30e <__sprint_r>
 800e90a:	2800      	cmp	r0, #0
 800e90c:	f040 8153 	bne.w	800ebb6 <_vfiprintf_r+0x842>
 800e910:	ae11      	add	r6, sp, #68	; 0x44
 800e912:	9b01      	ldr	r3, [sp, #4]
 800e914:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e916:	6073      	str	r3, [r6, #4]
 800e918:	4418      	add	r0, r3
 800e91a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e91c:	f8c6 8000 	str.w	r8, [r6]
 800e920:	3301      	adds	r3, #1
 800e922:	2b07      	cmp	r3, #7
 800e924:	9010      	str	r0, [sp, #64]	; 0x40
 800e926:	930f      	str	r3, [sp, #60]	; 0x3c
 800e928:	f300 811f 	bgt.w	800eb6a <_vfiprintf_r+0x7f6>
 800e92c:	f106 0308 	add.w	r3, r6, #8
 800e930:	f01a 0f04 	tst.w	sl, #4
 800e934:	f040 8121 	bne.w	800eb7a <_vfiprintf_r+0x806>
 800e938:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800e93c:	9905      	ldr	r1, [sp, #20]
 800e93e:	428a      	cmp	r2, r1
 800e940:	bfac      	ite	ge
 800e942:	189b      	addge	r3, r3, r2
 800e944:	185b      	addlt	r3, r3, r1
 800e946:	9303      	str	r3, [sp, #12]
 800e948:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e94a:	b13b      	cbz	r3, 800e95c <_vfiprintf_r+0x5e8>
 800e94c:	4639      	mov	r1, r7
 800e94e:	4648      	mov	r0, r9
 800e950:	aa0e      	add	r2, sp, #56	; 0x38
 800e952:	f7ff fcdc 	bl	800e30e <__sprint_r>
 800e956:	2800      	cmp	r0, #0
 800e958:	f040 812d 	bne.w	800ebb6 <_vfiprintf_r+0x842>
 800e95c:	2300      	movs	r3, #0
 800e95e:	465c      	mov	r4, fp
 800e960:	930f      	str	r3, [sp, #60]	; 0x3c
 800e962:	ae11      	add	r6, sp, #68	; 0x44
 800e964:	e565      	b.n	800e432 <_vfiprintf_r+0xbe>
 800e966:	4640      	mov	r0, r8
 800e968:	f7f1 fbf2 	bl	8000150 <strlen>
 800e96c:	9001      	str	r0, [sp, #4]
 800e96e:	e736      	b.n	800e7de <_vfiprintf_r+0x46a>
 800e970:	f04a 0a10 	orr.w	sl, sl, #16
 800e974:	f01a 0f20 	tst.w	sl, #32
 800e978:	d006      	beq.n	800e988 <_vfiprintf_r+0x614>
 800e97a:	3407      	adds	r4, #7
 800e97c:	f024 0b07 	bic.w	fp, r4, #7
 800e980:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e984:	2301      	movs	r3, #1
 800e986:	e6dc      	b.n	800e742 <_vfiprintf_r+0x3ce>
 800e988:	f01a 0f10 	tst.w	sl, #16
 800e98c:	f104 0b04 	add.w	fp, r4, #4
 800e990:	d001      	beq.n	800e996 <_vfiprintf_r+0x622>
 800e992:	6824      	ldr	r4, [r4, #0]
 800e994:	e003      	b.n	800e99e <_vfiprintf_r+0x62a>
 800e996:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e99a:	d002      	beq.n	800e9a2 <_vfiprintf_r+0x62e>
 800e99c:	8824      	ldrh	r4, [r4, #0]
 800e99e:	2500      	movs	r5, #0
 800e9a0:	e7f0      	b.n	800e984 <_vfiprintf_r+0x610>
 800e9a2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e9a6:	d0f4      	beq.n	800e992 <_vfiprintf_r+0x61e>
 800e9a8:	7824      	ldrb	r4, [r4, #0]
 800e9aa:	e7f8      	b.n	800e99e <_vfiprintf_r+0x62a>
 800e9ac:	4a51      	ldr	r2, [pc, #324]	; (800eaf4 <_vfiprintf_r+0x780>)
 800e9ae:	e5d6      	b.n	800e55e <_vfiprintf_r+0x1ea>
 800e9b0:	f01a 0f10 	tst.w	sl, #16
 800e9b4:	f104 0b04 	add.w	fp, r4, #4
 800e9b8:	d001      	beq.n	800e9be <_vfiprintf_r+0x64a>
 800e9ba:	6824      	ldr	r4, [r4, #0]
 800e9bc:	e003      	b.n	800e9c6 <_vfiprintf_r+0x652>
 800e9be:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e9c2:	d002      	beq.n	800e9ca <_vfiprintf_r+0x656>
 800e9c4:	8824      	ldrh	r4, [r4, #0]
 800e9c6:	2500      	movs	r5, #0
 800e9c8:	e5d3      	b.n	800e572 <_vfiprintf_r+0x1fe>
 800e9ca:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e9ce:	d0f4      	beq.n	800e9ba <_vfiprintf_r+0x646>
 800e9d0:	7824      	ldrb	r4, [r4, #0]
 800e9d2:	e7f8      	b.n	800e9c6 <_vfiprintf_r+0x652>
 800e9d4:	2d00      	cmp	r5, #0
 800e9d6:	bf08      	it	eq
 800e9d8:	2c0a      	cmpeq	r4, #10
 800e9da:	d205      	bcs.n	800e9e8 <_vfiprintf_r+0x674>
 800e9dc:	3430      	adds	r4, #48	; 0x30
 800e9de:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800e9e2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800e9e6:	e13b      	b.n	800ec60 <_vfiprintf_r+0x8ec>
 800e9e8:	f04f 0a00 	mov.w	sl, #0
 800e9ec:	ab3a      	add	r3, sp, #232	; 0xe8
 800e9ee:	9309      	str	r3, [sp, #36]	; 0x24
 800e9f0:	9b05      	ldr	r3, [sp, #20]
 800e9f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e9f6:	930b      	str	r3, [sp, #44]	; 0x2c
 800e9f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9fa:	220a      	movs	r2, #10
 800e9fc:	4620      	mov	r0, r4
 800e9fe:	4629      	mov	r1, r5
 800ea00:	f103 38ff 	add.w	r8, r3, #4294967295
 800ea04:	2300      	movs	r3, #0
 800ea06:	f7f2 fbf3 	bl	80011f0 <__aeabi_uldivmod>
 800ea0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea0c:	3230      	adds	r2, #48	; 0x30
 800ea0e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800ea12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea14:	f10a 0a01 	add.w	sl, sl, #1
 800ea18:	b1d3      	cbz	r3, 800ea50 <_vfiprintf_r+0x6dc>
 800ea1a:	9b07      	ldr	r3, [sp, #28]
 800ea1c:	781b      	ldrb	r3, [r3, #0]
 800ea1e:	4553      	cmp	r3, sl
 800ea20:	d116      	bne.n	800ea50 <_vfiprintf_r+0x6dc>
 800ea22:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800ea26:	d013      	beq.n	800ea50 <_vfiprintf_r+0x6dc>
 800ea28:	2d00      	cmp	r5, #0
 800ea2a:	bf08      	it	eq
 800ea2c:	2c0a      	cmpeq	r4, #10
 800ea2e:	d30f      	bcc.n	800ea50 <_vfiprintf_r+0x6dc>
 800ea30:	9b08      	ldr	r3, [sp, #32]
 800ea32:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ea34:	eba8 0803 	sub.w	r8, r8, r3
 800ea38:	461a      	mov	r2, r3
 800ea3a:	4640      	mov	r0, r8
 800ea3c:	f7ff fbd9 	bl	800e1f2 <strncpy>
 800ea40:	9b07      	ldr	r3, [sp, #28]
 800ea42:	785b      	ldrb	r3, [r3, #1]
 800ea44:	b1a3      	cbz	r3, 800ea70 <_vfiprintf_r+0x6fc>
 800ea46:	f04f 0a00 	mov.w	sl, #0
 800ea4a:	9b07      	ldr	r3, [sp, #28]
 800ea4c:	3301      	adds	r3, #1
 800ea4e:	9307      	str	r3, [sp, #28]
 800ea50:	220a      	movs	r2, #10
 800ea52:	2300      	movs	r3, #0
 800ea54:	4620      	mov	r0, r4
 800ea56:	4629      	mov	r1, r5
 800ea58:	f7f2 fbca 	bl	80011f0 <__aeabi_uldivmod>
 800ea5c:	2d00      	cmp	r5, #0
 800ea5e:	bf08      	it	eq
 800ea60:	2c0a      	cmpeq	r4, #10
 800ea62:	f0c0 80fd 	bcc.w	800ec60 <_vfiprintf_r+0x8ec>
 800ea66:	4604      	mov	r4, r0
 800ea68:	460d      	mov	r5, r1
 800ea6a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800ea6e:	e7c3      	b.n	800e9f8 <_vfiprintf_r+0x684>
 800ea70:	469a      	mov	sl, r3
 800ea72:	e7ed      	b.n	800ea50 <_vfiprintf_r+0x6dc>
 800ea74:	9a06      	ldr	r2, [sp, #24]
 800ea76:	f004 030f 	and.w	r3, r4, #15
 800ea7a:	5cd3      	ldrb	r3, [r2, r3]
 800ea7c:	092a      	lsrs	r2, r5, #4
 800ea7e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800ea82:	0923      	lsrs	r3, r4, #4
 800ea84:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800ea88:	461c      	mov	r4, r3
 800ea8a:	4615      	mov	r5, r2
 800ea8c:	ea54 0305 	orrs.w	r3, r4, r5
 800ea90:	d1f0      	bne.n	800ea74 <_vfiprintf_r+0x700>
 800ea92:	e0e5      	b.n	800ec60 <_vfiprintf_r+0x8ec>
 800ea94:	b933      	cbnz	r3, 800eaa4 <_vfiprintf_r+0x730>
 800ea96:	f01a 0f01 	tst.w	sl, #1
 800ea9a:	d003      	beq.n	800eaa4 <_vfiprintf_r+0x730>
 800ea9c:	2330      	movs	r3, #48	; 0x30
 800ea9e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800eaa2:	e79e      	b.n	800e9e2 <_vfiprintf_r+0x66e>
 800eaa4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800eaa8:	e0da      	b.n	800ec60 <_vfiprintf_r+0x8ec>
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	f000 80a4 	beq.w	800ebf8 <_vfiprintf_r+0x884>
 800eab0:	2100      	movs	r1, #0
 800eab2:	46a3      	mov	fp, r4
 800eab4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800eab8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800eabc:	e5e8      	b.n	800e690 <_vfiprintf_r+0x31c>
 800eabe:	4605      	mov	r5, r0
 800eac0:	e68d      	b.n	800e7de <_vfiprintf_r+0x46a>
 800eac2:	2010      	movs	r0, #16
 800eac4:	2b07      	cmp	r3, #7
 800eac6:	4402      	add	r2, r0
 800eac8:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800eacc:	6070      	str	r0, [r6, #4]
 800eace:	dd07      	ble.n	800eae0 <_vfiprintf_r+0x76c>
 800ead0:	4639      	mov	r1, r7
 800ead2:	4648      	mov	r0, r9
 800ead4:	aa0e      	add	r2, sp, #56	; 0x38
 800ead6:	f7ff fc1a 	bl	800e30e <__sprint_r>
 800eada:	2800      	cmp	r0, #0
 800eadc:	d16b      	bne.n	800ebb6 <_vfiprintf_r+0x842>
 800eade:	a911      	add	r1, sp, #68	; 0x44
 800eae0:	460e      	mov	r6, r1
 800eae2:	3c10      	subs	r4, #16
 800eae4:	e696      	b.n	800e814 <_vfiprintf_r+0x4a0>
 800eae6:	460e      	mov	r6, r1
 800eae8:	e6af      	b.n	800e84a <_vfiprintf_r+0x4d6>
 800eaea:	bf00      	nop
 800eaec:	08011f14 	.word	0x08011f14
 800eaf0:	08011f24 	.word	0x08011f24
 800eaf4:	08011ce5 	.word	0x08011ce5
 800eaf8:	4639      	mov	r1, r7
 800eafa:	4648      	mov	r0, r9
 800eafc:	aa0e      	add	r2, sp, #56	; 0x38
 800eafe:	f7ff fc06 	bl	800e30e <__sprint_r>
 800eb02:	2800      	cmp	r0, #0
 800eb04:	d157      	bne.n	800ebb6 <_vfiprintf_r+0x842>
 800eb06:	ae11      	add	r6, sp, #68	; 0x44
 800eb08:	e6b1      	b.n	800e86e <_vfiprintf_r+0x4fa>
 800eb0a:	4639      	mov	r1, r7
 800eb0c:	4648      	mov	r0, r9
 800eb0e:	aa0e      	add	r2, sp, #56	; 0x38
 800eb10:	f7ff fbfd 	bl	800e30e <__sprint_r>
 800eb14:	2800      	cmp	r0, #0
 800eb16:	d14e      	bne.n	800ebb6 <_vfiprintf_r+0x842>
 800eb18:	ae11      	add	r6, sp, #68	; 0x44
 800eb1a:	e6b8      	b.n	800e88e <_vfiprintf_r+0x51a>
 800eb1c:	2010      	movs	r0, #16
 800eb1e:	2b07      	cmp	r3, #7
 800eb20:	4402      	add	r2, r0
 800eb22:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800eb26:	6070      	str	r0, [r6, #4]
 800eb28:	dd07      	ble.n	800eb3a <_vfiprintf_r+0x7c6>
 800eb2a:	4639      	mov	r1, r7
 800eb2c:	4648      	mov	r0, r9
 800eb2e:	aa0e      	add	r2, sp, #56	; 0x38
 800eb30:	f7ff fbed 	bl	800e30e <__sprint_r>
 800eb34:	2800      	cmp	r0, #0
 800eb36:	d13e      	bne.n	800ebb6 <_vfiprintf_r+0x842>
 800eb38:	a911      	add	r1, sp, #68	; 0x44
 800eb3a:	460e      	mov	r6, r1
 800eb3c:	3c10      	subs	r4, #16
 800eb3e:	e6ae      	b.n	800e89e <_vfiprintf_r+0x52a>
 800eb40:	460e      	mov	r6, r1
 800eb42:	e6c7      	b.n	800e8d4 <_vfiprintf_r+0x560>
 800eb44:	2010      	movs	r0, #16
 800eb46:	2b07      	cmp	r3, #7
 800eb48:	4401      	add	r1, r0
 800eb4a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800eb4e:	6070      	str	r0, [r6, #4]
 800eb50:	dd06      	ble.n	800eb60 <_vfiprintf_r+0x7ec>
 800eb52:	4639      	mov	r1, r7
 800eb54:	4648      	mov	r0, r9
 800eb56:	aa0e      	add	r2, sp, #56	; 0x38
 800eb58:	f7ff fbd9 	bl	800e30e <__sprint_r>
 800eb5c:	bb58      	cbnz	r0, 800ebb6 <_vfiprintf_r+0x842>
 800eb5e:	aa11      	add	r2, sp, #68	; 0x44
 800eb60:	4616      	mov	r6, r2
 800eb62:	3c10      	subs	r4, #16
 800eb64:	e6bb      	b.n	800e8de <_vfiprintf_r+0x56a>
 800eb66:	4616      	mov	r6, r2
 800eb68:	e6d3      	b.n	800e912 <_vfiprintf_r+0x59e>
 800eb6a:	4639      	mov	r1, r7
 800eb6c:	4648      	mov	r0, r9
 800eb6e:	aa0e      	add	r2, sp, #56	; 0x38
 800eb70:	f7ff fbcd 	bl	800e30e <__sprint_r>
 800eb74:	b9f8      	cbnz	r0, 800ebb6 <_vfiprintf_r+0x842>
 800eb76:	ab11      	add	r3, sp, #68	; 0x44
 800eb78:	e6da      	b.n	800e930 <_vfiprintf_r+0x5bc>
 800eb7a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800eb7e:	1a54      	subs	r4, r2, r1
 800eb80:	2c00      	cmp	r4, #0
 800eb82:	f77f aed9 	ble.w	800e938 <_vfiprintf_r+0x5c4>
 800eb86:	2610      	movs	r6, #16
 800eb88:	4d39      	ldr	r5, [pc, #228]	; (800ec70 <_vfiprintf_r+0x8fc>)
 800eb8a:	2c10      	cmp	r4, #16
 800eb8c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800eb90:	601d      	str	r5, [r3, #0]
 800eb92:	f102 0201 	add.w	r2, r2, #1
 800eb96:	dc1d      	bgt.n	800ebd4 <_vfiprintf_r+0x860>
 800eb98:	605c      	str	r4, [r3, #4]
 800eb9a:	2a07      	cmp	r2, #7
 800eb9c:	440c      	add	r4, r1
 800eb9e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800eba2:	f77f aec9 	ble.w	800e938 <_vfiprintf_r+0x5c4>
 800eba6:	4639      	mov	r1, r7
 800eba8:	4648      	mov	r0, r9
 800ebaa:	aa0e      	add	r2, sp, #56	; 0x38
 800ebac:	f7ff fbaf 	bl	800e30e <__sprint_r>
 800ebb0:	2800      	cmp	r0, #0
 800ebb2:	f43f aec1 	beq.w	800e938 <_vfiprintf_r+0x5c4>
 800ebb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ebb8:	07d9      	lsls	r1, r3, #31
 800ebba:	d405      	bmi.n	800ebc8 <_vfiprintf_r+0x854>
 800ebbc:	89bb      	ldrh	r3, [r7, #12]
 800ebbe:	059a      	lsls	r2, r3, #22
 800ebc0:	d402      	bmi.n	800ebc8 <_vfiprintf_r+0x854>
 800ebc2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ebc4:	f7fe fd1d 	bl	800d602 <__retarget_lock_release_recursive>
 800ebc8:	89bb      	ldrh	r3, [r7, #12]
 800ebca:	065b      	lsls	r3, r3, #25
 800ebcc:	f57f ac03 	bpl.w	800e3d6 <_vfiprintf_r+0x62>
 800ebd0:	f7ff bbfe 	b.w	800e3d0 <_vfiprintf_r+0x5c>
 800ebd4:	3110      	adds	r1, #16
 800ebd6:	2a07      	cmp	r2, #7
 800ebd8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800ebdc:	605e      	str	r6, [r3, #4]
 800ebde:	dc02      	bgt.n	800ebe6 <_vfiprintf_r+0x872>
 800ebe0:	3308      	adds	r3, #8
 800ebe2:	3c10      	subs	r4, #16
 800ebe4:	e7d1      	b.n	800eb8a <_vfiprintf_r+0x816>
 800ebe6:	4639      	mov	r1, r7
 800ebe8:	4648      	mov	r0, r9
 800ebea:	aa0e      	add	r2, sp, #56	; 0x38
 800ebec:	f7ff fb8f 	bl	800e30e <__sprint_r>
 800ebf0:	2800      	cmp	r0, #0
 800ebf2:	d1e0      	bne.n	800ebb6 <_vfiprintf_r+0x842>
 800ebf4:	ab11      	add	r3, sp, #68	; 0x44
 800ebf6:	e7f4      	b.n	800ebe2 <_vfiprintf_r+0x86e>
 800ebf8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ebfa:	b913      	cbnz	r3, 800ec02 <_vfiprintf_r+0x88e>
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	930f      	str	r3, [sp, #60]	; 0x3c
 800ec00:	e7d9      	b.n	800ebb6 <_vfiprintf_r+0x842>
 800ec02:	4639      	mov	r1, r7
 800ec04:	4648      	mov	r0, r9
 800ec06:	aa0e      	add	r2, sp, #56	; 0x38
 800ec08:	f7ff fb81 	bl	800e30e <__sprint_r>
 800ec0c:	2800      	cmp	r0, #0
 800ec0e:	d0f5      	beq.n	800ebfc <_vfiprintf_r+0x888>
 800ec10:	e7d1      	b.n	800ebb6 <_vfiprintf_r+0x842>
 800ec12:	ea54 0205 	orrs.w	r2, r4, r5
 800ec16:	f8cd a014 	str.w	sl, [sp, #20]
 800ec1a:	f43f ada4 	beq.w	800e766 <_vfiprintf_r+0x3f2>
 800ec1e:	2b01      	cmp	r3, #1
 800ec20:	f43f aed8 	beq.w	800e9d4 <_vfiprintf_r+0x660>
 800ec24:	2b02      	cmp	r3, #2
 800ec26:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800ec2a:	f43f af23 	beq.w	800ea74 <_vfiprintf_r+0x700>
 800ec2e:	08e2      	lsrs	r2, r4, #3
 800ec30:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800ec34:	08e8      	lsrs	r0, r5, #3
 800ec36:	f004 0307 	and.w	r3, r4, #7
 800ec3a:	4605      	mov	r5, r0
 800ec3c:	4614      	mov	r4, r2
 800ec3e:	3330      	adds	r3, #48	; 0x30
 800ec40:	ea54 0205 	orrs.w	r2, r4, r5
 800ec44:	4641      	mov	r1, r8
 800ec46:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800ec4a:	d1f0      	bne.n	800ec2e <_vfiprintf_r+0x8ba>
 800ec4c:	9a05      	ldr	r2, [sp, #20]
 800ec4e:	07d0      	lsls	r0, r2, #31
 800ec50:	d506      	bpl.n	800ec60 <_vfiprintf_r+0x8ec>
 800ec52:	2b30      	cmp	r3, #48	; 0x30
 800ec54:	d004      	beq.n	800ec60 <_vfiprintf_r+0x8ec>
 800ec56:	2330      	movs	r3, #48	; 0x30
 800ec58:	f808 3c01 	strb.w	r3, [r8, #-1]
 800ec5c:	f1a1 0802 	sub.w	r8, r1, #2
 800ec60:	ab3a      	add	r3, sp, #232	; 0xe8
 800ec62:	eba3 0308 	sub.w	r3, r3, r8
 800ec66:	9d01      	ldr	r5, [sp, #4]
 800ec68:	f8dd a014 	ldr.w	sl, [sp, #20]
 800ec6c:	9301      	str	r3, [sp, #4]
 800ec6e:	e5b6      	b.n	800e7de <_vfiprintf_r+0x46a>
 800ec70:	08011f14 	.word	0x08011f14

0800ec74 <__sbprintf>:
 800ec74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec76:	461f      	mov	r7, r3
 800ec78:	898b      	ldrh	r3, [r1, #12]
 800ec7a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800ec7e:	f023 0302 	bic.w	r3, r3, #2
 800ec82:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ec86:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ec88:	4615      	mov	r5, r2
 800ec8a:	9319      	str	r3, [sp, #100]	; 0x64
 800ec8c:	89cb      	ldrh	r3, [r1, #14]
 800ec8e:	4606      	mov	r6, r0
 800ec90:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ec94:	69cb      	ldr	r3, [r1, #28]
 800ec96:	a816      	add	r0, sp, #88	; 0x58
 800ec98:	9307      	str	r3, [sp, #28]
 800ec9a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ec9c:	460c      	mov	r4, r1
 800ec9e:	9309      	str	r3, [sp, #36]	; 0x24
 800eca0:	ab1a      	add	r3, sp, #104	; 0x68
 800eca2:	9300      	str	r3, [sp, #0]
 800eca4:	9304      	str	r3, [sp, #16]
 800eca6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ecaa:	9302      	str	r3, [sp, #8]
 800ecac:	9305      	str	r3, [sp, #20]
 800ecae:	2300      	movs	r3, #0
 800ecb0:	9306      	str	r3, [sp, #24]
 800ecb2:	f7fe fca3 	bl	800d5fc <__retarget_lock_init_recursive>
 800ecb6:	462a      	mov	r2, r5
 800ecb8:	463b      	mov	r3, r7
 800ecba:	4669      	mov	r1, sp
 800ecbc:	4630      	mov	r0, r6
 800ecbe:	f7ff fb59 	bl	800e374 <_vfiprintf_r>
 800ecc2:	1e05      	subs	r5, r0, #0
 800ecc4:	db07      	blt.n	800ecd6 <__sbprintf+0x62>
 800ecc6:	4669      	mov	r1, sp
 800ecc8:	4630      	mov	r0, r6
 800ecca:	f7fe f96d 	bl	800cfa8 <_fflush_r>
 800ecce:	2800      	cmp	r0, #0
 800ecd0:	bf18      	it	ne
 800ecd2:	f04f 35ff 	movne.w	r5, #4294967295
 800ecd6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ecda:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ecdc:	065b      	lsls	r3, r3, #25
 800ecde:	bf42      	ittt	mi
 800ece0:	89a3      	ldrhmi	r3, [r4, #12]
 800ece2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800ece6:	81a3      	strhmi	r3, [r4, #12]
 800ece8:	f7fe fc89 	bl	800d5fe <__retarget_lock_close_recursive>
 800ecec:	4628      	mov	r0, r5
 800ecee:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800ecf2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ecf4 <__swbuf_r>:
 800ecf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecf6:	460e      	mov	r6, r1
 800ecf8:	4614      	mov	r4, r2
 800ecfa:	4605      	mov	r5, r0
 800ecfc:	b118      	cbz	r0, 800ed06 <__swbuf_r+0x12>
 800ecfe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ed00:	b90b      	cbnz	r3, 800ed06 <__swbuf_r+0x12>
 800ed02:	f7fe f9bd 	bl	800d080 <__sinit>
 800ed06:	69a3      	ldr	r3, [r4, #24]
 800ed08:	60a3      	str	r3, [r4, #8]
 800ed0a:	89a3      	ldrh	r3, [r4, #12]
 800ed0c:	0719      	lsls	r1, r3, #28
 800ed0e:	d529      	bpl.n	800ed64 <__swbuf_r+0x70>
 800ed10:	6923      	ldr	r3, [r4, #16]
 800ed12:	b33b      	cbz	r3, 800ed64 <__swbuf_r+0x70>
 800ed14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed18:	b2f6      	uxtb	r6, r6
 800ed1a:	049a      	lsls	r2, r3, #18
 800ed1c:	4637      	mov	r7, r6
 800ed1e:	d52a      	bpl.n	800ed76 <__swbuf_r+0x82>
 800ed20:	6823      	ldr	r3, [r4, #0]
 800ed22:	6920      	ldr	r0, [r4, #16]
 800ed24:	1a18      	subs	r0, r3, r0
 800ed26:	6963      	ldr	r3, [r4, #20]
 800ed28:	4283      	cmp	r3, r0
 800ed2a:	dc04      	bgt.n	800ed36 <__swbuf_r+0x42>
 800ed2c:	4621      	mov	r1, r4
 800ed2e:	4628      	mov	r0, r5
 800ed30:	f7fe f93a 	bl	800cfa8 <_fflush_r>
 800ed34:	b9e0      	cbnz	r0, 800ed70 <__swbuf_r+0x7c>
 800ed36:	68a3      	ldr	r3, [r4, #8]
 800ed38:	3001      	adds	r0, #1
 800ed3a:	3b01      	subs	r3, #1
 800ed3c:	60a3      	str	r3, [r4, #8]
 800ed3e:	6823      	ldr	r3, [r4, #0]
 800ed40:	1c5a      	adds	r2, r3, #1
 800ed42:	6022      	str	r2, [r4, #0]
 800ed44:	701e      	strb	r6, [r3, #0]
 800ed46:	6963      	ldr	r3, [r4, #20]
 800ed48:	4283      	cmp	r3, r0
 800ed4a:	d004      	beq.n	800ed56 <__swbuf_r+0x62>
 800ed4c:	89a3      	ldrh	r3, [r4, #12]
 800ed4e:	07db      	lsls	r3, r3, #31
 800ed50:	d506      	bpl.n	800ed60 <__swbuf_r+0x6c>
 800ed52:	2e0a      	cmp	r6, #10
 800ed54:	d104      	bne.n	800ed60 <__swbuf_r+0x6c>
 800ed56:	4621      	mov	r1, r4
 800ed58:	4628      	mov	r0, r5
 800ed5a:	f7fe f925 	bl	800cfa8 <_fflush_r>
 800ed5e:	b938      	cbnz	r0, 800ed70 <__swbuf_r+0x7c>
 800ed60:	4638      	mov	r0, r7
 800ed62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed64:	4621      	mov	r1, r4
 800ed66:	4628      	mov	r0, r5
 800ed68:	f7fd f9dc 	bl	800c124 <__swsetup_r>
 800ed6c:	2800      	cmp	r0, #0
 800ed6e:	d0d1      	beq.n	800ed14 <__swbuf_r+0x20>
 800ed70:	f04f 37ff 	mov.w	r7, #4294967295
 800ed74:	e7f4      	b.n	800ed60 <__swbuf_r+0x6c>
 800ed76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ed7a:	81a3      	strh	r3, [r4, #12]
 800ed7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ed7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ed82:	6663      	str	r3, [r4, #100]	; 0x64
 800ed84:	e7cc      	b.n	800ed20 <__swbuf_r+0x2c>
	...

0800ed88 <_write_r>:
 800ed88:	b538      	push	{r3, r4, r5, lr}
 800ed8a:	4604      	mov	r4, r0
 800ed8c:	4608      	mov	r0, r1
 800ed8e:	4611      	mov	r1, r2
 800ed90:	2200      	movs	r2, #0
 800ed92:	4d05      	ldr	r5, [pc, #20]	; (800eda8 <_write_r+0x20>)
 800ed94:	602a      	str	r2, [r5, #0]
 800ed96:	461a      	mov	r2, r3
 800ed98:	f7f4 fdc8 	bl	800392c <_write>
 800ed9c:	1c43      	adds	r3, r0, #1
 800ed9e:	d102      	bne.n	800eda6 <_write_r+0x1e>
 800eda0:	682b      	ldr	r3, [r5, #0]
 800eda2:	b103      	cbz	r3, 800eda6 <_write_r+0x1e>
 800eda4:	6023      	str	r3, [r4, #0]
 800eda6:	bd38      	pop	{r3, r4, r5, pc}
 800eda8:	2000112c 	.word	0x2000112c

0800edac <__register_exitproc>:
 800edac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edb0:	4d1c      	ldr	r5, [pc, #112]	; (800ee24 <__register_exitproc+0x78>)
 800edb2:	4606      	mov	r6, r0
 800edb4:	6828      	ldr	r0, [r5, #0]
 800edb6:	4698      	mov	r8, r3
 800edb8:	460f      	mov	r7, r1
 800edba:	4691      	mov	r9, r2
 800edbc:	f7fe fc20 	bl	800d600 <__retarget_lock_acquire_recursive>
 800edc0:	4b19      	ldr	r3, [pc, #100]	; (800ee28 <__register_exitproc+0x7c>)
 800edc2:	4628      	mov	r0, r5
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800edca:	b91c      	cbnz	r4, 800edd4 <__register_exitproc+0x28>
 800edcc:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800edd0:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800edd4:	6865      	ldr	r5, [r4, #4]
 800edd6:	6800      	ldr	r0, [r0, #0]
 800edd8:	2d1f      	cmp	r5, #31
 800edda:	dd05      	ble.n	800ede8 <__register_exitproc+0x3c>
 800eddc:	f7fe fc11 	bl	800d602 <__retarget_lock_release_recursive>
 800ede0:	f04f 30ff 	mov.w	r0, #4294967295
 800ede4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ede8:	b19e      	cbz	r6, 800ee12 <__register_exitproc+0x66>
 800edea:	2201      	movs	r2, #1
 800edec:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800edf0:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800edf4:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800edf8:	40aa      	lsls	r2, r5
 800edfa:	4313      	orrs	r3, r2
 800edfc:	2e02      	cmp	r6, #2
 800edfe:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800ee02:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800ee06:	bf02      	ittt	eq
 800ee08:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800ee0c:	431a      	orreq	r2, r3
 800ee0e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800ee12:	1c6b      	adds	r3, r5, #1
 800ee14:	3502      	adds	r5, #2
 800ee16:	6063      	str	r3, [r4, #4]
 800ee18:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800ee1c:	f7fe fbf1 	bl	800d602 <__retarget_lock_release_recursive>
 800ee20:	2000      	movs	r0, #0
 800ee22:	e7df      	b.n	800ede4 <__register_exitproc+0x38>
 800ee24:	20000898 	.word	0x20000898
 800ee28:	08011cc0 	.word	0x08011cc0

0800ee2c <__assert_func>:
 800ee2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ee2e:	4614      	mov	r4, r2
 800ee30:	461a      	mov	r2, r3
 800ee32:	4b09      	ldr	r3, [pc, #36]	; (800ee58 <__assert_func+0x2c>)
 800ee34:	4605      	mov	r5, r0
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	68d8      	ldr	r0, [r3, #12]
 800ee3a:	b14c      	cbz	r4, 800ee50 <__assert_func+0x24>
 800ee3c:	4b07      	ldr	r3, [pc, #28]	; (800ee5c <__assert_func+0x30>)
 800ee3e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ee42:	9100      	str	r1, [sp, #0]
 800ee44:	462b      	mov	r3, r5
 800ee46:	4906      	ldr	r1, [pc, #24]	; (800ee60 <__assert_func+0x34>)
 800ee48:	f000 f8a4 	bl	800ef94 <fiprintf>
 800ee4c:	f000 f99f 	bl	800f18e <abort>
 800ee50:	4b04      	ldr	r3, [pc, #16]	; (800ee64 <__assert_func+0x38>)
 800ee52:	461c      	mov	r4, r3
 800ee54:	e7f3      	b.n	800ee3e <__assert_func+0x12>
 800ee56:	bf00      	nop
 800ee58:	2000005c 	.word	0x2000005c
 800ee5c:	08011f34 	.word	0x08011f34
 800ee60:	08011f41 	.word	0x08011f41
 800ee64:	08011f6f 	.word	0x08011f6f

0800ee68 <_calloc_r>:
 800ee68:	b510      	push	{r4, lr}
 800ee6a:	4351      	muls	r1, r2
 800ee6c:	f7fa f99c 	bl	80091a8 <_malloc_r>
 800ee70:	4604      	mov	r4, r0
 800ee72:	b198      	cbz	r0, 800ee9c <_calloc_r+0x34>
 800ee74:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ee78:	f022 0203 	bic.w	r2, r2, #3
 800ee7c:	3a04      	subs	r2, #4
 800ee7e:	2a24      	cmp	r2, #36	; 0x24
 800ee80:	d81b      	bhi.n	800eeba <_calloc_r+0x52>
 800ee82:	2a13      	cmp	r2, #19
 800ee84:	d917      	bls.n	800eeb6 <_calloc_r+0x4e>
 800ee86:	2100      	movs	r1, #0
 800ee88:	2a1b      	cmp	r2, #27
 800ee8a:	e9c0 1100 	strd	r1, r1, [r0]
 800ee8e:	d807      	bhi.n	800eea0 <_calloc_r+0x38>
 800ee90:	f100 0308 	add.w	r3, r0, #8
 800ee94:	2200      	movs	r2, #0
 800ee96:	e9c3 2200 	strd	r2, r2, [r3]
 800ee9a:	609a      	str	r2, [r3, #8]
 800ee9c:	4620      	mov	r0, r4
 800ee9e:	bd10      	pop	{r4, pc}
 800eea0:	2a24      	cmp	r2, #36	; 0x24
 800eea2:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800eea6:	bf11      	iteee	ne
 800eea8:	f100 0310 	addne.w	r3, r0, #16
 800eeac:	6101      	streq	r1, [r0, #16]
 800eeae:	f100 0318 	addeq.w	r3, r0, #24
 800eeb2:	6141      	streq	r1, [r0, #20]
 800eeb4:	e7ee      	b.n	800ee94 <_calloc_r+0x2c>
 800eeb6:	4603      	mov	r3, r0
 800eeb8:	e7ec      	b.n	800ee94 <_calloc_r+0x2c>
 800eeba:	2100      	movs	r1, #0
 800eebc:	f7fa fbb6 	bl	800962c <memset>
 800eec0:	e7ec      	b.n	800ee9c <_calloc_r+0x34>
	...

0800eec4 <_close_r>:
 800eec4:	b538      	push	{r3, r4, r5, lr}
 800eec6:	2300      	movs	r3, #0
 800eec8:	4d05      	ldr	r5, [pc, #20]	; (800eee0 <_close_r+0x1c>)
 800eeca:	4604      	mov	r4, r0
 800eecc:	4608      	mov	r0, r1
 800eece:	602b      	str	r3, [r5, #0]
 800eed0:	f000 fa20 	bl	800f314 <_close>
 800eed4:	1c43      	adds	r3, r0, #1
 800eed6:	d102      	bne.n	800eede <_close_r+0x1a>
 800eed8:	682b      	ldr	r3, [r5, #0]
 800eeda:	b103      	cbz	r3, 800eede <_close_r+0x1a>
 800eedc:	6023      	str	r3, [r4, #0]
 800eede:	bd38      	pop	{r3, r4, r5, pc}
 800eee0:	2000112c 	.word	0x2000112c

0800eee4 <_fclose_r>:
 800eee4:	b570      	push	{r4, r5, r6, lr}
 800eee6:	4606      	mov	r6, r0
 800eee8:	460c      	mov	r4, r1
 800eeea:	b911      	cbnz	r1, 800eef2 <_fclose_r+0xe>
 800eeec:	2500      	movs	r5, #0
 800eeee:	4628      	mov	r0, r5
 800eef0:	bd70      	pop	{r4, r5, r6, pc}
 800eef2:	b118      	cbz	r0, 800eefc <_fclose_r+0x18>
 800eef4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800eef6:	b90b      	cbnz	r3, 800eefc <_fclose_r+0x18>
 800eef8:	f7fe f8c2 	bl	800d080 <__sinit>
 800eefc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800eefe:	07d8      	lsls	r0, r3, #31
 800ef00:	d405      	bmi.n	800ef0e <_fclose_r+0x2a>
 800ef02:	89a3      	ldrh	r3, [r4, #12]
 800ef04:	0599      	lsls	r1, r3, #22
 800ef06:	d402      	bmi.n	800ef0e <_fclose_r+0x2a>
 800ef08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef0a:	f7fe fb79 	bl	800d600 <__retarget_lock_acquire_recursive>
 800ef0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef12:	b93b      	cbnz	r3, 800ef24 <_fclose_r+0x40>
 800ef14:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800ef16:	f015 0501 	ands.w	r5, r5, #1
 800ef1a:	d1e7      	bne.n	800eeec <_fclose_r+0x8>
 800ef1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef1e:	f7fe fb70 	bl	800d602 <__retarget_lock_release_recursive>
 800ef22:	e7e4      	b.n	800eeee <_fclose_r+0xa>
 800ef24:	4621      	mov	r1, r4
 800ef26:	4630      	mov	r0, r6
 800ef28:	f7fd ffb0 	bl	800ce8c <__sflush_r>
 800ef2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ef2e:	4605      	mov	r5, r0
 800ef30:	b133      	cbz	r3, 800ef40 <_fclose_r+0x5c>
 800ef32:	4630      	mov	r0, r6
 800ef34:	69e1      	ldr	r1, [r4, #28]
 800ef36:	4798      	blx	r3
 800ef38:	2800      	cmp	r0, #0
 800ef3a:	bfb8      	it	lt
 800ef3c:	f04f 35ff 	movlt.w	r5, #4294967295
 800ef40:	89a3      	ldrh	r3, [r4, #12]
 800ef42:	061a      	lsls	r2, r3, #24
 800ef44:	d503      	bpl.n	800ef4e <_fclose_r+0x6a>
 800ef46:	4630      	mov	r0, r6
 800ef48:	6921      	ldr	r1, [r4, #16]
 800ef4a:	f7fe f929 	bl	800d1a0 <_free_r>
 800ef4e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ef50:	b141      	cbz	r1, 800ef64 <_fclose_r+0x80>
 800ef52:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ef56:	4299      	cmp	r1, r3
 800ef58:	d002      	beq.n	800ef60 <_fclose_r+0x7c>
 800ef5a:	4630      	mov	r0, r6
 800ef5c:	f7fe f920 	bl	800d1a0 <_free_r>
 800ef60:	2300      	movs	r3, #0
 800ef62:	6323      	str	r3, [r4, #48]	; 0x30
 800ef64:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ef66:	b121      	cbz	r1, 800ef72 <_fclose_r+0x8e>
 800ef68:	4630      	mov	r0, r6
 800ef6a:	f7fe f919 	bl	800d1a0 <_free_r>
 800ef6e:	2300      	movs	r3, #0
 800ef70:	6463      	str	r3, [r4, #68]	; 0x44
 800ef72:	f7fe f86d 	bl	800d050 <__sfp_lock_acquire>
 800ef76:	2300      	movs	r3, #0
 800ef78:	81a3      	strh	r3, [r4, #12]
 800ef7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ef7c:	07db      	lsls	r3, r3, #31
 800ef7e:	d402      	bmi.n	800ef86 <_fclose_r+0xa2>
 800ef80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef82:	f7fe fb3e 	bl	800d602 <__retarget_lock_release_recursive>
 800ef86:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef88:	f7fe fb39 	bl	800d5fe <__retarget_lock_close_recursive>
 800ef8c:	f7fe f866 	bl	800d05c <__sfp_lock_release>
 800ef90:	e7ad      	b.n	800eeee <_fclose_r+0xa>
	...

0800ef94 <fiprintf>:
 800ef94:	b40e      	push	{r1, r2, r3}
 800ef96:	b503      	push	{r0, r1, lr}
 800ef98:	4601      	mov	r1, r0
 800ef9a:	ab03      	add	r3, sp, #12
 800ef9c:	4805      	ldr	r0, [pc, #20]	; (800efb4 <fiprintf+0x20>)
 800ef9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800efa2:	6800      	ldr	r0, [r0, #0]
 800efa4:	9301      	str	r3, [sp, #4]
 800efa6:	f7ff f9e5 	bl	800e374 <_vfiprintf_r>
 800efaa:	b002      	add	sp, #8
 800efac:	f85d eb04 	ldr.w	lr, [sp], #4
 800efb0:	b003      	add	sp, #12
 800efb2:	4770      	bx	lr
 800efb4:	2000005c 	.word	0x2000005c

0800efb8 <__fputwc>:
 800efb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800efbc:	4680      	mov	r8, r0
 800efbe:	460e      	mov	r6, r1
 800efc0:	4615      	mov	r5, r2
 800efc2:	f000 f885 	bl	800f0d0 <__locale_mb_cur_max>
 800efc6:	2801      	cmp	r0, #1
 800efc8:	4604      	mov	r4, r0
 800efca:	d11b      	bne.n	800f004 <__fputwc+0x4c>
 800efcc:	1e73      	subs	r3, r6, #1
 800efce:	2bfe      	cmp	r3, #254	; 0xfe
 800efd0:	d818      	bhi.n	800f004 <__fputwc+0x4c>
 800efd2:	f88d 6004 	strb.w	r6, [sp, #4]
 800efd6:	2700      	movs	r7, #0
 800efd8:	f10d 0904 	add.w	r9, sp, #4
 800efdc:	42a7      	cmp	r7, r4
 800efde:	d020      	beq.n	800f022 <__fputwc+0x6a>
 800efe0:	68ab      	ldr	r3, [r5, #8]
 800efe2:	f817 1009 	ldrb.w	r1, [r7, r9]
 800efe6:	3b01      	subs	r3, #1
 800efe8:	2b00      	cmp	r3, #0
 800efea:	60ab      	str	r3, [r5, #8]
 800efec:	da04      	bge.n	800eff8 <__fputwc+0x40>
 800efee:	69aa      	ldr	r2, [r5, #24]
 800eff0:	4293      	cmp	r3, r2
 800eff2:	db1a      	blt.n	800f02a <__fputwc+0x72>
 800eff4:	290a      	cmp	r1, #10
 800eff6:	d018      	beq.n	800f02a <__fputwc+0x72>
 800eff8:	682b      	ldr	r3, [r5, #0]
 800effa:	1c5a      	adds	r2, r3, #1
 800effc:	602a      	str	r2, [r5, #0]
 800effe:	7019      	strb	r1, [r3, #0]
 800f000:	3701      	adds	r7, #1
 800f002:	e7eb      	b.n	800efdc <__fputwc+0x24>
 800f004:	4632      	mov	r2, r6
 800f006:	4640      	mov	r0, r8
 800f008:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800f00c:	a901      	add	r1, sp, #4
 800f00e:	f000 f89b 	bl	800f148 <_wcrtomb_r>
 800f012:	1c42      	adds	r2, r0, #1
 800f014:	4604      	mov	r4, r0
 800f016:	d1de      	bne.n	800efd6 <__fputwc+0x1e>
 800f018:	4606      	mov	r6, r0
 800f01a:	89ab      	ldrh	r3, [r5, #12]
 800f01c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f020:	81ab      	strh	r3, [r5, #12]
 800f022:	4630      	mov	r0, r6
 800f024:	b003      	add	sp, #12
 800f026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f02a:	462a      	mov	r2, r5
 800f02c:	4640      	mov	r0, r8
 800f02e:	f7ff fe61 	bl	800ecf4 <__swbuf_r>
 800f032:	1c43      	adds	r3, r0, #1
 800f034:	d1e4      	bne.n	800f000 <__fputwc+0x48>
 800f036:	4606      	mov	r6, r0
 800f038:	e7f3      	b.n	800f022 <__fputwc+0x6a>

0800f03a <_fputwc_r>:
 800f03a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800f03c:	b570      	push	{r4, r5, r6, lr}
 800f03e:	07db      	lsls	r3, r3, #31
 800f040:	4605      	mov	r5, r0
 800f042:	460e      	mov	r6, r1
 800f044:	4614      	mov	r4, r2
 800f046:	d405      	bmi.n	800f054 <_fputwc_r+0x1a>
 800f048:	8993      	ldrh	r3, [r2, #12]
 800f04a:	0598      	lsls	r0, r3, #22
 800f04c:	d402      	bmi.n	800f054 <_fputwc_r+0x1a>
 800f04e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800f050:	f7fe fad6 	bl	800d600 <__retarget_lock_acquire_recursive>
 800f054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f058:	0499      	lsls	r1, r3, #18
 800f05a:	d406      	bmi.n	800f06a <_fputwc_r+0x30>
 800f05c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800f060:	81a3      	strh	r3, [r4, #12]
 800f062:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f064:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800f068:	6663      	str	r3, [r4, #100]	; 0x64
 800f06a:	4622      	mov	r2, r4
 800f06c:	4628      	mov	r0, r5
 800f06e:	4631      	mov	r1, r6
 800f070:	f7ff ffa2 	bl	800efb8 <__fputwc>
 800f074:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f076:	4605      	mov	r5, r0
 800f078:	07da      	lsls	r2, r3, #31
 800f07a:	d405      	bmi.n	800f088 <_fputwc_r+0x4e>
 800f07c:	89a3      	ldrh	r3, [r4, #12]
 800f07e:	059b      	lsls	r3, r3, #22
 800f080:	d402      	bmi.n	800f088 <_fputwc_r+0x4e>
 800f082:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f084:	f7fe fabd 	bl	800d602 <__retarget_lock_release_recursive>
 800f088:	4628      	mov	r0, r5
 800f08a:	bd70      	pop	{r4, r5, r6, pc}

0800f08c <_fstat_r>:
 800f08c:	b538      	push	{r3, r4, r5, lr}
 800f08e:	2300      	movs	r3, #0
 800f090:	4d06      	ldr	r5, [pc, #24]	; (800f0ac <_fstat_r+0x20>)
 800f092:	4604      	mov	r4, r0
 800f094:	4608      	mov	r0, r1
 800f096:	4611      	mov	r1, r2
 800f098:	602b      	str	r3, [r5, #0]
 800f09a:	f7f4 fb6f 	bl	800377c <_fstat>
 800f09e:	1c43      	adds	r3, r0, #1
 800f0a0:	d102      	bne.n	800f0a8 <_fstat_r+0x1c>
 800f0a2:	682b      	ldr	r3, [r5, #0]
 800f0a4:	b103      	cbz	r3, 800f0a8 <_fstat_r+0x1c>
 800f0a6:	6023      	str	r3, [r4, #0]
 800f0a8:	bd38      	pop	{r3, r4, r5, pc}
 800f0aa:	bf00      	nop
 800f0ac:	2000112c 	.word	0x2000112c

0800f0b0 <_isatty_r>:
 800f0b0:	b538      	push	{r3, r4, r5, lr}
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	4d05      	ldr	r5, [pc, #20]	; (800f0cc <_isatty_r+0x1c>)
 800f0b6:	4604      	mov	r4, r0
 800f0b8:	4608      	mov	r0, r1
 800f0ba:	602b      	str	r3, [r5, #0]
 800f0bc:	f000 f950 	bl	800f360 <_isatty>
 800f0c0:	1c43      	adds	r3, r0, #1
 800f0c2:	d102      	bne.n	800f0ca <_isatty_r+0x1a>
 800f0c4:	682b      	ldr	r3, [r5, #0]
 800f0c6:	b103      	cbz	r3, 800f0ca <_isatty_r+0x1a>
 800f0c8:	6023      	str	r3, [r4, #0]
 800f0ca:	bd38      	pop	{r3, r4, r5, pc}
 800f0cc:	2000112c 	.word	0x2000112c

0800f0d0 <__locale_mb_cur_max>:
 800f0d0:	4b01      	ldr	r3, [pc, #4]	; (800f0d8 <__locale_mb_cur_max+0x8>)
 800f0d2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800f0d6:	4770      	bx	lr
 800f0d8:	2000089c 	.word	0x2000089c

0800f0dc <_lseek_r>:
 800f0dc:	b538      	push	{r3, r4, r5, lr}
 800f0de:	4604      	mov	r4, r0
 800f0e0:	4608      	mov	r0, r1
 800f0e2:	4611      	mov	r1, r2
 800f0e4:	2200      	movs	r2, #0
 800f0e6:	4d05      	ldr	r5, [pc, #20]	; (800f0fc <_lseek_r+0x20>)
 800f0e8:	602a      	str	r2, [r5, #0]
 800f0ea:	461a      	mov	r2, r3
 800f0ec:	f000 f902 	bl	800f2f4 <_lseek>
 800f0f0:	1c43      	adds	r3, r0, #1
 800f0f2:	d102      	bne.n	800f0fa <_lseek_r+0x1e>
 800f0f4:	682b      	ldr	r3, [r5, #0]
 800f0f6:	b103      	cbz	r3, 800f0fa <_lseek_r+0x1e>
 800f0f8:	6023      	str	r3, [r4, #0]
 800f0fa:	bd38      	pop	{r3, r4, r5, pc}
 800f0fc:	2000112c 	.word	0x2000112c

0800f100 <__ascii_mbtowc>:
 800f100:	b082      	sub	sp, #8
 800f102:	b901      	cbnz	r1, 800f106 <__ascii_mbtowc+0x6>
 800f104:	a901      	add	r1, sp, #4
 800f106:	b142      	cbz	r2, 800f11a <__ascii_mbtowc+0x1a>
 800f108:	b14b      	cbz	r3, 800f11e <__ascii_mbtowc+0x1e>
 800f10a:	7813      	ldrb	r3, [r2, #0]
 800f10c:	600b      	str	r3, [r1, #0]
 800f10e:	7812      	ldrb	r2, [r2, #0]
 800f110:	1e10      	subs	r0, r2, #0
 800f112:	bf18      	it	ne
 800f114:	2001      	movne	r0, #1
 800f116:	b002      	add	sp, #8
 800f118:	4770      	bx	lr
 800f11a:	4610      	mov	r0, r2
 800f11c:	e7fb      	b.n	800f116 <__ascii_mbtowc+0x16>
 800f11e:	f06f 0001 	mvn.w	r0, #1
 800f122:	e7f8      	b.n	800f116 <__ascii_mbtowc+0x16>

0800f124 <_read_r>:
 800f124:	b538      	push	{r3, r4, r5, lr}
 800f126:	4604      	mov	r4, r0
 800f128:	4608      	mov	r0, r1
 800f12a:	4611      	mov	r1, r2
 800f12c:	2200      	movs	r2, #0
 800f12e:	4d05      	ldr	r5, [pc, #20]	; (800f144 <_read_r+0x20>)
 800f130:	602a      	str	r2, [r5, #0]
 800f132:	461a      	mov	r2, r3
 800f134:	f7f4 fbbc 	bl	80038b0 <_read>
 800f138:	1c43      	adds	r3, r0, #1
 800f13a:	d102      	bne.n	800f142 <_read_r+0x1e>
 800f13c:	682b      	ldr	r3, [r5, #0]
 800f13e:	b103      	cbz	r3, 800f142 <_read_r+0x1e>
 800f140:	6023      	str	r3, [r4, #0]
 800f142:	bd38      	pop	{r3, r4, r5, pc}
 800f144:	2000112c 	.word	0x2000112c

0800f148 <_wcrtomb_r>:
 800f148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f14a:	4c09      	ldr	r4, [pc, #36]	; (800f170 <_wcrtomb_r+0x28>)
 800f14c:	4605      	mov	r5, r0
 800f14e:	461e      	mov	r6, r3
 800f150:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800f154:	b085      	sub	sp, #20
 800f156:	b909      	cbnz	r1, 800f15c <_wcrtomb_r+0x14>
 800f158:	460a      	mov	r2, r1
 800f15a:	a901      	add	r1, sp, #4
 800f15c:	47b8      	blx	r7
 800f15e:	1c43      	adds	r3, r0, #1
 800f160:	bf01      	itttt	eq
 800f162:	2300      	moveq	r3, #0
 800f164:	6033      	streq	r3, [r6, #0]
 800f166:	238a      	moveq	r3, #138	; 0x8a
 800f168:	602b      	streq	r3, [r5, #0]
 800f16a:	b005      	add	sp, #20
 800f16c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f16e:	bf00      	nop
 800f170:	2000089c 	.word	0x2000089c

0800f174 <__ascii_wctomb>:
 800f174:	4603      	mov	r3, r0
 800f176:	4608      	mov	r0, r1
 800f178:	b141      	cbz	r1, 800f18c <__ascii_wctomb+0x18>
 800f17a:	2aff      	cmp	r2, #255	; 0xff
 800f17c:	d904      	bls.n	800f188 <__ascii_wctomb+0x14>
 800f17e:	228a      	movs	r2, #138	; 0x8a
 800f180:	f04f 30ff 	mov.w	r0, #4294967295
 800f184:	601a      	str	r2, [r3, #0]
 800f186:	4770      	bx	lr
 800f188:	2001      	movs	r0, #1
 800f18a:	700a      	strb	r2, [r1, #0]
 800f18c:	4770      	bx	lr

0800f18e <abort>:
 800f18e:	2006      	movs	r0, #6
 800f190:	b508      	push	{r3, lr}
 800f192:	f000 f82d 	bl	800f1f0 <raise>
 800f196:	2001      	movs	r0, #1
 800f198:	f7f4 fae4 	bl	8003764 <_exit>

0800f19c <_raise_r>:
 800f19c:	291f      	cmp	r1, #31
 800f19e:	b538      	push	{r3, r4, r5, lr}
 800f1a0:	4604      	mov	r4, r0
 800f1a2:	460d      	mov	r5, r1
 800f1a4:	d904      	bls.n	800f1b0 <_raise_r+0x14>
 800f1a6:	2316      	movs	r3, #22
 800f1a8:	6003      	str	r3, [r0, #0]
 800f1aa:	f04f 30ff 	mov.w	r0, #4294967295
 800f1ae:	bd38      	pop	{r3, r4, r5, pc}
 800f1b0:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800f1b4:	b112      	cbz	r2, 800f1bc <_raise_r+0x20>
 800f1b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f1ba:	b94b      	cbnz	r3, 800f1d0 <_raise_r+0x34>
 800f1bc:	4620      	mov	r0, r4
 800f1be:	f000 f831 	bl	800f224 <_getpid_r>
 800f1c2:	462a      	mov	r2, r5
 800f1c4:	4601      	mov	r1, r0
 800f1c6:	4620      	mov	r0, r4
 800f1c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f1cc:	f000 b818 	b.w	800f200 <_kill_r>
 800f1d0:	2b01      	cmp	r3, #1
 800f1d2:	d00a      	beq.n	800f1ea <_raise_r+0x4e>
 800f1d4:	1c59      	adds	r1, r3, #1
 800f1d6:	d103      	bne.n	800f1e0 <_raise_r+0x44>
 800f1d8:	2316      	movs	r3, #22
 800f1da:	6003      	str	r3, [r0, #0]
 800f1dc:	2001      	movs	r0, #1
 800f1de:	e7e6      	b.n	800f1ae <_raise_r+0x12>
 800f1e0:	2400      	movs	r4, #0
 800f1e2:	4628      	mov	r0, r5
 800f1e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f1e8:	4798      	blx	r3
 800f1ea:	2000      	movs	r0, #0
 800f1ec:	e7df      	b.n	800f1ae <_raise_r+0x12>
	...

0800f1f0 <raise>:
 800f1f0:	4b02      	ldr	r3, [pc, #8]	; (800f1fc <raise+0xc>)
 800f1f2:	4601      	mov	r1, r0
 800f1f4:	6818      	ldr	r0, [r3, #0]
 800f1f6:	f7ff bfd1 	b.w	800f19c <_raise_r>
 800f1fa:	bf00      	nop
 800f1fc:	2000005c 	.word	0x2000005c

0800f200 <_kill_r>:
 800f200:	b538      	push	{r3, r4, r5, lr}
 800f202:	2300      	movs	r3, #0
 800f204:	4d06      	ldr	r5, [pc, #24]	; (800f220 <_kill_r+0x20>)
 800f206:	4604      	mov	r4, r0
 800f208:	4608      	mov	r0, r1
 800f20a:	4611      	mov	r1, r2
 800f20c:	602b      	str	r3, [r5, #0]
 800f20e:	f7f4 facb 	bl	80037a8 <_kill>
 800f212:	1c43      	adds	r3, r0, #1
 800f214:	d102      	bne.n	800f21c <_kill_r+0x1c>
 800f216:	682b      	ldr	r3, [r5, #0]
 800f218:	b103      	cbz	r3, 800f21c <_kill_r+0x1c>
 800f21a:	6023      	str	r3, [r4, #0]
 800f21c:	bd38      	pop	{r3, r4, r5, pc}
 800f21e:	bf00      	nop
 800f220:	2000112c 	.word	0x2000112c

0800f224 <_getpid_r>:
 800f224:	f7f4 bab9 	b.w	800379a <_getpid>

0800f228 <findslot>:
 800f228:	4b0a      	ldr	r3, [pc, #40]	; (800f254 <findslot+0x2c>)
 800f22a:	b510      	push	{r4, lr}
 800f22c:	4604      	mov	r4, r0
 800f22e:	6818      	ldr	r0, [r3, #0]
 800f230:	b118      	cbz	r0, 800f23a <findslot+0x12>
 800f232:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800f234:	b90b      	cbnz	r3, 800f23a <findslot+0x12>
 800f236:	f7fd ff23 	bl	800d080 <__sinit>
 800f23a:	2c13      	cmp	r4, #19
 800f23c:	d807      	bhi.n	800f24e <findslot+0x26>
 800f23e:	4806      	ldr	r0, [pc, #24]	; (800f258 <findslot+0x30>)
 800f240:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800f244:	3201      	adds	r2, #1
 800f246:	d002      	beq.n	800f24e <findslot+0x26>
 800f248:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800f24c:	bd10      	pop	{r4, pc}
 800f24e:	2000      	movs	r0, #0
 800f250:	e7fc      	b.n	800f24c <findslot+0x24>
 800f252:	bf00      	nop
 800f254:	2000005c 	.word	0x2000005c
 800f258:	2000102c 	.word	0x2000102c

0800f25c <checkerror>:
 800f25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f25e:	1c43      	adds	r3, r0, #1
 800f260:	4604      	mov	r4, r0
 800f262:	d109      	bne.n	800f278 <checkerror+0x1c>
 800f264:	f7f9 ff6e 	bl	8009144 <__errno>
 800f268:	2613      	movs	r6, #19
 800f26a:	4605      	mov	r5, r0
 800f26c:	2700      	movs	r7, #0
 800f26e:	4630      	mov	r0, r6
 800f270:	4639      	mov	r1, r7
 800f272:	beab      	bkpt	0x00ab
 800f274:	4606      	mov	r6, r0
 800f276:	602e      	str	r6, [r5, #0]
 800f278:	4620      	mov	r0, r4
 800f27a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f27c <_swilseek>:
 800f27c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f27e:	460c      	mov	r4, r1
 800f280:	4616      	mov	r6, r2
 800f282:	f7ff ffd1 	bl	800f228 <findslot>
 800f286:	4605      	mov	r5, r0
 800f288:	b940      	cbnz	r0, 800f29c <_swilseek+0x20>
 800f28a:	f7f9 ff5b 	bl	8009144 <__errno>
 800f28e:	2309      	movs	r3, #9
 800f290:	6003      	str	r3, [r0, #0]
 800f292:	f04f 34ff 	mov.w	r4, #4294967295
 800f296:	4620      	mov	r0, r4
 800f298:	b003      	add	sp, #12
 800f29a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f29c:	2e02      	cmp	r6, #2
 800f29e:	d903      	bls.n	800f2a8 <_swilseek+0x2c>
 800f2a0:	f7f9 ff50 	bl	8009144 <__errno>
 800f2a4:	2316      	movs	r3, #22
 800f2a6:	e7f3      	b.n	800f290 <_swilseek+0x14>
 800f2a8:	2e01      	cmp	r6, #1
 800f2aa:	d112      	bne.n	800f2d2 <_swilseek+0x56>
 800f2ac:	6843      	ldr	r3, [r0, #4]
 800f2ae:	18e4      	adds	r4, r4, r3
 800f2b0:	d4f6      	bmi.n	800f2a0 <_swilseek+0x24>
 800f2b2:	682b      	ldr	r3, [r5, #0]
 800f2b4:	260a      	movs	r6, #10
 800f2b6:	466f      	mov	r7, sp
 800f2b8:	e9cd 3400 	strd	r3, r4, [sp]
 800f2bc:	4630      	mov	r0, r6
 800f2be:	4639      	mov	r1, r7
 800f2c0:	beab      	bkpt	0x00ab
 800f2c2:	4606      	mov	r6, r0
 800f2c4:	4630      	mov	r0, r6
 800f2c6:	f7ff ffc9 	bl	800f25c <checkerror>
 800f2ca:	2800      	cmp	r0, #0
 800f2cc:	dbe1      	blt.n	800f292 <_swilseek+0x16>
 800f2ce:	606c      	str	r4, [r5, #4]
 800f2d0:	e7e1      	b.n	800f296 <_swilseek+0x1a>
 800f2d2:	2e02      	cmp	r6, #2
 800f2d4:	d1ed      	bne.n	800f2b2 <_swilseek+0x36>
 800f2d6:	6803      	ldr	r3, [r0, #0]
 800f2d8:	260c      	movs	r6, #12
 800f2da:	466f      	mov	r7, sp
 800f2dc:	9300      	str	r3, [sp, #0]
 800f2de:	4630      	mov	r0, r6
 800f2e0:	4639      	mov	r1, r7
 800f2e2:	beab      	bkpt	0x00ab
 800f2e4:	4606      	mov	r6, r0
 800f2e6:	4630      	mov	r0, r6
 800f2e8:	f7ff ffb8 	bl	800f25c <checkerror>
 800f2ec:	1c43      	adds	r3, r0, #1
 800f2ee:	d0d0      	beq.n	800f292 <_swilseek+0x16>
 800f2f0:	4404      	add	r4, r0
 800f2f2:	e7de      	b.n	800f2b2 <_swilseek+0x36>

0800f2f4 <_lseek>:
 800f2f4:	f7ff bfc2 	b.w	800f27c <_swilseek>

0800f2f8 <_swiclose>:
 800f2f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f2fa:	2402      	movs	r4, #2
 800f2fc:	9001      	str	r0, [sp, #4]
 800f2fe:	ad01      	add	r5, sp, #4
 800f300:	4620      	mov	r0, r4
 800f302:	4629      	mov	r1, r5
 800f304:	beab      	bkpt	0x00ab
 800f306:	4604      	mov	r4, r0
 800f308:	4620      	mov	r0, r4
 800f30a:	f7ff ffa7 	bl	800f25c <checkerror>
 800f30e:	b003      	add	sp, #12
 800f310:	bd30      	pop	{r4, r5, pc}
	...

0800f314 <_close>:
 800f314:	b538      	push	{r3, r4, r5, lr}
 800f316:	4605      	mov	r5, r0
 800f318:	f7ff ff86 	bl	800f228 <findslot>
 800f31c:	4604      	mov	r4, r0
 800f31e:	b930      	cbnz	r0, 800f32e <_close+0x1a>
 800f320:	f7f9 ff10 	bl	8009144 <__errno>
 800f324:	2309      	movs	r3, #9
 800f326:	6003      	str	r3, [r0, #0]
 800f328:	f04f 30ff 	mov.w	r0, #4294967295
 800f32c:	bd38      	pop	{r3, r4, r5, pc}
 800f32e:	3d01      	subs	r5, #1
 800f330:	2d01      	cmp	r5, #1
 800f332:	d809      	bhi.n	800f348 <_close+0x34>
 800f334:	4b09      	ldr	r3, [pc, #36]	; (800f35c <_close+0x48>)
 800f336:	689a      	ldr	r2, [r3, #8]
 800f338:	691b      	ldr	r3, [r3, #16]
 800f33a:	429a      	cmp	r2, r3
 800f33c:	d104      	bne.n	800f348 <_close+0x34>
 800f33e:	f04f 33ff 	mov.w	r3, #4294967295
 800f342:	6003      	str	r3, [r0, #0]
 800f344:	2000      	movs	r0, #0
 800f346:	e7f1      	b.n	800f32c <_close+0x18>
 800f348:	6820      	ldr	r0, [r4, #0]
 800f34a:	f7ff ffd5 	bl	800f2f8 <_swiclose>
 800f34e:	2800      	cmp	r0, #0
 800f350:	d1ec      	bne.n	800f32c <_close+0x18>
 800f352:	f04f 33ff 	mov.w	r3, #4294967295
 800f356:	6023      	str	r3, [r4, #0]
 800f358:	e7e8      	b.n	800f32c <_close+0x18>
 800f35a:	bf00      	nop
 800f35c:	2000102c 	.word	0x2000102c

0800f360 <_isatty>:
 800f360:	b570      	push	{r4, r5, r6, lr}
 800f362:	f7ff ff61 	bl	800f228 <findslot>
 800f366:	2509      	movs	r5, #9
 800f368:	4604      	mov	r4, r0
 800f36a:	b920      	cbnz	r0, 800f376 <_isatty+0x16>
 800f36c:	f7f9 feea 	bl	8009144 <__errno>
 800f370:	6005      	str	r5, [r0, #0]
 800f372:	4620      	mov	r0, r4
 800f374:	bd70      	pop	{r4, r5, r6, pc}
 800f376:	4628      	mov	r0, r5
 800f378:	4621      	mov	r1, r4
 800f37a:	beab      	bkpt	0x00ab
 800f37c:	4604      	mov	r4, r0
 800f37e:	2c01      	cmp	r4, #1
 800f380:	d0f7      	beq.n	800f372 <_isatty+0x12>
 800f382:	f7f9 fedf 	bl	8009144 <__errno>
 800f386:	2400      	movs	r4, #0
 800f388:	4605      	mov	r5, r0
 800f38a:	2613      	movs	r6, #19
 800f38c:	4630      	mov	r0, r6
 800f38e:	4621      	mov	r1, r4
 800f390:	beab      	bkpt	0x00ab
 800f392:	4606      	mov	r6, r0
 800f394:	602e      	str	r6, [r5, #0]
 800f396:	e7ec      	b.n	800f372 <_isatty+0x12>

0800f398 <cos>:
 800f398:	b530      	push	{r4, r5, lr}
 800f39a:	4a1e      	ldr	r2, [pc, #120]	; (800f414 <cos+0x7c>)
 800f39c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f3a0:	4293      	cmp	r3, r2
 800f3a2:	b087      	sub	sp, #28
 800f3a4:	dc04      	bgt.n	800f3b0 <cos+0x18>
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	f001 f951 	bl	8010650 <__kernel_cos>
 800f3ae:	e006      	b.n	800f3be <cos+0x26>
 800f3b0:	4a19      	ldr	r2, [pc, #100]	; (800f418 <cos+0x80>)
 800f3b2:	4293      	cmp	r3, r2
 800f3b4:	dd05      	ble.n	800f3c2 <cos+0x2a>
 800f3b6:	4602      	mov	r2, r0
 800f3b8:	460b      	mov	r3, r1
 800f3ba:	f7f0 fed5 	bl	8000168 <__aeabi_dsub>
 800f3be:	b007      	add	sp, #28
 800f3c0:	bd30      	pop	{r4, r5, pc}
 800f3c2:	aa02      	add	r2, sp, #8
 800f3c4:	f000 fea8 	bl	8010118 <__ieee754_rem_pio2>
 800f3c8:	f000 0003 	and.w	r0, r0, #3
 800f3cc:	2801      	cmp	r0, #1
 800f3ce:	d007      	beq.n	800f3e0 <cos+0x48>
 800f3d0:	2802      	cmp	r0, #2
 800f3d2:	d00f      	beq.n	800f3f4 <cos+0x5c>
 800f3d4:	b9a8      	cbnz	r0, 800f402 <cos+0x6a>
 800f3d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3de:	e7e4      	b.n	800f3aa <cos+0x12>
 800f3e0:	9000      	str	r0, [sp, #0]
 800f3e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3ea:	f001 fd39 	bl	8010e60 <__kernel_sin>
 800f3ee:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800f3f2:	e7e4      	b.n	800f3be <cos+0x26>
 800f3f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3fc:	f001 f928 	bl	8010650 <__kernel_cos>
 800f400:	e7f5      	b.n	800f3ee <cos+0x56>
 800f402:	2301      	movs	r3, #1
 800f404:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f408:	9300      	str	r3, [sp, #0]
 800f40a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f40e:	f001 fd27 	bl	8010e60 <__kernel_sin>
 800f412:	e7d4      	b.n	800f3be <cos+0x26>
 800f414:	3fe921fb 	.word	0x3fe921fb
 800f418:	7fefffff 	.word	0x7fefffff

0800f41c <round>:
 800f41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f41e:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800f422:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 800f426:	2c13      	cmp	r4, #19
 800f428:	4602      	mov	r2, r0
 800f42a:	460b      	mov	r3, r1
 800f42c:	4606      	mov	r6, r0
 800f42e:	460d      	mov	r5, r1
 800f430:	dc19      	bgt.n	800f466 <round+0x4a>
 800f432:	2c00      	cmp	r4, #0
 800f434:	da09      	bge.n	800f44a <round+0x2e>
 800f436:	3401      	adds	r4, #1
 800f438:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800f43c:	d103      	bne.n	800f446 <round+0x2a>
 800f43e:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f442:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f446:	2200      	movs	r2, #0
 800f448:	e02a      	b.n	800f4a0 <round+0x84>
 800f44a:	4917      	ldr	r1, [pc, #92]	; (800f4a8 <round+0x8c>)
 800f44c:	4121      	asrs	r1, r4
 800f44e:	ea03 0001 	and.w	r0, r3, r1
 800f452:	4302      	orrs	r2, r0
 800f454:	d010      	beq.n	800f478 <round+0x5c>
 800f456:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800f45a:	fa42 f404 	asr.w	r4, r2, r4
 800f45e:	4423      	add	r3, r4
 800f460:	ea23 0301 	bic.w	r3, r3, r1
 800f464:	e7ef      	b.n	800f446 <round+0x2a>
 800f466:	2c33      	cmp	r4, #51	; 0x33
 800f468:	dd09      	ble.n	800f47e <round+0x62>
 800f46a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800f46e:	d103      	bne.n	800f478 <round+0x5c>
 800f470:	f7f0 fe7c 	bl	800016c <__adddf3>
 800f474:	4606      	mov	r6, r0
 800f476:	460d      	mov	r5, r1
 800f478:	4630      	mov	r0, r6
 800f47a:	4629      	mov	r1, r5
 800f47c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f47e:	f04f 30ff 	mov.w	r0, #4294967295
 800f482:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800f486:	40f8      	lsrs	r0, r7
 800f488:	4202      	tst	r2, r0
 800f48a:	d0f5      	beq.n	800f478 <round+0x5c>
 800f48c:	2101      	movs	r1, #1
 800f48e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800f492:	fa01 f404 	lsl.w	r4, r1, r4
 800f496:	1912      	adds	r2, r2, r4
 800f498:	bf28      	it	cs
 800f49a:	185b      	addcs	r3, r3, r1
 800f49c:	ea22 0200 	bic.w	r2, r2, r0
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	4610      	mov	r0, r2
 800f4a4:	e7e6      	b.n	800f474 <round+0x58>
 800f4a6:	bf00      	nop
 800f4a8:	000fffff 	.word	0x000fffff

0800f4ac <sin>:
 800f4ac:	b530      	push	{r4, r5, lr}
 800f4ae:	4a20      	ldr	r2, [pc, #128]	; (800f530 <sin+0x84>)
 800f4b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f4b4:	4293      	cmp	r3, r2
 800f4b6:	b087      	sub	sp, #28
 800f4b8:	dc06      	bgt.n	800f4c8 <sin+0x1c>
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	2200      	movs	r2, #0
 800f4be:	9300      	str	r3, [sp, #0]
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	f001 fccd 	bl	8010e60 <__kernel_sin>
 800f4c6:	e006      	b.n	800f4d6 <sin+0x2a>
 800f4c8:	4a1a      	ldr	r2, [pc, #104]	; (800f534 <sin+0x88>)
 800f4ca:	4293      	cmp	r3, r2
 800f4cc:	dd05      	ble.n	800f4da <sin+0x2e>
 800f4ce:	4602      	mov	r2, r0
 800f4d0:	460b      	mov	r3, r1
 800f4d2:	f7f0 fe49 	bl	8000168 <__aeabi_dsub>
 800f4d6:	b007      	add	sp, #28
 800f4d8:	bd30      	pop	{r4, r5, pc}
 800f4da:	aa02      	add	r2, sp, #8
 800f4dc:	f000 fe1c 	bl	8010118 <__ieee754_rem_pio2>
 800f4e0:	f000 0003 	and.w	r0, r0, #3
 800f4e4:	2801      	cmp	r0, #1
 800f4e6:	d009      	beq.n	800f4fc <sin+0x50>
 800f4e8:	2802      	cmp	r0, #2
 800f4ea:	d00e      	beq.n	800f50a <sin+0x5e>
 800f4ec:	b9c0      	cbnz	r0, 800f520 <sin+0x74>
 800f4ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4f2:	2301      	movs	r3, #1
 800f4f4:	9300      	str	r3, [sp, #0]
 800f4f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f4fa:	e7e2      	b.n	800f4c2 <sin+0x16>
 800f4fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f500:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f504:	f001 f8a4 	bl	8010650 <__kernel_cos>
 800f508:	e7e5      	b.n	800f4d6 <sin+0x2a>
 800f50a:	2301      	movs	r3, #1
 800f50c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f510:	9300      	str	r3, [sp, #0]
 800f512:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f516:	f001 fca3 	bl	8010e60 <__kernel_sin>
 800f51a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800f51e:	e7da      	b.n	800f4d6 <sin+0x2a>
 800f520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f524:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f528:	f001 f892 	bl	8010650 <__kernel_cos>
 800f52c:	e7f5      	b.n	800f51a <sin+0x6e>
 800f52e:	bf00      	nop
 800f530:	3fe921fb 	.word	0x3fe921fb
 800f534:	7fefffff 	.word	0x7fefffff

0800f538 <pow>:
 800f538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f53c:	461f      	mov	r7, r3
 800f53e:	4680      	mov	r8, r0
 800f540:	4689      	mov	r9, r1
 800f542:	4616      	mov	r6, r2
 800f544:	f000 f8d0 	bl	800f6e8 <__ieee754_pow>
 800f548:	4b4d      	ldr	r3, [pc, #308]	; (800f680 <pow+0x148>)
 800f54a:	4604      	mov	r4, r0
 800f54c:	f993 3000 	ldrsb.w	r3, [r3]
 800f550:	460d      	mov	r5, r1
 800f552:	3301      	adds	r3, #1
 800f554:	d015      	beq.n	800f582 <pow+0x4a>
 800f556:	4632      	mov	r2, r6
 800f558:	463b      	mov	r3, r7
 800f55a:	4630      	mov	r0, r6
 800f55c:	4639      	mov	r1, r7
 800f55e:	f7f1 fa55 	bl	8000a0c <__aeabi_dcmpun>
 800f562:	b970      	cbnz	r0, 800f582 <pow+0x4a>
 800f564:	4642      	mov	r2, r8
 800f566:	464b      	mov	r3, r9
 800f568:	4640      	mov	r0, r8
 800f56a:	4649      	mov	r1, r9
 800f56c:	f7f1 fa4e 	bl	8000a0c <__aeabi_dcmpun>
 800f570:	2200      	movs	r2, #0
 800f572:	2300      	movs	r3, #0
 800f574:	b148      	cbz	r0, 800f58a <pow+0x52>
 800f576:	4630      	mov	r0, r6
 800f578:	4639      	mov	r1, r7
 800f57a:	f7f1 fa15 	bl	80009a8 <__aeabi_dcmpeq>
 800f57e:	2800      	cmp	r0, #0
 800f580:	d17b      	bne.n	800f67a <pow+0x142>
 800f582:	4620      	mov	r0, r4
 800f584:	4629      	mov	r1, r5
 800f586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f58a:	4640      	mov	r0, r8
 800f58c:	4649      	mov	r1, r9
 800f58e:	f7f1 fa0b 	bl	80009a8 <__aeabi_dcmpeq>
 800f592:	b1e0      	cbz	r0, 800f5ce <pow+0x96>
 800f594:	2200      	movs	r2, #0
 800f596:	2300      	movs	r3, #0
 800f598:	4630      	mov	r0, r6
 800f59a:	4639      	mov	r1, r7
 800f59c:	f7f1 fa04 	bl	80009a8 <__aeabi_dcmpeq>
 800f5a0:	2800      	cmp	r0, #0
 800f5a2:	d16a      	bne.n	800f67a <pow+0x142>
 800f5a4:	4630      	mov	r0, r6
 800f5a6:	4639      	mov	r1, r7
 800f5a8:	f001 fd13 	bl	8010fd2 <finite>
 800f5ac:	2800      	cmp	r0, #0
 800f5ae:	d0e8      	beq.n	800f582 <pow+0x4a>
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	2300      	movs	r3, #0
 800f5b4:	4630      	mov	r0, r6
 800f5b6:	4639      	mov	r1, r7
 800f5b8:	f7f1 fa00 	bl	80009bc <__aeabi_dcmplt>
 800f5bc:	2800      	cmp	r0, #0
 800f5be:	d0e0      	beq.n	800f582 <pow+0x4a>
 800f5c0:	f7f9 fdc0 	bl	8009144 <__errno>
 800f5c4:	2321      	movs	r3, #33	; 0x21
 800f5c6:	2400      	movs	r4, #0
 800f5c8:	6003      	str	r3, [r0, #0]
 800f5ca:	4d2e      	ldr	r5, [pc, #184]	; (800f684 <pow+0x14c>)
 800f5cc:	e7d9      	b.n	800f582 <pow+0x4a>
 800f5ce:	4620      	mov	r0, r4
 800f5d0:	4629      	mov	r1, r5
 800f5d2:	f001 fcfe 	bl	8010fd2 <finite>
 800f5d6:	bba8      	cbnz	r0, 800f644 <pow+0x10c>
 800f5d8:	4640      	mov	r0, r8
 800f5da:	4649      	mov	r1, r9
 800f5dc:	f001 fcf9 	bl	8010fd2 <finite>
 800f5e0:	b380      	cbz	r0, 800f644 <pow+0x10c>
 800f5e2:	4630      	mov	r0, r6
 800f5e4:	4639      	mov	r1, r7
 800f5e6:	f001 fcf4 	bl	8010fd2 <finite>
 800f5ea:	b358      	cbz	r0, 800f644 <pow+0x10c>
 800f5ec:	4622      	mov	r2, r4
 800f5ee:	462b      	mov	r3, r5
 800f5f0:	4620      	mov	r0, r4
 800f5f2:	4629      	mov	r1, r5
 800f5f4:	f7f1 fa0a 	bl	8000a0c <__aeabi_dcmpun>
 800f5f8:	b160      	cbz	r0, 800f614 <pow+0xdc>
 800f5fa:	f7f9 fda3 	bl	8009144 <__errno>
 800f5fe:	2321      	movs	r3, #33	; 0x21
 800f600:	2200      	movs	r2, #0
 800f602:	6003      	str	r3, [r0, #0]
 800f604:	2300      	movs	r3, #0
 800f606:	4610      	mov	r0, r2
 800f608:	4619      	mov	r1, r3
 800f60a:	f7f1 f88f 	bl	800072c <__aeabi_ddiv>
 800f60e:	4604      	mov	r4, r0
 800f610:	460d      	mov	r5, r1
 800f612:	e7b6      	b.n	800f582 <pow+0x4a>
 800f614:	f7f9 fd96 	bl	8009144 <__errno>
 800f618:	2322      	movs	r3, #34	; 0x22
 800f61a:	2200      	movs	r2, #0
 800f61c:	6003      	str	r3, [r0, #0]
 800f61e:	4649      	mov	r1, r9
 800f620:	2300      	movs	r3, #0
 800f622:	4640      	mov	r0, r8
 800f624:	f7f1 f9ca 	bl	80009bc <__aeabi_dcmplt>
 800f628:	2400      	movs	r4, #0
 800f62a:	b148      	cbz	r0, 800f640 <pow+0x108>
 800f62c:	4630      	mov	r0, r6
 800f62e:	4639      	mov	r1, r7
 800f630:	f001 fd5c 	bl	80110ec <rint>
 800f634:	4632      	mov	r2, r6
 800f636:	463b      	mov	r3, r7
 800f638:	f7f1 f9b6 	bl	80009a8 <__aeabi_dcmpeq>
 800f63c:	2800      	cmp	r0, #0
 800f63e:	d0c4      	beq.n	800f5ca <pow+0x92>
 800f640:	4d11      	ldr	r5, [pc, #68]	; (800f688 <pow+0x150>)
 800f642:	e79e      	b.n	800f582 <pow+0x4a>
 800f644:	2200      	movs	r2, #0
 800f646:	2300      	movs	r3, #0
 800f648:	4620      	mov	r0, r4
 800f64a:	4629      	mov	r1, r5
 800f64c:	f7f1 f9ac 	bl	80009a8 <__aeabi_dcmpeq>
 800f650:	2800      	cmp	r0, #0
 800f652:	d096      	beq.n	800f582 <pow+0x4a>
 800f654:	4640      	mov	r0, r8
 800f656:	4649      	mov	r1, r9
 800f658:	f001 fcbb 	bl	8010fd2 <finite>
 800f65c:	2800      	cmp	r0, #0
 800f65e:	d090      	beq.n	800f582 <pow+0x4a>
 800f660:	4630      	mov	r0, r6
 800f662:	4639      	mov	r1, r7
 800f664:	f001 fcb5 	bl	8010fd2 <finite>
 800f668:	2800      	cmp	r0, #0
 800f66a:	d08a      	beq.n	800f582 <pow+0x4a>
 800f66c:	f7f9 fd6a 	bl	8009144 <__errno>
 800f670:	2322      	movs	r3, #34	; 0x22
 800f672:	2400      	movs	r4, #0
 800f674:	2500      	movs	r5, #0
 800f676:	6003      	str	r3, [r0, #0]
 800f678:	e783      	b.n	800f582 <pow+0x4a>
 800f67a:	2400      	movs	r4, #0
 800f67c:	4d03      	ldr	r5, [pc, #12]	; (800f68c <pow+0x154>)
 800f67e:	e780      	b.n	800f582 <pow+0x4a>
 800f680:	20000a08 	.word	0x20000a08
 800f684:	fff00000 	.word	0xfff00000
 800f688:	7ff00000 	.word	0x7ff00000
 800f68c:	3ff00000 	.word	0x3ff00000

0800f690 <sqrt>:
 800f690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f692:	4606      	mov	r6, r0
 800f694:	460f      	mov	r7, r1
 800f696:	f000 ff2f 	bl	80104f8 <__ieee754_sqrt>
 800f69a:	4b12      	ldr	r3, [pc, #72]	; (800f6e4 <sqrt+0x54>)
 800f69c:	4604      	mov	r4, r0
 800f69e:	f993 3000 	ldrsb.w	r3, [r3]
 800f6a2:	460d      	mov	r5, r1
 800f6a4:	3301      	adds	r3, #1
 800f6a6:	d019      	beq.n	800f6dc <sqrt+0x4c>
 800f6a8:	4632      	mov	r2, r6
 800f6aa:	463b      	mov	r3, r7
 800f6ac:	4630      	mov	r0, r6
 800f6ae:	4639      	mov	r1, r7
 800f6b0:	f7f1 f9ac 	bl	8000a0c <__aeabi_dcmpun>
 800f6b4:	b990      	cbnz	r0, 800f6dc <sqrt+0x4c>
 800f6b6:	2200      	movs	r2, #0
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	4630      	mov	r0, r6
 800f6bc:	4639      	mov	r1, r7
 800f6be:	f7f1 f97d 	bl	80009bc <__aeabi_dcmplt>
 800f6c2:	b158      	cbz	r0, 800f6dc <sqrt+0x4c>
 800f6c4:	f7f9 fd3e 	bl	8009144 <__errno>
 800f6c8:	2321      	movs	r3, #33	; 0x21
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	6003      	str	r3, [r0, #0]
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	4610      	mov	r0, r2
 800f6d2:	4619      	mov	r1, r3
 800f6d4:	f7f1 f82a 	bl	800072c <__aeabi_ddiv>
 800f6d8:	4604      	mov	r4, r0
 800f6da:	460d      	mov	r5, r1
 800f6dc:	4620      	mov	r0, r4
 800f6de:	4629      	mov	r1, r5
 800f6e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6e2:	bf00      	nop
 800f6e4:	20000a08 	.word	0x20000a08

0800f6e8 <__ieee754_pow>:
 800f6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6ec:	b093      	sub	sp, #76	; 0x4c
 800f6ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f6f2:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800f6f6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800f6fa:	ea55 0302 	orrs.w	r3, r5, r2
 800f6fe:	4607      	mov	r7, r0
 800f700:	4688      	mov	r8, r1
 800f702:	f000 84bf 	beq.w	8010084 <__ieee754_pow+0x99c>
 800f706:	4b7e      	ldr	r3, [pc, #504]	; (800f900 <__ieee754_pow+0x218>)
 800f708:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800f70c:	429c      	cmp	r4, r3
 800f70e:	4689      	mov	r9, r1
 800f710:	4682      	mov	sl, r0
 800f712:	dc09      	bgt.n	800f728 <__ieee754_pow+0x40>
 800f714:	d103      	bne.n	800f71e <__ieee754_pow+0x36>
 800f716:	b978      	cbnz	r0, 800f738 <__ieee754_pow+0x50>
 800f718:	42a5      	cmp	r5, r4
 800f71a:	dd02      	ble.n	800f722 <__ieee754_pow+0x3a>
 800f71c:	e00c      	b.n	800f738 <__ieee754_pow+0x50>
 800f71e:	429d      	cmp	r5, r3
 800f720:	dc02      	bgt.n	800f728 <__ieee754_pow+0x40>
 800f722:	429d      	cmp	r5, r3
 800f724:	d10e      	bne.n	800f744 <__ieee754_pow+0x5c>
 800f726:	b16a      	cbz	r2, 800f744 <__ieee754_pow+0x5c>
 800f728:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f72c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f730:	ea54 030a 	orrs.w	r3, r4, sl
 800f734:	f000 84a6 	beq.w	8010084 <__ieee754_pow+0x99c>
 800f738:	4872      	ldr	r0, [pc, #456]	; (800f904 <__ieee754_pow+0x21c>)
 800f73a:	b013      	add	sp, #76	; 0x4c
 800f73c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f740:	f001 bcce 	b.w	80110e0 <nan>
 800f744:	f1b9 0f00 	cmp.w	r9, #0
 800f748:	da39      	bge.n	800f7be <__ieee754_pow+0xd6>
 800f74a:	4b6f      	ldr	r3, [pc, #444]	; (800f908 <__ieee754_pow+0x220>)
 800f74c:	429d      	cmp	r5, r3
 800f74e:	dc54      	bgt.n	800f7fa <__ieee754_pow+0x112>
 800f750:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f754:	429d      	cmp	r5, r3
 800f756:	f340 84a6 	ble.w	80100a6 <__ieee754_pow+0x9be>
 800f75a:	152b      	asrs	r3, r5, #20
 800f75c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f760:	2b14      	cmp	r3, #20
 800f762:	dd0f      	ble.n	800f784 <__ieee754_pow+0x9c>
 800f764:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f768:	fa22 f103 	lsr.w	r1, r2, r3
 800f76c:	fa01 f303 	lsl.w	r3, r1, r3
 800f770:	4293      	cmp	r3, r2
 800f772:	f040 8498 	bne.w	80100a6 <__ieee754_pow+0x9be>
 800f776:	f001 0101 	and.w	r1, r1, #1
 800f77a:	f1c1 0302 	rsb	r3, r1, #2
 800f77e:	9300      	str	r3, [sp, #0]
 800f780:	b182      	cbz	r2, 800f7a4 <__ieee754_pow+0xbc>
 800f782:	e05e      	b.n	800f842 <__ieee754_pow+0x15a>
 800f784:	2a00      	cmp	r2, #0
 800f786:	d15a      	bne.n	800f83e <__ieee754_pow+0x156>
 800f788:	f1c3 0314 	rsb	r3, r3, #20
 800f78c:	fa45 f103 	asr.w	r1, r5, r3
 800f790:	fa01 f303 	lsl.w	r3, r1, r3
 800f794:	42ab      	cmp	r3, r5
 800f796:	f040 8483 	bne.w	80100a0 <__ieee754_pow+0x9b8>
 800f79a:	f001 0101 	and.w	r1, r1, #1
 800f79e:	f1c1 0302 	rsb	r3, r1, #2
 800f7a2:	9300      	str	r3, [sp, #0]
 800f7a4:	4b59      	ldr	r3, [pc, #356]	; (800f90c <__ieee754_pow+0x224>)
 800f7a6:	429d      	cmp	r5, r3
 800f7a8:	d130      	bne.n	800f80c <__ieee754_pow+0x124>
 800f7aa:	2e00      	cmp	r6, #0
 800f7ac:	f280 8474 	bge.w	8010098 <__ieee754_pow+0x9b0>
 800f7b0:	463a      	mov	r2, r7
 800f7b2:	4643      	mov	r3, r8
 800f7b4:	2000      	movs	r0, #0
 800f7b6:	4955      	ldr	r1, [pc, #340]	; (800f90c <__ieee754_pow+0x224>)
 800f7b8:	f7f0 ffb8 	bl	800072c <__aeabi_ddiv>
 800f7bc:	e02f      	b.n	800f81e <__ieee754_pow+0x136>
 800f7be:	2300      	movs	r3, #0
 800f7c0:	9300      	str	r3, [sp, #0]
 800f7c2:	2a00      	cmp	r2, #0
 800f7c4:	d13d      	bne.n	800f842 <__ieee754_pow+0x15a>
 800f7c6:	4b4e      	ldr	r3, [pc, #312]	; (800f900 <__ieee754_pow+0x218>)
 800f7c8:	429d      	cmp	r5, r3
 800f7ca:	d1eb      	bne.n	800f7a4 <__ieee754_pow+0xbc>
 800f7cc:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f7d0:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f7d4:	ea53 030a 	orrs.w	r3, r3, sl
 800f7d8:	f000 8454 	beq.w	8010084 <__ieee754_pow+0x99c>
 800f7dc:	4b4c      	ldr	r3, [pc, #304]	; (800f910 <__ieee754_pow+0x228>)
 800f7de:	429c      	cmp	r4, r3
 800f7e0:	dd0d      	ble.n	800f7fe <__ieee754_pow+0x116>
 800f7e2:	2e00      	cmp	r6, #0
 800f7e4:	f280 8454 	bge.w	8010090 <__ieee754_pow+0x9a8>
 800f7e8:	f04f 0b00 	mov.w	fp, #0
 800f7ec:	f04f 0c00 	mov.w	ip, #0
 800f7f0:	4658      	mov	r0, fp
 800f7f2:	4661      	mov	r1, ip
 800f7f4:	b013      	add	sp, #76	; 0x4c
 800f7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7fa:	2302      	movs	r3, #2
 800f7fc:	e7e0      	b.n	800f7c0 <__ieee754_pow+0xd8>
 800f7fe:	2e00      	cmp	r6, #0
 800f800:	daf2      	bge.n	800f7e8 <__ieee754_pow+0x100>
 800f802:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800f806:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800f80a:	e7f1      	b.n	800f7f0 <__ieee754_pow+0x108>
 800f80c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800f810:	d108      	bne.n	800f824 <__ieee754_pow+0x13c>
 800f812:	463a      	mov	r2, r7
 800f814:	4643      	mov	r3, r8
 800f816:	4638      	mov	r0, r7
 800f818:	4641      	mov	r1, r8
 800f81a:	f7f0 fe5d 	bl	80004d8 <__aeabi_dmul>
 800f81e:	4683      	mov	fp, r0
 800f820:	468c      	mov	ip, r1
 800f822:	e7e5      	b.n	800f7f0 <__ieee754_pow+0x108>
 800f824:	4b3b      	ldr	r3, [pc, #236]	; (800f914 <__ieee754_pow+0x22c>)
 800f826:	429e      	cmp	r6, r3
 800f828:	d10b      	bne.n	800f842 <__ieee754_pow+0x15a>
 800f82a:	f1b9 0f00 	cmp.w	r9, #0
 800f82e:	db08      	blt.n	800f842 <__ieee754_pow+0x15a>
 800f830:	4638      	mov	r0, r7
 800f832:	4641      	mov	r1, r8
 800f834:	b013      	add	sp, #76	; 0x4c
 800f836:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f83a:	f000 be5d 	b.w	80104f8 <__ieee754_sqrt>
 800f83e:	2300      	movs	r3, #0
 800f840:	9300      	str	r3, [sp, #0]
 800f842:	4638      	mov	r0, r7
 800f844:	4641      	mov	r1, r8
 800f846:	f001 fbc1 	bl	8010fcc <fabs>
 800f84a:	4683      	mov	fp, r0
 800f84c:	468c      	mov	ip, r1
 800f84e:	f1ba 0f00 	cmp.w	sl, #0
 800f852:	d129      	bne.n	800f8a8 <__ieee754_pow+0x1c0>
 800f854:	b124      	cbz	r4, 800f860 <__ieee754_pow+0x178>
 800f856:	4b2d      	ldr	r3, [pc, #180]	; (800f90c <__ieee754_pow+0x224>)
 800f858:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800f85c:	429a      	cmp	r2, r3
 800f85e:	d123      	bne.n	800f8a8 <__ieee754_pow+0x1c0>
 800f860:	2e00      	cmp	r6, #0
 800f862:	da07      	bge.n	800f874 <__ieee754_pow+0x18c>
 800f864:	465a      	mov	r2, fp
 800f866:	4663      	mov	r3, ip
 800f868:	2000      	movs	r0, #0
 800f86a:	4928      	ldr	r1, [pc, #160]	; (800f90c <__ieee754_pow+0x224>)
 800f86c:	f7f0 ff5e 	bl	800072c <__aeabi_ddiv>
 800f870:	4683      	mov	fp, r0
 800f872:	468c      	mov	ip, r1
 800f874:	f1b9 0f00 	cmp.w	r9, #0
 800f878:	daba      	bge.n	800f7f0 <__ieee754_pow+0x108>
 800f87a:	9b00      	ldr	r3, [sp, #0]
 800f87c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f880:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f884:	4323      	orrs	r3, r4
 800f886:	d108      	bne.n	800f89a <__ieee754_pow+0x1b2>
 800f888:	465a      	mov	r2, fp
 800f88a:	4663      	mov	r3, ip
 800f88c:	4658      	mov	r0, fp
 800f88e:	4661      	mov	r1, ip
 800f890:	f7f0 fc6a 	bl	8000168 <__aeabi_dsub>
 800f894:	4602      	mov	r2, r0
 800f896:	460b      	mov	r3, r1
 800f898:	e78e      	b.n	800f7b8 <__ieee754_pow+0xd0>
 800f89a:	9b00      	ldr	r3, [sp, #0]
 800f89c:	2b01      	cmp	r3, #1
 800f89e:	d1a7      	bne.n	800f7f0 <__ieee754_pow+0x108>
 800f8a0:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800f8a4:	469c      	mov	ip, r3
 800f8a6:	e7a3      	b.n	800f7f0 <__ieee754_pow+0x108>
 800f8a8:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800f8ac:	3b01      	subs	r3, #1
 800f8ae:	930c      	str	r3, [sp, #48]	; 0x30
 800f8b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f8b2:	9b00      	ldr	r3, [sp, #0]
 800f8b4:	4313      	orrs	r3, r2
 800f8b6:	d104      	bne.n	800f8c2 <__ieee754_pow+0x1da>
 800f8b8:	463a      	mov	r2, r7
 800f8ba:	4643      	mov	r3, r8
 800f8bc:	4638      	mov	r0, r7
 800f8be:	4641      	mov	r1, r8
 800f8c0:	e7e6      	b.n	800f890 <__ieee754_pow+0x1a8>
 800f8c2:	4b15      	ldr	r3, [pc, #84]	; (800f918 <__ieee754_pow+0x230>)
 800f8c4:	429d      	cmp	r5, r3
 800f8c6:	f340 80f9 	ble.w	800fabc <__ieee754_pow+0x3d4>
 800f8ca:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f8ce:	429d      	cmp	r5, r3
 800f8d0:	4b0f      	ldr	r3, [pc, #60]	; (800f910 <__ieee754_pow+0x228>)
 800f8d2:	dd09      	ble.n	800f8e8 <__ieee754_pow+0x200>
 800f8d4:	429c      	cmp	r4, r3
 800f8d6:	dc0c      	bgt.n	800f8f2 <__ieee754_pow+0x20a>
 800f8d8:	2e00      	cmp	r6, #0
 800f8da:	da85      	bge.n	800f7e8 <__ieee754_pow+0x100>
 800f8dc:	a306      	add	r3, pc, #24	; (adr r3, 800f8f8 <__ieee754_pow+0x210>)
 800f8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8e2:	4610      	mov	r0, r2
 800f8e4:	4619      	mov	r1, r3
 800f8e6:	e798      	b.n	800f81a <__ieee754_pow+0x132>
 800f8e8:	429c      	cmp	r4, r3
 800f8ea:	dbf5      	blt.n	800f8d8 <__ieee754_pow+0x1f0>
 800f8ec:	4b07      	ldr	r3, [pc, #28]	; (800f90c <__ieee754_pow+0x224>)
 800f8ee:	429c      	cmp	r4, r3
 800f8f0:	dd14      	ble.n	800f91c <__ieee754_pow+0x234>
 800f8f2:	2e00      	cmp	r6, #0
 800f8f4:	dcf2      	bgt.n	800f8dc <__ieee754_pow+0x1f4>
 800f8f6:	e777      	b.n	800f7e8 <__ieee754_pow+0x100>
 800f8f8:	8800759c 	.word	0x8800759c
 800f8fc:	7e37e43c 	.word	0x7e37e43c
 800f900:	7ff00000 	.word	0x7ff00000
 800f904:	08011f6f 	.word	0x08011f6f
 800f908:	433fffff 	.word	0x433fffff
 800f90c:	3ff00000 	.word	0x3ff00000
 800f910:	3fefffff 	.word	0x3fefffff
 800f914:	3fe00000 	.word	0x3fe00000
 800f918:	41e00000 	.word	0x41e00000
 800f91c:	4661      	mov	r1, ip
 800f91e:	2200      	movs	r2, #0
 800f920:	4658      	mov	r0, fp
 800f922:	4b61      	ldr	r3, [pc, #388]	; (800faa8 <__ieee754_pow+0x3c0>)
 800f924:	f7f0 fc20 	bl	8000168 <__aeabi_dsub>
 800f928:	a355      	add	r3, pc, #340	; (adr r3, 800fa80 <__ieee754_pow+0x398>)
 800f92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f92e:	4604      	mov	r4, r0
 800f930:	460d      	mov	r5, r1
 800f932:	f7f0 fdd1 	bl	80004d8 <__aeabi_dmul>
 800f936:	a354      	add	r3, pc, #336	; (adr r3, 800fa88 <__ieee754_pow+0x3a0>)
 800f938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f93c:	4606      	mov	r6, r0
 800f93e:	460f      	mov	r7, r1
 800f940:	4620      	mov	r0, r4
 800f942:	4629      	mov	r1, r5
 800f944:	f7f0 fdc8 	bl	80004d8 <__aeabi_dmul>
 800f948:	2200      	movs	r2, #0
 800f94a:	4682      	mov	sl, r0
 800f94c:	468b      	mov	fp, r1
 800f94e:	4620      	mov	r0, r4
 800f950:	4629      	mov	r1, r5
 800f952:	4b56      	ldr	r3, [pc, #344]	; (800faac <__ieee754_pow+0x3c4>)
 800f954:	f7f0 fdc0 	bl	80004d8 <__aeabi_dmul>
 800f958:	4602      	mov	r2, r0
 800f95a:	460b      	mov	r3, r1
 800f95c:	a14c      	add	r1, pc, #304	; (adr r1, 800fa90 <__ieee754_pow+0x3a8>)
 800f95e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f962:	f7f0 fc01 	bl	8000168 <__aeabi_dsub>
 800f966:	4622      	mov	r2, r4
 800f968:	462b      	mov	r3, r5
 800f96a:	f7f0 fdb5 	bl	80004d8 <__aeabi_dmul>
 800f96e:	4602      	mov	r2, r0
 800f970:	460b      	mov	r3, r1
 800f972:	2000      	movs	r0, #0
 800f974:	494e      	ldr	r1, [pc, #312]	; (800fab0 <__ieee754_pow+0x3c8>)
 800f976:	f7f0 fbf7 	bl	8000168 <__aeabi_dsub>
 800f97a:	4622      	mov	r2, r4
 800f97c:	462b      	mov	r3, r5
 800f97e:	4680      	mov	r8, r0
 800f980:	4689      	mov	r9, r1
 800f982:	4620      	mov	r0, r4
 800f984:	4629      	mov	r1, r5
 800f986:	f7f0 fda7 	bl	80004d8 <__aeabi_dmul>
 800f98a:	4602      	mov	r2, r0
 800f98c:	460b      	mov	r3, r1
 800f98e:	4640      	mov	r0, r8
 800f990:	4649      	mov	r1, r9
 800f992:	f7f0 fda1 	bl	80004d8 <__aeabi_dmul>
 800f996:	a340      	add	r3, pc, #256	; (adr r3, 800fa98 <__ieee754_pow+0x3b0>)
 800f998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f99c:	f7f0 fd9c 	bl	80004d8 <__aeabi_dmul>
 800f9a0:	4602      	mov	r2, r0
 800f9a2:	460b      	mov	r3, r1
 800f9a4:	4650      	mov	r0, sl
 800f9a6:	4659      	mov	r1, fp
 800f9a8:	f7f0 fbde 	bl	8000168 <__aeabi_dsub>
 800f9ac:	f04f 0a00 	mov.w	sl, #0
 800f9b0:	4602      	mov	r2, r0
 800f9b2:	460b      	mov	r3, r1
 800f9b4:	4604      	mov	r4, r0
 800f9b6:	460d      	mov	r5, r1
 800f9b8:	4630      	mov	r0, r6
 800f9ba:	4639      	mov	r1, r7
 800f9bc:	f7f0 fbd6 	bl	800016c <__adddf3>
 800f9c0:	4632      	mov	r2, r6
 800f9c2:	463b      	mov	r3, r7
 800f9c4:	4650      	mov	r0, sl
 800f9c6:	468b      	mov	fp, r1
 800f9c8:	f7f0 fbce 	bl	8000168 <__aeabi_dsub>
 800f9cc:	4602      	mov	r2, r0
 800f9ce:	460b      	mov	r3, r1
 800f9d0:	4620      	mov	r0, r4
 800f9d2:	4629      	mov	r1, r5
 800f9d4:	f7f0 fbc8 	bl	8000168 <__aeabi_dsub>
 800f9d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f9dc:	9b00      	ldr	r3, [sp, #0]
 800f9de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f9e0:	3b01      	subs	r3, #1
 800f9e2:	4313      	orrs	r3, r2
 800f9e4:	f04f 0600 	mov.w	r6, #0
 800f9e8:	f04f 0200 	mov.w	r2, #0
 800f9ec:	bf0c      	ite	eq
 800f9ee:	4b31      	ldreq	r3, [pc, #196]	; (800fab4 <__ieee754_pow+0x3cc>)
 800f9f0:	4b2d      	ldrne	r3, [pc, #180]	; (800faa8 <__ieee754_pow+0x3c0>)
 800f9f2:	4604      	mov	r4, r0
 800f9f4:	460d      	mov	r5, r1
 800f9f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f9fa:	e9cd 2300 	strd	r2, r3, [sp]
 800f9fe:	4632      	mov	r2, r6
 800fa00:	463b      	mov	r3, r7
 800fa02:	f7f0 fbb1 	bl	8000168 <__aeabi_dsub>
 800fa06:	4652      	mov	r2, sl
 800fa08:	465b      	mov	r3, fp
 800fa0a:	f7f0 fd65 	bl	80004d8 <__aeabi_dmul>
 800fa0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa12:	4680      	mov	r8, r0
 800fa14:	4689      	mov	r9, r1
 800fa16:	4620      	mov	r0, r4
 800fa18:	4629      	mov	r1, r5
 800fa1a:	f7f0 fd5d 	bl	80004d8 <__aeabi_dmul>
 800fa1e:	4602      	mov	r2, r0
 800fa20:	460b      	mov	r3, r1
 800fa22:	4640      	mov	r0, r8
 800fa24:	4649      	mov	r1, r9
 800fa26:	f7f0 fba1 	bl	800016c <__adddf3>
 800fa2a:	4632      	mov	r2, r6
 800fa2c:	463b      	mov	r3, r7
 800fa2e:	4680      	mov	r8, r0
 800fa30:	4689      	mov	r9, r1
 800fa32:	4650      	mov	r0, sl
 800fa34:	4659      	mov	r1, fp
 800fa36:	f7f0 fd4f 	bl	80004d8 <__aeabi_dmul>
 800fa3a:	4604      	mov	r4, r0
 800fa3c:	460d      	mov	r5, r1
 800fa3e:	460b      	mov	r3, r1
 800fa40:	4602      	mov	r2, r0
 800fa42:	4649      	mov	r1, r9
 800fa44:	4640      	mov	r0, r8
 800fa46:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800fa4a:	f7f0 fb8f 	bl	800016c <__adddf3>
 800fa4e:	4b1a      	ldr	r3, [pc, #104]	; (800fab8 <__ieee754_pow+0x3d0>)
 800fa50:	4682      	mov	sl, r0
 800fa52:	4299      	cmp	r1, r3
 800fa54:	460f      	mov	r7, r1
 800fa56:	460e      	mov	r6, r1
 800fa58:	f340 82ed 	ble.w	8010036 <__ieee754_pow+0x94e>
 800fa5c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800fa60:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800fa64:	4303      	orrs	r3, r0
 800fa66:	f000 81e7 	beq.w	800fe38 <__ieee754_pow+0x750>
 800fa6a:	a30d      	add	r3, pc, #52	; (adr r3, 800faa0 <__ieee754_pow+0x3b8>)
 800fa6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa70:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa74:	f7f0 fd30 	bl	80004d8 <__aeabi_dmul>
 800fa78:	a309      	add	r3, pc, #36	; (adr r3, 800faa0 <__ieee754_pow+0x3b8>)
 800fa7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa7e:	e6cc      	b.n	800f81a <__ieee754_pow+0x132>
 800fa80:	60000000 	.word	0x60000000
 800fa84:	3ff71547 	.word	0x3ff71547
 800fa88:	f85ddf44 	.word	0xf85ddf44
 800fa8c:	3e54ae0b 	.word	0x3e54ae0b
 800fa90:	55555555 	.word	0x55555555
 800fa94:	3fd55555 	.word	0x3fd55555
 800fa98:	652b82fe 	.word	0x652b82fe
 800fa9c:	3ff71547 	.word	0x3ff71547
 800faa0:	8800759c 	.word	0x8800759c
 800faa4:	7e37e43c 	.word	0x7e37e43c
 800faa8:	3ff00000 	.word	0x3ff00000
 800faac:	3fd00000 	.word	0x3fd00000
 800fab0:	3fe00000 	.word	0x3fe00000
 800fab4:	bff00000 	.word	0xbff00000
 800fab8:	408fffff 	.word	0x408fffff
 800fabc:	4bd4      	ldr	r3, [pc, #848]	; (800fe10 <__ieee754_pow+0x728>)
 800fabe:	2200      	movs	r2, #0
 800fac0:	ea09 0303 	and.w	r3, r9, r3
 800fac4:	b943      	cbnz	r3, 800fad8 <__ieee754_pow+0x3f0>
 800fac6:	4658      	mov	r0, fp
 800fac8:	4661      	mov	r1, ip
 800faca:	4bd2      	ldr	r3, [pc, #840]	; (800fe14 <__ieee754_pow+0x72c>)
 800facc:	f7f0 fd04 	bl	80004d8 <__aeabi_dmul>
 800fad0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800fad4:	4683      	mov	fp, r0
 800fad6:	460c      	mov	r4, r1
 800fad8:	1523      	asrs	r3, r4, #20
 800fada:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fade:	4413      	add	r3, r2
 800fae0:	930b      	str	r3, [sp, #44]	; 0x2c
 800fae2:	4bcd      	ldr	r3, [pc, #820]	; (800fe18 <__ieee754_pow+0x730>)
 800fae4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800fae8:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800faec:	429c      	cmp	r4, r3
 800faee:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800faf2:	dd08      	ble.n	800fb06 <__ieee754_pow+0x41e>
 800faf4:	4bc9      	ldr	r3, [pc, #804]	; (800fe1c <__ieee754_pow+0x734>)
 800faf6:	429c      	cmp	r4, r3
 800faf8:	f340 819c 	ble.w	800fe34 <__ieee754_pow+0x74c>
 800fafc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fafe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800fb02:	3301      	adds	r3, #1
 800fb04:	930b      	str	r3, [sp, #44]	; 0x2c
 800fb06:	2600      	movs	r6, #0
 800fb08:	00f3      	lsls	r3, r6, #3
 800fb0a:	930d      	str	r3, [sp, #52]	; 0x34
 800fb0c:	4bc4      	ldr	r3, [pc, #784]	; (800fe20 <__ieee754_pow+0x738>)
 800fb0e:	4658      	mov	r0, fp
 800fb10:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fb14:	e9d3 3400 	ldrd	r3, r4, [r3]
 800fb18:	4629      	mov	r1, r5
 800fb1a:	461a      	mov	r2, r3
 800fb1c:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800fb20:	4623      	mov	r3, r4
 800fb22:	f7f0 fb21 	bl	8000168 <__aeabi_dsub>
 800fb26:	46da      	mov	sl, fp
 800fb28:	462b      	mov	r3, r5
 800fb2a:	4652      	mov	r2, sl
 800fb2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800fb30:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fb34:	f7f0 fb1a 	bl	800016c <__adddf3>
 800fb38:	4602      	mov	r2, r0
 800fb3a:	460b      	mov	r3, r1
 800fb3c:	2000      	movs	r0, #0
 800fb3e:	49b9      	ldr	r1, [pc, #740]	; (800fe24 <__ieee754_pow+0x73c>)
 800fb40:	f7f0 fdf4 	bl	800072c <__aeabi_ddiv>
 800fb44:	4602      	mov	r2, r0
 800fb46:	460b      	mov	r3, r1
 800fb48:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fb4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800fb50:	f7f0 fcc2 	bl	80004d8 <__aeabi_dmul>
 800fb54:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb58:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800fb5c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800fb60:	2300      	movs	r3, #0
 800fb62:	2200      	movs	r2, #0
 800fb64:	46ab      	mov	fp, r5
 800fb66:	106d      	asrs	r5, r5, #1
 800fb68:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800fb6c:	9304      	str	r3, [sp, #16]
 800fb6e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800fb72:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800fb76:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800fb7a:	4640      	mov	r0, r8
 800fb7c:	4649      	mov	r1, r9
 800fb7e:	4614      	mov	r4, r2
 800fb80:	461d      	mov	r5, r3
 800fb82:	f7f0 fca9 	bl	80004d8 <__aeabi_dmul>
 800fb86:	4602      	mov	r2, r0
 800fb88:	460b      	mov	r3, r1
 800fb8a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800fb8e:	f7f0 faeb 	bl	8000168 <__aeabi_dsub>
 800fb92:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fb96:	4606      	mov	r6, r0
 800fb98:	460f      	mov	r7, r1
 800fb9a:	4620      	mov	r0, r4
 800fb9c:	4629      	mov	r1, r5
 800fb9e:	f7f0 fae3 	bl	8000168 <__aeabi_dsub>
 800fba2:	4602      	mov	r2, r0
 800fba4:	460b      	mov	r3, r1
 800fba6:	4650      	mov	r0, sl
 800fba8:	4659      	mov	r1, fp
 800fbaa:	f7f0 fadd 	bl	8000168 <__aeabi_dsub>
 800fbae:	4642      	mov	r2, r8
 800fbb0:	464b      	mov	r3, r9
 800fbb2:	f7f0 fc91 	bl	80004d8 <__aeabi_dmul>
 800fbb6:	4602      	mov	r2, r0
 800fbb8:	460b      	mov	r3, r1
 800fbba:	4630      	mov	r0, r6
 800fbbc:	4639      	mov	r1, r7
 800fbbe:	f7f0 fad3 	bl	8000168 <__aeabi_dsub>
 800fbc2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fbc6:	f7f0 fc87 	bl	80004d8 <__aeabi_dmul>
 800fbca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fbce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fbd2:	4610      	mov	r0, r2
 800fbd4:	4619      	mov	r1, r3
 800fbd6:	f7f0 fc7f 	bl	80004d8 <__aeabi_dmul>
 800fbda:	a37b      	add	r3, pc, #492	; (adr r3, 800fdc8 <__ieee754_pow+0x6e0>)
 800fbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe0:	4604      	mov	r4, r0
 800fbe2:	460d      	mov	r5, r1
 800fbe4:	f7f0 fc78 	bl	80004d8 <__aeabi_dmul>
 800fbe8:	a379      	add	r3, pc, #484	; (adr r3, 800fdd0 <__ieee754_pow+0x6e8>)
 800fbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbee:	f7f0 fabd 	bl	800016c <__adddf3>
 800fbf2:	4622      	mov	r2, r4
 800fbf4:	462b      	mov	r3, r5
 800fbf6:	f7f0 fc6f 	bl	80004d8 <__aeabi_dmul>
 800fbfa:	a377      	add	r3, pc, #476	; (adr r3, 800fdd8 <__ieee754_pow+0x6f0>)
 800fbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc00:	f7f0 fab4 	bl	800016c <__adddf3>
 800fc04:	4622      	mov	r2, r4
 800fc06:	462b      	mov	r3, r5
 800fc08:	f7f0 fc66 	bl	80004d8 <__aeabi_dmul>
 800fc0c:	a374      	add	r3, pc, #464	; (adr r3, 800fde0 <__ieee754_pow+0x6f8>)
 800fc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc12:	f7f0 faab 	bl	800016c <__adddf3>
 800fc16:	4622      	mov	r2, r4
 800fc18:	462b      	mov	r3, r5
 800fc1a:	f7f0 fc5d 	bl	80004d8 <__aeabi_dmul>
 800fc1e:	a372      	add	r3, pc, #456	; (adr r3, 800fde8 <__ieee754_pow+0x700>)
 800fc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc24:	f7f0 faa2 	bl	800016c <__adddf3>
 800fc28:	4622      	mov	r2, r4
 800fc2a:	462b      	mov	r3, r5
 800fc2c:	f7f0 fc54 	bl	80004d8 <__aeabi_dmul>
 800fc30:	a36f      	add	r3, pc, #444	; (adr r3, 800fdf0 <__ieee754_pow+0x708>)
 800fc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc36:	f7f0 fa99 	bl	800016c <__adddf3>
 800fc3a:	4622      	mov	r2, r4
 800fc3c:	4606      	mov	r6, r0
 800fc3e:	460f      	mov	r7, r1
 800fc40:	462b      	mov	r3, r5
 800fc42:	4620      	mov	r0, r4
 800fc44:	4629      	mov	r1, r5
 800fc46:	f7f0 fc47 	bl	80004d8 <__aeabi_dmul>
 800fc4a:	4602      	mov	r2, r0
 800fc4c:	460b      	mov	r3, r1
 800fc4e:	4630      	mov	r0, r6
 800fc50:	4639      	mov	r1, r7
 800fc52:	f7f0 fc41 	bl	80004d8 <__aeabi_dmul>
 800fc56:	4604      	mov	r4, r0
 800fc58:	460d      	mov	r5, r1
 800fc5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc5e:	4642      	mov	r2, r8
 800fc60:	464b      	mov	r3, r9
 800fc62:	f7f0 fa83 	bl	800016c <__adddf3>
 800fc66:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fc6a:	f7f0 fc35 	bl	80004d8 <__aeabi_dmul>
 800fc6e:	4622      	mov	r2, r4
 800fc70:	462b      	mov	r3, r5
 800fc72:	f7f0 fa7b 	bl	800016c <__adddf3>
 800fc76:	4642      	mov	r2, r8
 800fc78:	4606      	mov	r6, r0
 800fc7a:	460f      	mov	r7, r1
 800fc7c:	464b      	mov	r3, r9
 800fc7e:	4640      	mov	r0, r8
 800fc80:	4649      	mov	r1, r9
 800fc82:	f7f0 fc29 	bl	80004d8 <__aeabi_dmul>
 800fc86:	2200      	movs	r2, #0
 800fc88:	4b67      	ldr	r3, [pc, #412]	; (800fe28 <__ieee754_pow+0x740>)
 800fc8a:	4682      	mov	sl, r0
 800fc8c:	468b      	mov	fp, r1
 800fc8e:	f7f0 fa6d 	bl	800016c <__adddf3>
 800fc92:	4632      	mov	r2, r6
 800fc94:	463b      	mov	r3, r7
 800fc96:	f7f0 fa69 	bl	800016c <__adddf3>
 800fc9a:	9c04      	ldr	r4, [sp, #16]
 800fc9c:	460d      	mov	r5, r1
 800fc9e:	4622      	mov	r2, r4
 800fca0:	460b      	mov	r3, r1
 800fca2:	4640      	mov	r0, r8
 800fca4:	4649      	mov	r1, r9
 800fca6:	f7f0 fc17 	bl	80004d8 <__aeabi_dmul>
 800fcaa:	2200      	movs	r2, #0
 800fcac:	4680      	mov	r8, r0
 800fcae:	4689      	mov	r9, r1
 800fcb0:	4620      	mov	r0, r4
 800fcb2:	4629      	mov	r1, r5
 800fcb4:	4b5c      	ldr	r3, [pc, #368]	; (800fe28 <__ieee754_pow+0x740>)
 800fcb6:	f7f0 fa57 	bl	8000168 <__aeabi_dsub>
 800fcba:	4652      	mov	r2, sl
 800fcbc:	465b      	mov	r3, fp
 800fcbe:	f7f0 fa53 	bl	8000168 <__aeabi_dsub>
 800fcc2:	4602      	mov	r2, r0
 800fcc4:	460b      	mov	r3, r1
 800fcc6:	4630      	mov	r0, r6
 800fcc8:	4639      	mov	r1, r7
 800fcca:	f7f0 fa4d 	bl	8000168 <__aeabi_dsub>
 800fcce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fcd2:	f7f0 fc01 	bl	80004d8 <__aeabi_dmul>
 800fcd6:	4622      	mov	r2, r4
 800fcd8:	4606      	mov	r6, r0
 800fcda:	460f      	mov	r7, r1
 800fcdc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fce0:	462b      	mov	r3, r5
 800fce2:	f7f0 fbf9 	bl	80004d8 <__aeabi_dmul>
 800fce6:	4602      	mov	r2, r0
 800fce8:	460b      	mov	r3, r1
 800fcea:	4630      	mov	r0, r6
 800fcec:	4639      	mov	r1, r7
 800fcee:	f7f0 fa3d 	bl	800016c <__adddf3>
 800fcf2:	4606      	mov	r6, r0
 800fcf4:	460f      	mov	r7, r1
 800fcf6:	4602      	mov	r2, r0
 800fcf8:	460b      	mov	r3, r1
 800fcfa:	4640      	mov	r0, r8
 800fcfc:	4649      	mov	r1, r9
 800fcfe:	f7f0 fa35 	bl	800016c <__adddf3>
 800fd02:	a33d      	add	r3, pc, #244	; (adr r3, 800fdf8 <__ieee754_pow+0x710>)
 800fd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd08:	9c04      	ldr	r4, [sp, #16]
 800fd0a:	460d      	mov	r5, r1
 800fd0c:	4620      	mov	r0, r4
 800fd0e:	f7f0 fbe3 	bl	80004d8 <__aeabi_dmul>
 800fd12:	4642      	mov	r2, r8
 800fd14:	464b      	mov	r3, r9
 800fd16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fd1a:	4620      	mov	r0, r4
 800fd1c:	4629      	mov	r1, r5
 800fd1e:	f7f0 fa23 	bl	8000168 <__aeabi_dsub>
 800fd22:	4602      	mov	r2, r0
 800fd24:	460b      	mov	r3, r1
 800fd26:	4630      	mov	r0, r6
 800fd28:	4639      	mov	r1, r7
 800fd2a:	f7f0 fa1d 	bl	8000168 <__aeabi_dsub>
 800fd2e:	a334      	add	r3, pc, #208	; (adr r3, 800fe00 <__ieee754_pow+0x718>)
 800fd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd34:	f7f0 fbd0 	bl	80004d8 <__aeabi_dmul>
 800fd38:	a333      	add	r3, pc, #204	; (adr r3, 800fe08 <__ieee754_pow+0x720>)
 800fd3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd3e:	4606      	mov	r6, r0
 800fd40:	460f      	mov	r7, r1
 800fd42:	4620      	mov	r0, r4
 800fd44:	4629      	mov	r1, r5
 800fd46:	f7f0 fbc7 	bl	80004d8 <__aeabi_dmul>
 800fd4a:	4602      	mov	r2, r0
 800fd4c:	460b      	mov	r3, r1
 800fd4e:	4630      	mov	r0, r6
 800fd50:	4639      	mov	r1, r7
 800fd52:	f7f0 fa0b 	bl	800016c <__adddf3>
 800fd56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fd58:	4b34      	ldr	r3, [pc, #208]	; (800fe2c <__ieee754_pow+0x744>)
 800fd5a:	4413      	add	r3, r2
 800fd5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd60:	f7f0 fa04 	bl	800016c <__adddf3>
 800fd64:	4680      	mov	r8, r0
 800fd66:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800fd68:	4689      	mov	r9, r1
 800fd6a:	f7f0 fb4b 	bl	8000404 <__aeabi_i2d>
 800fd6e:	4604      	mov	r4, r0
 800fd70:	460d      	mov	r5, r1
 800fd72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fd74:	4b2e      	ldr	r3, [pc, #184]	; (800fe30 <__ieee754_pow+0x748>)
 800fd76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fd7a:	4413      	add	r3, r2
 800fd7c:	e9d3 6700 	ldrd	r6, r7, [r3]
 800fd80:	4642      	mov	r2, r8
 800fd82:	464b      	mov	r3, r9
 800fd84:	f7f0 f9f2 	bl	800016c <__adddf3>
 800fd88:	4632      	mov	r2, r6
 800fd8a:	463b      	mov	r3, r7
 800fd8c:	f7f0 f9ee 	bl	800016c <__adddf3>
 800fd90:	4622      	mov	r2, r4
 800fd92:	462b      	mov	r3, r5
 800fd94:	f7f0 f9ea 	bl	800016c <__adddf3>
 800fd98:	f8dd a010 	ldr.w	sl, [sp, #16]
 800fd9c:	4622      	mov	r2, r4
 800fd9e:	462b      	mov	r3, r5
 800fda0:	4650      	mov	r0, sl
 800fda2:	468b      	mov	fp, r1
 800fda4:	f7f0 f9e0 	bl	8000168 <__aeabi_dsub>
 800fda8:	4632      	mov	r2, r6
 800fdaa:	463b      	mov	r3, r7
 800fdac:	f7f0 f9dc 	bl	8000168 <__aeabi_dsub>
 800fdb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fdb4:	f7f0 f9d8 	bl	8000168 <__aeabi_dsub>
 800fdb8:	4602      	mov	r2, r0
 800fdba:	460b      	mov	r3, r1
 800fdbc:	4640      	mov	r0, r8
 800fdbe:	4649      	mov	r1, r9
 800fdc0:	e608      	b.n	800f9d4 <__ieee754_pow+0x2ec>
 800fdc2:	bf00      	nop
 800fdc4:	f3af 8000 	nop.w
 800fdc8:	4a454eef 	.word	0x4a454eef
 800fdcc:	3fca7e28 	.word	0x3fca7e28
 800fdd0:	93c9db65 	.word	0x93c9db65
 800fdd4:	3fcd864a 	.word	0x3fcd864a
 800fdd8:	a91d4101 	.word	0xa91d4101
 800fddc:	3fd17460 	.word	0x3fd17460
 800fde0:	518f264d 	.word	0x518f264d
 800fde4:	3fd55555 	.word	0x3fd55555
 800fde8:	db6fabff 	.word	0xdb6fabff
 800fdec:	3fdb6db6 	.word	0x3fdb6db6
 800fdf0:	33333303 	.word	0x33333303
 800fdf4:	3fe33333 	.word	0x3fe33333
 800fdf8:	e0000000 	.word	0xe0000000
 800fdfc:	3feec709 	.word	0x3feec709
 800fe00:	dc3a03fd 	.word	0xdc3a03fd
 800fe04:	3feec709 	.word	0x3feec709
 800fe08:	145b01f5 	.word	0x145b01f5
 800fe0c:	be3e2fe0 	.word	0xbe3e2fe0
 800fe10:	7ff00000 	.word	0x7ff00000
 800fe14:	43400000 	.word	0x43400000
 800fe18:	0003988e 	.word	0x0003988e
 800fe1c:	000bb679 	.word	0x000bb679
 800fe20:	08012080 	.word	0x08012080
 800fe24:	3ff00000 	.word	0x3ff00000
 800fe28:	40080000 	.word	0x40080000
 800fe2c:	080120a0 	.word	0x080120a0
 800fe30:	08012090 	.word	0x08012090
 800fe34:	2601      	movs	r6, #1
 800fe36:	e667      	b.n	800fb08 <__ieee754_pow+0x420>
 800fe38:	a39d      	add	r3, pc, #628	; (adr r3, 80100b0 <__ieee754_pow+0x9c8>)
 800fe3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe3e:	4640      	mov	r0, r8
 800fe40:	4649      	mov	r1, r9
 800fe42:	f7f0 f993 	bl	800016c <__adddf3>
 800fe46:	4622      	mov	r2, r4
 800fe48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fe4c:	462b      	mov	r3, r5
 800fe4e:	4650      	mov	r0, sl
 800fe50:	4639      	mov	r1, r7
 800fe52:	f7f0 f989 	bl	8000168 <__aeabi_dsub>
 800fe56:	4602      	mov	r2, r0
 800fe58:	460b      	mov	r3, r1
 800fe5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fe5e:	f7f0 fdcb 	bl	80009f8 <__aeabi_dcmpgt>
 800fe62:	2800      	cmp	r0, #0
 800fe64:	f47f ae01 	bne.w	800fa6a <__ieee754_pow+0x382>
 800fe68:	4aa5      	ldr	r2, [pc, #660]	; (8010100 <__ieee754_pow+0xa18>)
 800fe6a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800fe6e:	4293      	cmp	r3, r2
 800fe70:	f340 8103 	ble.w	801007a <__ieee754_pow+0x992>
 800fe74:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800fe78:	2000      	movs	r0, #0
 800fe7a:	151b      	asrs	r3, r3, #20
 800fe7c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800fe80:	fa4a f303 	asr.w	r3, sl, r3
 800fe84:	4433      	add	r3, r6
 800fe86:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800fe8a:	4f9e      	ldr	r7, [pc, #632]	; (8010104 <__ieee754_pow+0xa1c>)
 800fe8c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800fe90:	4117      	asrs	r7, r2
 800fe92:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800fe96:	ea23 0107 	bic.w	r1, r3, r7
 800fe9a:	f1c2 0214 	rsb	r2, r2, #20
 800fe9e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800fea2:	460b      	mov	r3, r1
 800fea4:	fa4a fa02 	asr.w	sl, sl, r2
 800fea8:	2e00      	cmp	r6, #0
 800feaa:	4602      	mov	r2, r0
 800feac:	4629      	mov	r1, r5
 800feae:	4620      	mov	r0, r4
 800feb0:	bfb8      	it	lt
 800feb2:	f1ca 0a00 	rsblt	sl, sl, #0
 800feb6:	f7f0 f957 	bl	8000168 <__aeabi_dsub>
 800feba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800febe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fec2:	2400      	movs	r4, #0
 800fec4:	4642      	mov	r2, r8
 800fec6:	464b      	mov	r3, r9
 800fec8:	f7f0 f950 	bl	800016c <__adddf3>
 800fecc:	a37a      	add	r3, pc, #488	; (adr r3, 80100b8 <__ieee754_pow+0x9d0>)
 800fece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fed2:	4620      	mov	r0, r4
 800fed4:	460d      	mov	r5, r1
 800fed6:	f7f0 faff 	bl	80004d8 <__aeabi_dmul>
 800feda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fede:	4606      	mov	r6, r0
 800fee0:	460f      	mov	r7, r1
 800fee2:	4620      	mov	r0, r4
 800fee4:	4629      	mov	r1, r5
 800fee6:	f7f0 f93f 	bl	8000168 <__aeabi_dsub>
 800feea:	4602      	mov	r2, r0
 800feec:	460b      	mov	r3, r1
 800feee:	4640      	mov	r0, r8
 800fef0:	4649      	mov	r1, r9
 800fef2:	f7f0 f939 	bl	8000168 <__aeabi_dsub>
 800fef6:	a372      	add	r3, pc, #456	; (adr r3, 80100c0 <__ieee754_pow+0x9d8>)
 800fef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fefc:	f7f0 faec 	bl	80004d8 <__aeabi_dmul>
 800ff00:	a371      	add	r3, pc, #452	; (adr r3, 80100c8 <__ieee754_pow+0x9e0>)
 800ff02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff06:	4680      	mov	r8, r0
 800ff08:	4689      	mov	r9, r1
 800ff0a:	4620      	mov	r0, r4
 800ff0c:	4629      	mov	r1, r5
 800ff0e:	f7f0 fae3 	bl	80004d8 <__aeabi_dmul>
 800ff12:	4602      	mov	r2, r0
 800ff14:	460b      	mov	r3, r1
 800ff16:	4640      	mov	r0, r8
 800ff18:	4649      	mov	r1, r9
 800ff1a:	f7f0 f927 	bl	800016c <__adddf3>
 800ff1e:	4604      	mov	r4, r0
 800ff20:	460d      	mov	r5, r1
 800ff22:	4602      	mov	r2, r0
 800ff24:	460b      	mov	r3, r1
 800ff26:	4630      	mov	r0, r6
 800ff28:	4639      	mov	r1, r7
 800ff2a:	f7f0 f91f 	bl	800016c <__adddf3>
 800ff2e:	4632      	mov	r2, r6
 800ff30:	463b      	mov	r3, r7
 800ff32:	4680      	mov	r8, r0
 800ff34:	4689      	mov	r9, r1
 800ff36:	f7f0 f917 	bl	8000168 <__aeabi_dsub>
 800ff3a:	4602      	mov	r2, r0
 800ff3c:	460b      	mov	r3, r1
 800ff3e:	4620      	mov	r0, r4
 800ff40:	4629      	mov	r1, r5
 800ff42:	f7f0 f911 	bl	8000168 <__aeabi_dsub>
 800ff46:	4642      	mov	r2, r8
 800ff48:	4606      	mov	r6, r0
 800ff4a:	460f      	mov	r7, r1
 800ff4c:	464b      	mov	r3, r9
 800ff4e:	4640      	mov	r0, r8
 800ff50:	4649      	mov	r1, r9
 800ff52:	f7f0 fac1 	bl	80004d8 <__aeabi_dmul>
 800ff56:	a35e      	add	r3, pc, #376	; (adr r3, 80100d0 <__ieee754_pow+0x9e8>)
 800ff58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff5c:	4604      	mov	r4, r0
 800ff5e:	460d      	mov	r5, r1
 800ff60:	f7f0 faba 	bl	80004d8 <__aeabi_dmul>
 800ff64:	a35c      	add	r3, pc, #368	; (adr r3, 80100d8 <__ieee754_pow+0x9f0>)
 800ff66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff6a:	f7f0 f8fd 	bl	8000168 <__aeabi_dsub>
 800ff6e:	4622      	mov	r2, r4
 800ff70:	462b      	mov	r3, r5
 800ff72:	f7f0 fab1 	bl	80004d8 <__aeabi_dmul>
 800ff76:	a35a      	add	r3, pc, #360	; (adr r3, 80100e0 <__ieee754_pow+0x9f8>)
 800ff78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff7c:	f7f0 f8f6 	bl	800016c <__adddf3>
 800ff80:	4622      	mov	r2, r4
 800ff82:	462b      	mov	r3, r5
 800ff84:	f7f0 faa8 	bl	80004d8 <__aeabi_dmul>
 800ff88:	a357      	add	r3, pc, #348	; (adr r3, 80100e8 <__ieee754_pow+0xa00>)
 800ff8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff8e:	f7f0 f8eb 	bl	8000168 <__aeabi_dsub>
 800ff92:	4622      	mov	r2, r4
 800ff94:	462b      	mov	r3, r5
 800ff96:	f7f0 fa9f 	bl	80004d8 <__aeabi_dmul>
 800ff9a:	a355      	add	r3, pc, #340	; (adr r3, 80100f0 <__ieee754_pow+0xa08>)
 800ff9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa0:	f7f0 f8e4 	bl	800016c <__adddf3>
 800ffa4:	4622      	mov	r2, r4
 800ffa6:	462b      	mov	r3, r5
 800ffa8:	f7f0 fa96 	bl	80004d8 <__aeabi_dmul>
 800ffac:	4602      	mov	r2, r0
 800ffae:	460b      	mov	r3, r1
 800ffb0:	4640      	mov	r0, r8
 800ffb2:	4649      	mov	r1, r9
 800ffb4:	f7f0 f8d8 	bl	8000168 <__aeabi_dsub>
 800ffb8:	4604      	mov	r4, r0
 800ffba:	460d      	mov	r5, r1
 800ffbc:	4602      	mov	r2, r0
 800ffbe:	460b      	mov	r3, r1
 800ffc0:	4640      	mov	r0, r8
 800ffc2:	4649      	mov	r1, r9
 800ffc4:	f7f0 fa88 	bl	80004d8 <__aeabi_dmul>
 800ffc8:	2200      	movs	r2, #0
 800ffca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ffce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ffd2:	4620      	mov	r0, r4
 800ffd4:	4629      	mov	r1, r5
 800ffd6:	f7f0 f8c7 	bl	8000168 <__aeabi_dsub>
 800ffda:	4602      	mov	r2, r0
 800ffdc:	460b      	mov	r3, r1
 800ffde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffe2:	f7f0 fba3 	bl	800072c <__aeabi_ddiv>
 800ffe6:	4632      	mov	r2, r6
 800ffe8:	4604      	mov	r4, r0
 800ffea:	460d      	mov	r5, r1
 800ffec:	463b      	mov	r3, r7
 800ffee:	4640      	mov	r0, r8
 800fff0:	4649      	mov	r1, r9
 800fff2:	f7f0 fa71 	bl	80004d8 <__aeabi_dmul>
 800fff6:	4632      	mov	r2, r6
 800fff8:	463b      	mov	r3, r7
 800fffa:	f7f0 f8b7 	bl	800016c <__adddf3>
 800fffe:	4602      	mov	r2, r0
 8010000:	460b      	mov	r3, r1
 8010002:	4620      	mov	r0, r4
 8010004:	4629      	mov	r1, r5
 8010006:	f7f0 f8af 	bl	8000168 <__aeabi_dsub>
 801000a:	4642      	mov	r2, r8
 801000c:	464b      	mov	r3, r9
 801000e:	f7f0 f8ab 	bl	8000168 <__aeabi_dsub>
 8010012:	4602      	mov	r2, r0
 8010014:	460b      	mov	r3, r1
 8010016:	2000      	movs	r0, #0
 8010018:	493b      	ldr	r1, [pc, #236]	; (8010108 <__ieee754_pow+0xa20>)
 801001a:	f7f0 f8a5 	bl	8000168 <__aeabi_dsub>
 801001e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8010022:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010026:	da2b      	bge.n	8010080 <__ieee754_pow+0x998>
 8010028:	4652      	mov	r2, sl
 801002a:	f001 f8e9 	bl	8011200 <scalbn>
 801002e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010032:	f7ff bbf2 	b.w	800f81a <__ieee754_pow+0x132>
 8010036:	4b35      	ldr	r3, [pc, #212]	; (801010c <__ieee754_pow+0xa24>)
 8010038:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 801003c:	429f      	cmp	r7, r3
 801003e:	f77f af13 	ble.w	800fe68 <__ieee754_pow+0x780>
 8010042:	4b33      	ldr	r3, [pc, #204]	; (8010110 <__ieee754_pow+0xa28>)
 8010044:	440b      	add	r3, r1
 8010046:	4303      	orrs	r3, r0
 8010048:	d00b      	beq.n	8010062 <__ieee754_pow+0x97a>
 801004a:	a32b      	add	r3, pc, #172	; (adr r3, 80100f8 <__ieee754_pow+0xa10>)
 801004c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010050:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010054:	f7f0 fa40 	bl	80004d8 <__aeabi_dmul>
 8010058:	a327      	add	r3, pc, #156	; (adr r3, 80100f8 <__ieee754_pow+0xa10>)
 801005a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801005e:	f7ff bbdc 	b.w	800f81a <__ieee754_pow+0x132>
 8010062:	4622      	mov	r2, r4
 8010064:	462b      	mov	r3, r5
 8010066:	f7f0 f87f 	bl	8000168 <__aeabi_dsub>
 801006a:	4642      	mov	r2, r8
 801006c:	464b      	mov	r3, r9
 801006e:	f7f0 fcb9 	bl	80009e4 <__aeabi_dcmpge>
 8010072:	2800      	cmp	r0, #0
 8010074:	f43f aef8 	beq.w	800fe68 <__ieee754_pow+0x780>
 8010078:	e7e7      	b.n	801004a <__ieee754_pow+0x962>
 801007a:	f04f 0a00 	mov.w	sl, #0
 801007e:	e71e      	b.n	800febe <__ieee754_pow+0x7d6>
 8010080:	4621      	mov	r1, r4
 8010082:	e7d4      	b.n	801002e <__ieee754_pow+0x946>
 8010084:	f04f 0b00 	mov.w	fp, #0
 8010088:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010108 <__ieee754_pow+0xa20>
 801008c:	f7ff bbb0 	b.w	800f7f0 <__ieee754_pow+0x108>
 8010090:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8010094:	f7ff bbac 	b.w	800f7f0 <__ieee754_pow+0x108>
 8010098:	4638      	mov	r0, r7
 801009a:	4641      	mov	r1, r8
 801009c:	f7ff bbbf 	b.w	800f81e <__ieee754_pow+0x136>
 80100a0:	9200      	str	r2, [sp, #0]
 80100a2:	f7ff bb7f 	b.w	800f7a4 <__ieee754_pow+0xbc>
 80100a6:	2300      	movs	r3, #0
 80100a8:	f7ff bb69 	b.w	800f77e <__ieee754_pow+0x96>
 80100ac:	f3af 8000 	nop.w
 80100b0:	652b82fe 	.word	0x652b82fe
 80100b4:	3c971547 	.word	0x3c971547
 80100b8:	00000000 	.word	0x00000000
 80100bc:	3fe62e43 	.word	0x3fe62e43
 80100c0:	fefa39ef 	.word	0xfefa39ef
 80100c4:	3fe62e42 	.word	0x3fe62e42
 80100c8:	0ca86c39 	.word	0x0ca86c39
 80100cc:	be205c61 	.word	0xbe205c61
 80100d0:	72bea4d0 	.word	0x72bea4d0
 80100d4:	3e663769 	.word	0x3e663769
 80100d8:	c5d26bf1 	.word	0xc5d26bf1
 80100dc:	3ebbbd41 	.word	0x3ebbbd41
 80100e0:	af25de2c 	.word	0xaf25de2c
 80100e4:	3f11566a 	.word	0x3f11566a
 80100e8:	16bebd93 	.word	0x16bebd93
 80100ec:	3f66c16c 	.word	0x3f66c16c
 80100f0:	5555553e 	.word	0x5555553e
 80100f4:	3fc55555 	.word	0x3fc55555
 80100f8:	c2f8f359 	.word	0xc2f8f359
 80100fc:	01a56e1f 	.word	0x01a56e1f
 8010100:	3fe00000 	.word	0x3fe00000
 8010104:	000fffff 	.word	0x000fffff
 8010108:	3ff00000 	.word	0x3ff00000
 801010c:	4090cbff 	.word	0x4090cbff
 8010110:	3f6f3400 	.word	0x3f6f3400
 8010114:	00000000 	.word	0x00000000

08010118 <__ieee754_rem_pio2>:
 8010118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801011c:	4614      	mov	r4, r2
 801011e:	4ac4      	ldr	r2, [pc, #784]	; (8010430 <__ieee754_rem_pio2+0x318>)
 8010120:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8010124:	b08d      	sub	sp, #52	; 0x34
 8010126:	4592      	cmp	sl, r2
 8010128:	9104      	str	r1, [sp, #16]
 801012a:	dc07      	bgt.n	801013c <__ieee754_rem_pio2+0x24>
 801012c:	2200      	movs	r2, #0
 801012e:	2300      	movs	r3, #0
 8010130:	e9c4 0100 	strd	r0, r1, [r4]
 8010134:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8010138:	2500      	movs	r5, #0
 801013a:	e024      	b.n	8010186 <__ieee754_rem_pio2+0x6e>
 801013c:	4abd      	ldr	r2, [pc, #756]	; (8010434 <__ieee754_rem_pio2+0x31c>)
 801013e:	4592      	cmp	sl, r2
 8010140:	dc72      	bgt.n	8010228 <__ieee754_rem_pio2+0x110>
 8010142:	9b04      	ldr	r3, [sp, #16]
 8010144:	4dbc      	ldr	r5, [pc, #752]	; (8010438 <__ieee754_rem_pio2+0x320>)
 8010146:	2b00      	cmp	r3, #0
 8010148:	a3ab      	add	r3, pc, #684	; (adr r3, 80103f8 <__ieee754_rem_pio2+0x2e0>)
 801014a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801014e:	dd36      	ble.n	80101be <__ieee754_rem_pio2+0xa6>
 8010150:	f7f0 f80a 	bl	8000168 <__aeabi_dsub>
 8010154:	45aa      	cmp	sl, r5
 8010156:	4606      	mov	r6, r0
 8010158:	460f      	mov	r7, r1
 801015a:	d018      	beq.n	801018e <__ieee754_rem_pio2+0x76>
 801015c:	a3a8      	add	r3, pc, #672	; (adr r3, 8010400 <__ieee754_rem_pio2+0x2e8>)
 801015e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010162:	f7f0 f801 	bl	8000168 <__aeabi_dsub>
 8010166:	4602      	mov	r2, r0
 8010168:	460b      	mov	r3, r1
 801016a:	4630      	mov	r0, r6
 801016c:	e9c4 2300 	strd	r2, r3, [r4]
 8010170:	4639      	mov	r1, r7
 8010172:	f7ef fff9 	bl	8000168 <__aeabi_dsub>
 8010176:	a3a2      	add	r3, pc, #648	; (adr r3, 8010400 <__ieee754_rem_pio2+0x2e8>)
 8010178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801017c:	f7ef fff4 	bl	8000168 <__aeabi_dsub>
 8010180:	2501      	movs	r5, #1
 8010182:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010186:	4628      	mov	r0, r5
 8010188:	b00d      	add	sp, #52	; 0x34
 801018a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801018e:	a39e      	add	r3, pc, #632	; (adr r3, 8010408 <__ieee754_rem_pio2+0x2f0>)
 8010190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010194:	f7ef ffe8 	bl	8000168 <__aeabi_dsub>
 8010198:	a39d      	add	r3, pc, #628	; (adr r3, 8010410 <__ieee754_rem_pio2+0x2f8>)
 801019a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801019e:	4606      	mov	r6, r0
 80101a0:	460f      	mov	r7, r1
 80101a2:	f7ef ffe1 	bl	8000168 <__aeabi_dsub>
 80101a6:	4602      	mov	r2, r0
 80101a8:	460b      	mov	r3, r1
 80101aa:	4630      	mov	r0, r6
 80101ac:	e9c4 2300 	strd	r2, r3, [r4]
 80101b0:	4639      	mov	r1, r7
 80101b2:	f7ef ffd9 	bl	8000168 <__aeabi_dsub>
 80101b6:	a396      	add	r3, pc, #600	; (adr r3, 8010410 <__ieee754_rem_pio2+0x2f8>)
 80101b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101bc:	e7de      	b.n	801017c <__ieee754_rem_pio2+0x64>
 80101be:	f7ef ffd5 	bl	800016c <__adddf3>
 80101c2:	45aa      	cmp	sl, r5
 80101c4:	4606      	mov	r6, r0
 80101c6:	460f      	mov	r7, r1
 80101c8:	d016      	beq.n	80101f8 <__ieee754_rem_pio2+0xe0>
 80101ca:	a38d      	add	r3, pc, #564	; (adr r3, 8010400 <__ieee754_rem_pio2+0x2e8>)
 80101cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d0:	f7ef ffcc 	bl	800016c <__adddf3>
 80101d4:	4602      	mov	r2, r0
 80101d6:	460b      	mov	r3, r1
 80101d8:	4630      	mov	r0, r6
 80101da:	e9c4 2300 	strd	r2, r3, [r4]
 80101de:	4639      	mov	r1, r7
 80101e0:	f7ef ffc2 	bl	8000168 <__aeabi_dsub>
 80101e4:	a386      	add	r3, pc, #536	; (adr r3, 8010400 <__ieee754_rem_pio2+0x2e8>)
 80101e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ea:	f7ef ffbf 	bl	800016c <__adddf3>
 80101ee:	f04f 35ff 	mov.w	r5, #4294967295
 80101f2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80101f6:	e7c6      	b.n	8010186 <__ieee754_rem_pio2+0x6e>
 80101f8:	a383      	add	r3, pc, #524	; (adr r3, 8010408 <__ieee754_rem_pio2+0x2f0>)
 80101fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101fe:	f7ef ffb5 	bl	800016c <__adddf3>
 8010202:	a383      	add	r3, pc, #524	; (adr r3, 8010410 <__ieee754_rem_pio2+0x2f8>)
 8010204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010208:	4606      	mov	r6, r0
 801020a:	460f      	mov	r7, r1
 801020c:	f7ef ffae 	bl	800016c <__adddf3>
 8010210:	4602      	mov	r2, r0
 8010212:	460b      	mov	r3, r1
 8010214:	4630      	mov	r0, r6
 8010216:	e9c4 2300 	strd	r2, r3, [r4]
 801021a:	4639      	mov	r1, r7
 801021c:	f7ef ffa4 	bl	8000168 <__aeabi_dsub>
 8010220:	a37b      	add	r3, pc, #492	; (adr r3, 8010410 <__ieee754_rem_pio2+0x2f8>)
 8010222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010226:	e7e0      	b.n	80101ea <__ieee754_rem_pio2+0xd2>
 8010228:	4a84      	ldr	r2, [pc, #528]	; (801043c <__ieee754_rem_pio2+0x324>)
 801022a:	4592      	cmp	sl, r2
 801022c:	f300 80d5 	bgt.w	80103da <__ieee754_rem_pio2+0x2c2>
 8010230:	f000 fecc 	bl	8010fcc <fabs>
 8010234:	a378      	add	r3, pc, #480	; (adr r3, 8010418 <__ieee754_rem_pio2+0x300>)
 8010236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801023a:	4606      	mov	r6, r0
 801023c:	460f      	mov	r7, r1
 801023e:	f7f0 f94b 	bl	80004d8 <__aeabi_dmul>
 8010242:	2200      	movs	r2, #0
 8010244:	4b7e      	ldr	r3, [pc, #504]	; (8010440 <__ieee754_rem_pio2+0x328>)
 8010246:	f7ef ff91 	bl	800016c <__adddf3>
 801024a:	f7f0 fbf5 	bl	8000a38 <__aeabi_d2iz>
 801024e:	4605      	mov	r5, r0
 8010250:	f7f0 f8d8 	bl	8000404 <__aeabi_i2d>
 8010254:	4602      	mov	r2, r0
 8010256:	460b      	mov	r3, r1
 8010258:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801025c:	a366      	add	r3, pc, #408	; (adr r3, 80103f8 <__ieee754_rem_pio2+0x2e0>)
 801025e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010262:	f7f0 f939 	bl	80004d8 <__aeabi_dmul>
 8010266:	4602      	mov	r2, r0
 8010268:	460b      	mov	r3, r1
 801026a:	4630      	mov	r0, r6
 801026c:	4639      	mov	r1, r7
 801026e:	f7ef ff7b 	bl	8000168 <__aeabi_dsub>
 8010272:	a363      	add	r3, pc, #396	; (adr r3, 8010400 <__ieee754_rem_pio2+0x2e8>)
 8010274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010278:	4680      	mov	r8, r0
 801027a:	4689      	mov	r9, r1
 801027c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010280:	f7f0 f92a 	bl	80004d8 <__aeabi_dmul>
 8010284:	2d1f      	cmp	r5, #31
 8010286:	4606      	mov	r6, r0
 8010288:	460f      	mov	r7, r1
 801028a:	dc0e      	bgt.n	80102aa <__ieee754_rem_pio2+0x192>
 801028c:	4b6d      	ldr	r3, [pc, #436]	; (8010444 <__ieee754_rem_pio2+0x32c>)
 801028e:	1e6a      	subs	r2, r5, #1
 8010290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010294:	4553      	cmp	r3, sl
 8010296:	d008      	beq.n	80102aa <__ieee754_rem_pio2+0x192>
 8010298:	4632      	mov	r2, r6
 801029a:	463b      	mov	r3, r7
 801029c:	4640      	mov	r0, r8
 801029e:	4649      	mov	r1, r9
 80102a0:	f7ef ff62 	bl	8000168 <__aeabi_dsub>
 80102a4:	e9c4 0100 	strd	r0, r1, [r4]
 80102a8:	e013      	b.n	80102d2 <__ieee754_rem_pio2+0x1ba>
 80102aa:	463b      	mov	r3, r7
 80102ac:	4632      	mov	r2, r6
 80102ae:	4640      	mov	r0, r8
 80102b0:	4649      	mov	r1, r9
 80102b2:	f7ef ff59 	bl	8000168 <__aeabi_dsub>
 80102b6:	ea4f 532a 	mov.w	r3, sl, asr #20
 80102ba:	9305      	str	r3, [sp, #20]
 80102bc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80102c0:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 80102c4:	f1ba 0f10 	cmp.w	sl, #16
 80102c8:	dc1f      	bgt.n	801030a <__ieee754_rem_pio2+0x1f2>
 80102ca:	4602      	mov	r2, r0
 80102cc:	460b      	mov	r3, r1
 80102ce:	e9c4 2300 	strd	r2, r3, [r4]
 80102d2:	e9d4 2a00 	ldrd	r2, sl, [r4]
 80102d6:	4640      	mov	r0, r8
 80102d8:	4653      	mov	r3, sl
 80102da:	4649      	mov	r1, r9
 80102dc:	f7ef ff44 	bl	8000168 <__aeabi_dsub>
 80102e0:	4632      	mov	r2, r6
 80102e2:	463b      	mov	r3, r7
 80102e4:	f7ef ff40 	bl	8000168 <__aeabi_dsub>
 80102e8:	460b      	mov	r3, r1
 80102ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80102ee:	9904      	ldr	r1, [sp, #16]
 80102f0:	4602      	mov	r2, r0
 80102f2:	2900      	cmp	r1, #0
 80102f4:	f6bf af47 	bge.w	8010186 <__ieee754_rem_pio2+0x6e>
 80102f8:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 80102fc:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8010300:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010304:	60e3      	str	r3, [r4, #12]
 8010306:	426d      	negs	r5, r5
 8010308:	e73d      	b.n	8010186 <__ieee754_rem_pio2+0x6e>
 801030a:	a33f      	add	r3, pc, #252	; (adr r3, 8010408 <__ieee754_rem_pio2+0x2f0>)
 801030c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010310:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010314:	f7f0 f8e0 	bl	80004d8 <__aeabi_dmul>
 8010318:	4606      	mov	r6, r0
 801031a:	460f      	mov	r7, r1
 801031c:	4602      	mov	r2, r0
 801031e:	460b      	mov	r3, r1
 8010320:	4640      	mov	r0, r8
 8010322:	4649      	mov	r1, r9
 8010324:	f7ef ff20 	bl	8000168 <__aeabi_dsub>
 8010328:	4602      	mov	r2, r0
 801032a:	460b      	mov	r3, r1
 801032c:	4682      	mov	sl, r0
 801032e:	468b      	mov	fp, r1
 8010330:	4640      	mov	r0, r8
 8010332:	4649      	mov	r1, r9
 8010334:	f7ef ff18 	bl	8000168 <__aeabi_dsub>
 8010338:	4632      	mov	r2, r6
 801033a:	463b      	mov	r3, r7
 801033c:	f7ef ff14 	bl	8000168 <__aeabi_dsub>
 8010340:	a333      	add	r3, pc, #204	; (adr r3, 8010410 <__ieee754_rem_pio2+0x2f8>)
 8010342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010346:	4606      	mov	r6, r0
 8010348:	460f      	mov	r7, r1
 801034a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801034e:	f7f0 f8c3 	bl	80004d8 <__aeabi_dmul>
 8010352:	4632      	mov	r2, r6
 8010354:	463b      	mov	r3, r7
 8010356:	f7ef ff07 	bl	8000168 <__aeabi_dsub>
 801035a:	4602      	mov	r2, r0
 801035c:	460b      	mov	r3, r1
 801035e:	4606      	mov	r6, r0
 8010360:	460f      	mov	r7, r1
 8010362:	4650      	mov	r0, sl
 8010364:	4659      	mov	r1, fp
 8010366:	f7ef feff 	bl	8000168 <__aeabi_dsub>
 801036a:	9a05      	ldr	r2, [sp, #20]
 801036c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010370:	1ad3      	subs	r3, r2, r3
 8010372:	2b31      	cmp	r3, #49	; 0x31
 8010374:	dc06      	bgt.n	8010384 <__ieee754_rem_pio2+0x26c>
 8010376:	4602      	mov	r2, r0
 8010378:	460b      	mov	r3, r1
 801037a:	46d0      	mov	r8, sl
 801037c:	46d9      	mov	r9, fp
 801037e:	e9c4 2300 	strd	r2, r3, [r4]
 8010382:	e7a6      	b.n	80102d2 <__ieee754_rem_pio2+0x1ba>
 8010384:	a326      	add	r3, pc, #152	; (adr r3, 8010420 <__ieee754_rem_pio2+0x308>)
 8010386:	e9d3 2300 	ldrd	r2, r3, [r3]
 801038a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801038e:	f7f0 f8a3 	bl	80004d8 <__aeabi_dmul>
 8010392:	4606      	mov	r6, r0
 8010394:	460f      	mov	r7, r1
 8010396:	4602      	mov	r2, r0
 8010398:	460b      	mov	r3, r1
 801039a:	4650      	mov	r0, sl
 801039c:	4659      	mov	r1, fp
 801039e:	f7ef fee3 	bl	8000168 <__aeabi_dsub>
 80103a2:	4602      	mov	r2, r0
 80103a4:	460b      	mov	r3, r1
 80103a6:	4680      	mov	r8, r0
 80103a8:	4689      	mov	r9, r1
 80103aa:	4650      	mov	r0, sl
 80103ac:	4659      	mov	r1, fp
 80103ae:	f7ef fedb 	bl	8000168 <__aeabi_dsub>
 80103b2:	4632      	mov	r2, r6
 80103b4:	463b      	mov	r3, r7
 80103b6:	f7ef fed7 	bl	8000168 <__aeabi_dsub>
 80103ba:	a31b      	add	r3, pc, #108	; (adr r3, 8010428 <__ieee754_rem_pio2+0x310>)
 80103bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103c0:	4606      	mov	r6, r0
 80103c2:	460f      	mov	r7, r1
 80103c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80103c8:	f7f0 f886 	bl	80004d8 <__aeabi_dmul>
 80103cc:	4632      	mov	r2, r6
 80103ce:	463b      	mov	r3, r7
 80103d0:	f7ef feca 	bl	8000168 <__aeabi_dsub>
 80103d4:	4606      	mov	r6, r0
 80103d6:	460f      	mov	r7, r1
 80103d8:	e75e      	b.n	8010298 <__ieee754_rem_pio2+0x180>
 80103da:	4a1b      	ldr	r2, [pc, #108]	; (8010448 <__ieee754_rem_pio2+0x330>)
 80103dc:	4592      	cmp	sl, r2
 80103de:	dd35      	ble.n	801044c <__ieee754_rem_pio2+0x334>
 80103e0:	4602      	mov	r2, r0
 80103e2:	460b      	mov	r3, r1
 80103e4:	f7ef fec0 	bl	8000168 <__aeabi_dsub>
 80103e8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80103ec:	e9c4 0100 	strd	r0, r1, [r4]
 80103f0:	e6a2      	b.n	8010138 <__ieee754_rem_pio2+0x20>
 80103f2:	bf00      	nop
 80103f4:	f3af 8000 	nop.w
 80103f8:	54400000 	.word	0x54400000
 80103fc:	3ff921fb 	.word	0x3ff921fb
 8010400:	1a626331 	.word	0x1a626331
 8010404:	3dd0b461 	.word	0x3dd0b461
 8010408:	1a600000 	.word	0x1a600000
 801040c:	3dd0b461 	.word	0x3dd0b461
 8010410:	2e037073 	.word	0x2e037073
 8010414:	3ba3198a 	.word	0x3ba3198a
 8010418:	6dc9c883 	.word	0x6dc9c883
 801041c:	3fe45f30 	.word	0x3fe45f30
 8010420:	2e000000 	.word	0x2e000000
 8010424:	3ba3198a 	.word	0x3ba3198a
 8010428:	252049c1 	.word	0x252049c1
 801042c:	397b839a 	.word	0x397b839a
 8010430:	3fe921fb 	.word	0x3fe921fb
 8010434:	4002d97b 	.word	0x4002d97b
 8010438:	3ff921fb 	.word	0x3ff921fb
 801043c:	413921fb 	.word	0x413921fb
 8010440:	3fe00000 	.word	0x3fe00000
 8010444:	080120b0 	.word	0x080120b0
 8010448:	7fefffff 	.word	0x7fefffff
 801044c:	ea4f 552a 	mov.w	r5, sl, asr #20
 8010450:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8010454:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8010458:	460f      	mov	r7, r1
 801045a:	4606      	mov	r6, r0
 801045c:	f7f0 faec 	bl	8000a38 <__aeabi_d2iz>
 8010460:	f7ef ffd0 	bl	8000404 <__aeabi_i2d>
 8010464:	4602      	mov	r2, r0
 8010466:	460b      	mov	r3, r1
 8010468:	4630      	mov	r0, r6
 801046a:	4639      	mov	r1, r7
 801046c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010470:	f7ef fe7a 	bl	8000168 <__aeabi_dsub>
 8010474:	2200      	movs	r2, #0
 8010476:	4b1e      	ldr	r3, [pc, #120]	; (80104f0 <__ieee754_rem_pio2+0x3d8>)
 8010478:	f7f0 f82e 	bl	80004d8 <__aeabi_dmul>
 801047c:	460f      	mov	r7, r1
 801047e:	4606      	mov	r6, r0
 8010480:	f7f0 fada 	bl	8000a38 <__aeabi_d2iz>
 8010484:	f7ef ffbe 	bl	8000404 <__aeabi_i2d>
 8010488:	4602      	mov	r2, r0
 801048a:	460b      	mov	r3, r1
 801048c:	4630      	mov	r0, r6
 801048e:	4639      	mov	r1, r7
 8010490:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010494:	f7ef fe68 	bl	8000168 <__aeabi_dsub>
 8010498:	2200      	movs	r2, #0
 801049a:	4b15      	ldr	r3, [pc, #84]	; (80104f0 <__ieee754_rem_pio2+0x3d8>)
 801049c:	f7f0 f81c 	bl	80004d8 <__aeabi_dmul>
 80104a0:	f04f 0803 	mov.w	r8, #3
 80104a4:	2600      	movs	r6, #0
 80104a6:	2700      	movs	r7, #0
 80104a8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80104ac:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 80104b0:	4632      	mov	r2, r6
 80104b2:	e879 0102 	ldrd	r0, r1, [r9], #-8
 80104b6:	463b      	mov	r3, r7
 80104b8:	46c2      	mov	sl, r8
 80104ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80104be:	f7f0 fa73 	bl	80009a8 <__aeabi_dcmpeq>
 80104c2:	2800      	cmp	r0, #0
 80104c4:	d1f4      	bne.n	80104b0 <__ieee754_rem_pio2+0x398>
 80104c6:	4b0b      	ldr	r3, [pc, #44]	; (80104f4 <__ieee754_rem_pio2+0x3dc>)
 80104c8:	462a      	mov	r2, r5
 80104ca:	9301      	str	r3, [sp, #4]
 80104cc:	2302      	movs	r3, #2
 80104ce:	4621      	mov	r1, r4
 80104d0:	9300      	str	r3, [sp, #0]
 80104d2:	a806      	add	r0, sp, #24
 80104d4:	4653      	mov	r3, sl
 80104d6:	f000 f979 	bl	80107cc <__kernel_rem_pio2>
 80104da:	9b04      	ldr	r3, [sp, #16]
 80104dc:	4605      	mov	r5, r0
 80104de:	2b00      	cmp	r3, #0
 80104e0:	f6bf ae51 	bge.w	8010186 <__ieee754_rem_pio2+0x6e>
 80104e4:	6863      	ldr	r3, [r4, #4]
 80104e6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80104ea:	6063      	str	r3, [r4, #4]
 80104ec:	68e3      	ldr	r3, [r4, #12]
 80104ee:	e707      	b.n	8010300 <__ieee754_rem_pio2+0x1e8>
 80104f0:	41700000 	.word	0x41700000
 80104f4:	08012130 	.word	0x08012130

080104f8 <__ieee754_sqrt>:
 80104f8:	f8df c150 	ldr.w	ip, [pc, #336]	; 801064c <__ieee754_sqrt+0x154>
 80104fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010500:	ea3c 0c01 	bics.w	ip, ip, r1
 8010504:	460b      	mov	r3, r1
 8010506:	4606      	mov	r6, r0
 8010508:	460d      	mov	r5, r1
 801050a:	460a      	mov	r2, r1
 801050c:	4607      	mov	r7, r0
 801050e:	4604      	mov	r4, r0
 8010510:	d10e      	bne.n	8010530 <__ieee754_sqrt+0x38>
 8010512:	4602      	mov	r2, r0
 8010514:	f7ef ffe0 	bl	80004d8 <__aeabi_dmul>
 8010518:	4602      	mov	r2, r0
 801051a:	460b      	mov	r3, r1
 801051c:	4630      	mov	r0, r6
 801051e:	4629      	mov	r1, r5
 8010520:	f7ef fe24 	bl	800016c <__adddf3>
 8010524:	4606      	mov	r6, r0
 8010526:	460d      	mov	r5, r1
 8010528:	4630      	mov	r0, r6
 801052a:	4629      	mov	r1, r5
 801052c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010530:	2900      	cmp	r1, #0
 8010532:	dc0d      	bgt.n	8010550 <__ieee754_sqrt+0x58>
 8010534:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8010538:	ea5c 0707 	orrs.w	r7, ip, r7
 801053c:	d0f4      	beq.n	8010528 <__ieee754_sqrt+0x30>
 801053e:	b139      	cbz	r1, 8010550 <__ieee754_sqrt+0x58>
 8010540:	4602      	mov	r2, r0
 8010542:	f7ef fe11 	bl	8000168 <__aeabi_dsub>
 8010546:	4602      	mov	r2, r0
 8010548:	460b      	mov	r3, r1
 801054a:	f7f0 f8ef 	bl	800072c <__aeabi_ddiv>
 801054e:	e7e9      	b.n	8010524 <__ieee754_sqrt+0x2c>
 8010550:	1512      	asrs	r2, r2, #20
 8010552:	d074      	beq.n	801063e <__ieee754_sqrt+0x146>
 8010554:	2000      	movs	r0, #0
 8010556:	07d5      	lsls	r5, r2, #31
 8010558:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801055c:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8010560:	bf5e      	ittt	pl
 8010562:	0fe3      	lsrpl	r3, r4, #31
 8010564:	0064      	lslpl	r4, r4, #1
 8010566:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 801056a:	0fe3      	lsrs	r3, r4, #31
 801056c:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8010570:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8010574:	2516      	movs	r5, #22
 8010576:	4601      	mov	r1, r0
 8010578:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801057c:	1076      	asrs	r6, r6, #1
 801057e:	0064      	lsls	r4, r4, #1
 8010580:	188f      	adds	r7, r1, r2
 8010582:	429f      	cmp	r7, r3
 8010584:	bfde      	ittt	le
 8010586:	1bdb      	suble	r3, r3, r7
 8010588:	18b9      	addle	r1, r7, r2
 801058a:	1880      	addle	r0, r0, r2
 801058c:	005b      	lsls	r3, r3, #1
 801058e:	3d01      	subs	r5, #1
 8010590:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8010594:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010598:	ea4f 0444 	mov.w	r4, r4, lsl #1
 801059c:	d1f0      	bne.n	8010580 <__ieee754_sqrt+0x88>
 801059e:	462a      	mov	r2, r5
 80105a0:	f04f 0e20 	mov.w	lr, #32
 80105a4:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 80105a8:	428b      	cmp	r3, r1
 80105aa:	eb07 0c05 	add.w	ip, r7, r5
 80105ae:	dc02      	bgt.n	80105b6 <__ieee754_sqrt+0xbe>
 80105b0:	d113      	bne.n	80105da <__ieee754_sqrt+0xe2>
 80105b2:	45a4      	cmp	ip, r4
 80105b4:	d811      	bhi.n	80105da <__ieee754_sqrt+0xe2>
 80105b6:	f1bc 0f00 	cmp.w	ip, #0
 80105ba:	eb0c 0507 	add.w	r5, ip, r7
 80105be:	da43      	bge.n	8010648 <__ieee754_sqrt+0x150>
 80105c0:	2d00      	cmp	r5, #0
 80105c2:	db41      	blt.n	8010648 <__ieee754_sqrt+0x150>
 80105c4:	f101 0801 	add.w	r8, r1, #1
 80105c8:	1a5b      	subs	r3, r3, r1
 80105ca:	4641      	mov	r1, r8
 80105cc:	45a4      	cmp	ip, r4
 80105ce:	bf88      	it	hi
 80105d0:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80105d4:	eba4 040c 	sub.w	r4, r4, ip
 80105d8:	443a      	add	r2, r7
 80105da:	005b      	lsls	r3, r3, #1
 80105dc:	f1be 0e01 	subs.w	lr, lr, #1
 80105e0:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80105e4:	ea4f 0757 	mov.w	r7, r7, lsr #1
 80105e8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80105ec:	d1dc      	bne.n	80105a8 <__ieee754_sqrt+0xb0>
 80105ee:	4323      	orrs	r3, r4
 80105f0:	d006      	beq.n	8010600 <__ieee754_sqrt+0x108>
 80105f2:	1c54      	adds	r4, r2, #1
 80105f4:	bf0b      	itete	eq
 80105f6:	4672      	moveq	r2, lr
 80105f8:	3201      	addne	r2, #1
 80105fa:	3001      	addeq	r0, #1
 80105fc:	f022 0201 	bicne.w	r2, r2, #1
 8010600:	1043      	asrs	r3, r0, #1
 8010602:	07c1      	lsls	r1, r0, #31
 8010604:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010608:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801060c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8010610:	bf48      	it	mi
 8010612:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8010616:	4610      	mov	r0, r2
 8010618:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 801061c:	e782      	b.n	8010524 <__ieee754_sqrt+0x2c>
 801061e:	0ae3      	lsrs	r3, r4, #11
 8010620:	3915      	subs	r1, #21
 8010622:	0564      	lsls	r4, r4, #21
 8010624:	2b00      	cmp	r3, #0
 8010626:	d0fa      	beq.n	801061e <__ieee754_sqrt+0x126>
 8010628:	02de      	lsls	r6, r3, #11
 801062a:	d50a      	bpl.n	8010642 <__ieee754_sqrt+0x14a>
 801062c:	f1c2 0020 	rsb	r0, r2, #32
 8010630:	fa24 f000 	lsr.w	r0, r4, r0
 8010634:	1e55      	subs	r5, r2, #1
 8010636:	4094      	lsls	r4, r2
 8010638:	4303      	orrs	r3, r0
 801063a:	1b4a      	subs	r2, r1, r5
 801063c:	e78a      	b.n	8010554 <__ieee754_sqrt+0x5c>
 801063e:	4611      	mov	r1, r2
 8010640:	e7f0      	b.n	8010624 <__ieee754_sqrt+0x12c>
 8010642:	005b      	lsls	r3, r3, #1
 8010644:	3201      	adds	r2, #1
 8010646:	e7ef      	b.n	8010628 <__ieee754_sqrt+0x130>
 8010648:	4688      	mov	r8, r1
 801064a:	e7bd      	b.n	80105c8 <__ieee754_sqrt+0xd0>
 801064c:	7ff00000 	.word	0x7ff00000

08010650 <__kernel_cos>:
 8010650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010654:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8010658:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 801065c:	4680      	mov	r8, r0
 801065e:	460f      	mov	r7, r1
 8010660:	e9cd 2300 	strd	r2, r3, [sp]
 8010664:	da04      	bge.n	8010670 <__kernel_cos+0x20>
 8010666:	f7f0 f9e7 	bl	8000a38 <__aeabi_d2iz>
 801066a:	2800      	cmp	r0, #0
 801066c:	f000 8086 	beq.w	801077c <__kernel_cos+0x12c>
 8010670:	4642      	mov	r2, r8
 8010672:	463b      	mov	r3, r7
 8010674:	4640      	mov	r0, r8
 8010676:	4639      	mov	r1, r7
 8010678:	f7ef ff2e 	bl	80004d8 <__aeabi_dmul>
 801067c:	2200      	movs	r2, #0
 801067e:	4b4e      	ldr	r3, [pc, #312]	; (80107b8 <__kernel_cos+0x168>)
 8010680:	4604      	mov	r4, r0
 8010682:	460d      	mov	r5, r1
 8010684:	f7ef ff28 	bl	80004d8 <__aeabi_dmul>
 8010688:	a33f      	add	r3, pc, #252	; (adr r3, 8010788 <__kernel_cos+0x138>)
 801068a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801068e:	4682      	mov	sl, r0
 8010690:	468b      	mov	fp, r1
 8010692:	4620      	mov	r0, r4
 8010694:	4629      	mov	r1, r5
 8010696:	f7ef ff1f 	bl	80004d8 <__aeabi_dmul>
 801069a:	a33d      	add	r3, pc, #244	; (adr r3, 8010790 <__kernel_cos+0x140>)
 801069c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a0:	f7ef fd64 	bl	800016c <__adddf3>
 80106a4:	4622      	mov	r2, r4
 80106a6:	462b      	mov	r3, r5
 80106a8:	f7ef ff16 	bl	80004d8 <__aeabi_dmul>
 80106ac:	a33a      	add	r3, pc, #232	; (adr r3, 8010798 <__kernel_cos+0x148>)
 80106ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106b2:	f7ef fd59 	bl	8000168 <__aeabi_dsub>
 80106b6:	4622      	mov	r2, r4
 80106b8:	462b      	mov	r3, r5
 80106ba:	f7ef ff0d 	bl	80004d8 <__aeabi_dmul>
 80106be:	a338      	add	r3, pc, #224	; (adr r3, 80107a0 <__kernel_cos+0x150>)
 80106c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106c4:	f7ef fd52 	bl	800016c <__adddf3>
 80106c8:	4622      	mov	r2, r4
 80106ca:	462b      	mov	r3, r5
 80106cc:	f7ef ff04 	bl	80004d8 <__aeabi_dmul>
 80106d0:	a335      	add	r3, pc, #212	; (adr r3, 80107a8 <__kernel_cos+0x158>)
 80106d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106d6:	f7ef fd47 	bl	8000168 <__aeabi_dsub>
 80106da:	4622      	mov	r2, r4
 80106dc:	462b      	mov	r3, r5
 80106de:	f7ef fefb 	bl	80004d8 <__aeabi_dmul>
 80106e2:	a333      	add	r3, pc, #204	; (adr r3, 80107b0 <__kernel_cos+0x160>)
 80106e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e8:	f7ef fd40 	bl	800016c <__adddf3>
 80106ec:	4622      	mov	r2, r4
 80106ee:	462b      	mov	r3, r5
 80106f0:	f7ef fef2 	bl	80004d8 <__aeabi_dmul>
 80106f4:	4622      	mov	r2, r4
 80106f6:	462b      	mov	r3, r5
 80106f8:	f7ef feee 	bl	80004d8 <__aeabi_dmul>
 80106fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010700:	4604      	mov	r4, r0
 8010702:	460d      	mov	r5, r1
 8010704:	4640      	mov	r0, r8
 8010706:	4639      	mov	r1, r7
 8010708:	f7ef fee6 	bl	80004d8 <__aeabi_dmul>
 801070c:	460b      	mov	r3, r1
 801070e:	4602      	mov	r2, r0
 8010710:	4629      	mov	r1, r5
 8010712:	4620      	mov	r0, r4
 8010714:	f7ef fd28 	bl	8000168 <__aeabi_dsub>
 8010718:	4b28      	ldr	r3, [pc, #160]	; (80107bc <__kernel_cos+0x16c>)
 801071a:	4680      	mov	r8, r0
 801071c:	429e      	cmp	r6, r3
 801071e:	4689      	mov	r9, r1
 8010720:	dc0e      	bgt.n	8010740 <__kernel_cos+0xf0>
 8010722:	4602      	mov	r2, r0
 8010724:	460b      	mov	r3, r1
 8010726:	4650      	mov	r0, sl
 8010728:	4659      	mov	r1, fp
 801072a:	f7ef fd1d 	bl	8000168 <__aeabi_dsub>
 801072e:	4602      	mov	r2, r0
 8010730:	2000      	movs	r0, #0
 8010732:	460b      	mov	r3, r1
 8010734:	4922      	ldr	r1, [pc, #136]	; (80107c0 <__kernel_cos+0x170>)
 8010736:	f7ef fd17 	bl	8000168 <__aeabi_dsub>
 801073a:	b003      	add	sp, #12
 801073c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010740:	2400      	movs	r4, #0
 8010742:	4b20      	ldr	r3, [pc, #128]	; (80107c4 <__kernel_cos+0x174>)
 8010744:	4622      	mov	r2, r4
 8010746:	429e      	cmp	r6, r3
 8010748:	bfcc      	ite	gt
 801074a:	4d1f      	ldrgt	r5, [pc, #124]	; (80107c8 <__kernel_cos+0x178>)
 801074c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8010750:	462b      	mov	r3, r5
 8010752:	2000      	movs	r0, #0
 8010754:	491a      	ldr	r1, [pc, #104]	; (80107c0 <__kernel_cos+0x170>)
 8010756:	f7ef fd07 	bl	8000168 <__aeabi_dsub>
 801075a:	4622      	mov	r2, r4
 801075c:	4606      	mov	r6, r0
 801075e:	460f      	mov	r7, r1
 8010760:	462b      	mov	r3, r5
 8010762:	4650      	mov	r0, sl
 8010764:	4659      	mov	r1, fp
 8010766:	f7ef fcff 	bl	8000168 <__aeabi_dsub>
 801076a:	4642      	mov	r2, r8
 801076c:	464b      	mov	r3, r9
 801076e:	f7ef fcfb 	bl	8000168 <__aeabi_dsub>
 8010772:	4602      	mov	r2, r0
 8010774:	460b      	mov	r3, r1
 8010776:	4630      	mov	r0, r6
 8010778:	4639      	mov	r1, r7
 801077a:	e7dc      	b.n	8010736 <__kernel_cos+0xe6>
 801077c:	2000      	movs	r0, #0
 801077e:	4910      	ldr	r1, [pc, #64]	; (80107c0 <__kernel_cos+0x170>)
 8010780:	e7db      	b.n	801073a <__kernel_cos+0xea>
 8010782:	bf00      	nop
 8010784:	f3af 8000 	nop.w
 8010788:	be8838d4 	.word	0xbe8838d4
 801078c:	bda8fae9 	.word	0xbda8fae9
 8010790:	bdb4b1c4 	.word	0xbdb4b1c4
 8010794:	3e21ee9e 	.word	0x3e21ee9e
 8010798:	809c52ad 	.word	0x809c52ad
 801079c:	3e927e4f 	.word	0x3e927e4f
 80107a0:	19cb1590 	.word	0x19cb1590
 80107a4:	3efa01a0 	.word	0x3efa01a0
 80107a8:	16c15177 	.word	0x16c15177
 80107ac:	3f56c16c 	.word	0x3f56c16c
 80107b0:	5555554c 	.word	0x5555554c
 80107b4:	3fa55555 	.word	0x3fa55555
 80107b8:	3fe00000 	.word	0x3fe00000
 80107bc:	3fd33332 	.word	0x3fd33332
 80107c0:	3ff00000 	.word	0x3ff00000
 80107c4:	3fe90000 	.word	0x3fe90000
 80107c8:	3fd20000 	.word	0x3fd20000

080107cc <__kernel_rem_pio2>:
 80107cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80107d4:	9308      	str	r3, [sp, #32]
 80107d6:	9101      	str	r1, [sp, #4]
 80107d8:	4bc0      	ldr	r3, [pc, #768]	; (8010adc <__kernel_rem_pio2+0x310>)
 80107da:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80107dc:	f112 0f14 	cmn.w	r2, #20
 80107e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80107e4:	bfa8      	it	ge
 80107e6:	1ed4      	subge	r4, r2, #3
 80107e8:	9304      	str	r3, [sp, #16]
 80107ea:	9b08      	ldr	r3, [sp, #32]
 80107ec:	bfb8      	it	lt
 80107ee:	2400      	movlt	r4, #0
 80107f0:	f103 33ff 	add.w	r3, r3, #4294967295
 80107f4:	9306      	str	r3, [sp, #24]
 80107f6:	bfa4      	itt	ge
 80107f8:	2318      	movge	r3, #24
 80107fa:	fb94 f4f3 	sdivge	r4, r4, r3
 80107fe:	f06f 0317 	mvn.w	r3, #23
 8010802:	fb04 3303 	mla	r3, r4, r3, r3
 8010806:	eb03 0a02 	add.w	sl, r3, r2
 801080a:	9a06      	ldr	r2, [sp, #24]
 801080c:	9b04      	ldr	r3, [sp, #16]
 801080e:	1aa7      	subs	r7, r4, r2
 8010810:	eb03 0802 	add.w	r8, r3, r2
 8010814:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8010816:	2500      	movs	r5, #0
 8010818:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801081c:	2200      	movs	r2, #0
 801081e:	2300      	movs	r3, #0
 8010820:	9009      	str	r0, [sp, #36]	; 0x24
 8010822:	ae20      	add	r6, sp, #128	; 0x80
 8010824:	4545      	cmp	r5, r8
 8010826:	dd19      	ble.n	801085c <__kernel_rem_pio2+0x90>
 8010828:	9b08      	ldr	r3, [sp, #32]
 801082a:	aa20      	add	r2, sp, #128	; 0x80
 801082c:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8010830:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8010834:	f1c3 0301 	rsb	r3, r3, #1
 8010838:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801083c:	9307      	str	r3, [sp, #28]
 801083e:	9b07      	ldr	r3, [sp, #28]
 8010840:	9a04      	ldr	r2, [sp, #16]
 8010842:	4443      	add	r3, r8
 8010844:	429a      	cmp	r2, r3
 8010846:	db35      	blt.n	80108b4 <__kernel_rem_pio2+0xe8>
 8010848:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801084a:	2200      	movs	r2, #0
 801084c:	f1a3 0908 	sub.w	r9, r3, #8
 8010850:	2300      	movs	r3, #0
 8010852:	462f      	mov	r7, r5
 8010854:	2600      	movs	r6, #0
 8010856:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801085a:	e01f      	b.n	801089c <__kernel_rem_pio2+0xd0>
 801085c:	42ef      	cmn	r7, r5
 801085e:	d40b      	bmi.n	8010878 <__kernel_rem_pio2+0xac>
 8010860:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010864:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010868:	f7ef fdcc 	bl	8000404 <__aeabi_i2d>
 801086c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010870:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010874:	3501      	adds	r5, #1
 8010876:	e7d5      	b.n	8010824 <__kernel_rem_pio2+0x58>
 8010878:	4610      	mov	r0, r2
 801087a:	4619      	mov	r1, r3
 801087c:	e7f8      	b.n	8010870 <__kernel_rem_pio2+0xa4>
 801087e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010882:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8010886:	f7ef fe27 	bl	80004d8 <__aeabi_dmul>
 801088a:	4602      	mov	r2, r0
 801088c:	460b      	mov	r3, r1
 801088e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010892:	f7ef fc6b 	bl	800016c <__adddf3>
 8010896:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801089a:	3601      	adds	r6, #1
 801089c:	9b06      	ldr	r3, [sp, #24]
 801089e:	3f08      	subs	r7, #8
 80108a0:	429e      	cmp	r6, r3
 80108a2:	ddec      	ble.n	801087e <__kernel_rem_pio2+0xb2>
 80108a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80108a8:	3508      	adds	r5, #8
 80108aa:	e8eb 2302 	strd	r2, r3, [fp], #8
 80108ae:	f108 0801 	add.w	r8, r8, #1
 80108b2:	e7c4      	b.n	801083e <__kernel_rem_pio2+0x72>
 80108b4:	9b04      	ldr	r3, [sp, #16]
 80108b6:	aa0c      	add	r2, sp, #48	; 0x30
 80108b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80108bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80108be:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80108c0:	9f04      	ldr	r7, [sp, #16]
 80108c2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80108c6:	930a      	str	r3, [sp, #40]	; 0x28
 80108c8:	463e      	mov	r6, r7
 80108ca:	ab98      	add	r3, sp, #608	; 0x260
 80108cc:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80108d0:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80108d4:	f8cd b008 	str.w	fp, [sp, #8]
 80108d8:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 80108dc:	2e00      	cmp	r6, #0
 80108de:	dc71      	bgt.n	80109c4 <__kernel_rem_pio2+0x1f8>
 80108e0:	4652      	mov	r2, sl
 80108e2:	4620      	mov	r0, r4
 80108e4:	4629      	mov	r1, r5
 80108e6:	f000 fc8b 	bl	8011200 <scalbn>
 80108ea:	2200      	movs	r2, #0
 80108ec:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80108f0:	4604      	mov	r4, r0
 80108f2:	460d      	mov	r5, r1
 80108f4:	f7ef fdf0 	bl	80004d8 <__aeabi_dmul>
 80108f8:	f000 fb72 	bl	8010fe0 <floor>
 80108fc:	2200      	movs	r2, #0
 80108fe:	4b78      	ldr	r3, [pc, #480]	; (8010ae0 <__kernel_rem_pio2+0x314>)
 8010900:	f7ef fdea 	bl	80004d8 <__aeabi_dmul>
 8010904:	4602      	mov	r2, r0
 8010906:	460b      	mov	r3, r1
 8010908:	4620      	mov	r0, r4
 801090a:	4629      	mov	r1, r5
 801090c:	f7ef fc2c 	bl	8000168 <__aeabi_dsub>
 8010910:	460d      	mov	r5, r1
 8010912:	4604      	mov	r4, r0
 8010914:	f7f0 f890 	bl	8000a38 <__aeabi_d2iz>
 8010918:	9007      	str	r0, [sp, #28]
 801091a:	f7ef fd73 	bl	8000404 <__aeabi_i2d>
 801091e:	4602      	mov	r2, r0
 8010920:	460b      	mov	r3, r1
 8010922:	4620      	mov	r0, r4
 8010924:	4629      	mov	r1, r5
 8010926:	f7ef fc1f 	bl	8000168 <__aeabi_dsub>
 801092a:	f1ba 0f00 	cmp.w	sl, #0
 801092e:	4680      	mov	r8, r0
 8010930:	4689      	mov	r9, r1
 8010932:	dd70      	ble.n	8010a16 <__kernel_rem_pio2+0x24a>
 8010934:	1e7a      	subs	r2, r7, #1
 8010936:	ab0c      	add	r3, sp, #48	; 0x30
 8010938:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801093c:	9c07      	ldr	r4, [sp, #28]
 801093e:	f1ca 0118 	rsb	r1, sl, #24
 8010942:	fa40 f301 	asr.w	r3, r0, r1
 8010946:	441c      	add	r4, r3
 8010948:	408b      	lsls	r3, r1
 801094a:	1ac0      	subs	r0, r0, r3
 801094c:	ab0c      	add	r3, sp, #48	; 0x30
 801094e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8010952:	f1ca 0317 	rsb	r3, sl, #23
 8010956:	9407      	str	r4, [sp, #28]
 8010958:	fa40 f303 	asr.w	r3, r0, r3
 801095c:	9302      	str	r3, [sp, #8]
 801095e:	9b02      	ldr	r3, [sp, #8]
 8010960:	2b00      	cmp	r3, #0
 8010962:	dd66      	ble.n	8010a32 <__kernel_rem_pio2+0x266>
 8010964:	2200      	movs	r2, #0
 8010966:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801096a:	4614      	mov	r4, r2
 801096c:	9b07      	ldr	r3, [sp, #28]
 801096e:	3301      	adds	r3, #1
 8010970:	9307      	str	r3, [sp, #28]
 8010972:	4297      	cmp	r7, r2
 8010974:	f300 809f 	bgt.w	8010ab6 <__kernel_rem_pio2+0x2ea>
 8010978:	f1ba 0f00 	cmp.w	sl, #0
 801097c:	dd07      	ble.n	801098e <__kernel_rem_pio2+0x1c2>
 801097e:	f1ba 0f01 	cmp.w	sl, #1
 8010982:	f000 80b9 	beq.w	8010af8 <__kernel_rem_pio2+0x32c>
 8010986:	f1ba 0f02 	cmp.w	sl, #2
 801098a:	f000 80bf 	beq.w	8010b0c <__kernel_rem_pio2+0x340>
 801098e:	9b02      	ldr	r3, [sp, #8]
 8010990:	2b02      	cmp	r3, #2
 8010992:	d14e      	bne.n	8010a32 <__kernel_rem_pio2+0x266>
 8010994:	4642      	mov	r2, r8
 8010996:	464b      	mov	r3, r9
 8010998:	2000      	movs	r0, #0
 801099a:	4952      	ldr	r1, [pc, #328]	; (8010ae4 <__kernel_rem_pio2+0x318>)
 801099c:	f7ef fbe4 	bl	8000168 <__aeabi_dsub>
 80109a0:	4680      	mov	r8, r0
 80109a2:	4689      	mov	r9, r1
 80109a4:	2c00      	cmp	r4, #0
 80109a6:	d044      	beq.n	8010a32 <__kernel_rem_pio2+0x266>
 80109a8:	4652      	mov	r2, sl
 80109aa:	2000      	movs	r0, #0
 80109ac:	494d      	ldr	r1, [pc, #308]	; (8010ae4 <__kernel_rem_pio2+0x318>)
 80109ae:	f000 fc27 	bl	8011200 <scalbn>
 80109b2:	4602      	mov	r2, r0
 80109b4:	460b      	mov	r3, r1
 80109b6:	4640      	mov	r0, r8
 80109b8:	4649      	mov	r1, r9
 80109ba:	f7ef fbd5 	bl	8000168 <__aeabi_dsub>
 80109be:	4680      	mov	r8, r0
 80109c0:	4689      	mov	r9, r1
 80109c2:	e036      	b.n	8010a32 <__kernel_rem_pio2+0x266>
 80109c4:	2200      	movs	r2, #0
 80109c6:	4b48      	ldr	r3, [pc, #288]	; (8010ae8 <__kernel_rem_pio2+0x31c>)
 80109c8:	4620      	mov	r0, r4
 80109ca:	4629      	mov	r1, r5
 80109cc:	f7ef fd84 	bl	80004d8 <__aeabi_dmul>
 80109d0:	f7f0 f832 	bl	8000a38 <__aeabi_d2iz>
 80109d4:	f7ef fd16 	bl	8000404 <__aeabi_i2d>
 80109d8:	2200      	movs	r2, #0
 80109da:	4b44      	ldr	r3, [pc, #272]	; (8010aec <__kernel_rem_pio2+0x320>)
 80109dc:	4680      	mov	r8, r0
 80109de:	4689      	mov	r9, r1
 80109e0:	f7ef fd7a 	bl	80004d8 <__aeabi_dmul>
 80109e4:	4602      	mov	r2, r0
 80109e6:	460b      	mov	r3, r1
 80109e8:	4620      	mov	r0, r4
 80109ea:	4629      	mov	r1, r5
 80109ec:	f7ef fbbc 	bl	8000168 <__aeabi_dsub>
 80109f0:	f7f0 f822 	bl	8000a38 <__aeabi_d2iz>
 80109f4:	9b02      	ldr	r3, [sp, #8]
 80109f6:	3e01      	subs	r6, #1
 80109f8:	f843 0b04 	str.w	r0, [r3], #4
 80109fc:	9302      	str	r3, [sp, #8]
 80109fe:	ab70      	add	r3, sp, #448	; 0x1c0
 8010a00:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010a04:	4640      	mov	r0, r8
 8010a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a0a:	4649      	mov	r1, r9
 8010a0c:	f7ef fbae 	bl	800016c <__adddf3>
 8010a10:	4604      	mov	r4, r0
 8010a12:	460d      	mov	r5, r1
 8010a14:	e762      	b.n	80108dc <__kernel_rem_pio2+0x110>
 8010a16:	d105      	bne.n	8010a24 <__kernel_rem_pio2+0x258>
 8010a18:	1e7b      	subs	r3, r7, #1
 8010a1a:	aa0c      	add	r2, sp, #48	; 0x30
 8010a1c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010a20:	15c3      	asrs	r3, r0, #23
 8010a22:	e79b      	b.n	801095c <__kernel_rem_pio2+0x190>
 8010a24:	2200      	movs	r2, #0
 8010a26:	4b32      	ldr	r3, [pc, #200]	; (8010af0 <__kernel_rem_pio2+0x324>)
 8010a28:	f7ef ffdc 	bl	80009e4 <__aeabi_dcmpge>
 8010a2c:	2800      	cmp	r0, #0
 8010a2e:	d13f      	bne.n	8010ab0 <__kernel_rem_pio2+0x2e4>
 8010a30:	9002      	str	r0, [sp, #8]
 8010a32:	2200      	movs	r2, #0
 8010a34:	2300      	movs	r3, #0
 8010a36:	4640      	mov	r0, r8
 8010a38:	4649      	mov	r1, r9
 8010a3a:	f7ef ffb5 	bl	80009a8 <__aeabi_dcmpeq>
 8010a3e:	2800      	cmp	r0, #0
 8010a40:	f000 80b5 	beq.w	8010bae <__kernel_rem_pio2+0x3e2>
 8010a44:	1e7c      	subs	r4, r7, #1
 8010a46:	4623      	mov	r3, r4
 8010a48:	2200      	movs	r2, #0
 8010a4a:	9904      	ldr	r1, [sp, #16]
 8010a4c:	428b      	cmp	r3, r1
 8010a4e:	da64      	bge.n	8010b1a <__kernel_rem_pio2+0x34e>
 8010a50:	2a00      	cmp	r2, #0
 8010a52:	d078      	beq.n	8010b46 <__kernel_rem_pio2+0x37a>
 8010a54:	ab0c      	add	r3, sp, #48	; 0x30
 8010a56:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010a5a:	f1aa 0a18 	sub.w	sl, sl, #24
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	f000 80a3 	beq.w	8010baa <__kernel_rem_pio2+0x3de>
 8010a64:	4652      	mov	r2, sl
 8010a66:	2000      	movs	r0, #0
 8010a68:	491e      	ldr	r1, [pc, #120]	; (8010ae4 <__kernel_rem_pio2+0x318>)
 8010a6a:	f000 fbc9 	bl	8011200 <scalbn>
 8010a6e:	46a2      	mov	sl, r4
 8010a70:	4606      	mov	r6, r0
 8010a72:	460f      	mov	r7, r1
 8010a74:	f04f 0800 	mov.w	r8, #0
 8010a78:	00e3      	lsls	r3, r4, #3
 8010a7a:	9306      	str	r3, [sp, #24]
 8010a7c:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8010ae8 <__kernel_rem_pio2+0x31c>
 8010a80:	ab70      	add	r3, sp, #448	; 0x1c0
 8010a82:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8010a86:	f1ba 0f00 	cmp.w	sl, #0
 8010a8a:	f280 80c6 	bge.w	8010c1a <__kernel_rem_pio2+0x44e>
 8010a8e:	4627      	mov	r7, r4
 8010a90:	f04f 0800 	mov.w	r8, #0
 8010a94:	2f00      	cmp	r7, #0
 8010a96:	f2c0 80f3 	blt.w	8010c80 <__kernel_rem_pio2+0x4b4>
 8010a9a:	4b16      	ldr	r3, [pc, #88]	; (8010af4 <__kernel_rem_pio2+0x328>)
 8010a9c:	f04f 0a00 	mov.w	sl, #0
 8010aa0:	461d      	mov	r5, r3
 8010aa2:	ab70      	add	r3, sp, #448	; 0x1c0
 8010aa4:	f04f 0b00 	mov.w	fp, #0
 8010aa8:	2600      	movs	r6, #0
 8010aaa:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8010aae:	e0d9      	b.n	8010c64 <__kernel_rem_pio2+0x498>
 8010ab0:	2302      	movs	r3, #2
 8010ab2:	9302      	str	r3, [sp, #8]
 8010ab4:	e756      	b.n	8010964 <__kernel_rem_pio2+0x198>
 8010ab6:	f8db 3000 	ldr.w	r3, [fp]
 8010aba:	b954      	cbnz	r4, 8010ad2 <__kernel_rem_pio2+0x306>
 8010abc:	b123      	cbz	r3, 8010ac8 <__kernel_rem_pio2+0x2fc>
 8010abe:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8010ac2:	f8cb 3000 	str.w	r3, [fp]
 8010ac6:	2301      	movs	r3, #1
 8010ac8:	461c      	mov	r4, r3
 8010aca:	3201      	adds	r2, #1
 8010acc:	f10b 0b04 	add.w	fp, fp, #4
 8010ad0:	e74f      	b.n	8010972 <__kernel_rem_pio2+0x1a6>
 8010ad2:	1acb      	subs	r3, r1, r3
 8010ad4:	f8cb 3000 	str.w	r3, [fp]
 8010ad8:	4623      	mov	r3, r4
 8010ada:	e7f5      	b.n	8010ac8 <__kernel_rem_pio2+0x2fc>
 8010adc:	08012278 	.word	0x08012278
 8010ae0:	40200000 	.word	0x40200000
 8010ae4:	3ff00000 	.word	0x3ff00000
 8010ae8:	3e700000 	.word	0x3e700000
 8010aec:	41700000 	.word	0x41700000
 8010af0:	3fe00000 	.word	0x3fe00000
 8010af4:	08012238 	.word	0x08012238
 8010af8:	1e7a      	subs	r2, r7, #1
 8010afa:	ab0c      	add	r3, sp, #48	; 0x30
 8010afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b00:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010b04:	a90c      	add	r1, sp, #48	; 0x30
 8010b06:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010b0a:	e740      	b.n	801098e <__kernel_rem_pio2+0x1c2>
 8010b0c:	1e7a      	subs	r2, r7, #1
 8010b0e:	ab0c      	add	r3, sp, #48	; 0x30
 8010b10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b14:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010b18:	e7f4      	b.n	8010b04 <__kernel_rem_pio2+0x338>
 8010b1a:	a90c      	add	r1, sp, #48	; 0x30
 8010b1c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010b20:	3b01      	subs	r3, #1
 8010b22:	430a      	orrs	r2, r1
 8010b24:	e791      	b.n	8010a4a <__kernel_rem_pio2+0x27e>
 8010b26:	3401      	adds	r4, #1
 8010b28:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010b2c:	2a00      	cmp	r2, #0
 8010b2e:	d0fa      	beq.n	8010b26 <__kernel_rem_pio2+0x35a>
 8010b30:	9b08      	ldr	r3, [sp, #32]
 8010b32:	1c7e      	adds	r6, r7, #1
 8010b34:	18fd      	adds	r5, r7, r3
 8010b36:	ab20      	add	r3, sp, #128	; 0x80
 8010b38:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010b3c:	443c      	add	r4, r7
 8010b3e:	42b4      	cmp	r4, r6
 8010b40:	da04      	bge.n	8010b4c <__kernel_rem_pio2+0x380>
 8010b42:	4627      	mov	r7, r4
 8010b44:	e6c0      	b.n	80108c8 <__kernel_rem_pio2+0xfc>
 8010b46:	2401      	movs	r4, #1
 8010b48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010b4a:	e7ed      	b.n	8010b28 <__kernel_rem_pio2+0x35c>
 8010b4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010b4e:	462f      	mov	r7, r5
 8010b50:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010b54:	f7ef fc56 	bl	8000404 <__aeabi_i2d>
 8010b58:	f04f 0b00 	mov.w	fp, #0
 8010b5c:	f04f 0800 	mov.w	r8, #0
 8010b60:	f04f 0900 	mov.w	r9, #0
 8010b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b66:	e8e7 0102 	strd	r0, r1, [r7], #8
 8010b6a:	3b08      	subs	r3, #8
 8010b6c:	9302      	str	r3, [sp, #8]
 8010b6e:	9b06      	ldr	r3, [sp, #24]
 8010b70:	459b      	cmp	fp, r3
 8010b72:	dd07      	ble.n	8010b84 <__kernel_rem_pio2+0x3b8>
 8010b74:	ab70      	add	r3, sp, #448	; 0x1c0
 8010b76:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010b7a:	463d      	mov	r5, r7
 8010b7c:	e9c3 8900 	strd	r8, r9, [r3]
 8010b80:	3601      	adds	r6, #1
 8010b82:	e7dc      	b.n	8010b3e <__kernel_rem_pio2+0x372>
 8010b84:	9902      	ldr	r1, [sp, #8]
 8010b86:	f10b 0b01 	add.w	fp, fp, #1
 8010b8a:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8010b8e:	9102      	str	r1, [sp, #8]
 8010b90:	e875 0102 	ldrd	r0, r1, [r5], #-8
 8010b94:	f7ef fca0 	bl	80004d8 <__aeabi_dmul>
 8010b98:	4602      	mov	r2, r0
 8010b9a:	460b      	mov	r3, r1
 8010b9c:	4640      	mov	r0, r8
 8010b9e:	4649      	mov	r1, r9
 8010ba0:	f7ef fae4 	bl	800016c <__adddf3>
 8010ba4:	4680      	mov	r8, r0
 8010ba6:	4689      	mov	r9, r1
 8010ba8:	e7e1      	b.n	8010b6e <__kernel_rem_pio2+0x3a2>
 8010baa:	3c01      	subs	r4, #1
 8010bac:	e752      	b.n	8010a54 <__kernel_rem_pio2+0x288>
 8010bae:	f1ca 0200 	rsb	r2, sl, #0
 8010bb2:	4640      	mov	r0, r8
 8010bb4:	4649      	mov	r1, r9
 8010bb6:	f000 fb23 	bl	8011200 <scalbn>
 8010bba:	2200      	movs	r2, #0
 8010bbc:	4ba5      	ldr	r3, [pc, #660]	; (8010e54 <__kernel_rem_pio2+0x688>)
 8010bbe:	4604      	mov	r4, r0
 8010bc0:	460d      	mov	r5, r1
 8010bc2:	f7ef ff0f 	bl	80009e4 <__aeabi_dcmpge>
 8010bc6:	b1f8      	cbz	r0, 8010c08 <__kernel_rem_pio2+0x43c>
 8010bc8:	2200      	movs	r2, #0
 8010bca:	4ba3      	ldr	r3, [pc, #652]	; (8010e58 <__kernel_rem_pio2+0x68c>)
 8010bcc:	4620      	mov	r0, r4
 8010bce:	4629      	mov	r1, r5
 8010bd0:	f7ef fc82 	bl	80004d8 <__aeabi_dmul>
 8010bd4:	f7ef ff30 	bl	8000a38 <__aeabi_d2iz>
 8010bd8:	4606      	mov	r6, r0
 8010bda:	f7ef fc13 	bl	8000404 <__aeabi_i2d>
 8010bde:	2200      	movs	r2, #0
 8010be0:	4b9c      	ldr	r3, [pc, #624]	; (8010e54 <__kernel_rem_pio2+0x688>)
 8010be2:	f7ef fc79 	bl	80004d8 <__aeabi_dmul>
 8010be6:	460b      	mov	r3, r1
 8010be8:	4602      	mov	r2, r0
 8010bea:	4629      	mov	r1, r5
 8010bec:	4620      	mov	r0, r4
 8010bee:	f7ef fabb 	bl	8000168 <__aeabi_dsub>
 8010bf2:	f7ef ff21 	bl	8000a38 <__aeabi_d2iz>
 8010bf6:	1c7c      	adds	r4, r7, #1
 8010bf8:	ab0c      	add	r3, sp, #48	; 0x30
 8010bfa:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8010bfe:	f10a 0a18 	add.w	sl, sl, #24
 8010c02:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8010c06:	e72d      	b.n	8010a64 <__kernel_rem_pio2+0x298>
 8010c08:	4620      	mov	r0, r4
 8010c0a:	4629      	mov	r1, r5
 8010c0c:	f7ef ff14 	bl	8000a38 <__aeabi_d2iz>
 8010c10:	ab0c      	add	r3, sp, #48	; 0x30
 8010c12:	463c      	mov	r4, r7
 8010c14:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8010c18:	e724      	b.n	8010a64 <__kernel_rem_pio2+0x298>
 8010c1a:	ab0c      	add	r3, sp, #48	; 0x30
 8010c1c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8010c20:	f7ef fbf0 	bl	8000404 <__aeabi_i2d>
 8010c24:	4632      	mov	r2, r6
 8010c26:	463b      	mov	r3, r7
 8010c28:	f7ef fc56 	bl	80004d8 <__aeabi_dmul>
 8010c2c:	4642      	mov	r2, r8
 8010c2e:	e86b 0102 	strd	r0, r1, [fp], #-8
 8010c32:	464b      	mov	r3, r9
 8010c34:	4630      	mov	r0, r6
 8010c36:	4639      	mov	r1, r7
 8010c38:	f7ef fc4e 	bl	80004d8 <__aeabi_dmul>
 8010c3c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010c40:	4606      	mov	r6, r0
 8010c42:	460f      	mov	r7, r1
 8010c44:	e71f      	b.n	8010a86 <__kernel_rem_pio2+0x2ba>
 8010c46:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8010c4a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8010c4e:	f7ef fc43 	bl	80004d8 <__aeabi_dmul>
 8010c52:	4602      	mov	r2, r0
 8010c54:	460b      	mov	r3, r1
 8010c56:	4650      	mov	r0, sl
 8010c58:	4659      	mov	r1, fp
 8010c5a:	f7ef fa87 	bl	800016c <__adddf3>
 8010c5e:	4682      	mov	sl, r0
 8010c60:	468b      	mov	fp, r1
 8010c62:	3601      	adds	r6, #1
 8010c64:	9b04      	ldr	r3, [sp, #16]
 8010c66:	429e      	cmp	r6, r3
 8010c68:	dc01      	bgt.n	8010c6e <__kernel_rem_pio2+0x4a2>
 8010c6a:	45b0      	cmp	r8, r6
 8010c6c:	daeb      	bge.n	8010c46 <__kernel_rem_pio2+0x47a>
 8010c6e:	ab48      	add	r3, sp, #288	; 0x120
 8010c70:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010c74:	e9c3 ab00 	strd	sl, fp, [r3]
 8010c78:	3f01      	subs	r7, #1
 8010c7a:	f108 0801 	add.w	r8, r8, #1
 8010c7e:	e709      	b.n	8010a94 <__kernel_rem_pio2+0x2c8>
 8010c80:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8010c82:	2b02      	cmp	r3, #2
 8010c84:	dc09      	bgt.n	8010c9a <__kernel_rem_pio2+0x4ce>
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	dc34      	bgt.n	8010cf4 <__kernel_rem_pio2+0x528>
 8010c8a:	d05e      	beq.n	8010d4a <__kernel_rem_pio2+0x57e>
 8010c8c:	9b07      	ldr	r3, [sp, #28]
 8010c8e:	f003 0007 	and.w	r0, r3, #7
 8010c92:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8010c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c9a:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8010c9c:	2b03      	cmp	r3, #3
 8010c9e:	d1f5      	bne.n	8010c8c <__kernel_rem_pio2+0x4c0>
 8010ca0:	9a06      	ldr	r2, [sp, #24]
 8010ca2:	ab48      	add	r3, sp, #288	; 0x120
 8010ca4:	441a      	add	r2, r3
 8010ca6:	4615      	mov	r5, r2
 8010ca8:	4692      	mov	sl, r2
 8010caa:	46a3      	mov	fp, r4
 8010cac:	f1bb 0f00 	cmp.w	fp, #0
 8010cb0:	dc7a      	bgt.n	8010da8 <__kernel_rem_pio2+0x5dc>
 8010cb2:	46aa      	mov	sl, r5
 8010cb4:	46a3      	mov	fp, r4
 8010cb6:	f1bb 0f01 	cmp.w	fp, #1
 8010cba:	f300 8094 	bgt.w	8010de6 <__kernel_rem_pio2+0x61a>
 8010cbe:	2700      	movs	r7, #0
 8010cc0:	463e      	mov	r6, r7
 8010cc2:	2c01      	cmp	r4, #1
 8010cc4:	f300 80ae 	bgt.w	8010e24 <__kernel_rem_pio2+0x658>
 8010cc8:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8010ccc:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8010cd0:	9b02      	ldr	r3, [sp, #8]
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	f040 80b0 	bne.w	8010e38 <__kernel_rem_pio2+0x66c>
 8010cd8:	4603      	mov	r3, r0
 8010cda:	462a      	mov	r2, r5
 8010cdc:	9801      	ldr	r0, [sp, #4]
 8010cde:	e9c0 2300 	strd	r2, r3, [r0]
 8010ce2:	4622      	mov	r2, r4
 8010ce4:	460b      	mov	r3, r1
 8010ce6:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010cea:	463a      	mov	r2, r7
 8010cec:	4633      	mov	r3, r6
 8010cee:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8010cf2:	e7cb      	b.n	8010c8c <__kernel_rem_pio2+0x4c0>
 8010cf4:	2000      	movs	r0, #0
 8010cf6:	9a06      	ldr	r2, [sp, #24]
 8010cf8:	ab48      	add	r3, sp, #288	; 0x120
 8010cfa:	441a      	add	r2, r3
 8010cfc:	4615      	mov	r5, r2
 8010cfe:	46a0      	mov	r8, r4
 8010d00:	4601      	mov	r1, r0
 8010d02:	f1b8 0f00 	cmp.w	r8, #0
 8010d06:	da3c      	bge.n	8010d82 <__kernel_rem_pio2+0x5b6>
 8010d08:	9b02      	ldr	r3, [sp, #8]
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d040      	beq.n	8010d90 <__kernel_rem_pio2+0x5c4>
 8010d0e:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8010d12:	4602      	mov	r2, r0
 8010d14:	462b      	mov	r3, r5
 8010d16:	9d01      	ldr	r5, [sp, #4]
 8010d18:	2601      	movs	r6, #1
 8010d1a:	e9c5 2300 	strd	r2, r3, [r5]
 8010d1e:	460b      	mov	r3, r1
 8010d20:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8010d24:	f7ef fa20 	bl	8000168 <__aeabi_dsub>
 8010d28:	4684      	mov	ip, r0
 8010d2a:	460f      	mov	r7, r1
 8010d2c:	ad48      	add	r5, sp, #288	; 0x120
 8010d2e:	42b4      	cmp	r4, r6
 8010d30:	f105 0508 	add.w	r5, r5, #8
 8010d34:	da2e      	bge.n	8010d94 <__kernel_rem_pio2+0x5c8>
 8010d36:	9b02      	ldr	r3, [sp, #8]
 8010d38:	b10b      	cbz	r3, 8010d3e <__kernel_rem_pio2+0x572>
 8010d3a:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8010d3e:	4662      	mov	r2, ip
 8010d40:	463b      	mov	r3, r7
 8010d42:	9901      	ldr	r1, [sp, #4]
 8010d44:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8010d48:	e7a0      	b.n	8010c8c <__kernel_rem_pio2+0x4c0>
 8010d4a:	9a06      	ldr	r2, [sp, #24]
 8010d4c:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 8010d4e:	ab48      	add	r3, sp, #288	; 0x120
 8010d50:	441a      	add	r2, r3
 8010d52:	4615      	mov	r5, r2
 8010d54:	4637      	mov	r7, r6
 8010d56:	2c00      	cmp	r4, #0
 8010d58:	da09      	bge.n	8010d6e <__kernel_rem_pio2+0x5a2>
 8010d5a:	9b02      	ldr	r3, [sp, #8]
 8010d5c:	b10b      	cbz	r3, 8010d62 <__kernel_rem_pio2+0x596>
 8010d5e:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8010d62:	4632      	mov	r2, r6
 8010d64:	463b      	mov	r3, r7
 8010d66:	9901      	ldr	r1, [sp, #4]
 8010d68:	e9c1 2300 	strd	r2, r3, [r1]
 8010d6c:	e78e      	b.n	8010c8c <__kernel_rem_pio2+0x4c0>
 8010d6e:	4630      	mov	r0, r6
 8010d70:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8010d74:	4639      	mov	r1, r7
 8010d76:	f7ef f9f9 	bl	800016c <__adddf3>
 8010d7a:	3c01      	subs	r4, #1
 8010d7c:	4606      	mov	r6, r0
 8010d7e:	460f      	mov	r7, r1
 8010d80:	e7e9      	b.n	8010d56 <__kernel_rem_pio2+0x58a>
 8010d82:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8010d86:	f7ef f9f1 	bl	800016c <__adddf3>
 8010d8a:	f108 38ff 	add.w	r8, r8, #4294967295
 8010d8e:	e7b8      	b.n	8010d02 <__kernel_rem_pio2+0x536>
 8010d90:	460d      	mov	r5, r1
 8010d92:	e7be      	b.n	8010d12 <__kernel_rem_pio2+0x546>
 8010d94:	4660      	mov	r0, ip
 8010d96:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010d9a:	4639      	mov	r1, r7
 8010d9c:	f7ef f9e6 	bl	800016c <__adddf3>
 8010da0:	3601      	adds	r6, #1
 8010da2:	4684      	mov	ip, r0
 8010da4:	460f      	mov	r7, r1
 8010da6:	e7c2      	b.n	8010d2e <__kernel_rem_pio2+0x562>
 8010da8:	e9da 6700 	ldrd	r6, r7, [sl]
 8010dac:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8010db0:	4632      	mov	r2, r6
 8010db2:	463b      	mov	r3, r7
 8010db4:	4640      	mov	r0, r8
 8010db6:	4649      	mov	r1, r9
 8010db8:	f7ef f9d8 	bl	800016c <__adddf3>
 8010dbc:	4602      	mov	r2, r0
 8010dbe:	460b      	mov	r3, r1
 8010dc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010dc4:	4640      	mov	r0, r8
 8010dc6:	4649      	mov	r1, r9
 8010dc8:	f7ef f9ce 	bl	8000168 <__aeabi_dsub>
 8010dcc:	4632      	mov	r2, r6
 8010dce:	463b      	mov	r3, r7
 8010dd0:	f7ef f9cc 	bl	800016c <__adddf3>
 8010dd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010dd8:	e86a 0102 	strd	r0, r1, [sl], #-8
 8010ddc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010de0:	e9ca 2300 	strd	r2, r3, [sl]
 8010de4:	e762      	b.n	8010cac <__kernel_rem_pio2+0x4e0>
 8010de6:	e9da 8900 	ldrd	r8, r9, [sl]
 8010dea:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8010dee:	4642      	mov	r2, r8
 8010df0:	464b      	mov	r3, r9
 8010df2:	4630      	mov	r0, r6
 8010df4:	4639      	mov	r1, r7
 8010df6:	f7ef f9b9 	bl	800016c <__adddf3>
 8010dfa:	4602      	mov	r2, r0
 8010dfc:	460b      	mov	r3, r1
 8010dfe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e02:	4630      	mov	r0, r6
 8010e04:	4639      	mov	r1, r7
 8010e06:	f7ef f9af 	bl	8000168 <__aeabi_dsub>
 8010e0a:	4642      	mov	r2, r8
 8010e0c:	464b      	mov	r3, r9
 8010e0e:	f7ef f9ad 	bl	800016c <__adddf3>
 8010e12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e16:	e86a 0102 	strd	r0, r1, [sl], #-8
 8010e1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010e1e:	e9ca 2300 	strd	r2, r3, [sl]
 8010e22:	e748      	b.n	8010cb6 <__kernel_rem_pio2+0x4ea>
 8010e24:	4638      	mov	r0, r7
 8010e26:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8010e2a:	4631      	mov	r1, r6
 8010e2c:	f7ef f99e 	bl	800016c <__adddf3>
 8010e30:	3c01      	subs	r4, #1
 8010e32:	4607      	mov	r7, r0
 8010e34:	460e      	mov	r6, r1
 8010e36:	e744      	b.n	8010cc2 <__kernel_rem_pio2+0x4f6>
 8010e38:	9b01      	ldr	r3, [sp, #4]
 8010e3a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8010e3e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8010e42:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8010e46:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8010e4a:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8010e4e:	601d      	str	r5, [r3, #0]
 8010e50:	615e      	str	r6, [r3, #20]
 8010e52:	e71b      	b.n	8010c8c <__kernel_rem_pio2+0x4c0>
 8010e54:	41700000 	.word	0x41700000
 8010e58:	3e700000 	.word	0x3e700000
 8010e5c:	00000000 	.word	0x00000000

08010e60 <__kernel_sin>:
 8010e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e64:	b086      	sub	sp, #24
 8010e66:	e9cd 2300 	strd	r2, r3, [sp]
 8010e6a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010e6e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8010e72:	4682      	mov	sl, r0
 8010e74:	460c      	mov	r4, r1
 8010e76:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8010e78:	da03      	bge.n	8010e82 <__kernel_sin+0x22>
 8010e7a:	f7ef fddd 	bl	8000a38 <__aeabi_d2iz>
 8010e7e:	2800      	cmp	r0, #0
 8010e80:	d050      	beq.n	8010f24 <__kernel_sin+0xc4>
 8010e82:	4652      	mov	r2, sl
 8010e84:	4623      	mov	r3, r4
 8010e86:	4650      	mov	r0, sl
 8010e88:	4621      	mov	r1, r4
 8010e8a:	f7ef fb25 	bl	80004d8 <__aeabi_dmul>
 8010e8e:	4606      	mov	r6, r0
 8010e90:	460f      	mov	r7, r1
 8010e92:	4602      	mov	r2, r0
 8010e94:	460b      	mov	r3, r1
 8010e96:	4650      	mov	r0, sl
 8010e98:	4621      	mov	r1, r4
 8010e9a:	f7ef fb1d 	bl	80004d8 <__aeabi_dmul>
 8010e9e:	a33e      	add	r3, pc, #248	; (adr r3, 8010f98 <__kernel_sin+0x138>)
 8010ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ea4:	4680      	mov	r8, r0
 8010ea6:	4689      	mov	r9, r1
 8010ea8:	4630      	mov	r0, r6
 8010eaa:	4639      	mov	r1, r7
 8010eac:	f7ef fb14 	bl	80004d8 <__aeabi_dmul>
 8010eb0:	a33b      	add	r3, pc, #236	; (adr r3, 8010fa0 <__kernel_sin+0x140>)
 8010eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eb6:	f7ef f957 	bl	8000168 <__aeabi_dsub>
 8010eba:	4632      	mov	r2, r6
 8010ebc:	463b      	mov	r3, r7
 8010ebe:	f7ef fb0b 	bl	80004d8 <__aeabi_dmul>
 8010ec2:	a339      	add	r3, pc, #228	; (adr r3, 8010fa8 <__kernel_sin+0x148>)
 8010ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ec8:	f7ef f950 	bl	800016c <__adddf3>
 8010ecc:	4632      	mov	r2, r6
 8010ece:	463b      	mov	r3, r7
 8010ed0:	f7ef fb02 	bl	80004d8 <__aeabi_dmul>
 8010ed4:	a336      	add	r3, pc, #216	; (adr r3, 8010fb0 <__kernel_sin+0x150>)
 8010ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eda:	f7ef f945 	bl	8000168 <__aeabi_dsub>
 8010ede:	4632      	mov	r2, r6
 8010ee0:	463b      	mov	r3, r7
 8010ee2:	f7ef faf9 	bl	80004d8 <__aeabi_dmul>
 8010ee6:	a334      	add	r3, pc, #208	; (adr r3, 8010fb8 <__kernel_sin+0x158>)
 8010ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eec:	f7ef f93e 	bl	800016c <__adddf3>
 8010ef0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010ef4:	b9dd      	cbnz	r5, 8010f2e <__kernel_sin+0xce>
 8010ef6:	4602      	mov	r2, r0
 8010ef8:	460b      	mov	r3, r1
 8010efa:	4630      	mov	r0, r6
 8010efc:	4639      	mov	r1, r7
 8010efe:	f7ef faeb 	bl	80004d8 <__aeabi_dmul>
 8010f02:	a32f      	add	r3, pc, #188	; (adr r3, 8010fc0 <__kernel_sin+0x160>)
 8010f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f08:	f7ef f92e 	bl	8000168 <__aeabi_dsub>
 8010f0c:	4642      	mov	r2, r8
 8010f0e:	464b      	mov	r3, r9
 8010f10:	f7ef fae2 	bl	80004d8 <__aeabi_dmul>
 8010f14:	4602      	mov	r2, r0
 8010f16:	460b      	mov	r3, r1
 8010f18:	4650      	mov	r0, sl
 8010f1a:	4621      	mov	r1, r4
 8010f1c:	f7ef f926 	bl	800016c <__adddf3>
 8010f20:	4682      	mov	sl, r0
 8010f22:	460c      	mov	r4, r1
 8010f24:	4650      	mov	r0, sl
 8010f26:	4621      	mov	r1, r4
 8010f28:	b006      	add	sp, #24
 8010f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f2e:	2200      	movs	r2, #0
 8010f30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010f34:	4b24      	ldr	r3, [pc, #144]	; (8010fc8 <__kernel_sin+0x168>)
 8010f36:	f7ef facf 	bl	80004d8 <__aeabi_dmul>
 8010f3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010f3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010f42:	4640      	mov	r0, r8
 8010f44:	4649      	mov	r1, r9
 8010f46:	f7ef fac7 	bl	80004d8 <__aeabi_dmul>
 8010f4a:	4602      	mov	r2, r0
 8010f4c:	460b      	mov	r3, r1
 8010f4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f52:	f7ef f909 	bl	8000168 <__aeabi_dsub>
 8010f56:	4632      	mov	r2, r6
 8010f58:	463b      	mov	r3, r7
 8010f5a:	f7ef fabd 	bl	80004d8 <__aeabi_dmul>
 8010f5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f62:	f7ef f901 	bl	8000168 <__aeabi_dsub>
 8010f66:	a316      	add	r3, pc, #88	; (adr r3, 8010fc0 <__kernel_sin+0x160>)
 8010f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f6c:	4606      	mov	r6, r0
 8010f6e:	460f      	mov	r7, r1
 8010f70:	4640      	mov	r0, r8
 8010f72:	4649      	mov	r1, r9
 8010f74:	f7ef fab0 	bl	80004d8 <__aeabi_dmul>
 8010f78:	4602      	mov	r2, r0
 8010f7a:	460b      	mov	r3, r1
 8010f7c:	4630      	mov	r0, r6
 8010f7e:	4639      	mov	r1, r7
 8010f80:	f7ef f8f4 	bl	800016c <__adddf3>
 8010f84:	4602      	mov	r2, r0
 8010f86:	460b      	mov	r3, r1
 8010f88:	4650      	mov	r0, sl
 8010f8a:	4621      	mov	r1, r4
 8010f8c:	f7ef f8ec 	bl	8000168 <__aeabi_dsub>
 8010f90:	e7c6      	b.n	8010f20 <__kernel_sin+0xc0>
 8010f92:	bf00      	nop
 8010f94:	f3af 8000 	nop.w
 8010f98:	5acfd57c 	.word	0x5acfd57c
 8010f9c:	3de5d93a 	.word	0x3de5d93a
 8010fa0:	8a2b9ceb 	.word	0x8a2b9ceb
 8010fa4:	3e5ae5e6 	.word	0x3e5ae5e6
 8010fa8:	57b1fe7d 	.word	0x57b1fe7d
 8010fac:	3ec71de3 	.word	0x3ec71de3
 8010fb0:	19c161d5 	.word	0x19c161d5
 8010fb4:	3f2a01a0 	.word	0x3f2a01a0
 8010fb8:	1110f8a6 	.word	0x1110f8a6
 8010fbc:	3f811111 	.word	0x3f811111
 8010fc0:	55555549 	.word	0x55555549
 8010fc4:	3fc55555 	.word	0x3fc55555
 8010fc8:	3fe00000 	.word	0x3fe00000

08010fcc <fabs>:
 8010fcc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010fd0:	4770      	bx	lr

08010fd2 <finite>:
 8010fd2:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8010fd6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8010fda:	0fc0      	lsrs	r0, r0, #31
 8010fdc:	4770      	bx	lr
	...

08010fe0 <floor>:
 8010fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010fe4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8010fe8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8010fec:	2e13      	cmp	r6, #19
 8010fee:	4602      	mov	r2, r0
 8010ff0:	460b      	mov	r3, r1
 8010ff2:	4607      	mov	r7, r0
 8010ff4:	460c      	mov	r4, r1
 8010ff6:	4605      	mov	r5, r0
 8010ff8:	dc34      	bgt.n	8011064 <floor+0x84>
 8010ffa:	2e00      	cmp	r6, #0
 8010ffc:	da15      	bge.n	801102a <floor+0x4a>
 8010ffe:	a334      	add	r3, pc, #208	; (adr r3, 80110d0 <floor+0xf0>)
 8011000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011004:	f7ef f8b2 	bl	800016c <__adddf3>
 8011008:	2200      	movs	r2, #0
 801100a:	2300      	movs	r3, #0
 801100c:	f7ef fcf4 	bl	80009f8 <__aeabi_dcmpgt>
 8011010:	b140      	cbz	r0, 8011024 <floor+0x44>
 8011012:	2c00      	cmp	r4, #0
 8011014:	da59      	bge.n	80110ca <floor+0xea>
 8011016:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801101a:	ea57 0503 	orrs.w	r5, r7, r3
 801101e:	d001      	beq.n	8011024 <floor+0x44>
 8011020:	2500      	movs	r5, #0
 8011022:	4c2d      	ldr	r4, [pc, #180]	; (80110d8 <floor+0xf8>)
 8011024:	4623      	mov	r3, r4
 8011026:	462f      	mov	r7, r5
 8011028:	e025      	b.n	8011076 <floor+0x96>
 801102a:	4a2c      	ldr	r2, [pc, #176]	; (80110dc <floor+0xfc>)
 801102c:	fa42 f806 	asr.w	r8, r2, r6
 8011030:	ea01 0208 	and.w	r2, r1, r8
 8011034:	4302      	orrs	r2, r0
 8011036:	d01e      	beq.n	8011076 <floor+0x96>
 8011038:	a325      	add	r3, pc, #148	; (adr r3, 80110d0 <floor+0xf0>)
 801103a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801103e:	f7ef f895 	bl	800016c <__adddf3>
 8011042:	2200      	movs	r2, #0
 8011044:	2300      	movs	r3, #0
 8011046:	f7ef fcd7 	bl	80009f8 <__aeabi_dcmpgt>
 801104a:	2800      	cmp	r0, #0
 801104c:	d0ea      	beq.n	8011024 <floor+0x44>
 801104e:	2c00      	cmp	r4, #0
 8011050:	bfbe      	ittt	lt
 8011052:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8011056:	fa43 f606 	asrlt.w	r6, r3, r6
 801105a:	19a4      	addlt	r4, r4, r6
 801105c:	2500      	movs	r5, #0
 801105e:	ea24 0408 	bic.w	r4, r4, r8
 8011062:	e7df      	b.n	8011024 <floor+0x44>
 8011064:	2e33      	cmp	r6, #51	; 0x33
 8011066:	dd0a      	ble.n	801107e <floor+0x9e>
 8011068:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801106c:	d103      	bne.n	8011076 <floor+0x96>
 801106e:	f7ef f87d 	bl	800016c <__adddf3>
 8011072:	4607      	mov	r7, r0
 8011074:	460b      	mov	r3, r1
 8011076:	4638      	mov	r0, r7
 8011078:	4619      	mov	r1, r3
 801107a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801107e:	f04f 32ff 	mov.w	r2, #4294967295
 8011082:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8011086:	fa22 f808 	lsr.w	r8, r2, r8
 801108a:	ea18 0f00 	tst.w	r8, r0
 801108e:	d0f2      	beq.n	8011076 <floor+0x96>
 8011090:	a30f      	add	r3, pc, #60	; (adr r3, 80110d0 <floor+0xf0>)
 8011092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011096:	f7ef f869 	bl	800016c <__adddf3>
 801109a:	2200      	movs	r2, #0
 801109c:	2300      	movs	r3, #0
 801109e:	f7ef fcab 	bl	80009f8 <__aeabi_dcmpgt>
 80110a2:	2800      	cmp	r0, #0
 80110a4:	d0be      	beq.n	8011024 <floor+0x44>
 80110a6:	2c00      	cmp	r4, #0
 80110a8:	da02      	bge.n	80110b0 <floor+0xd0>
 80110aa:	2e14      	cmp	r6, #20
 80110ac:	d103      	bne.n	80110b6 <floor+0xd6>
 80110ae:	3401      	adds	r4, #1
 80110b0:	ea25 0508 	bic.w	r5, r5, r8
 80110b4:	e7b6      	b.n	8011024 <floor+0x44>
 80110b6:	2301      	movs	r3, #1
 80110b8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80110bc:	fa03 f606 	lsl.w	r6, r3, r6
 80110c0:	4435      	add	r5, r6
 80110c2:	42bd      	cmp	r5, r7
 80110c4:	bf38      	it	cc
 80110c6:	18e4      	addcc	r4, r4, r3
 80110c8:	e7f2      	b.n	80110b0 <floor+0xd0>
 80110ca:	2500      	movs	r5, #0
 80110cc:	462c      	mov	r4, r5
 80110ce:	e7a9      	b.n	8011024 <floor+0x44>
 80110d0:	8800759c 	.word	0x8800759c
 80110d4:	7e37e43c 	.word	0x7e37e43c
 80110d8:	bff00000 	.word	0xbff00000
 80110dc:	000fffff 	.word	0x000fffff

080110e0 <nan>:
 80110e0:	2000      	movs	r0, #0
 80110e2:	4901      	ldr	r1, [pc, #4]	; (80110e8 <nan+0x8>)
 80110e4:	4770      	bx	lr
 80110e6:	bf00      	nop
 80110e8:	7ff80000 	.word	0x7ff80000

080110ec <rint>:
 80110ec:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 80110f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80110f2:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 80110f6:	2f13      	cmp	r7, #19
 80110f8:	4602      	mov	r2, r0
 80110fa:	460b      	mov	r3, r1
 80110fc:	460c      	mov	r4, r1
 80110fe:	4605      	mov	r5, r0
 8011100:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8011104:	dc59      	bgt.n	80111ba <rint+0xce>
 8011106:	2f00      	cmp	r7, #0
 8011108:	da2a      	bge.n	8011160 <rint+0x74>
 801110a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801110e:	4301      	orrs	r1, r0
 8011110:	d022      	beq.n	8011158 <rint+0x6c>
 8011112:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8011116:	4301      	orrs	r1, r0
 8011118:	424d      	negs	r5, r1
 801111a:	430d      	orrs	r5, r1
 801111c:	4936      	ldr	r1, [pc, #216]	; (80111f8 <rint+0x10c>)
 801111e:	0c5c      	lsrs	r4, r3, #17
 8011120:	0b2d      	lsrs	r5, r5, #12
 8011122:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8011126:	0464      	lsls	r4, r4, #17
 8011128:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801112c:	ea45 0304 	orr.w	r3, r5, r4
 8011130:	e9d1 4500 	ldrd	r4, r5, [r1]
 8011134:	4620      	mov	r0, r4
 8011136:	4629      	mov	r1, r5
 8011138:	f7ef f818 	bl	800016c <__adddf3>
 801113c:	e9cd 0100 	strd	r0, r1, [sp]
 8011140:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011144:	462b      	mov	r3, r5
 8011146:	4622      	mov	r2, r4
 8011148:	f7ef f80e 	bl	8000168 <__aeabi_dsub>
 801114c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011150:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8011154:	4602      	mov	r2, r0
 8011156:	460b      	mov	r3, r1
 8011158:	4610      	mov	r0, r2
 801115a:	4619      	mov	r1, r3
 801115c:	b003      	add	sp, #12
 801115e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011160:	4926      	ldr	r1, [pc, #152]	; (80111fc <rint+0x110>)
 8011162:	4139      	asrs	r1, r7
 8011164:	ea03 0001 	and.w	r0, r3, r1
 8011168:	4310      	orrs	r0, r2
 801116a:	d0f5      	beq.n	8011158 <rint+0x6c>
 801116c:	084b      	lsrs	r3, r1, #1
 801116e:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8011172:	ea52 0501 	orrs.w	r5, r2, r1
 8011176:	d00c      	beq.n	8011192 <rint+0xa6>
 8011178:	ea24 0303 	bic.w	r3, r4, r3
 801117c:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8011180:	2f13      	cmp	r7, #19
 8011182:	bf0c      	ite	eq
 8011184:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8011188:	2500      	movne	r5, #0
 801118a:	fa44 f707 	asr.w	r7, r4, r7
 801118e:	ea43 0407 	orr.w	r4, r3, r7
 8011192:	4919      	ldr	r1, [pc, #100]	; (80111f8 <rint+0x10c>)
 8011194:	4623      	mov	r3, r4
 8011196:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 801119a:	462a      	mov	r2, r5
 801119c:	e9d6 4500 	ldrd	r4, r5, [r6]
 80111a0:	4620      	mov	r0, r4
 80111a2:	4629      	mov	r1, r5
 80111a4:	f7ee ffe2 	bl	800016c <__adddf3>
 80111a8:	e9cd 0100 	strd	r0, r1, [sp]
 80111ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80111b0:	4622      	mov	r2, r4
 80111b2:	462b      	mov	r3, r5
 80111b4:	f7ee ffd8 	bl	8000168 <__aeabi_dsub>
 80111b8:	e7cc      	b.n	8011154 <rint+0x68>
 80111ba:	2f33      	cmp	r7, #51	; 0x33
 80111bc:	dd05      	ble.n	80111ca <rint+0xde>
 80111be:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80111c2:	d1c9      	bne.n	8011158 <rint+0x6c>
 80111c4:	f7ee ffd2 	bl	800016c <__adddf3>
 80111c8:	e7c4      	b.n	8011154 <rint+0x68>
 80111ca:	f04f 31ff 	mov.w	r1, #4294967295
 80111ce:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 80111d2:	fa21 f10c 	lsr.w	r1, r1, ip
 80111d6:	4208      	tst	r0, r1
 80111d8:	d0be      	beq.n	8011158 <rint+0x6c>
 80111da:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 80111de:	bf18      	it	ne
 80111e0:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 80111e4:	ea4f 0351 	mov.w	r3, r1, lsr #1
 80111e8:	bf1e      	ittt	ne
 80111ea:	ea20 0303 	bicne.w	r3, r0, r3
 80111ee:	fa45 fc0c 	asrne.w	ip, r5, ip
 80111f2:	ea43 050c 	orrne.w	r5, r3, ip
 80111f6:	e7cc      	b.n	8011192 <rint+0xa6>
 80111f8:	08012288 	.word	0x08012288
 80111fc:	000fffff 	.word	0x000fffff

08011200 <scalbn>:
 8011200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011202:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8011206:	4604      	mov	r4, r0
 8011208:	460d      	mov	r5, r1
 801120a:	4617      	mov	r7, r2
 801120c:	460b      	mov	r3, r1
 801120e:	b996      	cbnz	r6, 8011236 <scalbn+0x36>
 8011210:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011214:	4303      	orrs	r3, r0
 8011216:	d039      	beq.n	801128c <scalbn+0x8c>
 8011218:	4b35      	ldr	r3, [pc, #212]	; (80112f0 <scalbn+0xf0>)
 801121a:	2200      	movs	r2, #0
 801121c:	f7ef f95c 	bl	80004d8 <__aeabi_dmul>
 8011220:	4b34      	ldr	r3, [pc, #208]	; (80112f4 <scalbn+0xf4>)
 8011222:	4604      	mov	r4, r0
 8011224:	429f      	cmp	r7, r3
 8011226:	460d      	mov	r5, r1
 8011228:	da0f      	bge.n	801124a <scalbn+0x4a>
 801122a:	a32d      	add	r3, pc, #180	; (adr r3, 80112e0 <scalbn+0xe0>)
 801122c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011230:	f7ef f952 	bl	80004d8 <__aeabi_dmul>
 8011234:	e006      	b.n	8011244 <scalbn+0x44>
 8011236:	f240 72ff 	movw	r2, #2047	; 0x7ff
 801123a:	4296      	cmp	r6, r2
 801123c:	d10a      	bne.n	8011254 <scalbn+0x54>
 801123e:	4602      	mov	r2, r0
 8011240:	f7ee ff94 	bl	800016c <__adddf3>
 8011244:	4604      	mov	r4, r0
 8011246:	460d      	mov	r5, r1
 8011248:	e020      	b.n	801128c <scalbn+0x8c>
 801124a:	460b      	mov	r3, r1
 801124c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8011250:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8011254:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8011258:	19b9      	adds	r1, r7, r6
 801125a:	4291      	cmp	r1, r2
 801125c:	dd0e      	ble.n	801127c <scalbn+0x7c>
 801125e:	a322      	add	r3, pc, #136	; (adr r3, 80112e8 <scalbn+0xe8>)
 8011260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011264:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8011268:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 801126c:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8011270:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8011274:	4820      	ldr	r0, [pc, #128]	; (80112f8 <scalbn+0xf8>)
 8011276:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 801127a:	e7d9      	b.n	8011230 <scalbn+0x30>
 801127c:	2900      	cmp	r1, #0
 801127e:	dd08      	ble.n	8011292 <scalbn+0x92>
 8011280:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011284:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011288:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 801128c:	4620      	mov	r0, r4
 801128e:	4629      	mov	r1, r5
 8011290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011292:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8011296:	da16      	bge.n	80112c6 <scalbn+0xc6>
 8011298:	f24c 3350 	movw	r3, #50000	; 0xc350
 801129c:	429f      	cmp	r7, r3
 801129e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 80112a2:	dd08      	ble.n	80112b6 <scalbn+0xb6>
 80112a4:	4c15      	ldr	r4, [pc, #84]	; (80112fc <scalbn+0xfc>)
 80112a6:	4814      	ldr	r0, [pc, #80]	; (80112f8 <scalbn+0xf8>)
 80112a8:	f363 74df 	bfi	r4, r3, #31, #1
 80112ac:	a30e      	add	r3, pc, #56	; (adr r3, 80112e8 <scalbn+0xe8>)
 80112ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112b2:	4621      	mov	r1, r4
 80112b4:	e7bc      	b.n	8011230 <scalbn+0x30>
 80112b6:	4c12      	ldr	r4, [pc, #72]	; (8011300 <scalbn+0x100>)
 80112b8:	4812      	ldr	r0, [pc, #72]	; (8011304 <scalbn+0x104>)
 80112ba:	f363 74df 	bfi	r4, r3, #31, #1
 80112be:	a308      	add	r3, pc, #32	; (adr r3, 80112e0 <scalbn+0xe0>)
 80112c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112c4:	e7f5      	b.n	80112b2 <scalbn+0xb2>
 80112c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80112ca:	3136      	adds	r1, #54	; 0x36
 80112cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80112d0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80112d4:	4620      	mov	r0, r4
 80112d6:	4629      	mov	r1, r5
 80112d8:	2200      	movs	r2, #0
 80112da:	4b0b      	ldr	r3, [pc, #44]	; (8011308 <scalbn+0x108>)
 80112dc:	e7a8      	b.n	8011230 <scalbn+0x30>
 80112de:	bf00      	nop
 80112e0:	c2f8f359 	.word	0xc2f8f359
 80112e4:	01a56e1f 	.word	0x01a56e1f
 80112e8:	8800759c 	.word	0x8800759c
 80112ec:	7e37e43c 	.word	0x7e37e43c
 80112f0:	43500000 	.word	0x43500000
 80112f4:	ffff3cb0 	.word	0xffff3cb0
 80112f8:	8800759c 	.word	0x8800759c
 80112fc:	7e37e43c 	.word	0x7e37e43c
 8011300:	01a56e1f 	.word	0x01a56e1f
 8011304:	c2f8f359 	.word	0xc2f8f359
 8011308:	3c900000 	.word	0x3c900000

0801130c <_init>:
 801130c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801130e:	bf00      	nop
 8011310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011312:	bc08      	pop	{r3}
 8011314:	469e      	mov	lr, r3
 8011316:	4770      	bx	lr

08011318 <_fini>:
 8011318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801131a:	bf00      	nop
 801131c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801131e:	bc08      	pop	{r3}
 8011320:	469e      	mov	lr, r3
 8011322:	4770      	bx	lr
