

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Tue Jan 28 19:05:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23210|    23210|  0.232 ms|  0.232 ms|  23211|  23211|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1550|     1550|        47|          -|          -|    33|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arrayinit_curidx3 = alloca i32 1"   --->   Operation 22 'alloca' 'arrayinit_curidx3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pad_img0 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 23 'alloca' 'pad_img0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 0" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 24 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pad_img0_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 25 'alloca' 'pad_img0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pad_img0_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 26 'alloca' 'pad_img0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pad_img0_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 27 'alloca' 'pad_img0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pad_img0_4 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 28 'alloca' 'pad_img0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pad_img0_5 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 29 'alloca' 'pad_img0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pad_img0_6 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 30 'alloca' 'pad_img0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pad_img0_7 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 31 'alloca' 'pad_img0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pad_img0_8 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 32 'alloca' 'pad_img0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pad_img0_9 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 33 'alloca' 'pad_img0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pad_img0_10 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 34 'alloca' 'pad_img0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pad_img0_11 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 35 'alloca' 'pad_img0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pad_img0_12 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 36 'alloca' 'pad_img0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pad_img0_13 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 37 'alloca' 'pad_img0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pad_img0_14 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 38 'alloca' 'pad_img0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%pad_img0_15 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 39 'alloca' 'pad_img0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pad_img0_16 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 40 'alloca' 'pad_img0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%pad_img0_17 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 41 'alloca' 'pad_img0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pad_img0_18 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 42 'alloca' 'pad_img0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pad_img0_19 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 43 'alloca' 'pad_img0_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pad_img0_20 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 44 'alloca' 'pad_img0_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pad_img0_21 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 45 'alloca' 'pad_img0_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pad_img0_22 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 46 'alloca' 'pad_img0_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pad_img0_23 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 47 'alloca' 'pad_img0_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pad_img0_24 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 48 'alloca' 'pad_img0_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%pad_img0_25 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 49 'alloca' 'pad_img0_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pad_img0_26 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 50 'alloca' 'pad_img0_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%pad_img0_27 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 51 'alloca' 'pad_img0_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%pad_img1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:80]   --->   Operation 52 'alloca' 'pad_img1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%pad_img2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:81]   --->   Operation 53 'alloca' 'pad_img2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%pad_img3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 54 'alloca' 'pad_img3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%pad_img3_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 55 'alloca' 'pad_img3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%pad_img3_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 56 'alloca' 'pad_img3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%pad_img3_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 57 'alloca' 'pad_img3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%pad_img3_4 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 58 'alloca' 'pad_img3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%pad_img3_5 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 59 'alloca' 'pad_img3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%pad_img3_6 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 60 'alloca' 'pad_img3_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%pad_img3_7 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 61 'alloca' 'pad_img3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%pad_img3_8 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 62 'alloca' 'pad_img3_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%pad_img3_9 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 63 'alloca' 'pad_img3_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%pad_img3_10 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 64 'alloca' 'pad_img3_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%pad_img3_11 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 65 'alloca' 'pad_img3_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%pad_img3_12 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 66 'alloca' 'pad_img3_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%pad_img3_13 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 67 'alloca' 'pad_img3_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%pad_img3_14 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 68 'alloca' 'pad_img3_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%pad_img3_15 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 69 'alloca' 'pad_img3_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%pad_img3_16 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 70 'alloca' 'pad_img3_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%pad_img3_17 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 71 'alloca' 'pad_img3_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%pad_img3_18 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 72 'alloca' 'pad_img3_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%pad_img3_19 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 73 'alloca' 'pad_img3_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%pad_img3_20 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 74 'alloca' 'pad_img3_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%pad_img3_21 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 75 'alloca' 'pad_img3_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%pad_img3_22 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 76 'alloca' 'pad_img3_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%pad_img3_23 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 77 'alloca' 'pad_img3_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%pad_img3_24 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 78 'alloca' 'pad_img3_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%pad_img3_25 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 79 'alloca' 'pad_img3_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%pad_img3_26 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 80 'alloca' 'pad_img3_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%pad_img3_27 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 81 'alloca' 'pad_img3_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%pad_img3_28 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 82 'alloca' 'pad_img3_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%pad_img3_29 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 83 'alloca' 'pad_img3_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%pad_img3_30 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 84 'alloca' 'pad_img3_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%pad_img3_31 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 85 'alloca' 'pad_img3_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%pad_img3_32 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 86 'alloca' 'pad_img3_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%pad_img3_33 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 87 'alloca' 'pad_img3_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%pad_img3_34 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 88 'alloca' 'pad_img3_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%pad_img3_35 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 89 'alloca' 'pad_img3_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%pad_img3_36 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 90 'alloca' 'pad_img3_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%pad_img3_37 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 91 'alloca' 'pad_img3_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%pad_img3_38 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 92 'alloca' 'pad_img3_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%pad_img3_39 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 93 'alloca' 'pad_img3_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%pad_img3_40 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 94 'alloca' 'pad_img3_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%pad_img3_41 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 95 'alloca' 'pad_img3_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%pad_img3_42 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 96 'alloca' 'pad_img3_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%pad_img3_43 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 97 'alloca' 'pad_img3_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%pad_img3_44 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 98 'alloca' 'pad_img3_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%pad_img3_45 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 99 'alloca' 'pad_img3_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%pad_img3_46 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 100 'alloca' 'pad_img3_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%pad_img3_47 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 101 'alloca' 'pad_img3_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%pad_img3_48 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 102 'alloca' 'pad_img3_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 103 'store' 'store_ln69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 1, i6 %arrayinit_curidx3"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_1, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%spectopmodule_ln65 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [CNN_Optimal/src/cnn.cpp:65]   --->   Operation 106 'spectopmodule' 'spectopmodule_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_0, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_0"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_1, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_1"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_2, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_2"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_3, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_3"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %prediction, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %prediction"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_1, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayinit.body2" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 118 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%arrayinit_curidx3_load = load i6 %arrayinit_curidx3" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 119 'load' 'arrayinit_curidx3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [10/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 120 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i6 %arrayinit_curidx3_load" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 121 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (4.17ns)   --->   "%mul_ln69 = mul i13 %zext_ln69, i13 114" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 122 'mul' 'mul_ln69' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %mul_ln69, i32 10, i32 11" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 123 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.82ns)   --->   "%add_ln69_2 = add i6 %arrayinit_curidx3_load, i6 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 124 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.82ns)   --->   "%icmp_ln69 = icmp_eq  i6 %arrayinit_curidx3_load, i6 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 125 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %add_ln69_2, i6 %arrayinit_curidx3" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 126 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 127 [9/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 127 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 128 [8/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 128 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 129 [7/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 129 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.17>
ST_8 : Operation 130 [6/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 130 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 131 [5/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 131 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 132 [4/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 132 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.17>
ST_11 : Operation 133 [3/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 133 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.17>
ST_12 : Operation 134 [2/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 134 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.17>
ST_13 : Operation 135 [1/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 135 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.90>
ST_14 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln69_3)   --->   "%shl_ln69 = shl i6 %urem_ln69, i6 2" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 136 'shl' 'shl_ln69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln69_3 = add i6 %shl_ln69, i6 %urem_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 137 'add' 'add_ln69_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [2/2] (5.07ns)   --->   "%call_ln69 = call void @cnn_Pipeline_2, i6 %add_ln69_3, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i2 %trunc_ln" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 138 'call' 'call_ln69' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln69 = call void @cnn_Pipeline_2, i6 %add_ln69_3, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i2 %trunc_ln" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 140 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %arrayinit.body2, void %for.inc.i.preheader" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 141 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_pad_for_rows_pad_for_cols, i24 %img_in_0, i24 %img_in_1, i24 %img_in_2, i24 %img_in_3, i24 %pad_img0_27, i24 %pad_img0_26, i24 %pad_img0_25, i24 %pad_img0_24, i24 %pad_img0_23, i24 %pad_img0_22, i24 %pad_img0_21, i24 %pad_img0_20, i24 %pad_img0_19, i24 %pad_img0_18, i24 %pad_img0_17, i24 %pad_img0_16, i24 %pad_img0_15, i24 %pad_img0_14, i24 %pad_img0_13, i24 %pad_img0_12, i24 %pad_img0_11, i24 %pad_img0_10, i24 %pad_img0_9, i24 %pad_img0_8, i24 %pad_img0_7, i24 %pad_img0_6, i24 %pad_img0_5, i24 %pad_img0_4, i24 %pad_img0_3, i24 %pad_img0_2, i24 %pad_img0_1, i24 %pad_img0"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_pad_for_rows_pad_for_cols, i24 %img_in_0, i24 %img_in_1, i24 %img_in_2, i24 %img_in_3, i24 %pad_img0_27, i24 %pad_img0_26, i24 %pad_img0_25, i24 %pad_img0_24, i24 %pad_img0_23, i24 %pad_img0_22, i24 %pad_img0_21, i24 %pad_img0_20, i24 %pad_img0_19, i24 %pad_img0_18, i24 %pad_img0_17, i24 %pad_img0_16, i24 %pad_img0_15, i24 %pad_img0_14, i24 %pad_img0_13, i24 %pad_img0_12, i24 %pad_img0_11, i24 %pad_img0_10, i24 %pad_img0_9, i24 %pad_img0_8, i24 %pad_img0_7, i24 %pad_img0_6, i24 %pad_img0_5, i24 %pad_img0_4, i24 %pad_img0_3, i24 %pad_img0_2, i24 %pad_img0_1, i24 %pad_img0"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_clone_for_rows_clone_for_cols, i24 %pad_img1, i24 %pad_img2, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_clone_for_rows_clone_for_cols, i24 %pad_img1, i24 %pad_img2, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln98 = call void @dataflow_section, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48, i24 %prediction, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9, i7 %dense_biases" [CNN_Optimal/src/cnn.cpp:98]   --->   Operation 146 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln98 = call void @dataflow_section, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48, i24 %prediction, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9, i7 %dense_biases" [CNN_Optimal/src/cnn.cpp:98]   --->   Operation 147 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [CNN_Optimal/src/cnn.cpp:99]   --->   Operation 148 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation 24 bit ('pad_img0', CNN_Optimal/src/cnn.cpp:69) [89]  (0.000 ns)
	'getelementptr' operation 6 bit ('pad_img0_addr', CNN_Optimal/src/cnn.cpp:69) [90]  (0.000 ns)
	'store' operation 0 bit ('store_ln69', CNN_Optimal/src/cnn.cpp:69) of constant 0 on array 'pad_img0', CNN_Optimal/src/cnn.cpp:69 [169]  (3.254 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 4.170ns
The critical path consists of the following:
	'load' operation 6 bit ('arrayinit_curidx3_load', CNN_Optimal/src/cnn.cpp:69) on local variable 'arrayinit_curidx3' [174]  (0.000 ns)
	'mul' operation 13 bit ('mul_ln69', CNN_Optimal/src/cnn.cpp:69) [180]  (4.170 ns)

 <State 5>: 3.176ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [176]  (3.176 ns)

 <State 6>: 3.176ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [176]  (3.176 ns)

 <State 7>: 3.176ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [176]  (3.176 ns)

 <State 8>: 3.176ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [176]  (3.176 ns)

 <State 9>: 3.176ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [176]  (3.176 ns)

 <State 10>: 3.176ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [176]  (3.176 ns)

 <State 11>: 3.176ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [176]  (3.176 ns)

 <State 12>: 3.176ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [176]  (3.176 ns)

 <State 13>: 3.176ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [176]  (3.176 ns)

 <State 14>: 6.904ns
The critical path consists of the following:
	'shl' operation 6 bit ('shl_ln69', CNN_Optimal/src/cnn.cpp:69) [177]  (0.000 ns)
	'add' operation 6 bit ('add_ln69_3', CNN_Optimal/src/cnn.cpp:69) [178]  (1.825 ns)
	'call' operation 0 bit ('call_ln69', CNN_Optimal/src/cnn.cpp:69) to 'cnn_Pipeline_2' [182]  (5.079 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
