--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Single_Cpu_board.twx Single_Cpu_board.ncd -o
Single_Cpu_board.twr Single_Cpu_board.pcf -ucf Single_Cpu.ucf

Design file:              Single_Cpu_board.ncd
Physical constraint file: Single_Cpu_board.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    6.310(R)|      SLOW  |   -2.319(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.614|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Switch<0>      |En<0>          |   10.085|
Switch<0>      |Segs<0>        |   12.882|
Switch<0>      |Segs<1>        |   12.742|
Switch<0>      |Segs<2>        |   12.413|
Switch<0>      |Segs<3>        |   12.380|
Switch<0>      |Segs<4>        |   12.909|
Switch<0>      |Segs<5>        |   12.991|
Switch<0>      |Segs<6>        |   12.512|
Switch<1>      |En<1>          |    9.576|
Switch<1>      |Segs<0>        |   13.031|
Switch<1>      |Segs<1>        |   12.891|
Switch<1>      |Segs<2>        |   12.562|
Switch<1>      |Segs<3>        |   12.529|
Switch<1>      |Segs<4>        |   13.058|
Switch<1>      |Segs<5>        |   13.140|
Switch<1>      |Segs<6>        |   12.661|
Switch<2>      |En<2>          |    9.781|
Switch<2>      |Segs<0>        |   12.848|
Switch<2>      |Segs<1>        |   12.708|
Switch<2>      |Segs<2>        |   12.379|
Switch<2>      |Segs<3>        |   12.346|
Switch<2>      |Segs<4>        |   12.875|
Switch<2>      |Segs<5>        |   12.957|
Switch<2>      |Segs<6>        |   12.478|
Switch<3>      |En<3>          |   10.011|
Switch<3>      |Segs<0>        |   13.384|
Switch<3>      |Segs<1>        |   13.244|
Switch<3>      |Segs<2>        |   12.915|
Switch<3>      |Segs<3>        |   12.882|
Switch<3>      |Segs<4>        |   13.411|
Switch<3>      |Segs<5>        |   13.493|
Switch<3>      |Segs<6>        |   13.014|
Switch<4>      |En<4>          |    9.317|
Switch<4>      |Segs<0>        |   11.479|
Switch<4>      |Segs<1>        |   11.339|
Switch<4>      |Segs<2>        |   11.010|
Switch<4>      |Segs<3>        |   10.977|
Switch<4>      |Segs<4>        |   11.506|
Switch<4>      |Segs<5>        |   11.588|
Switch<4>      |Segs<6>        |   11.109|
Switch<5>      |En<5>          |    9.882|
Switch<5>      |Segs<0>        |   11.982|
Switch<5>      |Segs<1>        |   11.842|
Switch<5>      |Segs<2>        |   11.513|
Switch<5>      |Segs<3>        |   11.480|
Switch<5>      |Segs<4>        |   12.009|
Switch<5>      |Segs<5>        |   12.091|
Switch<5>      |Segs<6>        |   11.612|
---------------+---------------+---------+


Analysis completed Tue Jun 15 12:46:53 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4705 MB



