Reading netlist file: "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/impl/gwsynthesis/UART.vg"
Parsing netlist file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/impl/gwsynthesis/UART.vg" completed
Processing netlist completed
Reading constraint file: "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/src/UART.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/impl/pnr/UART.power.html" completed
Generate file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/impl/pnr/UART.pin.html" completed
Generate file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/impl/pnr/UART.rpt.html" completed
Generate file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/impl/pnr/UART.rpt.txt" completed
Generate file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/impl/pnr/UART.tr.html" completed
Sun Nov  9 13:12:25 2025

