#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14c61b9a0 .scope module, "tx_tb" "tx_tb" 2 4;
 .timescale -9 -12;
v0x14c633480_0 .var "clk", 0 0;
v0x14c633510_0 .var "rst", 0 0;
v0x14c6335a0_0 .net "tx", 0 0, v0x14c6330a0_0;  1 drivers
v0x14c633630_0 .var "tx_data", 7 0;
v0x14c6336c0_0 .net "tx_ready", 0 0, L_0x14c6346d0;  1 drivers
S_0x14c612a00 .scope module, "uut" "tx" 2 12, 3 4 0, S_0x14c61b9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_ready";
P_0x14c612b70 .param/l "BIT_MAX" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x14c612bb0 .param/l "BPS_MAX" 0 3 11, +C4<00000000000000000001010001011000>;
P_0x14c612bf0 .param/l "DATA" 0 3 17, +C4<00000000000000000000000000000010>;
P_0x14c612c30 .param/l "IDLE" 0 3 15, +C4<00000000000000000000000000000000>;
P_0x14c612c70 .param/l "START" 0 3 16, +C4<00000000000000000000000000000001>;
P_0x14c612cb0 .param/l "STOP" 0 3 18, +C4<00000000000000000000000000000011>;
L_0x14c6338d0 .functor OR 1, L_0x14c633750, L_0x14c633830, C4<0>, C4<0>;
L_0x14c633b20 .functor OR 1, L_0x14c6338d0, L_0x14c633a00, C4<0>, C4<0>;
L_0x14c633cb0 .functor OR 1, L_0x14c633b20, L_0x14c633c10, C4<0>, C4<0>;
L_0x14c633e90 .functor OR 1, L_0x14c633cb0, L_0x14c633dc0, C4<0>, C4<0>;
L_0x14c634020 .functor OR 1, L_0x14c633e90, L_0x14c633f80, C4<0>, C4<0>;
L_0x14c633aa0 .functor OR 1, L_0x14c634020, L_0x14c634160, C4<0>, C4<0>;
L_0x14c634460 .functor OR 1, L_0x14c633aa0, L_0x14c6343c0, C4<0>, C4<0>;
v0x14c61f270_0 .net *"_ivl_1", 0 0, L_0x14c633750;  1 drivers
v0x14c631bf0_0 .net *"_ivl_11", 0 0, L_0x14c633c10;  1 drivers
v0x14c631ca0_0 .net *"_ivl_13", 0 0, L_0x14c633cb0;  1 drivers
v0x14c631d50_0 .net *"_ivl_15", 0 0, L_0x14c633dc0;  1 drivers
v0x14c631e00_0 .net *"_ivl_17", 0 0, L_0x14c633e90;  1 drivers
v0x14c631ee0_0 .net *"_ivl_19", 0 0, L_0x14c633f80;  1 drivers
v0x14c631f90_0 .net *"_ivl_21", 0 0, L_0x14c634020;  1 drivers
v0x14c632030_0 .net *"_ivl_23", 0 0, L_0x14c634160;  1 drivers
v0x14c6320e0_0 .net *"_ivl_25", 0 0, L_0x14c633aa0;  1 drivers
v0x14c6321f0_0 .net *"_ivl_27", 0 0, L_0x14c6343c0;  1 drivers
v0x14c632290_0 .net *"_ivl_3", 0 0, L_0x14c633830;  1 drivers
v0x14c632340_0 .net *"_ivl_30", 31 0, L_0x14c634590;  1 drivers
L_0x150078010 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14c6323f0_0 .net *"_ivl_33", 29 0, L_0x150078010;  1 drivers
L_0x150078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14c6324a0_0 .net/2u *"_ivl_34", 31 0, L_0x150078058;  1 drivers
v0x14c632550_0 .net *"_ivl_38", 31 0, L_0x14c634830;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14c632600_0 .net *"_ivl_41", 5 0, L_0x1500780a0;  1 drivers
L_0x1500780e8 .functor BUFT 1, C4<00000000000000000001010001010111>, C4<0>, C4<0>, C4<0>;
v0x14c6326b0_0 .net/2u *"_ivl_42", 31 0, L_0x1500780e8;  1 drivers
v0x14c632840_0 .net *"_ivl_5", 0 0, L_0x14c6338d0;  1 drivers
v0x14c6328d0_0 .net *"_ivl_7", 0 0, L_0x14c633a00;  1 drivers
v0x14c632970_0 .net *"_ivl_9", 0 0, L_0x14c633b20;  1 drivers
v0x14c632a10_0 .var "bit_cnt", 3 0;
v0x14c632ac0_0 .var "bit_max", 3 0;
v0x14c632b70_0 .var "bps_cnt", 25 0;
v0x14c632c20_0 .net "clk", 0 0, v0x14c633480_0;  1 drivers
v0x14c632cc0_0 .var "end_bit_cnt", 0 0;
v0x14c632d60_0 .net "end_bps_cnt", 0 0, L_0x14c634990;  1 drivers
v0x14c632e00_0 .net "flag_n", 0 0, L_0x14c634460;  1 drivers
v0x14c632ea0_0 .net "rst", 0 0, v0x14c633510_0;  1 drivers
v0x14c632f40_0 .var "state", 1 0;
v0x14c632ff0_0 .var "temp_data", 7 0;
v0x14c6330a0_0 .var "tx", 0 0;
v0x14c633140_0 .net "tx_data", 7 0, v0x14c633630_0;  1 drivers
v0x14c6331f0_0 .net "tx_ready", 0 0, L_0x14c6346d0;  alias, 1 drivers
E_0x14c608560 .event posedge, v0x14c632d60_0;
E_0x14c609e10/0 .event negedge, v0x14c632ea0_0;
E_0x14c609e10/1 .event posedge, v0x14c632c20_0;
E_0x14c609e10 .event/or E_0x14c609e10/0, E_0x14c609e10/1;
E_0x14c6086d0 .event posedge, v0x14c632c20_0;
L_0x14c633750 .part v0x14c633630_0, 0, 1;
L_0x14c633830 .part v0x14c633630_0, 1, 1;
L_0x14c633a00 .part v0x14c633630_0, 2, 1;
L_0x14c633c10 .part v0x14c633630_0, 3, 1;
L_0x14c633dc0 .part v0x14c633630_0, 4, 1;
L_0x14c633f80 .part v0x14c633630_0, 5, 1;
L_0x14c634160 .part v0x14c633630_0, 6, 1;
L_0x14c6343c0 .part v0x14c633630_0, 7, 1;
L_0x14c634590 .concat [ 2 30 0 0], v0x14c632f40_0, L_0x150078010;
L_0x14c6346d0 .cmp/eq 32, L_0x14c634590, L_0x150078058;
L_0x14c634830 .concat [ 26 6 0 0], v0x14c632b70_0, L_0x1500780a0;
L_0x14c634990 .cmp/eq 32, L_0x14c634830, L_0x1500780e8;
    .scope S_0x14c612a00;
T_0 ;
    %wait E_0x14c609e10;
    %load/vec4 v0x14c632ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c632f40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14c632f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x14c632b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14c632a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14c632ff0_0, 0;
    %load/vec4 v0x14c632e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14c632f40_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14c632ac0_0, 0, 4;
    %load/vec4 v0x14c633140_0;
    %assign/vec4 v0x14c632ff0_0, 0;
    %load/vec4 v0x14c632cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14c632f40_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14c632a10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c632cc0_0, 0, 1;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14c632ac0_0, 0, 4;
    %load/vec4 v0x14c632cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14c632a10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14c632f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c632cc0_0, 0, 1;
T_0.11 ;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14c632ac0_0, 0, 4;
    %load/vec4 v0x14c632cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14c632a10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c632f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c632cc0_0, 0, 1;
T_0.13 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14c612a00;
T_1 ;
    %wait E_0x14c6086d0;
    %load/vec4 v0x14c632f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c6330a0_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c6330a0_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x14c632ff0_0;
    %load/vec4 v0x14c632a10_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c6330a0_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c6330a0_0, 0, 1;
T_1.6 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c6330a0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14c612a00;
T_2 ;
    %wait E_0x14c609e10;
    %load/vec4 v0x14c632ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x14c632b70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14c632f40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x14c632b70_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x14c632b70_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x14c632b70_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x14c632b70_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14c612a00;
T_3 ;
    %wait E_0x14c608560;
    %load/vec4 v0x14c632ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14c632a10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14c632f40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x14c632a10_0;
    %pad/u 32;
    %load/vec4 v0x14c632ac0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14c632a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c632cc0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x14c632a10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14c632a10_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14c61b9a0;
T_4 ;
    %vpi_call 2 22 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14c61b9a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c633480_0, 0, 1;
T_4.0 ;
    %delay 10000, 0;
    %load/vec4 v0x14c633480_0;
    %inv;
    %store/vec4 v0x14c633480_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x14c61b9a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c633510_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14c633630_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c633510_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c633510_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c633510_0, 0, 1;
    %delay 100000, 0;
    %delay 300000000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x14c633630_0, 0, 8;
    %delay 1200000000, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x14c633630_0, 0, 8;
    %delay 1200000000, 0;
    %vpi_call 2 53 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/tx_tb.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task6_uart/mod/tx.v";
