# compile vhdl design source files
vhdl xil_defaultlib  \
"testbench_func_synth.vhd" \
"../../../../../line_follower.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
