{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 22:50:21 2018 " "Info: Processing started: Fri Oct 26 22:50:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register -c Register " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Register -c Register" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Info: Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Poor/Slide/HK5/TKLLS/2REG/Block2.bdf " "Warning: Can't analyze file -- file D:/Poor/Slide/HK5/TKLLS/2REG/Block2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/2REG/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Poor/Slide/HK5/TKLLS/2REG/2REG.bdf " "Warning: Can't analyze file -- file D:/Poor/Slide/HK5/TKLLS/2REG/2REG.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Q1\[3..0\] " "Warning: Pin \"Q1\[3..0\]\" is missing source" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 544 720 80 "Q1\[3..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Q2\[3..0\] " "Warning: Pin \"Q2\[3..0\]\" is missing source" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 80 544 720 96 "Q2\[3..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK " "Warning: Pin \"CLOCK\" not connected" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 144 128 296 160 "CLOCK" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "WE1 " "Warning: Pin \"WE1\" not connected" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 80 128 296 96 "WE1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "WE2 " "Warning: Pin \"WE2\" not connected" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 96 128 296 112 "WE2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ADD1 " "Warning: Pin \"ADD1\" not connected" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 112 128 296 128 "ADD1\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ADD2 " "Warning: Pin \"ADD2\" not connected" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 128 128 296 144 "ADD2\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IN " "Warning: Pin \"IN\" not connected" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 128 296 80 "IN\[3..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Q1\[3\] GND " "Warning (13410): Pin \"Q1\[3\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 544 720 80 "Q1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1\[2\] GND " "Warning (13410): Pin \"Q1\[2\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 544 720 80 "Q1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1\[1\] GND " "Warning (13410): Pin \"Q1\[1\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 544 720 80 "Q1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1\[0\] GND " "Warning (13410): Pin \"Q1\[0\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 544 720 80 "Q1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2\[3\] GND " "Warning (13410): Pin \"Q2\[3\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 80 544 720 96 "Q2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2\[2\] GND " "Warning (13410): Pin \"Q2\[2\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 80 544 720 96 "Q2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2\[1\] GND " "Warning (13410): Pin \"Q2\[1\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 80 544 720 96 "Q2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2\[0\] GND " "Warning (13410): Pin \"Q2\[0\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 80 544 720 96 "Q2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Warning: Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "Warning (15610): No output dependent on input pin \"CLOCK\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 144 128 296 160 "CLOCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WE1 " "Warning (15610): No output dependent on input pin \"WE1\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 80 128 296 96 "WE1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WE2 " "Warning (15610): No output dependent on input pin \"WE2\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 96 128 296 112 "WE2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD1\[2\] " "Warning (15610): No output dependent on input pin \"ADD1\[2\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 112 128 296 128 "ADD1\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD1\[1\] " "Warning (15610): No output dependent on input pin \"ADD1\[1\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 112 128 296 128 "ADD1\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD1\[0\] " "Warning (15610): No output dependent on input pin \"ADD1\[0\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 112 128 296 128 "ADD1\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD2\[2\] " "Warning (15610): No output dependent on input pin \"ADD2\[2\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 128 128 296 144 "ADD2\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD2\[1\] " "Warning (15610): No output dependent on input pin \"ADD2\[1\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 128 128 296 144 "ADD2\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD2\[0\] " "Warning (15610): No output dependent on input pin \"ADD2\[0\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 128 128 296 144 "ADD2\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "Warning (15610): No output dependent on input pin \"IN\[3\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 128 296 80 "IN\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "Warning (15610): No output dependent on input pin \"IN\[2\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 128 296 80 "IN\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "Warning (15610): No output dependent on input pin \"IN\[1\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 128 296 80 "IN\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "Warning (15610): No output dependent on input pin \"IN\[0\]\"" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/2REG/Block1.bdf" { { 64 128 296 80 "IN\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Info: Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 22:50:21 2018 " "Info: Processing ended: Fri Oct 26 22:50:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
