TimeQuest Timing Analyzer report for MIPS
Tue May 29 22:34:36 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'
 13. Slow Model Hold: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'
 14. Slow Model Hold: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clock'
 27. Fast Model Setup: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'
 28. Fast Model Hold: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'
 29. Fast Model Hold: 'clock'
 30. Fast Model Minimum Pulse Width: 'clock'
 31. Fast Model Minimum Pulse Width: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; MIPS                                             ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  25.0%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; Clock Name                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; clock                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                              ;
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q } ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                 ;
+-----------+-----------------+----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                         ; Note ;
+-----------+-----------------+----------------------------------------------------+------+
; 11.97 MHz ; 11.97 MHz       ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ;      ;
; 16.99 MHz ; 16.99 MHz       ; clock                                              ;      ;
+-----------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                     ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clock                                              ; -57.865 ; -12829.762    ;
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -55.909 ; -1609.410     ;
+----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                     ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -2.257 ; -20.902       ;
; clock                                              ; -0.117 ; -0.439        ;
+----------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clock                                              ; -2.064 ; -1973.333     ;
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.250  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                            ;
+---------+---------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -57.865 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.018     ; 58.885     ;
; -57.406 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.047     ; 58.397     ;
; -57.260 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.000      ; 58.298     ;
; -56.801 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.029     ; 57.810     ;
; -56.255 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.003     ; 57.290     ;
; -55.966 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.039     ; 56.965     ;
; -55.895 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.007      ; 56.940     ;
; -55.796 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.032     ; 56.802     ;
; -55.702 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.002     ; 56.738     ;
; -55.585 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.004      ; 56.627     ;
; -55.505 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.001     ; 56.542     ;
; -55.486 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.007      ; 56.531     ;
; -55.436 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.022     ; 56.452     ;
; -55.361 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 56.378     ;
; -55.243 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.031     ; 56.250     ;
; -55.199 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.041     ; 56.196     ;
; -55.126 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.025     ; 56.139     ;
; -55.120 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.001     ; 56.157     ;
; -55.046 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.030     ; 56.054     ;
; -55.041 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.039     ; 56.040     ;
; -55.027 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.022     ; 56.043     ;
; -54.980 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.031     ; 55.987     ;
; -54.950 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 55.969     ;
; -54.905 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.022     ; 55.921     ;
; -54.753 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; clock        ; clock       ; 1.000        ; -0.039     ; 55.752     ;
; -54.682 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; clock        ; clock       ; 1.000        ; -0.032     ; 55.688     ;
; -54.661 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.030     ; 55.669     ;
; -54.610 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; clock        ; clock       ; 1.000        ; -0.039     ; 55.609     ;
; -54.594 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.023     ; 55.609     ;
; -54.535 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.041     ; 55.532     ;
; -54.436 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 55.453     ;
; -54.375 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.013     ; 55.400     ;
; -54.356 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.024     ; 55.370     ;
; -54.345 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; -0.001     ; 55.382     ;
; -54.300 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.004     ; 55.334     ;
; -54.156 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.005      ; 55.199     ;
; -54.148 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 55.165     ;
; -54.077 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 55.101     ;
; -54.012 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q ; clock        ; clock       ; 1.000        ; -0.039     ; 55.011     ;
; -54.005 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 55.022     ;
; -53.996 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 55.020     ;
; -53.972 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.000      ; 55.010     ;
; -53.930 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.023     ; 54.945     ;
; -53.828 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:27:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.000      ; 54.866     ;
; -53.803 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.023     ; 54.818     ;
; -53.782 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:15:stage_i|q ; clock        ; clock       ; 1.000        ; -0.025     ; 54.795     ;
; -53.697 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.024     ; 54.711     ;
; -53.686 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.017     ; 54.707     ;
; -53.606 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.022     ; 54.622     ;
; -53.589 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.026     ; 54.601     ;
; -53.587 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 54.611     ;
; -53.519 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:16:stage_i|q ; clock        ; clock       ; 1.000        ; -0.039     ; 54.518     ;
; -53.513 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.029     ; 54.522     ;
; -53.431 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.024     ; 54.445     ;
; -53.407 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 54.424     ;
; -53.370 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.016     ; 54.392     ;
; -53.369 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:27:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.029     ; 54.378     ;
; -53.340 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; -0.004     ; 54.374     ;
; -53.295 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.007     ; 54.326     ;
; -53.229 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.016     ; 54.251     ;
; -53.221 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.022     ; 54.237     ;
; -53.177 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:15:stage_i|q ; clock        ; clock       ; 1.000        ; -0.007     ; 54.208     ;
; -53.143 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; clock        ; clock       ; 1.000        ; -0.024     ; 54.157     ;
; -53.072 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; clock        ; clock       ; 1.000        ; -0.017     ; 54.093     ;
; -53.071 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 54.095     ;
; -53.036 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.025     ; 54.049     ;
; -53.010 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.006     ; 54.042     ;
; -53.000 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; clock        ; clock       ; 1.000        ; -0.024     ; 54.014     ;
; -52.999 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:28:stage_i|q ; clock        ; clock       ; 1.000        ; -0.029     ; 54.008     ;
; -52.980 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; 0.006      ; 54.024     ;
; -52.966 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.002     ; 54.002     ;
; -52.935 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; 0.003      ; 53.976     ;
; -52.925 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.026     ; 53.937     ;
; -52.919 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 53.938     ;
; -52.914 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:16:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 53.931     ;
; -52.878 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.023     ; 53.893     ;
; -52.839 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.024     ; 53.853     ;
; -52.820 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.016     ; 53.842     ;
; -52.817 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.015     ; 53.840     ;
; -52.787 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; -0.003     ; 53.822     ;
; -52.783 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 53.807     ;
; -52.761 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.017     ; 53.782     ;
; -52.742 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.006     ; 53.774     ;
; -52.712 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; clock        ; clock       ; 1.000        ; -0.007     ; 53.743     ;
; -52.700 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.009     ; 53.729     ;
; -52.681 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.022     ; 53.697     ;
; -52.670 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; 0.003      ; 53.711     ;
; -52.662 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 53.686     ;
; -52.640 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 53.664     ;
; -52.625 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; 0.000      ; 53.663     ;
; -52.622 ; N_dff:Instruction_B|dff_1bit:\N_dffs:13:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.006      ; 53.666     ;
; -52.620 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 53.644     ;
; -52.601 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.006     ; 53.633     ;
; -52.590 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; clock        ; clock       ; 1.000        ; -0.023     ; 53.605     ;
; -52.590 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; -0.002     ; 53.626     ;
; -52.571 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; 0.006      ; 53.615     ;
; -52.565 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.016     ; 53.587     ;
; -52.547 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:28:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.002     ; 53.583     ;
; -52.545 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.005     ; 53.578     ;
; -52.526 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; 0.003      ; 53.567     ;
+---------+---------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'                                                                                                                          ;
+---------+---------------------------------------------------+----------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node              ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -55.909 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.384      ; 58.794     ;
; -55.772 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.021      ; 58.794     ;
; -55.432 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.381      ; 58.303     ;
; -55.304 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.402      ; 58.207     ;
; -55.295 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.018      ; 58.303     ;
; -55.167 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.039      ; 58.207     ;
; -54.827 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.399      ; 57.716     ;
; -54.690 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.036      ; 57.716     ;
; -54.299 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.399      ; 57.199     ;
; -54.162 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.036      ; 57.199     ;
; -53.980 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.385      ; 56.870     ;
; -53.939 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.409      ; 56.849     ;
; -53.843 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.022      ; 56.870     ;
; -53.822 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.396      ; 56.708     ;
; -53.802 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.046      ; 56.849     ;
; -53.746 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.400      ; 56.647     ;
; -53.685 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.033      ; 56.708     ;
; -53.629 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.406      ; 56.536     ;
; -53.609 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.037      ; 56.647     ;
; -53.549 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.401      ; 56.451     ;
; -53.530 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.409      ; 56.440     ;
; -53.492 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.043      ; 56.536     ;
; -53.462 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.406      ; 56.358     ;
; -53.412 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.038      ; 56.451     ;
; -53.393 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.046      ; 56.440     ;
; -53.375 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.403      ; 56.283     ;
; -53.325 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.043      ; 56.358     ;
; -53.269 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.397      ; 56.156     ;
; -53.238 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.040      ; 56.283     ;
; -53.205 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.399      ; 56.101     ;
; -53.164 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.401      ; 56.066     ;
; -53.152 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.403      ; 56.045     ;
; -53.132 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.034      ; 56.156     ;
; -53.072 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.398      ; 55.960     ;
; -53.068 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.036      ; 56.101     ;
; -53.053 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.406      ; 55.949     ;
; -53.033 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[11] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.401      ; 55.944     ;
; -53.027 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.038      ; 56.066     ;
; -53.019 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[19] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.378      ; 55.894     ;
; -53.015 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.040      ; 56.045     ;
; -52.995 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[17] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.384      ; 55.876     ;
; -52.935 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.035      ; 55.960     ;
; -52.916 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.043      ; 55.949     ;
; -52.896 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[11] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.038      ; 55.944     ;
; -52.882 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[19] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.015      ; 55.894     ;
; -52.868 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[9]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.474      ; 55.828     ;
; -52.858 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[17] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.021      ; 55.876     ;
; -52.775 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[12] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.386      ; 55.658     ;
; -52.731 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[9]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.111      ; 55.828     ;
; -52.730 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[14] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.370      ; 55.593     ;
; -52.687 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.398      ; 55.575     ;
; -52.638 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[12] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.023      ; 55.658     ;
; -52.612 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[10] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.401      ; 55.518     ;
; -52.600 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.417      ; 55.514     ;
; -52.593 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[14] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.007      ; 55.593     ;
; -52.550 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.035      ; 55.575     ;
; -52.533 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[8]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.400      ; 55.439     ;
; -52.475 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[10] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.038      ; 55.518     ;
; -52.463 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.054      ; 55.514     ;
; -52.428 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[11] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.419      ; 55.357     ;
; -52.414 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[19] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.396      ; 55.307     ;
; -52.396 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[8]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.037      ; 55.439     ;
; -52.390 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[17] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.402      ; 55.289     ;
; -52.370 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.400      ; 55.275     ;
; -52.291 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[11] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.056      ; 55.357     ;
; -52.277 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[19] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.033      ; 55.307     ;
; -52.263 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[9]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.492      ; 55.241     ;
; -52.253 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[17] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.039      ; 55.289     ;
; -52.233 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.037      ; 55.275     ;
; -52.200 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.407      ; 55.108     ;
; -52.170 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[12] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.404      ; 55.071     ;
; -52.126 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[9]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.129      ; 55.241     ;
; -52.125 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[14] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.388      ; 55.006     ;
; -52.063 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.044      ; 55.108     ;
; -52.033 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[12] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.041      ; 55.071     ;
; -52.021 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[18] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.397      ; 54.919     ;
; -52.016 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.402      ; 54.919     ;
; -52.010 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.410      ; 54.925     ;
; -52.007 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[10] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.419      ; 54.931     ;
; -51.988 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[14] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.025      ; 55.006     ;
; -51.928 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[8]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.418      ; 54.852     ;
; -51.884 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[18] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.034      ; 54.919     ;
; -51.879 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.039      ; 54.919     ;
; -51.873 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.047      ; 54.925     ;
; -51.872 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:27:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.402      ; 54.775     ;
; -51.870 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[10] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.056      ; 54.931     ;
; -51.820 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[15] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.384      ; 54.705     ;
; -51.817 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.401      ; 54.723     ;
; -51.791 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[8]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.055      ; 54.852     ;
; -51.735 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:27:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.039      ; 54.775     ;
; -51.723 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.404      ; 54.617     ;
; -51.700 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.407      ; 54.612     ;
; -51.683 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[15] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.021      ; 54.705     ;
; -51.680 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.038      ; 54.723     ;
; -51.620 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.402      ; 54.527     ;
; -51.601 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.410      ; 54.516     ;
; -51.595 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.414      ; 54.506     ;
; -51.586 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.041      ; 54.617     ;
; -51.563 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 3.044      ; 54.612     ;
; -51.539 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 3.399      ; 54.428     ;
+---------+---------------------------------------------------+----------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'                                                                                                                                                                 ;
+--------+----------------------------------------------------+----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node              ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.257 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[30] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.268      ; 4.288      ;
; -2.144 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[30] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.155      ; 4.288      ;
; -1.880 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[0]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.259      ; 4.656      ;
; -1.767 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[0]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.146      ; 4.656      ;
; -1.757 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[30] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.268      ; 4.288      ;
; -1.670 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[18] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.272      ; 4.879      ;
; -1.644 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[30] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.155      ; 4.288      ;
; -1.557 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[18] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.159      ; 4.879      ;
; -1.394 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[31] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 5.913      ; 4.796      ;
; -1.380 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[0]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.259      ; 4.656      ;
; -1.342 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[20] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.274      ; 5.209      ;
; -1.319 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[15] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.259      ; 5.217      ;
; -1.307 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[21] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.259      ; 5.229      ;
; -1.281 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[31] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 5.800      ; 4.796      ;
; -1.267 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[0]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.146      ; 4.656      ;
; -1.229 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[20] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.161      ; 5.209      ;
; -1.206 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[15] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.146      ; 5.217      ;
; -1.194 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[21] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.146      ; 5.229      ;
; -1.170 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[18] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.272      ; 4.879      ;
; -1.168 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[4]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.258      ; 5.367      ;
; -1.135 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[3]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.257      ; 5.399      ;
; -1.057 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[18] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.159      ; 4.879      ;
; -1.055 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[4]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.145      ; 5.367      ;
; -1.022 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[3]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.144      ; 5.399      ;
; -0.977 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[1]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.247      ; 5.547      ;
; -0.898 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[5]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.349      ; 5.728      ;
; -0.894 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[31] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 5.913      ; 4.796      ;
; -0.864 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[1]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.134      ; 5.547      ;
; -0.842 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[20] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.274      ; 5.209      ;
; -0.833 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[16] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.261      ; 5.705      ;
; -0.826 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[6]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.275      ; 5.726      ;
; -0.819 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[15] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.259      ; 5.217      ;
; -0.807 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[21] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.259      ; 5.229      ;
; -0.787 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[23] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.263      ; 5.753      ;
; -0.785 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[5]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.236      ; 5.728      ;
; -0.781 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[31] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 5.800      ; 4.796      ;
; -0.735 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[2]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.348      ; 5.890      ;
; -0.729 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[20] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.161      ; 5.209      ;
; -0.720 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[16] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.148      ; 5.705      ;
; -0.713 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[6]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.162      ; 5.726      ;
; -0.707 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[17] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.259      ; 5.829      ;
; -0.706 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[15] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.146      ; 5.217      ;
; -0.694 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[21] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.146      ; 5.229      ;
; -0.674 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[23] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.150      ; 5.753      ;
; -0.668 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[4]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.258      ; 5.367      ;
; -0.648 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[22] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.256      ; 5.885      ;
; -0.635 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[3]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.257      ; 5.399      ;
; -0.622 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[2]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.235      ; 5.890      ;
; -0.604 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[19] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.253      ; 5.926      ;
; -0.594 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[17] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.146      ; 5.829      ;
; -0.555 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[4]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.145      ; 5.367      ;
; -0.535 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[22] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.143      ; 5.885      ;
; -0.522 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[3]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.144      ; 5.399      ;
; -0.491 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[19] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.140      ; 5.926      ;
; -0.478 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:30:stage_i|q  ; Execute:EXE|temp[30] ; clock                                              ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 3.294      ; 2.816      ;
; -0.477 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[1]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.247      ; 5.547      ;
; -0.398 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[5]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.349      ; 5.728      ;
; -0.388 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[7]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 5.931      ; 5.820      ;
; -0.364 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[1]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.134      ; 5.547      ;
; -0.333 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[16] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.261      ; 5.705      ;
; -0.326 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[6]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.275      ; 5.726      ;
; -0.287 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[23] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.263      ; 5.753      ;
; -0.285 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[5]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.236      ; 5.728      ;
; -0.275 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[7]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 5.818      ; 5.820      ;
; -0.235 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[2]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.348      ; 5.890      ;
; -0.220 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[16] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.148      ; 5.705      ;
; -0.213 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[6]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.162      ; 5.726      ;
; -0.207 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[17] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.259      ; 5.829      ;
; -0.174 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[23] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.150      ; 5.753      ;
; -0.148 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[22] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.256      ; 5.885      ;
; -0.122 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[2]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.235      ; 5.890      ;
; -0.104 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[19] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.253      ; 5.926      ;
; -0.094 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[17] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.146      ; 5.829      ;
; -0.091 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:30:stage_i|q  ; Execute:EXE|temp[30] ; clock                                              ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 3.407      ; 2.816      ;
; -0.035 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[22] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.143      ; 5.885      ;
; -0.027 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[27] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.291      ; 6.541      ;
; 0.009  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[19] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.140      ; 5.926      ;
; 0.086  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[27] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.178      ; 6.541      ;
; 0.112  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[7]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 5.931      ; 5.820      ;
; 0.225  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[7]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 5.818      ; 5.820      ;
; 0.256  ; N_dff:Instruction_B|dff_1bit:\N_dffs:1:stage_i|q   ; Execute:EXE|temp[30] ; clock                                              ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 3.310      ; 3.566      ;
; 0.324  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[26] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.243      ; 6.844      ;
; 0.412  ; dff_1bit:ALUSrc_control_B|q                        ; Execute:EXE|temp[31] ; clock                                              ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.925      ; 3.337      ;
; 0.437  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[26] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.130      ; 6.844      ;
; 0.473  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[27] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.291      ; 6.541      ;
; 0.501  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[11] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.276      ; 7.054      ;
; 0.547  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[28] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.256      ; 7.080      ;
; 0.586  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[27] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 6.178      ; 6.541      ;
; 0.587  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[13] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.260      ; 7.124      ;
; 0.593  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:30:stage_i|q  ; Execute:EXE|temp[30] ; clock                                              ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 3.294      ; 3.887      ;
; 0.614  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[11] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.163      ; 7.054      ;
; 0.643  ; N_dff:Instruction_B|dff_1bit:\N_dffs:1:stage_i|q   ; Execute:EXE|temp[30] ; clock                                              ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 3.423      ; 3.566      ;
; 0.646  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[25] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.259      ; 7.182      ;
; 0.660  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[28] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.143      ; 7.080      ;
; 0.665  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[29] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.349      ; 7.291      ;
; 0.700  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[13] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.147      ; 7.124      ;
; 0.700  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[12] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.261      ; 7.238      ;
; 0.743  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[10] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.276      ; 7.296      ;
; 0.759  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[25] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.146      ; 7.182      ;
; 0.778  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[29] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 6.236      ; 7.291      ;
+--------+----------------------------------------------------+----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -0.117 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:1:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.845      ; 3.291      ;
; -0.065 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:31:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.855      ; 3.353      ;
; -0.065 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.855      ; 3.353      ;
; -0.045 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.844      ; 3.362      ;
; -0.042 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.836      ; 3.357      ;
; -0.040 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.836      ; 3.359      ;
; -0.029 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:4:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.844      ; 3.378      ;
; -0.027 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:7:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.845      ; 3.381      ;
; -0.009 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.836      ; 3.390      ;
; 0.002  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:3:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.844      ; 3.409      ;
; 0.066  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:30:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.852      ; 3.481      ;
; 0.170  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:15:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.850      ; 3.583      ;
; 0.355  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.843      ; 3.761      ;
; 0.370  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:26:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.842      ; 3.775      ;
; 0.383  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:1:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.845      ; 3.291      ;
; 0.389  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.836      ; 3.788      ;
; 0.390  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.836      ; 3.789      ;
; 0.421  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:16:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.836      ; 3.820      ;
; 0.435  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:31:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.855      ; 3.353      ;
; 0.435  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.855      ; 3.353      ;
; 0.445  ; Ifetch:IFE|PC[9]                                   ; Ifetch:IFE|PC[9]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Ifetch:IFE|PC[8]                                   ; Ifetch:IFE|PC[8]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Ifetch:IFE|PC[3]                                   ; Ifetch:IFE|PC[3]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Ifetch:IFE|PC[4]                                   ; Ifetch:IFE|PC[4]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Ifetch:IFE|PC[5]                                   ; Ifetch:IFE|PC[5]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Ifetch:IFE|PC[6]                                   ; Ifetch:IFE|PC[6]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Ifetch:IFE|PC[7]                                   ; Ifetch:IFE|PC[7]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Ifetch:IFE|PC[2]                                   ; Ifetch:IFE|PC[2]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.446  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:29:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.853      ; 3.862      ;
; 0.446  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:5:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.853      ; 3.862      ;
; 0.455  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.844      ; 3.362      ;
; 0.458  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.836      ; 3.357      ;
; 0.460  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.836      ; 3.359      ;
; 0.471  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:4:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.844      ; 3.378      ;
; 0.473  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:7:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.845      ; 3.381      ;
; 0.477  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:2:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.853      ; 3.893      ;
; 0.478  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.853      ; 3.894      ;
; 0.491  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.836      ; 3.390      ;
; 0.502  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:3:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.844      ; 3.409      ;
; 0.566  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:30:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.852      ; 3.481      ;
; 0.581  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.834      ; 3.978      ;
; 0.614  ; dff_1bit:MemtoReg_control_C|q                      ; dff_1bit:MemtoReg_control_D|q                       ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.619  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:22:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:22:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:1:stage_i|q   ; N_dff:read_data_2_C|dff_1bit:\N_dffs:1:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.625  ; N_dff:Instruction_A|dff_1bit:\N_dffs:8:stage_i|q   ; N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:8:stage_i|q  ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.627  ; dff_1bit:RegDst_control_B|q                        ; dff_1bit:RegDst_control_C|q                         ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.913      ;
; 0.627  ; N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:16:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.913      ;
; 0.627  ; N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:17:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.913      ;
; 0.628  ; N_dff:Instruction_A|dff_1bit:\N_dffs:17:stage_i|q  ; N_dff:Instruction_B|dff_1bit:\N_dffs:17:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628  ; N_dff:Instruction_B|dff_1bit:\N_dffs:12:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:12:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628  ; N_dff:Instruction_B|dff_1bit:\N_dffs:17:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628  ; N_dff:Instruction_C|dff_1bit:\N_dffs:11:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:11:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628  ; N_dff:Instruction_C|dff_1bit:\N_dffs:19:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:19:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628  ; N_dff:ALU_result_D|dff_1bit:\N_dffs:25:stage_i|q   ; Idecode:ID|register_array[21][25]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628  ; N_dff:ALU_result_C|dff_1bit:\N_dffs:31:stage_i|q   ; N_dff:ALU_result_D|dff_1bit:\N_dffs:31:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:25:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.629  ; N_dff:Instruction_B|dff_1bit:\N_dffs:11:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:11:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; N_dff:read_data_D|dff_1bit:\N_dffs:24:stage_i|q    ; Idecode:ID|register_array[25][24]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:20:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:20:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.630  ; N_dff:Instruction_B|dff_1bit:\N_dffs:18:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:18:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.630  ; N_dff:Instruction_C|dff_1bit:\N_dffs:13:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:13:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.630  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:21:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:21:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.631  ; N_dff:Instruction_B|dff_1bit:\N_dffs:16:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.917      ;
; 0.632  ; N_dff:Instruction_A|dff_1bit:\N_dffs:2:stage_i|q   ; N_dff:Instruction_B|dff_1bit:\N_dffs:2:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.632  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:16:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:16:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.632  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:11:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:11:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.632  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:9:stage_i|q   ; N_dff:read_data_2_C|dff_1bit:\N_dffs:9:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.633  ; N_dff:Instruction_C|dff_1bit:\N_dffs:15:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:15:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633  ; N_dff:Instruction_A|dff_1bit:\N_dffs:10:stage_i|q  ; N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:10:stage_i|q ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:2:stage_i|q   ; N_dff:read_data_2_C|dff_1bit:\N_dffs:2:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.634  ; N_dff:read_data_D|dff_1bit:\N_dffs:23:stage_i|q    ; Idecode:ID|register_array[21][23]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.634  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:29:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:29:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.634  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:10:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:10:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.634  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:6:stage_i|q   ; N_dff:read_data_2_C|dff_1bit:\N_dffs:6:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.636  ; N_dff:ALU_result_D|dff_1bit:\N_dffs:4:stage_i|q    ; Idecode:ID|register_array[25][4]                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.637  ; N_dff:Instruction_B|dff_1bit:\N_dffs:20:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:20:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637  ; N_dff:read_data_D|dff_1bit:\N_dffs:13:stage_i|q    ; Idecode:ID|register_array[21][13]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:17:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:17:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.638  ; N_dff:Instruction_C|dff_1bit:\N_dffs:14:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:14:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.639  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:24:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.640  ; N_dff:read_data_D|dff_1bit:\N_dffs:22:stage_i|q    ; Idecode:ID|register_array[25][22]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.640  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:26:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.641  ; N_dff:ALU_result_D|dff_1bit:\N_dffs:1:stage_i|q    ; Idecode:ID|register_array[30][1]                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.641  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:23:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.642  ; N_dff:Instruction_A|dff_1bit:\N_dffs:0:stage_i|q   ; N_dff:Instruction_B|dff_1bit:\N_dffs:0:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.642  ; N_dff:ALU_result_D|dff_1bit:\N_dffs:16:stage_i|q   ; Idecode:ID|register_array[25][16]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.642  ; N_dff:ALU_result_D|dff_1bit:\N_dffs:3:stage_i|q    ; Idecode:ID|register_array[27][3]                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.643  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:19:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:19:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.643  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:5:stage_i|q   ; N_dff:read_data_2_C|dff_1bit:\N_dffs:5:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.647  ; N_dff:ALU_result_D|dff_1bit:\N_dffs:28:stage_i|q   ; Idecode:ID|register_array[25][28]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.648  ; N_dff:ALU_result_D|dff_1bit:\N_dffs:18:stage_i|q   ; Idecode:ID|register_array[7][18]                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.648  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:7:stage_i|q   ; N_dff:read_data_2_C|dff_1bit:\N_dffs:7:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.650  ; N_dff:Instruction_A|dff_1bit:\N_dffs:7:stage_i|q   ; N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:7:stage_i|q  ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.653  ; N_dff:Instruction_B|dff_1bit:\N_dffs:14:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:14:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.939      ;
; 0.656  ; N_dff:read_data_D|dff_1bit:\N_dffs:20:stage_i|q    ; Idecode:ID|register_array[25][20]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.942      ;
; 0.659  ; N_dff:Instruction_A|dff_1bit:\N_dffs:26:stage_i|q  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:1:stage_i|q  ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.945      ;
; 0.670  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:15:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 2.850      ; 3.583      ;
; 0.682  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:6:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.834      ; 4.079      ;
; 0.682  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.857      ; 4.102      ;
; 0.683  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 2.834      ; 4.080      ;
+--------+----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------+
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0clkctrl|inclk[0] ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0clkctrl|inclk[0] ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0clkctrl|outclk   ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0clkctrl|outclk   ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0|combout         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0|combout         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[0]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[0]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[10]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[10]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[11]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[11]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[12]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[12]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[13]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[13]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[14]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[14]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[15]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[15]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[16]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[16]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[17]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[17]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[18]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[18]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[19]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[19]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[1]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[1]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[20]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[20]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[21]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[21]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[22]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[22]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[23]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[23]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[24]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[24]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[25]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[25]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[26]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[26]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[27]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[27]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[28]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[28]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[29]|dataa         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[29]|dataa         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[2]|dataa          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[2]|dataa          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[30]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[30]|datab         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[31]|datad         ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[31]|datad         ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[3]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[3]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[4]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[4]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[5]|dataa          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[5]|dataa          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[6]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[6]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[7]|datad          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[7]|datad          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[8]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[8]|datab          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[9]|dataa          ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[9]|dataa          ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[0]        ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[0]        ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[10]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[10]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[11]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[11]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[12]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[12]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[13]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[13]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[14]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[14]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[15]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[15]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[16]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[16]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[17]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[17]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[18]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[18]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[19]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[19]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[1]        ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[1]        ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[20]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[20]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[21]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[21]       ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[22]       ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[22]       ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 7.084 ; 7.084 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.773 ; 0.773 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; ALU_result_out[*]    ; clock      ; 9.244  ; 9.244  ; Rise       ; clock           ;
;  ALU_result_out[0]   ; clock      ; 9.055  ; 9.055  ; Rise       ; clock           ;
;  ALU_result_out[1]   ; clock      ; 7.689  ; 7.689  ; Rise       ; clock           ;
;  ALU_result_out[2]   ; clock      ; 9.244  ; 9.244  ; Rise       ; clock           ;
;  ALU_result_out[3]   ; clock      ; 7.644  ; 7.644  ; Rise       ; clock           ;
;  ALU_result_out[4]   ; clock      ; 8.417  ; 8.417  ; Rise       ; clock           ;
;  ALU_result_out[5]   ; clock      ; 8.466  ; 8.466  ; Rise       ; clock           ;
;  ALU_result_out[6]   ; clock      ; 9.237  ; 9.237  ; Rise       ; clock           ;
;  ALU_result_out[7]   ; clock      ; 7.857  ; 7.857  ; Rise       ; clock           ;
;  ALU_result_out[8]   ; clock      ; 8.054  ; 8.054  ; Rise       ; clock           ;
;  ALU_result_out[9]   ; clock      ; 8.559  ; 8.559  ; Rise       ; clock           ;
;  ALU_result_out[10]  ; clock      ; 8.081  ; 8.081  ; Rise       ; clock           ;
;  ALU_result_out[11]  ; clock      ; 8.878  ; 8.878  ; Rise       ; clock           ;
;  ALU_result_out[12]  ; clock      ; 7.853  ; 7.853  ; Rise       ; clock           ;
;  ALU_result_out[13]  ; clock      ; 8.270  ; 8.270  ; Rise       ; clock           ;
;  ALU_result_out[14]  ; clock      ; 7.944  ; 7.944  ; Rise       ; clock           ;
;  ALU_result_out[15]  ; clock      ; 8.963  ; 8.963  ; Rise       ; clock           ;
;  ALU_result_out[16]  ; clock      ; 8.217  ; 8.217  ; Rise       ; clock           ;
;  ALU_result_out[17]  ; clock      ; 8.907  ; 8.907  ; Rise       ; clock           ;
;  ALU_result_out[18]  ; clock      ; 8.421  ; 8.421  ; Rise       ; clock           ;
;  ALU_result_out[19]  ; clock      ; 7.710  ; 7.710  ; Rise       ; clock           ;
;  ALU_result_out[20]  ; clock      ; 8.819  ; 8.819  ; Rise       ; clock           ;
;  ALU_result_out[21]  ; clock      ; 8.460  ; 8.460  ; Rise       ; clock           ;
;  ALU_result_out[22]  ; clock      ; 8.358  ; 8.358  ; Rise       ; clock           ;
;  ALU_result_out[23]  ; clock      ; 8.029  ; 8.029  ; Rise       ; clock           ;
;  ALU_result_out[24]  ; clock      ; 8.681  ; 8.681  ; Rise       ; clock           ;
;  ALU_result_out[25]  ; clock      ; 8.083  ; 8.083  ; Rise       ; clock           ;
;  ALU_result_out[26]  ; clock      ; 8.022  ; 8.022  ; Rise       ; clock           ;
;  ALU_result_out[27]  ; clock      ; 9.054  ; 9.054  ; Rise       ; clock           ;
;  ALU_result_out[28]  ; clock      ; 8.635  ; 8.635  ; Rise       ; clock           ;
;  ALU_result_out[29]  ; clock      ; 8.400  ; 8.400  ; Rise       ; clock           ;
;  ALU_result_out[30]  ; clock      ; 8.297  ; 8.297  ; Rise       ; clock           ;
;  ALU_result_out[31]  ; clock      ; 8.455  ; 8.455  ; Rise       ; clock           ;
; Branch_out           ; clock      ; 10.512 ; 10.512 ; Rise       ; clock           ;
; Instruction_out[*]   ; clock      ; 13.701 ; 13.701 ; Rise       ; clock           ;
;  Instruction_out[0]  ; clock      ; 11.565 ; 11.565 ; Rise       ; clock           ;
;  Instruction_out[1]  ; clock      ; 11.487 ; 11.487 ; Rise       ; clock           ;
;  Instruction_out[2]  ; clock      ; 10.612 ; 10.612 ; Rise       ; clock           ;
;  Instruction_out[3]  ; clock      ; 11.231 ; 11.231 ; Rise       ; clock           ;
;  Instruction_out[4]  ; clock      ; 11.296 ; 11.296 ; Rise       ; clock           ;
;  Instruction_out[5]  ; clock      ; 10.833 ; 10.833 ; Rise       ; clock           ;
;  Instruction_out[6]  ; clock      ; 11.030 ; 11.030 ; Rise       ; clock           ;
;  Instruction_out[7]  ; clock      ; 11.204 ; 11.204 ; Rise       ; clock           ;
;  Instruction_out[8]  ; clock      ; 13.701 ; 13.701 ; Rise       ; clock           ;
;  Instruction_out[9]  ; clock      ; 11.670 ; 11.670 ; Rise       ; clock           ;
;  Instruction_out[10] ; clock      ; 11.628 ; 11.628 ; Rise       ; clock           ;
;  Instruction_out[11] ; clock      ; 12.192 ; 12.192 ; Rise       ; clock           ;
;  Instruction_out[12] ; clock      ; 10.683 ; 10.683 ; Rise       ; clock           ;
;  Instruction_out[13] ; clock      ; 10.862 ; 10.862 ; Rise       ; clock           ;
;  Instruction_out[14] ; clock      ; 11.149 ; 11.149 ; Rise       ; clock           ;
;  Instruction_out[15] ; clock      ; 11.395 ; 11.395 ; Rise       ; clock           ;
;  Instruction_out[16] ; clock      ; 12.735 ; 12.735 ; Rise       ; clock           ;
;  Instruction_out[17] ; clock      ; 12.513 ; 12.513 ; Rise       ; clock           ;
;  Instruction_out[18] ; clock      ; 12.379 ; 12.379 ; Rise       ; clock           ;
;  Instruction_out[19] ; clock      ; 12.191 ; 12.191 ; Rise       ; clock           ;
;  Instruction_out[20] ; clock      ; 12.128 ; 12.128 ; Rise       ; clock           ;
;  Instruction_out[21] ; clock      ; 10.924 ; 10.924 ; Rise       ; clock           ;
;  Instruction_out[22] ; clock      ; 10.269 ; 10.269 ; Rise       ; clock           ;
;  Instruction_out[23] ; clock      ; 11.784 ; 11.784 ; Rise       ; clock           ;
;  Instruction_out[24] ; clock      ; 11.844 ; 11.844 ; Rise       ; clock           ;
;  Instruction_out[25] ; clock      ; 12.017 ; 12.017 ; Rise       ; clock           ;
;  Instruction_out[26] ; clock      ; 11.403 ; 11.403 ; Rise       ; clock           ;
;  Instruction_out[27] ; clock      ; 11.450 ; 11.450 ; Rise       ; clock           ;
;  Instruction_out[28] ; clock      ; 11.302 ; 11.302 ; Rise       ; clock           ;
;  Instruction_out[29] ; clock      ; 10.576 ; 10.576 ; Rise       ; clock           ;
;  Instruction_out[30] ; clock      ; 12.258 ; 12.258 ; Rise       ; clock           ;
;  Instruction_out[31] ; clock      ; 10.879 ; 10.879 ; Rise       ; clock           ;
; Memwrite_out         ; clock      ; 8.934  ; 8.934  ; Rise       ; clock           ;
; PC[*]                ; clock      ; 8.105  ; 8.105  ; Rise       ; clock           ;
;  PC[2]               ; clock      ; 8.105  ; 8.105  ; Rise       ; clock           ;
;  PC[3]               ; clock      ; 8.041  ; 8.041  ; Rise       ; clock           ;
;  PC[4]               ; clock      ; 7.268  ; 7.268  ; Rise       ; clock           ;
;  PC[5]               ; clock      ; 7.217  ; 7.217  ; Rise       ; clock           ;
;  PC[6]               ; clock      ; 7.976  ; 7.976  ; Rise       ; clock           ;
;  PC[7]               ; clock      ; 7.501  ; 7.501  ; Rise       ; clock           ;
;  PC[8]               ; clock      ; 7.953  ; 7.953  ; Rise       ; clock           ;
;  PC[9]               ; clock      ; 7.510  ; 7.510  ; Rise       ; clock           ;
; Regwrite_out         ; clock      ; 8.197  ; 8.197  ; Rise       ; clock           ;
; Zero_out             ; clock      ; 28.751 ; 28.751 ; Rise       ; clock           ;
; read_data_1_out[*]   ; clock      ; 21.698 ; 21.698 ; Rise       ; clock           ;
;  read_data_1_out[0]  ; clock      ; 19.866 ; 19.866 ; Rise       ; clock           ;
;  read_data_1_out[1]  ; clock      ; 20.002 ; 20.002 ; Rise       ; clock           ;
;  read_data_1_out[2]  ; clock      ; 19.591 ; 19.591 ; Rise       ; clock           ;
;  read_data_1_out[3]  ; clock      ; 21.698 ; 21.698 ; Rise       ; clock           ;
;  read_data_1_out[4]  ; clock      ; 18.726 ; 18.726 ; Rise       ; clock           ;
;  read_data_1_out[5]  ; clock      ; 21.491 ; 21.491 ; Rise       ; clock           ;
;  read_data_1_out[6]  ; clock      ; 18.372 ; 18.372 ; Rise       ; clock           ;
;  read_data_1_out[7]  ; clock      ; 21.447 ; 21.447 ; Rise       ; clock           ;
;  read_data_1_out[8]  ; clock      ; 20.454 ; 20.454 ; Rise       ; clock           ;
;  read_data_1_out[9]  ; clock      ; 19.257 ; 19.257 ; Rise       ; clock           ;
;  read_data_1_out[10] ; clock      ; 20.016 ; 20.016 ; Rise       ; clock           ;
;  read_data_1_out[11] ; clock      ; 18.385 ; 18.385 ; Rise       ; clock           ;
;  read_data_1_out[12] ; clock      ; 18.898 ; 18.898 ; Rise       ; clock           ;
;  read_data_1_out[13] ; clock      ; 18.471 ; 18.471 ; Rise       ; clock           ;
;  read_data_1_out[14] ; clock      ; 19.849 ; 19.849 ; Rise       ; clock           ;
;  read_data_1_out[15] ; clock      ; 18.129 ; 18.129 ; Rise       ; clock           ;
;  read_data_1_out[16] ; clock      ; 19.238 ; 19.238 ; Rise       ; clock           ;
;  read_data_1_out[17] ; clock      ; 18.543 ; 18.543 ; Rise       ; clock           ;
;  read_data_1_out[18] ; clock      ; 19.419 ; 19.419 ; Rise       ; clock           ;
;  read_data_1_out[19] ; clock      ; 17.495 ; 17.495 ; Rise       ; clock           ;
;  read_data_1_out[20] ; clock      ; 19.348 ; 19.348 ; Rise       ; clock           ;
;  read_data_1_out[21] ; clock      ; 20.231 ; 20.231 ; Rise       ; clock           ;
;  read_data_1_out[22] ; clock      ; 20.251 ; 20.251 ; Rise       ; clock           ;
;  read_data_1_out[23] ; clock      ; 19.686 ; 19.686 ; Rise       ; clock           ;
;  read_data_1_out[24] ; clock      ; 19.179 ; 19.179 ; Rise       ; clock           ;
;  read_data_1_out[25] ; clock      ; 19.349 ; 19.349 ; Rise       ; clock           ;
;  read_data_1_out[26] ; clock      ; 20.053 ; 20.053 ; Rise       ; clock           ;
;  read_data_1_out[27] ; clock      ; 19.610 ; 19.610 ; Rise       ; clock           ;
;  read_data_1_out[28] ; clock      ; 19.927 ; 19.927 ; Rise       ; clock           ;
;  read_data_1_out[29] ; clock      ; 21.225 ; 21.225 ; Rise       ; clock           ;
;  read_data_1_out[30] ; clock      ; 18.559 ; 18.559 ; Rise       ; clock           ;
;  read_data_1_out[31] ; clock      ; 20.364 ; 20.364 ; Rise       ; clock           ;
; read_data_2_out[*]   ; clock      ; 21.102 ; 21.102 ; Rise       ; clock           ;
;  read_data_2_out[0]  ; clock      ; 19.753 ; 19.753 ; Rise       ; clock           ;
;  read_data_2_out[1]  ; clock      ; 19.159 ; 19.159 ; Rise       ; clock           ;
;  read_data_2_out[2]  ; clock      ; 19.904 ; 19.904 ; Rise       ; clock           ;
;  read_data_2_out[3]  ; clock      ; 20.733 ; 20.733 ; Rise       ; clock           ;
;  read_data_2_out[4]  ; clock      ; 19.735 ; 19.735 ; Rise       ; clock           ;
;  read_data_2_out[5]  ; clock      ; 18.686 ; 18.686 ; Rise       ; clock           ;
;  read_data_2_out[6]  ; clock      ; 20.068 ; 20.068 ; Rise       ; clock           ;
;  read_data_2_out[7]  ; clock      ; 19.376 ; 19.376 ; Rise       ; clock           ;
;  read_data_2_out[8]  ; clock      ; 19.295 ; 19.295 ; Rise       ; clock           ;
;  read_data_2_out[9]  ; clock      ; 19.554 ; 19.554 ; Rise       ; clock           ;
;  read_data_2_out[10] ; clock      ; 18.955 ; 18.955 ; Rise       ; clock           ;
;  read_data_2_out[11] ; clock      ; 19.236 ; 19.236 ; Rise       ; clock           ;
;  read_data_2_out[12] ; clock      ; 20.303 ; 20.303 ; Rise       ; clock           ;
;  read_data_2_out[13] ; clock      ; 20.831 ; 20.831 ; Rise       ; clock           ;
;  read_data_2_out[14] ; clock      ; 19.478 ; 19.478 ; Rise       ; clock           ;
;  read_data_2_out[15] ; clock      ; 18.509 ; 18.509 ; Rise       ; clock           ;
;  read_data_2_out[16] ; clock      ; 20.802 ; 20.802 ; Rise       ; clock           ;
;  read_data_2_out[17] ; clock      ; 19.623 ; 19.623 ; Rise       ; clock           ;
;  read_data_2_out[18] ; clock      ; 20.873 ; 20.873 ; Rise       ; clock           ;
;  read_data_2_out[19] ; clock      ; 18.901 ; 18.901 ; Rise       ; clock           ;
;  read_data_2_out[20] ; clock      ; 19.759 ; 19.759 ; Rise       ; clock           ;
;  read_data_2_out[21] ; clock      ; 19.182 ; 19.182 ; Rise       ; clock           ;
;  read_data_2_out[22] ; clock      ; 19.301 ; 19.301 ; Rise       ; clock           ;
;  read_data_2_out[23] ; clock      ; 19.960 ; 19.960 ; Rise       ; clock           ;
;  read_data_2_out[24] ; clock      ; 20.781 ; 20.781 ; Rise       ; clock           ;
;  read_data_2_out[25] ; clock      ; 18.895 ; 18.895 ; Rise       ; clock           ;
;  read_data_2_out[26] ; clock      ; 19.052 ; 19.052 ; Rise       ; clock           ;
;  read_data_2_out[27] ; clock      ; 21.102 ; 21.102 ; Rise       ; clock           ;
;  read_data_2_out[28] ; clock      ; 21.025 ; 21.025 ; Rise       ; clock           ;
;  read_data_2_out[29] ; clock      ; 19.073 ; 19.073 ; Rise       ; clock           ;
;  read_data_2_out[30] ; clock      ; 18.695 ; 18.695 ; Rise       ; clock           ;
;  read_data_2_out[31] ; clock      ; 18.437 ; 18.437 ; Rise       ; clock           ;
; write_data_out[*]    ; clock      ; 11.976 ; 11.976 ; Rise       ; clock           ;
;  write_data_out[0]   ; clock      ; 10.059 ; 10.059 ; Rise       ; clock           ;
;  write_data_out[1]   ; clock      ; 10.496 ; 10.496 ; Rise       ; clock           ;
;  write_data_out[2]   ; clock      ; 10.354 ; 10.354 ; Rise       ; clock           ;
;  write_data_out[3]   ; clock      ; 10.676 ; 10.676 ; Rise       ; clock           ;
;  write_data_out[4]   ; clock      ; 10.089 ; 10.089 ; Rise       ; clock           ;
;  write_data_out[5]   ; clock      ; 11.293 ; 11.293 ; Rise       ; clock           ;
;  write_data_out[6]   ; clock      ; 10.740 ; 10.740 ; Rise       ; clock           ;
;  write_data_out[7]   ; clock      ; 10.031 ; 10.031 ; Rise       ; clock           ;
;  write_data_out[8]   ; clock      ; 10.841 ; 10.841 ; Rise       ; clock           ;
;  write_data_out[9]   ; clock      ; 10.116 ; 10.116 ; Rise       ; clock           ;
;  write_data_out[10]  ; clock      ; 11.029 ; 11.029 ; Rise       ; clock           ;
;  write_data_out[11]  ; clock      ; 10.969 ; 10.969 ; Rise       ; clock           ;
;  write_data_out[12]  ; clock      ; 9.560  ; 9.560  ; Rise       ; clock           ;
;  write_data_out[13]  ; clock      ; 10.606 ; 10.606 ; Rise       ; clock           ;
;  write_data_out[14]  ; clock      ; 10.183 ; 10.183 ; Rise       ; clock           ;
;  write_data_out[15]  ; clock      ; 11.976 ; 11.976 ; Rise       ; clock           ;
;  write_data_out[16]  ; clock      ; 10.986 ; 10.986 ; Rise       ; clock           ;
;  write_data_out[17]  ; clock      ; 10.602 ; 10.602 ; Rise       ; clock           ;
;  write_data_out[18]  ; clock      ; 11.043 ; 11.043 ; Rise       ; clock           ;
;  write_data_out[19]  ; clock      ; 10.394 ; 10.394 ; Rise       ; clock           ;
;  write_data_out[20]  ; clock      ; 11.615 ; 11.615 ; Rise       ; clock           ;
;  write_data_out[21]  ; clock      ; 10.109 ; 10.109 ; Rise       ; clock           ;
;  write_data_out[22]  ; clock      ; 11.275 ; 11.275 ; Rise       ; clock           ;
;  write_data_out[23]  ; clock      ; 10.666 ; 10.666 ; Rise       ; clock           ;
;  write_data_out[24]  ; clock      ; 10.862 ; 10.862 ; Rise       ; clock           ;
;  write_data_out[25]  ; clock      ; 9.911  ; 9.911  ; Rise       ; clock           ;
;  write_data_out[26]  ; clock      ; 11.371 ; 11.371 ; Rise       ; clock           ;
;  write_data_out[27]  ; clock      ; 10.387 ; 10.387 ; Rise       ; clock           ;
;  write_data_out[28]  ; clock      ; 11.570 ; 11.570 ; Rise       ; clock           ;
;  write_data_out[29]  ; clock      ; 9.858  ; 9.858  ; Rise       ; clock           ;
;  write_data_out[30]  ; clock      ; 10.404 ; 10.404 ; Rise       ; clock           ;
;  write_data_out[31]  ; clock      ; 10.963 ; 10.963 ; Rise       ; clock           ;
; Branch_out           ; clock      ; 8.666  ; 8.666  ; Fall       ; clock           ;
+----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; ALU_result_out[*]    ; clock      ; 7.644  ; 7.644  ; Rise       ; clock           ;
;  ALU_result_out[0]   ; clock      ; 9.055  ; 9.055  ; Rise       ; clock           ;
;  ALU_result_out[1]   ; clock      ; 7.689  ; 7.689  ; Rise       ; clock           ;
;  ALU_result_out[2]   ; clock      ; 9.244  ; 9.244  ; Rise       ; clock           ;
;  ALU_result_out[3]   ; clock      ; 7.644  ; 7.644  ; Rise       ; clock           ;
;  ALU_result_out[4]   ; clock      ; 8.417  ; 8.417  ; Rise       ; clock           ;
;  ALU_result_out[5]   ; clock      ; 8.466  ; 8.466  ; Rise       ; clock           ;
;  ALU_result_out[6]   ; clock      ; 9.237  ; 9.237  ; Rise       ; clock           ;
;  ALU_result_out[7]   ; clock      ; 7.857  ; 7.857  ; Rise       ; clock           ;
;  ALU_result_out[8]   ; clock      ; 8.054  ; 8.054  ; Rise       ; clock           ;
;  ALU_result_out[9]   ; clock      ; 8.559  ; 8.559  ; Rise       ; clock           ;
;  ALU_result_out[10]  ; clock      ; 8.081  ; 8.081  ; Rise       ; clock           ;
;  ALU_result_out[11]  ; clock      ; 8.878  ; 8.878  ; Rise       ; clock           ;
;  ALU_result_out[12]  ; clock      ; 7.853  ; 7.853  ; Rise       ; clock           ;
;  ALU_result_out[13]  ; clock      ; 8.270  ; 8.270  ; Rise       ; clock           ;
;  ALU_result_out[14]  ; clock      ; 7.944  ; 7.944  ; Rise       ; clock           ;
;  ALU_result_out[15]  ; clock      ; 8.963  ; 8.963  ; Rise       ; clock           ;
;  ALU_result_out[16]  ; clock      ; 8.217  ; 8.217  ; Rise       ; clock           ;
;  ALU_result_out[17]  ; clock      ; 8.907  ; 8.907  ; Rise       ; clock           ;
;  ALU_result_out[18]  ; clock      ; 8.421  ; 8.421  ; Rise       ; clock           ;
;  ALU_result_out[19]  ; clock      ; 7.710  ; 7.710  ; Rise       ; clock           ;
;  ALU_result_out[20]  ; clock      ; 8.819  ; 8.819  ; Rise       ; clock           ;
;  ALU_result_out[21]  ; clock      ; 8.460  ; 8.460  ; Rise       ; clock           ;
;  ALU_result_out[22]  ; clock      ; 8.358  ; 8.358  ; Rise       ; clock           ;
;  ALU_result_out[23]  ; clock      ; 8.029  ; 8.029  ; Rise       ; clock           ;
;  ALU_result_out[24]  ; clock      ; 8.681  ; 8.681  ; Rise       ; clock           ;
;  ALU_result_out[25]  ; clock      ; 8.083  ; 8.083  ; Rise       ; clock           ;
;  ALU_result_out[26]  ; clock      ; 8.022  ; 8.022  ; Rise       ; clock           ;
;  ALU_result_out[27]  ; clock      ; 9.054  ; 9.054  ; Rise       ; clock           ;
;  ALU_result_out[28]  ; clock      ; 8.635  ; 8.635  ; Rise       ; clock           ;
;  ALU_result_out[29]  ; clock      ; 8.400  ; 8.400  ; Rise       ; clock           ;
;  ALU_result_out[30]  ; clock      ; 8.297  ; 8.297  ; Rise       ; clock           ;
;  ALU_result_out[31]  ; clock      ; 8.455  ; 8.455  ; Rise       ; clock           ;
; Branch_out           ; clock      ; 8.044  ; 8.044  ; Rise       ; clock           ;
; Instruction_out[*]   ; clock      ; 10.269 ; 10.269 ; Rise       ; clock           ;
;  Instruction_out[0]  ; clock      ; 11.565 ; 11.565 ; Rise       ; clock           ;
;  Instruction_out[1]  ; clock      ; 11.487 ; 11.487 ; Rise       ; clock           ;
;  Instruction_out[2]  ; clock      ; 10.612 ; 10.612 ; Rise       ; clock           ;
;  Instruction_out[3]  ; clock      ; 11.231 ; 11.231 ; Rise       ; clock           ;
;  Instruction_out[4]  ; clock      ; 11.296 ; 11.296 ; Rise       ; clock           ;
;  Instruction_out[5]  ; clock      ; 10.833 ; 10.833 ; Rise       ; clock           ;
;  Instruction_out[6]  ; clock      ; 11.030 ; 11.030 ; Rise       ; clock           ;
;  Instruction_out[7]  ; clock      ; 11.204 ; 11.204 ; Rise       ; clock           ;
;  Instruction_out[8]  ; clock      ; 13.701 ; 13.701 ; Rise       ; clock           ;
;  Instruction_out[9]  ; clock      ; 11.670 ; 11.670 ; Rise       ; clock           ;
;  Instruction_out[10] ; clock      ; 11.628 ; 11.628 ; Rise       ; clock           ;
;  Instruction_out[11] ; clock      ; 12.192 ; 12.192 ; Rise       ; clock           ;
;  Instruction_out[12] ; clock      ; 10.683 ; 10.683 ; Rise       ; clock           ;
;  Instruction_out[13] ; clock      ; 10.862 ; 10.862 ; Rise       ; clock           ;
;  Instruction_out[14] ; clock      ; 11.149 ; 11.149 ; Rise       ; clock           ;
;  Instruction_out[15] ; clock      ; 11.395 ; 11.395 ; Rise       ; clock           ;
;  Instruction_out[16] ; clock      ; 12.735 ; 12.735 ; Rise       ; clock           ;
;  Instruction_out[17] ; clock      ; 12.513 ; 12.513 ; Rise       ; clock           ;
;  Instruction_out[18] ; clock      ; 12.379 ; 12.379 ; Rise       ; clock           ;
;  Instruction_out[19] ; clock      ; 12.191 ; 12.191 ; Rise       ; clock           ;
;  Instruction_out[20] ; clock      ; 12.128 ; 12.128 ; Rise       ; clock           ;
;  Instruction_out[21] ; clock      ; 10.924 ; 10.924 ; Rise       ; clock           ;
;  Instruction_out[22] ; clock      ; 10.269 ; 10.269 ; Rise       ; clock           ;
;  Instruction_out[23] ; clock      ; 11.784 ; 11.784 ; Rise       ; clock           ;
;  Instruction_out[24] ; clock      ; 11.844 ; 11.844 ; Rise       ; clock           ;
;  Instruction_out[25] ; clock      ; 12.017 ; 12.017 ; Rise       ; clock           ;
;  Instruction_out[26] ; clock      ; 11.403 ; 11.403 ; Rise       ; clock           ;
;  Instruction_out[27] ; clock      ; 11.450 ; 11.450 ; Rise       ; clock           ;
;  Instruction_out[28] ; clock      ; 11.302 ; 11.302 ; Rise       ; clock           ;
;  Instruction_out[29] ; clock      ; 10.576 ; 10.576 ; Rise       ; clock           ;
;  Instruction_out[30] ; clock      ; 12.258 ; 12.258 ; Rise       ; clock           ;
;  Instruction_out[31] ; clock      ; 10.879 ; 10.879 ; Rise       ; clock           ;
; Memwrite_out         ; clock      ; 8.934  ; 8.934  ; Rise       ; clock           ;
; PC[*]                ; clock      ; 7.217  ; 7.217  ; Rise       ; clock           ;
;  PC[2]               ; clock      ; 8.105  ; 8.105  ; Rise       ; clock           ;
;  PC[3]               ; clock      ; 8.041  ; 8.041  ; Rise       ; clock           ;
;  PC[4]               ; clock      ; 7.268  ; 7.268  ; Rise       ; clock           ;
;  PC[5]               ; clock      ; 7.217  ; 7.217  ; Rise       ; clock           ;
;  PC[6]               ; clock      ; 7.976  ; 7.976  ; Rise       ; clock           ;
;  PC[7]               ; clock      ; 7.501  ; 7.501  ; Rise       ; clock           ;
;  PC[8]               ; clock      ; 7.953  ; 7.953  ; Rise       ; clock           ;
;  PC[9]               ; clock      ; 7.510  ; 7.510  ; Rise       ; clock           ;
; Regwrite_out         ; clock      ; 8.197  ; 8.197  ; Rise       ; clock           ;
; Zero_out             ; clock      ; 8.649  ; 8.649  ; Rise       ; clock           ;
; read_data_1_out[*]   ; clock      ; 9.253  ; 9.253  ; Rise       ; clock           ;
;  read_data_1_out[0]  ; clock      ; 11.596 ; 11.596 ; Rise       ; clock           ;
;  read_data_1_out[1]  ; clock      ; 10.378 ; 10.378 ; Rise       ; clock           ;
;  read_data_1_out[2]  ; clock      ; 9.315  ; 9.315  ; Rise       ; clock           ;
;  read_data_1_out[3]  ; clock      ; 10.237 ; 10.237 ; Rise       ; clock           ;
;  read_data_1_out[4]  ; clock      ; 10.217 ; 10.217 ; Rise       ; clock           ;
;  read_data_1_out[5]  ; clock      ; 11.650 ; 11.650 ; Rise       ; clock           ;
;  read_data_1_out[6]  ; clock      ; 10.388 ; 10.388 ; Rise       ; clock           ;
;  read_data_1_out[7]  ; clock      ; 11.542 ; 11.542 ; Rise       ; clock           ;
;  read_data_1_out[8]  ; clock      ; 10.676 ; 10.676 ; Rise       ; clock           ;
;  read_data_1_out[9]  ; clock      ; 9.874  ; 9.874  ; Rise       ; clock           ;
;  read_data_1_out[10] ; clock      ; 10.726 ; 10.726 ; Rise       ; clock           ;
;  read_data_1_out[11] ; clock      ; 11.120 ; 11.120 ; Rise       ; clock           ;
;  read_data_1_out[12] ; clock      ; 9.644  ; 9.644  ; Rise       ; clock           ;
;  read_data_1_out[13] ; clock      ; 9.533  ; 9.533  ; Rise       ; clock           ;
;  read_data_1_out[14] ; clock      ; 9.716  ; 9.716  ; Rise       ; clock           ;
;  read_data_1_out[15] ; clock      ; 9.278  ; 9.278  ; Rise       ; clock           ;
;  read_data_1_out[16] ; clock      ; 9.690  ; 9.690  ; Rise       ; clock           ;
;  read_data_1_out[17] ; clock      ; 10.406 ; 10.406 ; Rise       ; clock           ;
;  read_data_1_out[18] ; clock      ; 10.840 ; 10.840 ; Rise       ; clock           ;
;  read_data_1_out[19] ; clock      ; 9.253  ; 9.253  ; Rise       ; clock           ;
;  read_data_1_out[20] ; clock      ; 10.862 ; 10.862 ; Rise       ; clock           ;
;  read_data_1_out[21] ; clock      ; 10.816 ; 10.816 ; Rise       ; clock           ;
;  read_data_1_out[22] ; clock      ; 9.843  ; 9.843  ; Rise       ; clock           ;
;  read_data_1_out[23] ; clock      ; 10.795 ; 10.795 ; Rise       ; clock           ;
;  read_data_1_out[24] ; clock      ; 11.392 ; 11.392 ; Rise       ; clock           ;
;  read_data_1_out[25] ; clock      ; 10.115 ; 10.115 ; Rise       ; clock           ;
;  read_data_1_out[26] ; clock      ; 10.602 ; 10.602 ; Rise       ; clock           ;
;  read_data_1_out[27] ; clock      ; 11.537 ; 11.537 ; Rise       ; clock           ;
;  read_data_1_out[28] ; clock      ; 10.276 ; 10.276 ; Rise       ; clock           ;
;  read_data_1_out[29] ; clock      ; 11.582 ; 11.582 ; Rise       ; clock           ;
;  read_data_1_out[30] ; clock      ; 10.537 ; 10.537 ; Rise       ; clock           ;
;  read_data_1_out[31] ; clock      ; 12.350 ; 12.350 ; Rise       ; clock           ;
; read_data_2_out[*]   ; clock      ; 8.932  ; 8.932  ; Rise       ; clock           ;
;  read_data_2_out[0]  ; clock      ; 11.417 ; 11.417 ; Rise       ; clock           ;
;  read_data_2_out[1]  ; clock      ; 10.295 ; 10.295 ; Rise       ; clock           ;
;  read_data_2_out[2]  ; clock      ; 10.533 ; 10.533 ; Rise       ; clock           ;
;  read_data_2_out[3]  ; clock      ; 11.373 ; 11.373 ; Rise       ; clock           ;
;  read_data_2_out[4]  ; clock      ; 10.842 ; 10.842 ; Rise       ; clock           ;
;  read_data_2_out[5]  ; clock      ; 10.997 ; 10.997 ; Rise       ; clock           ;
;  read_data_2_out[6]  ; clock      ; 11.133 ; 11.133 ; Rise       ; clock           ;
;  read_data_2_out[7]  ; clock      ; 10.827 ; 10.827 ; Rise       ; clock           ;
;  read_data_2_out[8]  ; clock      ; 11.064 ; 11.064 ; Rise       ; clock           ;
;  read_data_2_out[9]  ; clock      ; 11.195 ; 11.195 ; Rise       ; clock           ;
;  read_data_2_out[10] ; clock      ; 10.438 ; 10.438 ; Rise       ; clock           ;
;  read_data_2_out[11] ; clock      ; 10.930 ; 10.930 ; Rise       ; clock           ;
;  read_data_2_out[12] ; clock      ; 10.735 ; 10.735 ; Rise       ; clock           ;
;  read_data_2_out[13] ; clock      ; 11.066 ; 11.066 ; Rise       ; clock           ;
;  read_data_2_out[14] ; clock      ; 9.880  ; 9.880  ; Rise       ; clock           ;
;  read_data_2_out[15] ; clock      ; 8.932  ; 8.932  ; Rise       ; clock           ;
;  read_data_2_out[16] ; clock      ; 9.987  ; 9.987  ; Rise       ; clock           ;
;  read_data_2_out[17] ; clock      ; 10.861 ; 10.861 ; Rise       ; clock           ;
;  read_data_2_out[18] ; clock      ; 10.784 ; 10.784 ; Rise       ; clock           ;
;  read_data_2_out[19] ; clock      ; 9.890  ; 9.890  ; Rise       ; clock           ;
;  read_data_2_out[20] ; clock      ; 10.625 ; 10.625 ; Rise       ; clock           ;
;  read_data_2_out[21] ; clock      ; 10.869 ; 10.869 ; Rise       ; clock           ;
;  read_data_2_out[22] ; clock      ; 9.327  ; 9.327  ; Rise       ; clock           ;
;  read_data_2_out[23] ; clock      ; 10.537 ; 10.537 ; Rise       ; clock           ;
;  read_data_2_out[24] ; clock      ; 11.052 ; 11.052 ; Rise       ; clock           ;
;  read_data_2_out[25] ; clock      ; 10.276 ; 10.276 ; Rise       ; clock           ;
;  read_data_2_out[26] ; clock      ; 9.834  ; 9.834  ; Rise       ; clock           ;
;  read_data_2_out[27] ; clock      ; 11.885 ; 11.885 ; Rise       ; clock           ;
;  read_data_2_out[28] ; clock      ; 9.896  ; 9.896  ; Rise       ; clock           ;
;  read_data_2_out[29] ; clock      ; 9.349  ; 9.349  ; Rise       ; clock           ;
;  read_data_2_out[30] ; clock      ; 9.935  ; 9.935  ; Rise       ; clock           ;
;  read_data_2_out[31] ; clock      ; 11.418 ; 11.418 ; Rise       ; clock           ;
; write_data_out[*]    ; clock      ; 8.327  ; 8.327  ; Rise       ; clock           ;
;  write_data_out[0]   ; clock      ; 9.249  ; 9.249  ; Rise       ; clock           ;
;  write_data_out[1]   ; clock      ; 8.460  ; 8.460  ; Rise       ; clock           ;
;  write_data_out[2]   ; clock      ; 8.829  ; 8.829  ; Rise       ; clock           ;
;  write_data_out[3]   ; clock      ; 9.121  ; 9.121  ; Rise       ; clock           ;
;  write_data_out[4]   ; clock      ; 8.511  ; 8.511  ; Rise       ; clock           ;
;  write_data_out[5]   ; clock      ; 10.184 ; 10.184 ; Rise       ; clock           ;
;  write_data_out[6]   ; clock      ; 9.086  ; 9.086  ; Rise       ; clock           ;
;  write_data_out[7]   ; clock      ; 9.405  ; 9.405  ; Rise       ; clock           ;
;  write_data_out[8]   ; clock      ; 8.947  ; 8.947  ; Rise       ; clock           ;
;  write_data_out[9]   ; clock      ; 9.284  ; 9.284  ; Rise       ; clock           ;
;  write_data_out[10]  ; clock      ; 9.751  ; 9.751  ; Rise       ; clock           ;
;  write_data_out[11]  ; clock      ; 9.629  ; 9.629  ; Rise       ; clock           ;
;  write_data_out[12]  ; clock      ; 8.505  ; 8.505  ; Rise       ; clock           ;
;  write_data_out[13]  ; clock      ; 9.302  ; 9.302  ; Rise       ; clock           ;
;  write_data_out[14]  ; clock      ; 9.200  ; 9.200  ; Rise       ; clock           ;
;  write_data_out[15]  ; clock      ; 9.782  ; 9.782  ; Rise       ; clock           ;
;  write_data_out[16]  ; clock      ; 9.326  ; 9.326  ; Rise       ; clock           ;
;  write_data_out[17]  ; clock      ; 9.368  ; 9.368  ; Rise       ; clock           ;
;  write_data_out[18]  ; clock      ; 9.196  ; 9.196  ; Rise       ; clock           ;
;  write_data_out[19]  ; clock      ; 9.124  ; 9.124  ; Rise       ; clock           ;
;  write_data_out[20]  ; clock      ; 9.496  ; 9.496  ; Rise       ; clock           ;
;  write_data_out[21]  ; clock      ; 8.638  ; 8.638  ; Rise       ; clock           ;
;  write_data_out[22]  ; clock      ; 8.827  ; 8.827  ; Rise       ; clock           ;
;  write_data_out[23]  ; clock      ; 8.334  ; 8.334  ; Rise       ; clock           ;
;  write_data_out[24]  ; clock      ; 9.486  ; 9.486  ; Rise       ; clock           ;
;  write_data_out[25]  ; clock      ; 8.582  ; 8.582  ; Rise       ; clock           ;
;  write_data_out[26]  ; clock      ; 9.137  ; 9.137  ; Rise       ; clock           ;
;  write_data_out[27]  ; clock      ; 8.759  ; 8.759  ; Rise       ; clock           ;
;  write_data_out[28]  ; clock      ; 9.259  ; 9.259  ; Rise       ; clock           ;
;  write_data_out[29]  ; clock      ; 8.327  ; 8.327  ; Rise       ; clock           ;
;  write_data_out[30]  ; clock      ; 8.860  ; 8.860  ; Rise       ; clock           ;
;  write_data_out[31]  ; clock      ; 10.354 ; 10.354 ; Rise       ; clock           ;
; Branch_out           ; clock      ; 8.666  ; 8.666  ; Fall       ; clock           ;
+----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                     ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clock                                              ; -20.799 ; -4287.372     ;
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -20.450 ; -586.046      ;
+----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                     ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -1.396 ; -22.512       ;
; clock                                              ; -0.809 ; -17.571       ;
+----------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clock                                              ; -2.000 ; -1663.916     ;
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.395  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                            ;
+---------+---------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -20.799 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.009     ; 21.822     ;
; -20.683 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.035     ; 21.680     ;
; -20.547 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.001      ; 21.580     ;
; -20.431 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.025     ; 21.438     ;
; -20.176 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.002     ; 21.206     ;
; -20.063 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.027     ; 21.068     ;
; -20.060 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.028     ; 21.064     ;
; -19.985 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.007      ; 21.024     ;
; -19.972 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.001     ; 21.003     ;
; -19.904 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.004      ; 20.940     ;
; -19.897 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.001     ; 20.928     ;
; -19.869 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 20.882     ;
; -19.856 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.027     ; 20.861     ;
; -19.848 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.029     ; 20.851     ;
; -19.839 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.007      ; 20.878     ;
; -19.811 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.017     ; 20.826     ;
; -19.788 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.022     ; 20.798     ;
; -19.781 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.027     ; 20.786     ;
; -19.748 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.013     ; 20.767     ;
; -19.747 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.001     ; 20.778     ;
; -19.738 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; -0.010     ; 20.760     ;
; -19.737 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 20.748     ;
; -19.723 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 20.736     ;
; -19.661 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.027     ; 20.666     ;
; -19.631 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.027     ; 20.636     ;
; -19.599 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; clock        ; clock       ; 1.000        ; -0.023     ; 20.608     ;
; -19.596 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 20.609     ;
; -19.574 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; clock        ; clock       ; 1.000        ; -0.027     ; 20.579     ;
; -19.562 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.029     ; 20.565     ;
; -19.510 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; clock        ; clock       ; 1.000        ; -0.027     ; 20.515     ;
; -19.496 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.003     ; 20.525     ;
; -19.486 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; 0.000      ; 20.518     ;
; -19.485 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.011     ; 20.506     ;
; -19.440 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.020     ; 20.452     ;
; -19.409 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.017     ; 20.424     ;
; -19.373 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q ; clock        ; clock       ; 1.000        ; -0.027     ; 20.378     ;
; -19.356 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.005      ; 20.393     ;
; -19.347 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; clock        ; clock       ; 1.000        ; -0.013     ; 20.366     ;
; -19.322 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.000      ; 20.354     ;
; -19.322 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; clock        ; clock       ; 1.000        ; -0.017     ; 20.337     ;
; -19.310 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.019     ; 20.323     ;
; -19.282 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:27:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.000      ; 20.314     ;
; -19.263 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:15:stage_i|q ; clock        ; clock       ; 1.000        ; -0.016     ; 20.279     ;
; -19.258 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; clock        ; clock       ; 1.000        ; -0.017     ; 20.273     ;
; -19.249 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.011     ; 20.270     ;
; -19.240 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 20.251     ;
; -19.236 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 20.249     ;
; -19.225 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.022     ; 20.235     ;
; -19.206 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.026     ; 20.212     ;
; -19.199 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:16:stage_i|q ; clock        ; clock       ; 1.000        ; -0.027     ; 20.204     ;
; -19.168 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 20.186     ;
; -19.166 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:27:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.026     ; 20.172     ;
; -19.161 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 20.174     ;
; -19.125 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.006     ; 20.151     ;
; -19.121 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q ; clock        ; clock       ; 1.000        ; -0.017     ; 20.136     ;
; -19.115 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; -0.003     ; 20.144     ;
; -19.114 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 20.132     ;
; -19.103 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.011     ; 20.124     ;
; -19.038 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.020     ; 20.050     ;
; -19.034 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.013     ; 20.053     ;
; -19.021 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 20.032     ;
; -19.011 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 20.024     ;
; -19.011 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:15:stage_i|q ; clock        ; clock       ; 1.000        ; -0.006     ; 20.037     ;
; -18.976 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; clock        ; clock       ; 1.000        ; -0.016     ; 19.992     ;
; -18.953 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.016     ; 19.969     ;
; -18.951 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; clock        ; clock       ; 1.000        ; -0.020     ; 19.963     ;
; -18.947 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:16:stage_i|q ; clock        ; clock       ; 1.000        ; -0.017     ; 19.962     ;
; -18.946 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 19.957     ;
; -18.939 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.022     ; 19.949     ;
; -18.937 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.002     ; 19.967     ;
; -18.934 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; 0.003      ; 19.969     ;
; -18.924 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; 0.006      ; 19.962     ;
; -18.923 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.005     ; 19.950     ;
; -18.921 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.005     ; 19.948     ;
; -18.911 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; -0.002     ; 19.941     ;
; -18.910 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.013     ; 19.929     ;
; -18.888 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.013     ; 19.907     ;
; -18.887 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; clock        ; clock       ; 1.000        ; -0.020     ; 19.899     ;
; -18.871 ; N_dff:Instruction_B|dff_1bit:\N_dffs:13:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; 0.006      ; 19.909     ;
; -18.861 ; dff_1bit:ALUSrc_control_B|q                       ; N_dff:ALU_result_C|dff_1bit:\N_dffs:28:stage_i|q ; clock        ; clock       ; 1.000        ; -0.020     ; 19.873     ;
; -18.853 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; 0.000      ; 19.885     ;
; -18.847 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.011     ; 19.868     ;
; -18.846 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; -0.005     ; 19.873     ;
; -18.843 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; 0.003      ; 19.878     ;
; -18.842 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.008     ; 19.866     ;
; -18.836 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; -0.002     ; 19.866     ;
; -18.835 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.013     ; 19.854     ;
; -18.834 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 19.847     ;
; -18.821 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.028     ; 19.825     ;
; -18.802 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:28:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q ; clock        ; clock       ; 1.000        ; -0.002     ; 19.832     ;
; -18.796 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q ; clock        ; clock       ; 1.000        ; -0.021     ; 19.807     ;
; -18.788 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; clock        ; clock       ; 1.000        ; 0.003      ; 19.823     ;
; -18.785 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; clock        ; clock       ; 1.000        ; -0.007     ; 19.810     ;
; -18.778 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q ; clock        ; clock       ; 1.000        ; 0.006      ; 19.816     ;
; -18.777 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q ; clock        ; clock       ; 1.000        ; -0.005     ; 19.804     ;
; -18.772 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; clock        ; clock       ; 1.000        ; -0.015     ; 19.789     ;
; -18.766 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.014     ; 19.784     ;
; -18.760 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; clock        ; clock       ; 1.000        ; -0.011     ; 19.781     ;
; -18.759 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; clock        ; clock       ; 1.000        ; -0.019     ; 19.772     ;
; -18.755 ; N_dff:Instruction_B|dff_1bit:\N_dffs:13:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; clock        ; clock       ; 1.000        ; -0.020     ; 19.767     ;
+---------+---------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'                                                                                                                          ;
+---------+---------------------------------------------------+----------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node              ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -20.450 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.141      ; 21.748     ;
; -20.321 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.130      ; 21.601     ;
; -20.198 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.151      ; 21.506     ;
; -20.125 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.966      ; 21.748     ;
; -20.069 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.140      ; 21.359     ;
; -19.996 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.955      ; 21.601     ;
; -19.873 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.976      ; 21.506     ;
; -19.827 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.148      ; 21.132     ;
; -19.744 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.965      ; 21.359     ;
; -19.698 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.137      ; 20.985     ;
; -19.695 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.135      ; 20.989     ;
; -19.636 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.157      ; 20.950     ;
; -19.623 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.149      ; 20.929     ;
; -19.555 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.154      ; 20.866     ;
; -19.548 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.149      ; 20.854     ;
; -19.507 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.146      ; 20.803     ;
; -19.502 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.973      ; 21.132     ;
; -19.494 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.138      ; 20.782     ;
; -19.490 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.157      ; 20.804     ;
; -19.477 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.142      ; 20.773     ;
; -19.443 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.145      ; 20.747     ;
; -19.426 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.143      ; 20.719     ;
; -19.419 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.138      ; 20.707     ;
; -19.398 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.149      ; 20.704     ;
; -19.386 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[17] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.141      ; 20.682     ;
; -19.382 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[19] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.133      ; 20.670     ;
; -19.373 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.962      ; 20.985     ;
; -19.370 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.960      ; 20.989     ;
; -19.361 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.146      ; 20.657     ;
; -19.353 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[9]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.179      ; 20.689     ;
; -19.311 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.982      ; 20.950     ;
; -19.298 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.974      ; 20.929     ;
; -19.280 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[11] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.143      ; 20.585     ;
; -19.269 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.138      ; 20.557     ;
; -19.249 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[14] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.129      ; 20.530     ;
; -19.230 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.979      ; 20.866     ;
; -19.225 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.152      ; 20.531     ;
; -19.223 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.974      ; 20.854     ;
; -19.211 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[12] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.136      ; 20.501     ;
; -19.185 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[8]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.143      ; 20.488     ;
; -19.182 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.971      ; 20.803     ;
; -19.169 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.963      ; 20.782     ;
; -19.165 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.982      ; 20.804     ;
; -19.152 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.967      ; 20.773     ;
; -19.138 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[10] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.143      ; 20.440     ;
; -19.134 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[17] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.151      ; 20.440     ;
; -19.130 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[19] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.143      ; 20.428     ;
; -19.118 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.970      ; 20.747     ;
; -19.101 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.968      ; 20.719     ;
; -19.101 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[9]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.189      ; 20.447     ;
; -19.094 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.963      ; 20.707     ;
; -19.073 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.974      ; 20.704     ;
; -19.072 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.142      ; 20.373     ;
; -19.061 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[17] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.966      ; 20.682     ;
; -19.057 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[19] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.958      ; 20.670     ;
; -19.036 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.971      ; 20.657     ;
; -19.028 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[9]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 1.004      ; 20.689     ;
; -19.028 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[11] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.153      ; 20.343     ;
; -19.008 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[18] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.141      ; 20.305     ;
; -19.007 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.155      ; 20.319     ;
; -18.997 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[14] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.139      ; 20.288     ;
; -18.973 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.150      ; 20.280     ;
; -18.959 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[12] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.146      ; 20.259     ;
; -18.955 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[11] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.968      ; 20.585     ;
; -18.944 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.963      ; 20.557     ;
; -18.933 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:27:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.150      ; 20.240     ;
; -18.933 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[8]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.153      ; 20.246     ;
; -18.924 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[14] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.954      ; 20.530     ;
; -18.910 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[15] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.139      ; 20.205     ;
; -18.900 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.977      ; 20.531     ;
; -18.886 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[12] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.961      ; 20.501     ;
; -18.886 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[10] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.153      ; 20.198     ;
; -18.881 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.151      ; 20.191     ;
; -18.878 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.144      ; 20.172     ;
; -18.868 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.143      ; 20.170     ;
; -18.860 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[8]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.968      ; 20.488     ;
; -18.854 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.149      ; 20.157     ;
; -18.844 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.139      ; 20.133     ;
; -18.833 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[16] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.135      ; 20.122     ;
; -18.813 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[10] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.968      ; 20.440     ;
; -18.809 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[17] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.976      ; 20.440     ;
; -18.805 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[19] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.968      ; 20.428     ;
; -18.804 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:27:stage_i|q ; Execute:EXE|temp[22] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.139      ; 20.093     ;
; -18.800 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.148      ; 20.107     ;
; -18.793 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.143      ; 20.095     ;
; -18.776 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[9]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 1.014      ; 20.447     ;
; -18.763 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[17] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.148      ; 20.066     ;
; -18.759 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[19] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.140      ; 20.054     ;
; -18.756 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[18] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.151      ; 20.063     ;
; -18.747 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.967      ; 20.373     ;
; -18.735 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[13] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.151      ; 20.045     ;
; -18.730 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[9]  ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.186      ; 20.073     ;
; -18.703 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[11] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.978      ; 20.343     ;
; -18.683 ; dff_1bit:ALUSrc_control_B|q                       ; Execute:EXE|temp[18] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.966      ; 20.305     ;
; -18.682 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q ; Execute:EXE|temp[21] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.980      ; 20.319     ;
; -18.672 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[14] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 1.000        ; 0.964      ; 20.288     ;
; -18.663 ; N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.158      ; 19.975     ;
; -18.658 ; N_dff:Instruction_B|dff_1bit:\N_dffs:15:stage_i|q ; Execute:EXE|temp[15] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.149      ; 19.963     ;
; -18.657 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q ; Execute:EXE|temp[11] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.150      ; 19.969     ;
; -18.650 ; N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q ; Execute:EXE|temp[20] ; clock        ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.500        ; 1.150      ; 19.954     ;
+---------+---------------------------------------------------+----------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'                                                                                                                                                                 ;
+--------+----------------------------------------------------+----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node              ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.396 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[30] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.949      ; 1.694      ;
; -1.326 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[30] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.879      ; 1.694      ;
; -1.294 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[0]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.941      ; 1.788      ;
; -1.224 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[0]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.871      ; 1.788      ;
; -1.214 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[18] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.945      ; 1.872      ;
; -1.144 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[18] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.875      ; 1.872      ;
; -1.119 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[31] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.823      ; 1.845      ;
; -1.080 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[15] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.943      ; 2.004      ;
; -1.074 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[21] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.945      ; 2.012      ;
; -1.061 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[20] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.946      ; 2.026      ;
; -1.049 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[31] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.753      ; 1.845      ;
; -1.030 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[4]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.939      ; 2.050      ;
; -1.013 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[3]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.939      ; 2.067      ;
; -1.010 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[15] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.873      ; 2.004      ;
; -1.004 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[21] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.875      ; 2.012      ;
; -0.991 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[20] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.876      ; 2.026      ;
; -0.960 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[4]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.869      ; 2.050      ;
; -0.959 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[1]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.934      ; 2.116      ;
; -0.943 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[3]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.869      ; 2.067      ;
; -0.929 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[16] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.939      ; 2.151      ;
; -0.896 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[30] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.949      ; 1.694      ;
; -0.896 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[6]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.946      ; 2.191      ;
; -0.889 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[1]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.864      ; 2.116      ;
; -0.881 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[5]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.983      ; 2.243      ;
; -0.873 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[23] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.945      ; 2.213      ;
; -0.859 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[16] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.869      ; 2.151      ;
; -0.845 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[17] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.945      ; 2.241      ;
; -0.842 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[2]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.982      ; 2.281      ;
; -0.826 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[6]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.876      ; 2.191      ;
; -0.826 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[30] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.879      ; 1.694      ;
; -0.811 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[5]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.913      ; 2.243      ;
; -0.809 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[19] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.937      ; 2.269      ;
; -0.803 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[23] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.875      ; 2.213      ;
; -0.794 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[0]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.941      ; 1.788      ;
; -0.781 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[22] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.934      ; 2.294      ;
; -0.775 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[17] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.875      ; 2.241      ;
; -0.772 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[2]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.912      ; 2.281      ;
; -0.739 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[19] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.867      ; 2.269      ;
; -0.724 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[0]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.871      ; 1.788      ;
; -0.714 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[18] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.945      ; 1.872      ;
; -0.711 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[22] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.864      ; 2.294      ;
; -0.707 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[7]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.834      ; 2.268      ;
; -0.644 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[18] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.875      ; 1.872      ;
; -0.637 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[7]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.764      ; 2.268      ;
; -0.619 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[31] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.823      ; 1.845      ;
; -0.580 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[15] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.943      ; 2.004      ;
; -0.574 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[21] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.945      ; 2.012      ;
; -0.561 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[20] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.946      ; 2.026      ;
; -0.549 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[31] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.753      ; 1.845      ;
; -0.530 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[4]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.939      ; 2.050      ;
; -0.518 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[27] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.959      ; 2.582      ;
; -0.513 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[3]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.939      ; 2.067      ;
; -0.510 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[15] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.873      ; 2.004      ;
; -0.504 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[21] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.875      ; 2.012      ;
; -0.491 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[20] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.876      ; 2.026      ;
; -0.460 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[4]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.869      ; 2.050      ;
; -0.459 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[1]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.934      ; 2.116      ;
; -0.448 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[27] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.889      ; 2.582      ;
; -0.443 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[3]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.869      ; 2.067      ;
; -0.429 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[16] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.939      ; 2.151      ;
; -0.429 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[11] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.947      ; 2.659      ;
; -0.396 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[6]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.946      ; 2.191      ;
; -0.389 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[1]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.864      ; 2.116      ;
; -0.381 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[5]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.983      ; 2.243      ;
; -0.375 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[13] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.939      ; 2.705      ;
; -0.373 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[23] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.945      ; 2.213      ;
; -0.369 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[26] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.930      ; 2.702      ;
; -0.359 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[11] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.877      ; 2.659      ;
; -0.359 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[16] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.869      ; 2.151      ;
; -0.345 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[17] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.945      ; 2.241      ;
; -0.342 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[2]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.982      ; 2.281      ;
; -0.326 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[6]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.876      ; 2.191      ;
; -0.321 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[12] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.940      ; 2.760      ;
; -0.311 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[5]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.913      ; 2.243      ;
; -0.311 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[28] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.943      ; 2.773      ;
; -0.309 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[19] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.937      ; 2.269      ;
; -0.305 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[13] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.869      ; 2.705      ;
; -0.303 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[23] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.875      ; 2.213      ;
; -0.299 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[26] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.860      ; 2.702      ;
; -0.299 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[29] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.983      ; 2.825      ;
; -0.298 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[10] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.947      ; 2.790      ;
; -0.281 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[22] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.934      ; 2.294      ;
; -0.279 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[25] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.944      ; 2.806      ;
; -0.275 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[17] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.875      ; 2.241      ;
; -0.272 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[2]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.912      ; 2.281      ;
; -0.265 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[14] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.933      ; 2.809      ;
; -0.251 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[12] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.870      ; 2.760      ;
; -0.245 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[8]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.947      ; 2.843      ;
; -0.241 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[28] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.873      ; 2.773      ;
; -0.239 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[19] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.867      ; 2.269      ;
; -0.229 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[29] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.913      ; 2.825      ;
; -0.228 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[10] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.877      ; 2.790      ;
; -0.211 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[22] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.864      ; 2.294      ;
; -0.209 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[25] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.874      ; 2.806      ;
; -0.207 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[7]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.834      ; 2.268      ;
; -0.195 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[14] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.863      ; 2.809      ;
; -0.175 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[8]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 2.877      ; 2.843      ;
; -0.137 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[7]  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.764      ; 2.268      ;
; -0.018 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Execute:EXE|temp[27] ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -0.500       ; 2.959      ; 2.582      ;
; 0.010  ; N_dff:read_data_1_B|dff_1bit:\N_dffs:30:stage_i|q  ; Execute:EXE|temp[30] ; clock                                              ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 0.000        ; 1.081      ; 1.091      ;
+--------+----------------------------------------------------+----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -0.809 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:1:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.784      ; 1.268      ;
; -0.763 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:31:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.793      ; 1.323      ;
; -0.763 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.793      ; 1.323      ;
; -0.747 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.783      ; 1.329      ;
; -0.738 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:7:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.784      ; 1.339      ;
; -0.729 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.777      ; 1.341      ;
; -0.729 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.777      ; 1.341      ;
; -0.727 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.777      ; 1.343      ;
; -0.725 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:3:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.782      ; 1.350      ;
; -0.724 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:4:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.782      ; 1.351      ;
; -0.672 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:15:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.788      ; 1.409      ;
; -0.671 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:30:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.790      ; 1.412      ;
; -0.574 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.777      ; 1.496      ;
; -0.573 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.777      ; 1.497      ;
; -0.572 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:16:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.777      ; 1.498      ;
; -0.571 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.781      ; 1.503      ;
; -0.550 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:26:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.781      ; 1.524      ;
; -0.532 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.775      ; 1.536      ;
; -0.528 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:29:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.791      ; 1.556      ;
; -0.527 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.791      ; 1.557      ;
; -0.527 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:2:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.791      ; 1.557      ;
; -0.527 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:5:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.791      ; 1.557      ;
; -0.476 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.795      ; 1.612      ;
; -0.467 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:6:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.775      ; 1.601      ;
; -0.466 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.775      ; 1.602      ;
; -0.418 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.794      ; 1.669      ;
; -0.309 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:1:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.784      ; 1.268      ;
; -0.294 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.769      ; 1.768      ;
; -0.264 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:25:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.790      ; 1.819      ;
; -0.263 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:31:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.793      ; 1.323      ;
; -0.263 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.793      ; 1.323      ;
; -0.260 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:23:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.788      ; 1.821      ;
; -0.254 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:27:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.789      ; 1.828      ;
; -0.247 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.783      ; 1.329      ;
; -0.238 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:7:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.784      ; 1.339      ;
; -0.233 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:28:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.784      ; 1.844      ;
; -0.229 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.777      ; 1.341      ;
; -0.229 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.777      ; 1.341      ;
; -0.227 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.777      ; 1.343      ;
; -0.225 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:3:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.782      ; 1.350      ;
; -0.224 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:4:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.782      ; 1.351      ;
; -0.172 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:15:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.788      ; 1.409      ;
; -0.171 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:30:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.790      ; 1.412      ;
; -0.161 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:24:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; 0.000        ; 1.787      ; 1.919      ;
; -0.074 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.777      ; 1.496      ;
; -0.073 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.777      ; 1.497      ;
; -0.072 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:16:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.777      ; 1.498      ;
; -0.071 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.781      ; 1.503      ;
; -0.050 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:26:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.781      ; 1.524      ;
; -0.032 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.775      ; 1.536      ;
; -0.028 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:29:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.791      ; 1.556      ;
; -0.027 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.791      ; 1.557      ;
; -0.027 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:2:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.791      ; 1.557      ;
; -0.027 ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:5:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.791      ; 1.557      ;
; 0.024  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.795      ; 1.612      ;
; 0.033  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:6:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.775      ; 1.601      ;
; 0.034  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q     ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.775      ; 1.602      ;
; 0.082  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.794      ; 1.669      ;
; 0.206  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.769      ; 1.768      ;
; 0.215  ; Ifetch:IFE|PC[9]                                   ; Ifetch:IFE|PC[9]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Ifetch:IFE|PC[8]                                   ; Ifetch:IFE|PC[8]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Ifetch:IFE|PC[3]                                   ; Ifetch:IFE|PC[3]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Ifetch:IFE|PC[4]                                   ; Ifetch:IFE|PC[4]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Ifetch:IFE|PC[5]                                   ; Ifetch:IFE|PC[5]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Ifetch:IFE|PC[6]                                   ; Ifetch:IFE|PC[6]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Ifetch:IFE|PC[7]                                   ; Ifetch:IFE|PC[7]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Ifetch:IFE|PC[2]                                   ; Ifetch:IFE|PC[2]                                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:25:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.790      ; 1.819      ;
; 0.238  ; dff_1bit:MemtoReg_control_C|q                      ; dff_1bit:MemtoReg_control_D|q                       ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:1:stage_i|q   ; N_dff:read_data_2_C|dff_1bit:\N_dffs:1:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:22:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:22:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:23:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.788      ; 1.821      ;
; 0.240  ; N_dff:Instruction_A|dff_1bit:\N_dffs:8:stage_i|q   ; N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:8:stage_i|q  ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; N_dff:Instruction_B|dff_1bit:\N_dffs:11:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:11:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; N_dff:Instruction_B|dff_1bit:\N_dffs:12:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:12:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; N_dff:ALU_result_D|dff_1bit:\N_dffs:25:stage_i|q   ; Idecode:ID|register_array[21][25]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:16:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:17:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; N_dff:Instruction_A|dff_1bit:\N_dffs:17:stage_i|q  ; N_dff:Instruction_B|dff_1bit:\N_dffs:17:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; N_dff:Instruction_B|dff_1bit:\N_dffs:17:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; N_dff:Instruction_C|dff_1bit:\N_dffs:11:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:11:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; N_dff:Instruction_A|dff_1bit:\N_dffs:2:stage_i|q   ; N_dff:Instruction_B|dff_1bit:\N_dffs:2:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; N_dff:Instruction_B|dff_1bit:\N_dffs:16:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; dff_1bit:RegDst_control_B|q                        ; dff_1bit:RegDst_control_C|q                         ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; N_dff:Instruction_C|dff_1bit:\N_dffs:19:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:19:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; N_dff:ALU_result_C|dff_1bit:\N_dffs:31:stage_i|q   ; N_dff:ALU_result_D|dff_1bit:\N_dffs:31:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:29:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:29:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:25:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:21:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:21:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:20:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:20:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALU_result_C|dff_1bit:\N_dffs:27:stage_i|q    ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock       ; -0.500       ; 1.789      ; 1.828      ;
; 0.246  ; N_dff:Instruction_C|dff_1bit:\N_dffs:13:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:13:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; N_dff:read_data_D|dff_1bit:\N_dffs:24:stage_i|q    ; Idecode:ID|register_array[25][24]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; N_dff:read_data_D|dff_1bit:\N_dffs:23:stage_i|q    ; Idecode:ID|register_array[21][23]                   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; N_dff:Instruction_B|dff_1bit:\N_dffs:18:stage_i|q  ; N_dff:Instruction_C|dff_1bit:\N_dffs:18:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; N_dff:Instruction_C|dff_1bit:\N_dffs:15:stage_i|q  ; N_dff:Instruction_D|dff_1bit:\N_dffs:15:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; N_dff:Instruction_A|dff_1bit:\N_dffs:10:stage_i|q  ; N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:10:stage_i|q ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:2:stage_i|q   ; N_dff:read_data_2_C|dff_1bit:\N_dffs:2:stage_i|q    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; N_dff:ALU_result_D|dff_1bit:\N_dffs:4:stage_i|q    ; Idecode:ID|register_array[25][4]                    ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; N_dff:read_data_2_B|dff_1bit:\N_dffs:16:stage_i|q  ; N_dff:read_data_2_C|dff_1bit:\N_dffs:16:stage_i|q   ; clock                                              ; clock       ; 0.000        ; 0.000      ; 0.400      ;
+--------+----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q'                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------+
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0clkctrl|inclk[0] ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0clkctrl|inclk[0] ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0clkctrl|outclk   ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0clkctrl|outclk   ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0|combout         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|Mux1~0|combout         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[0]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[0]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[10]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[10]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[11]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[11]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[12]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[12]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[13]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[13]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[14]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[14]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[15]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[15]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[16]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[16]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[17]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[17]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[18]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[18]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[19]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[19]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[1]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[1]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[20]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[20]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[21]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[21]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[22]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[22]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[23]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[23]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[24]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[24]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[25]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[25]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[26]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[26]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[27]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[27]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[28]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[28]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[29]|dataa         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[29]|dataa         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[2]|dataa          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[2]|dataa          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[30]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[30]|datab         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[31]|datad         ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[31]|datad         ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[3]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[3]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[4]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[4]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[5]|dataa          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[5]|dataa          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[6]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[6]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[7]|datad          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[7]|datad          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[8]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[8]|datab          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[9]|dataa          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Fall       ; EXE|temp[9]|dataa          ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[0]        ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[0]        ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[10]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[10]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[11]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[11]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[12]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[12]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[13]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[13]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[14]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[14]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[15]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[15]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[16]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[16]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[17]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[17]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[18]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[18]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[19]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[19]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[1]        ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[1]        ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[20]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[20]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[21]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[21]       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[22]       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; Rise       ; Execute:EXE|temp[22]       ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 2.329 ; 2.329 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.828 ; 0.828 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; ALU_result_out[*]    ; clock      ; 4.810  ; 4.810  ; Rise       ; clock           ;
;  ALU_result_out[0]   ; clock      ; 4.810  ; 4.810  ; Rise       ; clock           ;
;  ALU_result_out[1]   ; clock      ; 4.118  ; 4.118  ; Rise       ; clock           ;
;  ALU_result_out[2]   ; clock      ; 4.725  ; 4.725  ; Rise       ; clock           ;
;  ALU_result_out[3]   ; clock      ; 4.048  ; 4.048  ; Rise       ; clock           ;
;  ALU_result_out[4]   ; clock      ; 4.426  ; 4.426  ; Rise       ; clock           ;
;  ALU_result_out[5]   ; clock      ; 4.300  ; 4.300  ; Rise       ; clock           ;
;  ALU_result_out[6]   ; clock      ; 4.712  ; 4.712  ; Rise       ; clock           ;
;  ALU_result_out[7]   ; clock      ; 4.102  ; 4.102  ; Rise       ; clock           ;
;  ALU_result_out[8]   ; clock      ; 4.275  ; 4.275  ; Rise       ; clock           ;
;  ALU_result_out[9]   ; clock      ; 4.454  ; 4.454  ; Rise       ; clock           ;
;  ALU_result_out[10]  ; clock      ; 4.238  ; 4.238  ; Rise       ; clock           ;
;  ALU_result_out[11]  ; clock      ; 4.473  ; 4.473  ; Rise       ; clock           ;
;  ALU_result_out[12]  ; clock      ; 4.118  ; 4.118  ; Rise       ; clock           ;
;  ALU_result_out[13]  ; clock      ; 4.279  ; 4.279  ; Rise       ; clock           ;
;  ALU_result_out[14]  ; clock      ; 4.162  ; 4.162  ; Rise       ; clock           ;
;  ALU_result_out[15]  ; clock      ; 4.529  ; 4.529  ; Rise       ; clock           ;
;  ALU_result_out[16]  ; clock      ; 4.357  ; 4.357  ; Rise       ; clock           ;
;  ALU_result_out[17]  ; clock      ; 4.600  ; 4.600  ; Rise       ; clock           ;
;  ALU_result_out[18]  ; clock      ; 4.273  ; 4.273  ; Rise       ; clock           ;
;  ALU_result_out[19]  ; clock      ; 4.075  ; 4.075  ; Rise       ; clock           ;
;  ALU_result_out[20]  ; clock      ; 4.444  ; 4.444  ; Rise       ; clock           ;
;  ALU_result_out[21]  ; clock      ; 4.340  ; 4.340  ; Rise       ; clock           ;
;  ALU_result_out[22]  ; clock      ; 4.393  ; 4.393  ; Rise       ; clock           ;
;  ALU_result_out[23]  ; clock      ; 4.159  ; 4.159  ; Rise       ; clock           ;
;  ALU_result_out[24]  ; clock      ; 4.447  ; 4.447  ; Rise       ; clock           ;
;  ALU_result_out[25]  ; clock      ; 4.294  ; 4.294  ; Rise       ; clock           ;
;  ALU_result_out[26]  ; clock      ; 4.261  ; 4.261  ; Rise       ; clock           ;
;  ALU_result_out[27]  ; clock      ; 4.525  ; 4.525  ; Rise       ; clock           ;
;  ALU_result_out[28]  ; clock      ; 4.491  ; 4.491  ; Rise       ; clock           ;
;  ALU_result_out[29]  ; clock      ; 4.430  ; 4.430  ; Rise       ; clock           ;
;  ALU_result_out[30]  ; clock      ; 4.356  ; 4.356  ; Rise       ; clock           ;
;  ALU_result_out[31]  ; clock      ; 4.295  ; 4.295  ; Rise       ; clock           ;
; Branch_out           ; clock      ; 5.118  ; 5.118  ; Rise       ; clock           ;
; Instruction_out[*]   ; clock      ; 7.071  ; 7.071  ; Rise       ; clock           ;
;  Instruction_out[0]  ; clock      ; 6.143  ; 6.143  ; Rise       ; clock           ;
;  Instruction_out[1]  ; clock      ; 6.181  ; 6.181  ; Rise       ; clock           ;
;  Instruction_out[2]  ; clock      ; 5.865  ; 5.865  ; Rise       ; clock           ;
;  Instruction_out[3]  ; clock      ; 6.028  ; 6.028  ; Rise       ; clock           ;
;  Instruction_out[4]  ; clock      ; 6.049  ; 6.049  ; Rise       ; clock           ;
;  Instruction_out[5]  ; clock      ; 5.937  ; 5.937  ; Rise       ; clock           ;
;  Instruction_out[6]  ; clock      ; 6.055  ; 6.055  ; Rise       ; clock           ;
;  Instruction_out[7]  ; clock      ; 5.993  ; 5.993  ; Rise       ; clock           ;
;  Instruction_out[8]  ; clock      ; 7.071  ; 7.071  ; Rise       ; clock           ;
;  Instruction_out[9]  ; clock      ; 6.221  ; 6.221  ; Rise       ; clock           ;
;  Instruction_out[10] ; clock      ; 6.188  ; 6.188  ; Rise       ; clock           ;
;  Instruction_out[11] ; clock      ; 6.479  ; 6.479  ; Rise       ; clock           ;
;  Instruction_out[12] ; clock      ; 5.919  ; 5.919  ; Rise       ; clock           ;
;  Instruction_out[13] ; clock      ; 5.952  ; 5.952  ; Rise       ; clock           ;
;  Instruction_out[14] ; clock      ; 6.064  ; 6.064  ; Rise       ; clock           ;
;  Instruction_out[15] ; clock      ; 6.114  ; 6.114  ; Rise       ; clock           ;
;  Instruction_out[16] ; clock      ; 6.669  ; 6.669  ; Rise       ; clock           ;
;  Instruction_out[17] ; clock      ; 6.596  ; 6.596  ; Rise       ; clock           ;
;  Instruction_out[18] ; clock      ; 6.530  ; 6.530  ; Rise       ; clock           ;
;  Instruction_out[19] ; clock      ; 6.499  ; 6.499  ; Rise       ; clock           ;
;  Instruction_out[20] ; clock      ; 6.444  ; 6.444  ; Rise       ; clock           ;
;  Instruction_out[21] ; clock      ; 5.974  ; 5.974  ; Rise       ; clock           ;
;  Instruction_out[22] ; clock      ; 5.727  ; 5.727  ; Rise       ; clock           ;
;  Instruction_out[23] ; clock      ; 6.300  ; 6.300  ; Rise       ; clock           ;
;  Instruction_out[24] ; clock      ; 6.345  ; 6.345  ; Rise       ; clock           ;
;  Instruction_out[25] ; clock      ; 6.388  ; 6.388  ; Rise       ; clock           ;
;  Instruction_out[26] ; clock      ; 6.160  ; 6.160  ; Rise       ; clock           ;
;  Instruction_out[27] ; clock      ; 6.177  ; 6.177  ; Rise       ; clock           ;
;  Instruction_out[28] ; clock      ; 6.058  ; 6.058  ; Rise       ; clock           ;
;  Instruction_out[29] ; clock      ; 5.848  ; 5.848  ; Rise       ; clock           ;
;  Instruction_out[30] ; clock      ; 6.472  ; 6.472  ; Rise       ; clock           ;
;  Instruction_out[31] ; clock      ; 5.968  ; 5.968  ; Rise       ; clock           ;
; Memwrite_out         ; clock      ; 4.544  ; 4.544  ; Rise       ; clock           ;
; PC[*]                ; clock      ; 4.254  ; 4.254  ; Rise       ; clock           ;
;  PC[2]               ; clock      ; 4.254  ; 4.254  ; Rise       ; clock           ;
;  PC[3]               ; clock      ; 4.207  ; 4.207  ; Rise       ; clock           ;
;  PC[4]               ; clock      ; 3.939  ; 3.939  ; Rise       ; clock           ;
;  PC[5]               ; clock      ; 3.892  ; 3.892  ; Rise       ; clock           ;
;  PC[6]               ; clock      ; 4.149  ; 4.149  ; Rise       ; clock           ;
;  PC[7]               ; clock      ; 4.003  ; 4.003  ; Rise       ; clock           ;
;  PC[8]               ; clock      ; 4.227  ; 4.227  ; Rise       ; clock           ;
;  PC[9]               ; clock      ; 4.008  ; 4.008  ; Rise       ; clock           ;
; Regwrite_out         ; clock      ; 4.201  ; 4.201  ; Rise       ; clock           ;
; Zero_out             ; clock      ; 12.139 ; 12.139 ; Rise       ; clock           ;
; read_data_1_out[*]   ; clock      ; 9.423  ; 9.423  ; Rise       ; clock           ;
;  read_data_1_out[0]  ; clock      ; 8.820  ; 8.820  ; Rise       ; clock           ;
;  read_data_1_out[1]  ; clock      ; 8.721  ; 8.721  ; Rise       ; clock           ;
;  read_data_1_out[2]  ; clock      ; 8.773  ; 8.773  ; Rise       ; clock           ;
;  read_data_1_out[3]  ; clock      ; 9.417  ; 9.417  ; Rise       ; clock           ;
;  read_data_1_out[4]  ; clock      ; 8.301  ; 8.301  ; Rise       ; clock           ;
;  read_data_1_out[5]  ; clock      ; 9.423  ; 9.423  ; Rise       ; clock           ;
;  read_data_1_out[6]  ; clock      ; 8.292  ; 8.292  ; Rise       ; clock           ;
;  read_data_1_out[7]  ; clock      ; 9.320  ; 9.320  ; Rise       ; clock           ;
;  read_data_1_out[8]  ; clock      ; 9.022  ; 9.022  ; Rise       ; clock           ;
;  read_data_1_out[9]  ; clock      ; 8.525  ; 8.525  ; Rise       ; clock           ;
;  read_data_1_out[10] ; clock      ; 8.816  ; 8.816  ; Rise       ; clock           ;
;  read_data_1_out[11] ; clock      ; 8.247  ; 8.247  ; Rise       ; clock           ;
;  read_data_1_out[12] ; clock      ; 8.377  ; 8.377  ; Rise       ; clock           ;
;  read_data_1_out[13] ; clock      ; 8.311  ; 8.311  ; Rise       ; clock           ;
;  read_data_1_out[14] ; clock      ; 8.744  ; 8.744  ; Rise       ; clock           ;
;  read_data_1_out[15] ; clock      ; 8.043  ; 8.043  ; Rise       ; clock           ;
;  read_data_1_out[16] ; clock      ; 8.584  ; 8.584  ; Rise       ; clock           ;
;  read_data_1_out[17] ; clock      ; 8.401  ; 8.401  ; Rise       ; clock           ;
;  read_data_1_out[18] ; clock      ; 8.821  ; 8.821  ; Rise       ; clock           ;
;  read_data_1_out[19] ; clock      ; 7.912  ; 7.912  ; Rise       ; clock           ;
;  read_data_1_out[20] ; clock      ; 8.540  ; 8.540  ; Rise       ; clock           ;
;  read_data_1_out[21] ; clock      ; 8.864  ; 8.864  ; Rise       ; clock           ;
;  read_data_1_out[22] ; clock      ; 8.997  ; 8.997  ; Rise       ; clock           ;
;  read_data_1_out[23] ; clock      ; 8.620  ; 8.620  ; Rise       ; clock           ;
;  read_data_1_out[24] ; clock      ; 8.367  ; 8.367  ; Rise       ; clock           ;
;  read_data_1_out[25] ; clock      ; 8.533  ; 8.533  ; Rise       ; clock           ;
;  read_data_1_out[26] ; clock      ; 8.767  ; 8.767  ; Rise       ; clock           ;
;  read_data_1_out[27] ; clock      ; 8.677  ; 8.677  ; Rise       ; clock           ;
;  read_data_1_out[28] ; clock      ; 8.770  ; 8.770  ; Rise       ; clock           ;
;  read_data_1_out[29] ; clock      ; 9.296  ; 9.296  ; Rise       ; clock           ;
;  read_data_1_out[30] ; clock      ; 8.175  ; 8.175  ; Rise       ; clock           ;
;  read_data_1_out[31] ; clock      ; 8.863  ; 8.863  ; Rise       ; clock           ;
; read_data_2_out[*]   ; clock      ; 9.397  ; 9.397  ; Rise       ; clock           ;
;  read_data_2_out[0]  ; clock      ; 8.716  ; 8.716  ; Rise       ; clock           ;
;  read_data_2_out[1]  ; clock      ; 8.483  ; 8.483  ; Rise       ; clock           ;
;  read_data_2_out[2]  ; clock      ; 8.764  ; 8.764  ; Rise       ; clock           ;
;  read_data_2_out[3]  ; clock      ; 9.038  ; 9.038  ; Rise       ; clock           ;
;  read_data_2_out[4]  ; clock      ; 8.697  ; 8.697  ; Rise       ; clock           ;
;  read_data_2_out[5]  ; clock      ; 8.221  ; 8.221  ; Rise       ; clock           ;
;  read_data_2_out[6]  ; clock      ; 8.924  ; 8.924  ; Rise       ; clock           ;
;  read_data_2_out[7]  ; clock      ; 8.458  ; 8.458  ; Rise       ; clock           ;
;  read_data_2_out[8]  ; clock      ; 8.679  ; 8.679  ; Rise       ; clock           ;
;  read_data_2_out[9]  ; clock      ; 8.832  ; 8.832  ; Rise       ; clock           ;
;  read_data_2_out[10] ; clock      ; 8.320  ; 8.320  ; Rise       ; clock           ;
;  read_data_2_out[11] ; clock      ; 8.376  ; 8.376  ; Rise       ; clock           ;
;  read_data_2_out[12] ; clock      ; 9.037  ; 9.037  ; Rise       ; clock           ;
;  read_data_2_out[13] ; clock      ; 9.228  ; 9.228  ; Rise       ; clock           ;
;  read_data_2_out[14] ; clock      ; 8.677  ; 8.677  ; Rise       ; clock           ;
;  read_data_2_out[15] ; clock      ; 8.183  ; 8.183  ; Rise       ; clock           ;
;  read_data_2_out[16] ; clock      ; 9.191  ; 9.191  ; Rise       ; clock           ;
;  read_data_2_out[17] ; clock      ; 8.824  ; 8.824  ; Rise       ; clock           ;
;  read_data_2_out[18] ; clock      ; 9.039  ; 9.039  ; Rise       ; clock           ;
;  read_data_2_out[19] ; clock      ; 8.444  ; 8.444  ; Rise       ; clock           ;
;  read_data_2_out[20] ; clock      ; 8.584  ; 8.584  ; Rise       ; clock           ;
;  read_data_2_out[21] ; clock      ; 8.734  ; 8.734  ; Rise       ; clock           ;
;  read_data_2_out[22] ; clock      ; 8.520  ; 8.520  ; Rise       ; clock           ;
;  read_data_2_out[23] ; clock      ; 8.862  ; 8.862  ; Rise       ; clock           ;
;  read_data_2_out[24] ; clock      ; 9.110  ; 9.110  ; Rise       ; clock           ;
;  read_data_2_out[25] ; clock      ; 8.367  ; 8.367  ; Rise       ; clock           ;
;  read_data_2_out[26] ; clock      ; 8.479  ; 8.479  ; Rise       ; clock           ;
;  read_data_2_out[27] ; clock      ; 9.172  ; 9.172  ; Rise       ; clock           ;
;  read_data_2_out[28] ; clock      ; 9.397  ; 9.397  ; Rise       ; clock           ;
;  read_data_2_out[29] ; clock      ; 8.563  ; 8.563  ; Rise       ; clock           ;
;  read_data_2_out[30] ; clock      ; 8.270  ; 8.270  ; Rise       ; clock           ;
;  read_data_2_out[31] ; clock      ; 8.156  ; 8.156  ; Rise       ; clock           ;
; write_data_out[*]    ; clock      ; 5.677  ; 5.677  ; Rise       ; clock           ;
;  write_data_out[0]   ; clock      ; 5.070  ; 5.070  ; Rise       ; clock           ;
;  write_data_out[1]   ; clock      ; 5.105  ; 5.105  ; Rise       ; clock           ;
;  write_data_out[2]   ; clock      ; 5.081  ; 5.081  ; Rise       ; clock           ;
;  write_data_out[3]   ; clock      ; 5.163  ; 5.163  ; Rise       ; clock           ;
;  write_data_out[4]   ; clock      ; 4.945  ; 4.945  ; Rise       ; clock           ;
;  write_data_out[5]   ; clock      ; 5.638  ; 5.638  ; Rise       ; clock           ;
;  write_data_out[6]   ; clock      ; 5.269  ; 5.269  ; Rise       ; clock           ;
;  write_data_out[7]   ; clock      ; 4.888  ; 4.888  ; Rise       ; clock           ;
;  write_data_out[8]   ; clock      ; 5.302  ; 5.302  ; Rise       ; clock           ;
;  write_data_out[9]   ; clock      ; 5.036  ; 5.036  ; Rise       ; clock           ;
;  write_data_out[10]  ; clock      ; 5.331  ; 5.331  ; Rise       ; clock           ;
;  write_data_out[11]  ; clock      ; 5.369  ; 5.369  ; Rise       ; clock           ;
;  write_data_out[12]  ; clock      ; 4.782  ; 4.782  ; Rise       ; clock           ;
;  write_data_out[13]  ; clock      ; 5.133  ; 5.133  ; Rise       ; clock           ;
;  write_data_out[14]  ; clock      ; 5.118  ; 5.118  ; Rise       ; clock           ;
;  write_data_out[15]  ; clock      ; 5.677  ; 5.677  ; Rise       ; clock           ;
;  write_data_out[16]  ; clock      ; 5.418  ; 5.418  ; Rise       ; clock           ;
;  write_data_out[17]  ; clock      ; 5.174  ; 5.174  ; Rise       ; clock           ;
;  write_data_out[18]  ; clock      ; 5.463  ; 5.463  ; Rise       ; clock           ;
;  write_data_out[19]  ; clock      ; 5.146  ; 5.146  ; Rise       ; clock           ;
;  write_data_out[20]  ; clock      ; 5.626  ; 5.626  ; Rise       ; clock           ;
;  write_data_out[21]  ; clock      ; 5.041  ; 5.041  ; Rise       ; clock           ;
;  write_data_out[22]  ; clock      ; 5.399  ; 5.399  ; Rise       ; clock           ;
;  write_data_out[23]  ; clock      ; 5.184  ; 5.184  ; Rise       ; clock           ;
;  write_data_out[24]  ; clock      ; 5.338  ; 5.338  ; Rise       ; clock           ;
;  write_data_out[25]  ; clock      ; 4.919  ; 4.919  ; Rise       ; clock           ;
;  write_data_out[26]  ; clock      ; 5.517  ; 5.517  ; Rise       ; clock           ;
;  write_data_out[27]  ; clock      ; 5.144  ; 5.144  ; Rise       ; clock           ;
;  write_data_out[28]  ; clock      ; 5.537  ; 5.537  ; Rise       ; clock           ;
;  write_data_out[29]  ; clock      ; 4.920  ; 4.920  ; Rise       ; clock           ;
;  write_data_out[30]  ; clock      ; 5.151  ; 5.151  ; Rise       ; clock           ;
;  write_data_out[31]  ; clock      ; 5.431  ; 5.431  ; Rise       ; clock           ;
; Branch_out           ; clock      ; 4.282  ; 4.282  ; Fall       ; clock           ;
+----------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ALU_result_out[*]    ; clock      ; 4.048 ; 4.048 ; Rise       ; clock           ;
;  ALU_result_out[0]   ; clock      ; 4.810 ; 4.810 ; Rise       ; clock           ;
;  ALU_result_out[1]   ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  ALU_result_out[2]   ; clock      ; 4.725 ; 4.725 ; Rise       ; clock           ;
;  ALU_result_out[3]   ; clock      ; 4.048 ; 4.048 ; Rise       ; clock           ;
;  ALU_result_out[4]   ; clock      ; 4.426 ; 4.426 ; Rise       ; clock           ;
;  ALU_result_out[5]   ; clock      ; 4.300 ; 4.300 ; Rise       ; clock           ;
;  ALU_result_out[6]   ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  ALU_result_out[7]   ; clock      ; 4.102 ; 4.102 ; Rise       ; clock           ;
;  ALU_result_out[8]   ; clock      ; 4.275 ; 4.275 ; Rise       ; clock           ;
;  ALU_result_out[9]   ; clock      ; 4.454 ; 4.454 ; Rise       ; clock           ;
;  ALU_result_out[10]  ; clock      ; 4.238 ; 4.238 ; Rise       ; clock           ;
;  ALU_result_out[11]  ; clock      ; 4.473 ; 4.473 ; Rise       ; clock           ;
;  ALU_result_out[12]  ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  ALU_result_out[13]  ; clock      ; 4.279 ; 4.279 ; Rise       ; clock           ;
;  ALU_result_out[14]  ; clock      ; 4.162 ; 4.162 ; Rise       ; clock           ;
;  ALU_result_out[15]  ; clock      ; 4.529 ; 4.529 ; Rise       ; clock           ;
;  ALU_result_out[16]  ; clock      ; 4.357 ; 4.357 ; Rise       ; clock           ;
;  ALU_result_out[17]  ; clock      ; 4.600 ; 4.600 ; Rise       ; clock           ;
;  ALU_result_out[18]  ; clock      ; 4.273 ; 4.273 ; Rise       ; clock           ;
;  ALU_result_out[19]  ; clock      ; 4.075 ; 4.075 ; Rise       ; clock           ;
;  ALU_result_out[20]  ; clock      ; 4.444 ; 4.444 ; Rise       ; clock           ;
;  ALU_result_out[21]  ; clock      ; 4.340 ; 4.340 ; Rise       ; clock           ;
;  ALU_result_out[22]  ; clock      ; 4.393 ; 4.393 ; Rise       ; clock           ;
;  ALU_result_out[23]  ; clock      ; 4.159 ; 4.159 ; Rise       ; clock           ;
;  ALU_result_out[24]  ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
;  ALU_result_out[25]  ; clock      ; 4.294 ; 4.294 ; Rise       ; clock           ;
;  ALU_result_out[26]  ; clock      ; 4.261 ; 4.261 ; Rise       ; clock           ;
;  ALU_result_out[27]  ; clock      ; 4.525 ; 4.525 ; Rise       ; clock           ;
;  ALU_result_out[28]  ; clock      ; 4.491 ; 4.491 ; Rise       ; clock           ;
;  ALU_result_out[29]  ; clock      ; 4.430 ; 4.430 ; Rise       ; clock           ;
;  ALU_result_out[30]  ; clock      ; 4.356 ; 4.356 ; Rise       ; clock           ;
;  ALU_result_out[31]  ; clock      ; 4.295 ; 4.295 ; Rise       ; clock           ;
; Branch_out           ; clock      ; 4.218 ; 4.218 ; Rise       ; clock           ;
; Instruction_out[*]   ; clock      ; 5.727 ; 5.727 ; Rise       ; clock           ;
;  Instruction_out[0]  ; clock      ; 6.143 ; 6.143 ; Rise       ; clock           ;
;  Instruction_out[1]  ; clock      ; 6.181 ; 6.181 ; Rise       ; clock           ;
;  Instruction_out[2]  ; clock      ; 5.865 ; 5.865 ; Rise       ; clock           ;
;  Instruction_out[3]  ; clock      ; 6.028 ; 6.028 ; Rise       ; clock           ;
;  Instruction_out[4]  ; clock      ; 6.049 ; 6.049 ; Rise       ; clock           ;
;  Instruction_out[5]  ; clock      ; 5.937 ; 5.937 ; Rise       ; clock           ;
;  Instruction_out[6]  ; clock      ; 6.055 ; 6.055 ; Rise       ; clock           ;
;  Instruction_out[7]  ; clock      ; 5.993 ; 5.993 ; Rise       ; clock           ;
;  Instruction_out[8]  ; clock      ; 7.071 ; 7.071 ; Rise       ; clock           ;
;  Instruction_out[9]  ; clock      ; 6.221 ; 6.221 ; Rise       ; clock           ;
;  Instruction_out[10] ; clock      ; 6.188 ; 6.188 ; Rise       ; clock           ;
;  Instruction_out[11] ; clock      ; 6.479 ; 6.479 ; Rise       ; clock           ;
;  Instruction_out[12] ; clock      ; 5.919 ; 5.919 ; Rise       ; clock           ;
;  Instruction_out[13] ; clock      ; 5.952 ; 5.952 ; Rise       ; clock           ;
;  Instruction_out[14] ; clock      ; 6.064 ; 6.064 ; Rise       ; clock           ;
;  Instruction_out[15] ; clock      ; 6.114 ; 6.114 ; Rise       ; clock           ;
;  Instruction_out[16] ; clock      ; 6.669 ; 6.669 ; Rise       ; clock           ;
;  Instruction_out[17] ; clock      ; 6.596 ; 6.596 ; Rise       ; clock           ;
;  Instruction_out[18] ; clock      ; 6.530 ; 6.530 ; Rise       ; clock           ;
;  Instruction_out[19] ; clock      ; 6.499 ; 6.499 ; Rise       ; clock           ;
;  Instruction_out[20] ; clock      ; 6.444 ; 6.444 ; Rise       ; clock           ;
;  Instruction_out[21] ; clock      ; 5.974 ; 5.974 ; Rise       ; clock           ;
;  Instruction_out[22] ; clock      ; 5.727 ; 5.727 ; Rise       ; clock           ;
;  Instruction_out[23] ; clock      ; 6.300 ; 6.300 ; Rise       ; clock           ;
;  Instruction_out[24] ; clock      ; 6.345 ; 6.345 ; Rise       ; clock           ;
;  Instruction_out[25] ; clock      ; 6.388 ; 6.388 ; Rise       ; clock           ;
;  Instruction_out[26] ; clock      ; 6.160 ; 6.160 ; Rise       ; clock           ;
;  Instruction_out[27] ; clock      ; 6.177 ; 6.177 ; Rise       ; clock           ;
;  Instruction_out[28] ; clock      ; 6.058 ; 6.058 ; Rise       ; clock           ;
;  Instruction_out[29] ; clock      ; 5.848 ; 5.848 ; Rise       ; clock           ;
;  Instruction_out[30] ; clock      ; 6.472 ; 6.472 ; Rise       ; clock           ;
;  Instruction_out[31] ; clock      ; 5.968 ; 5.968 ; Rise       ; clock           ;
; Memwrite_out         ; clock      ; 4.544 ; 4.544 ; Rise       ; clock           ;
; PC[*]                ; clock      ; 3.892 ; 3.892 ; Rise       ; clock           ;
;  PC[2]               ; clock      ; 4.254 ; 4.254 ; Rise       ; clock           ;
;  PC[3]               ; clock      ; 4.207 ; 4.207 ; Rise       ; clock           ;
;  PC[4]               ; clock      ; 3.939 ; 3.939 ; Rise       ; clock           ;
;  PC[5]               ; clock      ; 3.892 ; 3.892 ; Rise       ; clock           ;
;  PC[6]               ; clock      ; 4.149 ; 4.149 ; Rise       ; clock           ;
;  PC[7]               ; clock      ; 4.003 ; 4.003 ; Rise       ; clock           ;
;  PC[8]               ; clock      ; 4.227 ; 4.227 ; Rise       ; clock           ;
;  PC[9]               ; clock      ; 4.008 ; 4.008 ; Rise       ; clock           ;
; Regwrite_out         ; clock      ; 4.201 ; 4.201 ; Rise       ; clock           ;
; Zero_out             ; clock      ; 4.433 ; 4.433 ; Rise       ; clock           ;
; read_data_1_out[*]   ; clock      ; 4.648 ; 4.648 ; Rise       ; clock           ;
;  read_data_1_out[0]  ; clock      ; 5.576 ; 5.576 ; Rise       ; clock           ;
;  read_data_1_out[1]  ; clock      ; 5.036 ; 5.036 ; Rise       ; clock           ;
;  read_data_1_out[2]  ; clock      ; 4.672 ; 4.672 ; Rise       ; clock           ;
;  read_data_1_out[3]  ; clock      ; 5.050 ; 5.050 ; Rise       ; clock           ;
;  read_data_1_out[4]  ; clock      ; 5.026 ; 5.026 ; Rise       ; clock           ;
;  read_data_1_out[5]  ; clock      ; 5.623 ; 5.623 ; Rise       ; clock           ;
;  read_data_1_out[6]  ; clock      ; 5.118 ; 5.118 ; Rise       ; clock           ;
;  read_data_1_out[7]  ; clock      ; 5.582 ; 5.582 ; Rise       ; clock           ;
;  read_data_1_out[8]  ; clock      ; 5.228 ; 5.228 ; Rise       ; clock           ;
;  read_data_1_out[9]  ; clock      ; 4.913 ; 4.913 ; Rise       ; clock           ;
;  read_data_1_out[10] ; clock      ; 5.230 ; 5.230 ; Rise       ; clock           ;
;  read_data_1_out[11] ; clock      ; 5.385 ; 5.385 ; Rise       ; clock           ;
;  read_data_1_out[12] ; clock      ; 4.845 ; 4.845 ; Rise       ; clock           ;
;  read_data_1_out[13] ; clock      ; 4.858 ; 4.858 ; Rise       ; clock           ;
;  read_data_1_out[14] ; clock      ; 4.818 ; 4.818 ; Rise       ; clock           ;
;  read_data_1_out[15] ; clock      ; 4.648 ; 4.648 ; Rise       ; clock           ;
;  read_data_1_out[16] ; clock      ; 4.844 ; 4.844 ; Rise       ; clock           ;
;  read_data_1_out[17] ; clock      ; 5.131 ; 5.131 ; Rise       ; clock           ;
;  read_data_1_out[18] ; clock      ; 5.271 ; 5.271 ; Rise       ; clock           ;
;  read_data_1_out[19] ; clock      ; 4.659 ; 4.659 ; Rise       ; clock           ;
;  read_data_1_out[20] ; clock      ; 5.182 ; 5.182 ; Rise       ; clock           ;
;  read_data_1_out[21] ; clock      ; 5.305 ; 5.305 ; Rise       ; clock           ;
;  read_data_1_out[22] ; clock      ; 4.845 ; 4.845 ; Rise       ; clock           ;
;  read_data_1_out[23] ; clock      ; 5.199 ; 5.199 ; Rise       ; clock           ;
;  read_data_1_out[24] ; clock      ; 5.409 ; 5.409 ; Rise       ; clock           ;
;  read_data_1_out[25] ; clock      ; 4.955 ; 4.955 ; Rise       ; clock           ;
;  read_data_1_out[26] ; clock      ; 5.174 ; 5.174 ; Rise       ; clock           ;
;  read_data_1_out[27] ; clock      ; 5.526 ; 5.526 ; Rise       ; clock           ;
;  read_data_1_out[28] ; clock      ; 5.039 ; 5.039 ; Rise       ; clock           ;
;  read_data_1_out[29] ; clock      ; 5.585 ; 5.585 ; Rise       ; clock           ;
;  read_data_1_out[30] ; clock      ; 5.122 ; 5.122 ; Rise       ; clock           ;
;  read_data_1_out[31] ; clock      ; 5.885 ; 5.885 ; Rise       ; clock           ;
; read_data_2_out[*]   ; clock      ; 4.532 ; 4.532 ; Rise       ; clock           ;
;  read_data_2_out[0]  ; clock      ; 5.434 ; 5.434 ; Rise       ; clock           ;
;  read_data_2_out[1]  ; clock      ; 5.115 ; 5.115 ; Rise       ; clock           ;
;  read_data_2_out[2]  ; clock      ; 5.115 ; 5.115 ; Rise       ; clock           ;
;  read_data_2_out[3]  ; clock      ; 5.544 ; 5.544 ; Rise       ; clock           ;
;  read_data_2_out[4]  ; clock      ; 5.256 ; 5.256 ; Rise       ; clock           ;
;  read_data_2_out[5]  ; clock      ; 5.355 ; 5.355 ; Rise       ; clock           ;
;  read_data_2_out[6]  ; clock      ; 5.292 ; 5.292 ; Rise       ; clock           ;
;  read_data_2_out[7]  ; clock      ; 5.227 ; 5.227 ; Rise       ; clock           ;
;  read_data_2_out[8]  ; clock      ; 5.395 ; 5.395 ; Rise       ; clock           ;
;  read_data_2_out[9]  ; clock      ; 5.464 ; 5.464 ; Rise       ; clock           ;
;  read_data_2_out[10] ; clock      ; 5.049 ; 5.049 ; Rise       ; clock           ;
;  read_data_2_out[11] ; clock      ; 5.223 ; 5.223 ; Rise       ; clock           ;
;  read_data_2_out[12] ; clock      ; 5.208 ; 5.208 ; Rise       ; clock           ;
;  read_data_2_out[13] ; clock      ; 5.511 ; 5.511 ; Rise       ; clock           ;
;  read_data_2_out[14] ; clock      ; 4.926 ; 4.926 ; Rise       ; clock           ;
;  read_data_2_out[15] ; clock      ; 4.532 ; 4.532 ; Rise       ; clock           ;
;  read_data_2_out[16] ; clock      ; 5.010 ; 5.010 ; Rise       ; clock           ;
;  read_data_2_out[17] ; clock      ; 5.277 ; 5.277 ; Rise       ; clock           ;
;  read_data_2_out[18] ; clock      ; 5.221 ; 5.221 ; Rise       ; clock           ;
;  read_data_2_out[19] ; clock      ; 4.876 ; 4.876 ; Rise       ; clock           ;
;  read_data_2_out[20] ; clock      ; 5.099 ; 5.099 ; Rise       ; clock           ;
;  read_data_2_out[21] ; clock      ; 5.315 ; 5.315 ; Rise       ; clock           ;
;  read_data_2_out[22] ; clock      ; 4.719 ; 4.719 ; Rise       ; clock           ;
;  read_data_2_out[23] ; clock      ; 5.173 ; 5.173 ; Rise       ; clock           ;
;  read_data_2_out[24] ; clock      ; 5.384 ; 5.384 ; Rise       ; clock           ;
;  read_data_2_out[25] ; clock      ; 5.048 ; 5.048 ; Rise       ; clock           ;
;  read_data_2_out[26] ; clock      ; 4.917 ; 4.917 ; Rise       ; clock           ;
;  read_data_2_out[27] ; clock      ; 5.688 ; 5.688 ; Rise       ; clock           ;
;  read_data_2_out[28] ; clock      ; 4.940 ; 4.940 ; Rise       ; clock           ;
;  read_data_2_out[29] ; clock      ; 4.728 ; 4.728 ; Rise       ; clock           ;
;  read_data_2_out[30] ; clock      ; 4.908 ; 4.908 ; Rise       ; clock           ;
;  read_data_2_out[31] ; clock      ; 5.469 ; 5.469 ; Rise       ; clock           ;
; write_data_out[*]    ; clock      ; 4.278 ; 4.278 ; Rise       ; clock           ;
;  write_data_out[0]   ; clock      ; 4.748 ; 4.748 ; Rise       ; clock           ;
;  write_data_out[1]   ; clock      ; 4.313 ; 4.313 ; Rise       ; clock           ;
;  write_data_out[2]   ; clock      ; 4.472 ; 4.472 ; Rise       ; clock           ;
;  write_data_out[3]   ; clock      ; 4.569 ; 4.569 ; Rise       ; clock           ;
;  write_data_out[4]   ; clock      ; 4.341 ; 4.341 ; Rise       ; clock           ;
;  write_data_out[5]   ; clock      ; 5.226 ; 5.226 ; Rise       ; clock           ;
;  write_data_out[6]   ; clock      ; 4.653 ; 4.653 ; Rise       ; clock           ;
;  write_data_out[7]   ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
;  write_data_out[8]   ; clock      ; 4.566 ; 4.566 ; Rise       ; clock           ;
;  write_data_out[9]   ; clock      ; 4.742 ; 4.742 ; Rise       ; clock           ;
;  write_data_out[10]  ; clock      ; 4.807 ; 4.807 ; Rise       ; clock           ;
;  write_data_out[11]  ; clock      ; 4.876 ; 4.876 ; Rise       ; clock           ;
;  write_data_out[12]  ; clock      ; 4.342 ; 4.342 ; Rise       ; clock           ;
;  write_data_out[13]  ; clock      ; 4.606 ; 4.606 ; Rise       ; clock           ;
;  write_data_out[14]  ; clock      ; 4.697 ; 4.697 ; Rise       ; clock           ;
;  write_data_out[15]  ; clock      ; 4.804 ; 4.804 ; Rise       ; clock           ;
;  write_data_out[16]  ; clock      ; 4.756 ; 4.756 ; Rise       ; clock           ;
;  write_data_out[17]  ; clock      ; 4.684 ; 4.684 ; Rise       ; clock           ;
;  write_data_out[18]  ; clock      ; 4.779 ; 4.779 ; Rise       ; clock           ;
;  write_data_out[19]  ; clock      ; 4.636 ; 4.636 ; Rise       ; clock           ;
;  write_data_out[20]  ; clock      ; 4.823 ; 4.823 ; Rise       ; clock           ;
;  write_data_out[21]  ; clock      ; 4.460 ; 4.460 ; Rise       ; clock           ;
;  write_data_out[22]  ; clock      ; 4.470 ; 4.470 ; Rise       ; clock           ;
;  write_data_out[23]  ; clock      ; 4.278 ; 4.278 ; Rise       ; clock           ;
;  write_data_out[24]  ; clock      ; 4.790 ; 4.790 ; Rise       ; clock           ;
;  write_data_out[25]  ; clock      ; 4.387 ; 4.387 ; Rise       ; clock           ;
;  write_data_out[26]  ; clock      ; 4.637 ; 4.637 ; Rise       ; clock           ;
;  write_data_out[27]  ; clock      ; 4.516 ; 4.516 ; Rise       ; clock           ;
;  write_data_out[28]  ; clock      ; 4.615 ; 4.615 ; Rise       ; clock           ;
;  write_data_out[29]  ; clock      ; 4.311 ; 4.311 ; Rise       ; clock           ;
;  write_data_out[30]  ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  write_data_out[31]  ; clock      ; 5.183 ; 5.183 ; Rise       ; clock           ;
; Branch_out           ; clock      ; 4.282 ; 4.282 ; Fall       ; clock           ;
+----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                               ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                    ; -57.865    ; -2.257  ; N/A      ; N/A     ; -2.064              ;
;  N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -55.909    ; -2.257  ; N/A      ; N/A     ; 0.250               ;
;  clock                                              ; -57.865    ; -0.809  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                                     ; -14439.172 ; -40.083 ; 0.0      ; 0.0     ; -1973.333           ;
;  N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; -1609.410  ; -22.512 ; N/A      ; N/A     ; 0.000               ;
;  clock                                              ; -12829.762 ; -17.571 ; N/A      ; N/A     ; -1973.333           ;
+-----------------------------------------------------+------------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 7.084 ; 7.084 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.828 ; 0.828 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; ALU_result_out[*]    ; clock      ; 9.244  ; 9.244  ; Rise       ; clock           ;
;  ALU_result_out[0]   ; clock      ; 9.055  ; 9.055  ; Rise       ; clock           ;
;  ALU_result_out[1]   ; clock      ; 7.689  ; 7.689  ; Rise       ; clock           ;
;  ALU_result_out[2]   ; clock      ; 9.244  ; 9.244  ; Rise       ; clock           ;
;  ALU_result_out[3]   ; clock      ; 7.644  ; 7.644  ; Rise       ; clock           ;
;  ALU_result_out[4]   ; clock      ; 8.417  ; 8.417  ; Rise       ; clock           ;
;  ALU_result_out[5]   ; clock      ; 8.466  ; 8.466  ; Rise       ; clock           ;
;  ALU_result_out[6]   ; clock      ; 9.237  ; 9.237  ; Rise       ; clock           ;
;  ALU_result_out[7]   ; clock      ; 7.857  ; 7.857  ; Rise       ; clock           ;
;  ALU_result_out[8]   ; clock      ; 8.054  ; 8.054  ; Rise       ; clock           ;
;  ALU_result_out[9]   ; clock      ; 8.559  ; 8.559  ; Rise       ; clock           ;
;  ALU_result_out[10]  ; clock      ; 8.081  ; 8.081  ; Rise       ; clock           ;
;  ALU_result_out[11]  ; clock      ; 8.878  ; 8.878  ; Rise       ; clock           ;
;  ALU_result_out[12]  ; clock      ; 7.853  ; 7.853  ; Rise       ; clock           ;
;  ALU_result_out[13]  ; clock      ; 8.270  ; 8.270  ; Rise       ; clock           ;
;  ALU_result_out[14]  ; clock      ; 7.944  ; 7.944  ; Rise       ; clock           ;
;  ALU_result_out[15]  ; clock      ; 8.963  ; 8.963  ; Rise       ; clock           ;
;  ALU_result_out[16]  ; clock      ; 8.217  ; 8.217  ; Rise       ; clock           ;
;  ALU_result_out[17]  ; clock      ; 8.907  ; 8.907  ; Rise       ; clock           ;
;  ALU_result_out[18]  ; clock      ; 8.421  ; 8.421  ; Rise       ; clock           ;
;  ALU_result_out[19]  ; clock      ; 7.710  ; 7.710  ; Rise       ; clock           ;
;  ALU_result_out[20]  ; clock      ; 8.819  ; 8.819  ; Rise       ; clock           ;
;  ALU_result_out[21]  ; clock      ; 8.460  ; 8.460  ; Rise       ; clock           ;
;  ALU_result_out[22]  ; clock      ; 8.358  ; 8.358  ; Rise       ; clock           ;
;  ALU_result_out[23]  ; clock      ; 8.029  ; 8.029  ; Rise       ; clock           ;
;  ALU_result_out[24]  ; clock      ; 8.681  ; 8.681  ; Rise       ; clock           ;
;  ALU_result_out[25]  ; clock      ; 8.083  ; 8.083  ; Rise       ; clock           ;
;  ALU_result_out[26]  ; clock      ; 8.022  ; 8.022  ; Rise       ; clock           ;
;  ALU_result_out[27]  ; clock      ; 9.054  ; 9.054  ; Rise       ; clock           ;
;  ALU_result_out[28]  ; clock      ; 8.635  ; 8.635  ; Rise       ; clock           ;
;  ALU_result_out[29]  ; clock      ; 8.400  ; 8.400  ; Rise       ; clock           ;
;  ALU_result_out[30]  ; clock      ; 8.297  ; 8.297  ; Rise       ; clock           ;
;  ALU_result_out[31]  ; clock      ; 8.455  ; 8.455  ; Rise       ; clock           ;
; Branch_out           ; clock      ; 10.512 ; 10.512 ; Rise       ; clock           ;
; Instruction_out[*]   ; clock      ; 13.701 ; 13.701 ; Rise       ; clock           ;
;  Instruction_out[0]  ; clock      ; 11.565 ; 11.565 ; Rise       ; clock           ;
;  Instruction_out[1]  ; clock      ; 11.487 ; 11.487 ; Rise       ; clock           ;
;  Instruction_out[2]  ; clock      ; 10.612 ; 10.612 ; Rise       ; clock           ;
;  Instruction_out[3]  ; clock      ; 11.231 ; 11.231 ; Rise       ; clock           ;
;  Instruction_out[4]  ; clock      ; 11.296 ; 11.296 ; Rise       ; clock           ;
;  Instruction_out[5]  ; clock      ; 10.833 ; 10.833 ; Rise       ; clock           ;
;  Instruction_out[6]  ; clock      ; 11.030 ; 11.030 ; Rise       ; clock           ;
;  Instruction_out[7]  ; clock      ; 11.204 ; 11.204 ; Rise       ; clock           ;
;  Instruction_out[8]  ; clock      ; 13.701 ; 13.701 ; Rise       ; clock           ;
;  Instruction_out[9]  ; clock      ; 11.670 ; 11.670 ; Rise       ; clock           ;
;  Instruction_out[10] ; clock      ; 11.628 ; 11.628 ; Rise       ; clock           ;
;  Instruction_out[11] ; clock      ; 12.192 ; 12.192 ; Rise       ; clock           ;
;  Instruction_out[12] ; clock      ; 10.683 ; 10.683 ; Rise       ; clock           ;
;  Instruction_out[13] ; clock      ; 10.862 ; 10.862 ; Rise       ; clock           ;
;  Instruction_out[14] ; clock      ; 11.149 ; 11.149 ; Rise       ; clock           ;
;  Instruction_out[15] ; clock      ; 11.395 ; 11.395 ; Rise       ; clock           ;
;  Instruction_out[16] ; clock      ; 12.735 ; 12.735 ; Rise       ; clock           ;
;  Instruction_out[17] ; clock      ; 12.513 ; 12.513 ; Rise       ; clock           ;
;  Instruction_out[18] ; clock      ; 12.379 ; 12.379 ; Rise       ; clock           ;
;  Instruction_out[19] ; clock      ; 12.191 ; 12.191 ; Rise       ; clock           ;
;  Instruction_out[20] ; clock      ; 12.128 ; 12.128 ; Rise       ; clock           ;
;  Instruction_out[21] ; clock      ; 10.924 ; 10.924 ; Rise       ; clock           ;
;  Instruction_out[22] ; clock      ; 10.269 ; 10.269 ; Rise       ; clock           ;
;  Instruction_out[23] ; clock      ; 11.784 ; 11.784 ; Rise       ; clock           ;
;  Instruction_out[24] ; clock      ; 11.844 ; 11.844 ; Rise       ; clock           ;
;  Instruction_out[25] ; clock      ; 12.017 ; 12.017 ; Rise       ; clock           ;
;  Instruction_out[26] ; clock      ; 11.403 ; 11.403 ; Rise       ; clock           ;
;  Instruction_out[27] ; clock      ; 11.450 ; 11.450 ; Rise       ; clock           ;
;  Instruction_out[28] ; clock      ; 11.302 ; 11.302 ; Rise       ; clock           ;
;  Instruction_out[29] ; clock      ; 10.576 ; 10.576 ; Rise       ; clock           ;
;  Instruction_out[30] ; clock      ; 12.258 ; 12.258 ; Rise       ; clock           ;
;  Instruction_out[31] ; clock      ; 10.879 ; 10.879 ; Rise       ; clock           ;
; Memwrite_out         ; clock      ; 8.934  ; 8.934  ; Rise       ; clock           ;
; PC[*]                ; clock      ; 8.105  ; 8.105  ; Rise       ; clock           ;
;  PC[2]               ; clock      ; 8.105  ; 8.105  ; Rise       ; clock           ;
;  PC[3]               ; clock      ; 8.041  ; 8.041  ; Rise       ; clock           ;
;  PC[4]               ; clock      ; 7.268  ; 7.268  ; Rise       ; clock           ;
;  PC[5]               ; clock      ; 7.217  ; 7.217  ; Rise       ; clock           ;
;  PC[6]               ; clock      ; 7.976  ; 7.976  ; Rise       ; clock           ;
;  PC[7]               ; clock      ; 7.501  ; 7.501  ; Rise       ; clock           ;
;  PC[8]               ; clock      ; 7.953  ; 7.953  ; Rise       ; clock           ;
;  PC[9]               ; clock      ; 7.510  ; 7.510  ; Rise       ; clock           ;
; Regwrite_out         ; clock      ; 8.197  ; 8.197  ; Rise       ; clock           ;
; Zero_out             ; clock      ; 28.751 ; 28.751 ; Rise       ; clock           ;
; read_data_1_out[*]   ; clock      ; 21.698 ; 21.698 ; Rise       ; clock           ;
;  read_data_1_out[0]  ; clock      ; 19.866 ; 19.866 ; Rise       ; clock           ;
;  read_data_1_out[1]  ; clock      ; 20.002 ; 20.002 ; Rise       ; clock           ;
;  read_data_1_out[2]  ; clock      ; 19.591 ; 19.591 ; Rise       ; clock           ;
;  read_data_1_out[3]  ; clock      ; 21.698 ; 21.698 ; Rise       ; clock           ;
;  read_data_1_out[4]  ; clock      ; 18.726 ; 18.726 ; Rise       ; clock           ;
;  read_data_1_out[5]  ; clock      ; 21.491 ; 21.491 ; Rise       ; clock           ;
;  read_data_1_out[6]  ; clock      ; 18.372 ; 18.372 ; Rise       ; clock           ;
;  read_data_1_out[7]  ; clock      ; 21.447 ; 21.447 ; Rise       ; clock           ;
;  read_data_1_out[8]  ; clock      ; 20.454 ; 20.454 ; Rise       ; clock           ;
;  read_data_1_out[9]  ; clock      ; 19.257 ; 19.257 ; Rise       ; clock           ;
;  read_data_1_out[10] ; clock      ; 20.016 ; 20.016 ; Rise       ; clock           ;
;  read_data_1_out[11] ; clock      ; 18.385 ; 18.385 ; Rise       ; clock           ;
;  read_data_1_out[12] ; clock      ; 18.898 ; 18.898 ; Rise       ; clock           ;
;  read_data_1_out[13] ; clock      ; 18.471 ; 18.471 ; Rise       ; clock           ;
;  read_data_1_out[14] ; clock      ; 19.849 ; 19.849 ; Rise       ; clock           ;
;  read_data_1_out[15] ; clock      ; 18.129 ; 18.129 ; Rise       ; clock           ;
;  read_data_1_out[16] ; clock      ; 19.238 ; 19.238 ; Rise       ; clock           ;
;  read_data_1_out[17] ; clock      ; 18.543 ; 18.543 ; Rise       ; clock           ;
;  read_data_1_out[18] ; clock      ; 19.419 ; 19.419 ; Rise       ; clock           ;
;  read_data_1_out[19] ; clock      ; 17.495 ; 17.495 ; Rise       ; clock           ;
;  read_data_1_out[20] ; clock      ; 19.348 ; 19.348 ; Rise       ; clock           ;
;  read_data_1_out[21] ; clock      ; 20.231 ; 20.231 ; Rise       ; clock           ;
;  read_data_1_out[22] ; clock      ; 20.251 ; 20.251 ; Rise       ; clock           ;
;  read_data_1_out[23] ; clock      ; 19.686 ; 19.686 ; Rise       ; clock           ;
;  read_data_1_out[24] ; clock      ; 19.179 ; 19.179 ; Rise       ; clock           ;
;  read_data_1_out[25] ; clock      ; 19.349 ; 19.349 ; Rise       ; clock           ;
;  read_data_1_out[26] ; clock      ; 20.053 ; 20.053 ; Rise       ; clock           ;
;  read_data_1_out[27] ; clock      ; 19.610 ; 19.610 ; Rise       ; clock           ;
;  read_data_1_out[28] ; clock      ; 19.927 ; 19.927 ; Rise       ; clock           ;
;  read_data_1_out[29] ; clock      ; 21.225 ; 21.225 ; Rise       ; clock           ;
;  read_data_1_out[30] ; clock      ; 18.559 ; 18.559 ; Rise       ; clock           ;
;  read_data_1_out[31] ; clock      ; 20.364 ; 20.364 ; Rise       ; clock           ;
; read_data_2_out[*]   ; clock      ; 21.102 ; 21.102 ; Rise       ; clock           ;
;  read_data_2_out[0]  ; clock      ; 19.753 ; 19.753 ; Rise       ; clock           ;
;  read_data_2_out[1]  ; clock      ; 19.159 ; 19.159 ; Rise       ; clock           ;
;  read_data_2_out[2]  ; clock      ; 19.904 ; 19.904 ; Rise       ; clock           ;
;  read_data_2_out[3]  ; clock      ; 20.733 ; 20.733 ; Rise       ; clock           ;
;  read_data_2_out[4]  ; clock      ; 19.735 ; 19.735 ; Rise       ; clock           ;
;  read_data_2_out[5]  ; clock      ; 18.686 ; 18.686 ; Rise       ; clock           ;
;  read_data_2_out[6]  ; clock      ; 20.068 ; 20.068 ; Rise       ; clock           ;
;  read_data_2_out[7]  ; clock      ; 19.376 ; 19.376 ; Rise       ; clock           ;
;  read_data_2_out[8]  ; clock      ; 19.295 ; 19.295 ; Rise       ; clock           ;
;  read_data_2_out[9]  ; clock      ; 19.554 ; 19.554 ; Rise       ; clock           ;
;  read_data_2_out[10] ; clock      ; 18.955 ; 18.955 ; Rise       ; clock           ;
;  read_data_2_out[11] ; clock      ; 19.236 ; 19.236 ; Rise       ; clock           ;
;  read_data_2_out[12] ; clock      ; 20.303 ; 20.303 ; Rise       ; clock           ;
;  read_data_2_out[13] ; clock      ; 20.831 ; 20.831 ; Rise       ; clock           ;
;  read_data_2_out[14] ; clock      ; 19.478 ; 19.478 ; Rise       ; clock           ;
;  read_data_2_out[15] ; clock      ; 18.509 ; 18.509 ; Rise       ; clock           ;
;  read_data_2_out[16] ; clock      ; 20.802 ; 20.802 ; Rise       ; clock           ;
;  read_data_2_out[17] ; clock      ; 19.623 ; 19.623 ; Rise       ; clock           ;
;  read_data_2_out[18] ; clock      ; 20.873 ; 20.873 ; Rise       ; clock           ;
;  read_data_2_out[19] ; clock      ; 18.901 ; 18.901 ; Rise       ; clock           ;
;  read_data_2_out[20] ; clock      ; 19.759 ; 19.759 ; Rise       ; clock           ;
;  read_data_2_out[21] ; clock      ; 19.182 ; 19.182 ; Rise       ; clock           ;
;  read_data_2_out[22] ; clock      ; 19.301 ; 19.301 ; Rise       ; clock           ;
;  read_data_2_out[23] ; clock      ; 19.960 ; 19.960 ; Rise       ; clock           ;
;  read_data_2_out[24] ; clock      ; 20.781 ; 20.781 ; Rise       ; clock           ;
;  read_data_2_out[25] ; clock      ; 18.895 ; 18.895 ; Rise       ; clock           ;
;  read_data_2_out[26] ; clock      ; 19.052 ; 19.052 ; Rise       ; clock           ;
;  read_data_2_out[27] ; clock      ; 21.102 ; 21.102 ; Rise       ; clock           ;
;  read_data_2_out[28] ; clock      ; 21.025 ; 21.025 ; Rise       ; clock           ;
;  read_data_2_out[29] ; clock      ; 19.073 ; 19.073 ; Rise       ; clock           ;
;  read_data_2_out[30] ; clock      ; 18.695 ; 18.695 ; Rise       ; clock           ;
;  read_data_2_out[31] ; clock      ; 18.437 ; 18.437 ; Rise       ; clock           ;
; write_data_out[*]    ; clock      ; 11.976 ; 11.976 ; Rise       ; clock           ;
;  write_data_out[0]   ; clock      ; 10.059 ; 10.059 ; Rise       ; clock           ;
;  write_data_out[1]   ; clock      ; 10.496 ; 10.496 ; Rise       ; clock           ;
;  write_data_out[2]   ; clock      ; 10.354 ; 10.354 ; Rise       ; clock           ;
;  write_data_out[3]   ; clock      ; 10.676 ; 10.676 ; Rise       ; clock           ;
;  write_data_out[4]   ; clock      ; 10.089 ; 10.089 ; Rise       ; clock           ;
;  write_data_out[5]   ; clock      ; 11.293 ; 11.293 ; Rise       ; clock           ;
;  write_data_out[6]   ; clock      ; 10.740 ; 10.740 ; Rise       ; clock           ;
;  write_data_out[7]   ; clock      ; 10.031 ; 10.031 ; Rise       ; clock           ;
;  write_data_out[8]   ; clock      ; 10.841 ; 10.841 ; Rise       ; clock           ;
;  write_data_out[9]   ; clock      ; 10.116 ; 10.116 ; Rise       ; clock           ;
;  write_data_out[10]  ; clock      ; 11.029 ; 11.029 ; Rise       ; clock           ;
;  write_data_out[11]  ; clock      ; 10.969 ; 10.969 ; Rise       ; clock           ;
;  write_data_out[12]  ; clock      ; 9.560  ; 9.560  ; Rise       ; clock           ;
;  write_data_out[13]  ; clock      ; 10.606 ; 10.606 ; Rise       ; clock           ;
;  write_data_out[14]  ; clock      ; 10.183 ; 10.183 ; Rise       ; clock           ;
;  write_data_out[15]  ; clock      ; 11.976 ; 11.976 ; Rise       ; clock           ;
;  write_data_out[16]  ; clock      ; 10.986 ; 10.986 ; Rise       ; clock           ;
;  write_data_out[17]  ; clock      ; 10.602 ; 10.602 ; Rise       ; clock           ;
;  write_data_out[18]  ; clock      ; 11.043 ; 11.043 ; Rise       ; clock           ;
;  write_data_out[19]  ; clock      ; 10.394 ; 10.394 ; Rise       ; clock           ;
;  write_data_out[20]  ; clock      ; 11.615 ; 11.615 ; Rise       ; clock           ;
;  write_data_out[21]  ; clock      ; 10.109 ; 10.109 ; Rise       ; clock           ;
;  write_data_out[22]  ; clock      ; 11.275 ; 11.275 ; Rise       ; clock           ;
;  write_data_out[23]  ; clock      ; 10.666 ; 10.666 ; Rise       ; clock           ;
;  write_data_out[24]  ; clock      ; 10.862 ; 10.862 ; Rise       ; clock           ;
;  write_data_out[25]  ; clock      ; 9.911  ; 9.911  ; Rise       ; clock           ;
;  write_data_out[26]  ; clock      ; 11.371 ; 11.371 ; Rise       ; clock           ;
;  write_data_out[27]  ; clock      ; 10.387 ; 10.387 ; Rise       ; clock           ;
;  write_data_out[28]  ; clock      ; 11.570 ; 11.570 ; Rise       ; clock           ;
;  write_data_out[29]  ; clock      ; 9.858  ; 9.858  ; Rise       ; clock           ;
;  write_data_out[30]  ; clock      ; 10.404 ; 10.404 ; Rise       ; clock           ;
;  write_data_out[31]  ; clock      ; 10.963 ; 10.963 ; Rise       ; clock           ;
; Branch_out           ; clock      ; 8.666  ; 8.666  ; Fall       ; clock           ;
+----------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ALU_result_out[*]    ; clock      ; 4.048 ; 4.048 ; Rise       ; clock           ;
;  ALU_result_out[0]   ; clock      ; 4.810 ; 4.810 ; Rise       ; clock           ;
;  ALU_result_out[1]   ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  ALU_result_out[2]   ; clock      ; 4.725 ; 4.725 ; Rise       ; clock           ;
;  ALU_result_out[3]   ; clock      ; 4.048 ; 4.048 ; Rise       ; clock           ;
;  ALU_result_out[4]   ; clock      ; 4.426 ; 4.426 ; Rise       ; clock           ;
;  ALU_result_out[5]   ; clock      ; 4.300 ; 4.300 ; Rise       ; clock           ;
;  ALU_result_out[6]   ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  ALU_result_out[7]   ; clock      ; 4.102 ; 4.102 ; Rise       ; clock           ;
;  ALU_result_out[8]   ; clock      ; 4.275 ; 4.275 ; Rise       ; clock           ;
;  ALU_result_out[9]   ; clock      ; 4.454 ; 4.454 ; Rise       ; clock           ;
;  ALU_result_out[10]  ; clock      ; 4.238 ; 4.238 ; Rise       ; clock           ;
;  ALU_result_out[11]  ; clock      ; 4.473 ; 4.473 ; Rise       ; clock           ;
;  ALU_result_out[12]  ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  ALU_result_out[13]  ; clock      ; 4.279 ; 4.279 ; Rise       ; clock           ;
;  ALU_result_out[14]  ; clock      ; 4.162 ; 4.162 ; Rise       ; clock           ;
;  ALU_result_out[15]  ; clock      ; 4.529 ; 4.529 ; Rise       ; clock           ;
;  ALU_result_out[16]  ; clock      ; 4.357 ; 4.357 ; Rise       ; clock           ;
;  ALU_result_out[17]  ; clock      ; 4.600 ; 4.600 ; Rise       ; clock           ;
;  ALU_result_out[18]  ; clock      ; 4.273 ; 4.273 ; Rise       ; clock           ;
;  ALU_result_out[19]  ; clock      ; 4.075 ; 4.075 ; Rise       ; clock           ;
;  ALU_result_out[20]  ; clock      ; 4.444 ; 4.444 ; Rise       ; clock           ;
;  ALU_result_out[21]  ; clock      ; 4.340 ; 4.340 ; Rise       ; clock           ;
;  ALU_result_out[22]  ; clock      ; 4.393 ; 4.393 ; Rise       ; clock           ;
;  ALU_result_out[23]  ; clock      ; 4.159 ; 4.159 ; Rise       ; clock           ;
;  ALU_result_out[24]  ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
;  ALU_result_out[25]  ; clock      ; 4.294 ; 4.294 ; Rise       ; clock           ;
;  ALU_result_out[26]  ; clock      ; 4.261 ; 4.261 ; Rise       ; clock           ;
;  ALU_result_out[27]  ; clock      ; 4.525 ; 4.525 ; Rise       ; clock           ;
;  ALU_result_out[28]  ; clock      ; 4.491 ; 4.491 ; Rise       ; clock           ;
;  ALU_result_out[29]  ; clock      ; 4.430 ; 4.430 ; Rise       ; clock           ;
;  ALU_result_out[30]  ; clock      ; 4.356 ; 4.356 ; Rise       ; clock           ;
;  ALU_result_out[31]  ; clock      ; 4.295 ; 4.295 ; Rise       ; clock           ;
; Branch_out           ; clock      ; 4.218 ; 4.218 ; Rise       ; clock           ;
; Instruction_out[*]   ; clock      ; 5.727 ; 5.727 ; Rise       ; clock           ;
;  Instruction_out[0]  ; clock      ; 6.143 ; 6.143 ; Rise       ; clock           ;
;  Instruction_out[1]  ; clock      ; 6.181 ; 6.181 ; Rise       ; clock           ;
;  Instruction_out[2]  ; clock      ; 5.865 ; 5.865 ; Rise       ; clock           ;
;  Instruction_out[3]  ; clock      ; 6.028 ; 6.028 ; Rise       ; clock           ;
;  Instruction_out[4]  ; clock      ; 6.049 ; 6.049 ; Rise       ; clock           ;
;  Instruction_out[5]  ; clock      ; 5.937 ; 5.937 ; Rise       ; clock           ;
;  Instruction_out[6]  ; clock      ; 6.055 ; 6.055 ; Rise       ; clock           ;
;  Instruction_out[7]  ; clock      ; 5.993 ; 5.993 ; Rise       ; clock           ;
;  Instruction_out[8]  ; clock      ; 7.071 ; 7.071 ; Rise       ; clock           ;
;  Instruction_out[9]  ; clock      ; 6.221 ; 6.221 ; Rise       ; clock           ;
;  Instruction_out[10] ; clock      ; 6.188 ; 6.188 ; Rise       ; clock           ;
;  Instruction_out[11] ; clock      ; 6.479 ; 6.479 ; Rise       ; clock           ;
;  Instruction_out[12] ; clock      ; 5.919 ; 5.919 ; Rise       ; clock           ;
;  Instruction_out[13] ; clock      ; 5.952 ; 5.952 ; Rise       ; clock           ;
;  Instruction_out[14] ; clock      ; 6.064 ; 6.064 ; Rise       ; clock           ;
;  Instruction_out[15] ; clock      ; 6.114 ; 6.114 ; Rise       ; clock           ;
;  Instruction_out[16] ; clock      ; 6.669 ; 6.669 ; Rise       ; clock           ;
;  Instruction_out[17] ; clock      ; 6.596 ; 6.596 ; Rise       ; clock           ;
;  Instruction_out[18] ; clock      ; 6.530 ; 6.530 ; Rise       ; clock           ;
;  Instruction_out[19] ; clock      ; 6.499 ; 6.499 ; Rise       ; clock           ;
;  Instruction_out[20] ; clock      ; 6.444 ; 6.444 ; Rise       ; clock           ;
;  Instruction_out[21] ; clock      ; 5.974 ; 5.974 ; Rise       ; clock           ;
;  Instruction_out[22] ; clock      ; 5.727 ; 5.727 ; Rise       ; clock           ;
;  Instruction_out[23] ; clock      ; 6.300 ; 6.300 ; Rise       ; clock           ;
;  Instruction_out[24] ; clock      ; 6.345 ; 6.345 ; Rise       ; clock           ;
;  Instruction_out[25] ; clock      ; 6.388 ; 6.388 ; Rise       ; clock           ;
;  Instruction_out[26] ; clock      ; 6.160 ; 6.160 ; Rise       ; clock           ;
;  Instruction_out[27] ; clock      ; 6.177 ; 6.177 ; Rise       ; clock           ;
;  Instruction_out[28] ; clock      ; 6.058 ; 6.058 ; Rise       ; clock           ;
;  Instruction_out[29] ; clock      ; 5.848 ; 5.848 ; Rise       ; clock           ;
;  Instruction_out[30] ; clock      ; 6.472 ; 6.472 ; Rise       ; clock           ;
;  Instruction_out[31] ; clock      ; 5.968 ; 5.968 ; Rise       ; clock           ;
; Memwrite_out         ; clock      ; 4.544 ; 4.544 ; Rise       ; clock           ;
; PC[*]                ; clock      ; 3.892 ; 3.892 ; Rise       ; clock           ;
;  PC[2]               ; clock      ; 4.254 ; 4.254 ; Rise       ; clock           ;
;  PC[3]               ; clock      ; 4.207 ; 4.207 ; Rise       ; clock           ;
;  PC[4]               ; clock      ; 3.939 ; 3.939 ; Rise       ; clock           ;
;  PC[5]               ; clock      ; 3.892 ; 3.892 ; Rise       ; clock           ;
;  PC[6]               ; clock      ; 4.149 ; 4.149 ; Rise       ; clock           ;
;  PC[7]               ; clock      ; 4.003 ; 4.003 ; Rise       ; clock           ;
;  PC[8]               ; clock      ; 4.227 ; 4.227 ; Rise       ; clock           ;
;  PC[9]               ; clock      ; 4.008 ; 4.008 ; Rise       ; clock           ;
; Regwrite_out         ; clock      ; 4.201 ; 4.201 ; Rise       ; clock           ;
; Zero_out             ; clock      ; 4.433 ; 4.433 ; Rise       ; clock           ;
; read_data_1_out[*]   ; clock      ; 4.648 ; 4.648 ; Rise       ; clock           ;
;  read_data_1_out[0]  ; clock      ; 5.576 ; 5.576 ; Rise       ; clock           ;
;  read_data_1_out[1]  ; clock      ; 5.036 ; 5.036 ; Rise       ; clock           ;
;  read_data_1_out[2]  ; clock      ; 4.672 ; 4.672 ; Rise       ; clock           ;
;  read_data_1_out[3]  ; clock      ; 5.050 ; 5.050 ; Rise       ; clock           ;
;  read_data_1_out[4]  ; clock      ; 5.026 ; 5.026 ; Rise       ; clock           ;
;  read_data_1_out[5]  ; clock      ; 5.623 ; 5.623 ; Rise       ; clock           ;
;  read_data_1_out[6]  ; clock      ; 5.118 ; 5.118 ; Rise       ; clock           ;
;  read_data_1_out[7]  ; clock      ; 5.582 ; 5.582 ; Rise       ; clock           ;
;  read_data_1_out[8]  ; clock      ; 5.228 ; 5.228 ; Rise       ; clock           ;
;  read_data_1_out[9]  ; clock      ; 4.913 ; 4.913 ; Rise       ; clock           ;
;  read_data_1_out[10] ; clock      ; 5.230 ; 5.230 ; Rise       ; clock           ;
;  read_data_1_out[11] ; clock      ; 5.385 ; 5.385 ; Rise       ; clock           ;
;  read_data_1_out[12] ; clock      ; 4.845 ; 4.845 ; Rise       ; clock           ;
;  read_data_1_out[13] ; clock      ; 4.858 ; 4.858 ; Rise       ; clock           ;
;  read_data_1_out[14] ; clock      ; 4.818 ; 4.818 ; Rise       ; clock           ;
;  read_data_1_out[15] ; clock      ; 4.648 ; 4.648 ; Rise       ; clock           ;
;  read_data_1_out[16] ; clock      ; 4.844 ; 4.844 ; Rise       ; clock           ;
;  read_data_1_out[17] ; clock      ; 5.131 ; 5.131 ; Rise       ; clock           ;
;  read_data_1_out[18] ; clock      ; 5.271 ; 5.271 ; Rise       ; clock           ;
;  read_data_1_out[19] ; clock      ; 4.659 ; 4.659 ; Rise       ; clock           ;
;  read_data_1_out[20] ; clock      ; 5.182 ; 5.182 ; Rise       ; clock           ;
;  read_data_1_out[21] ; clock      ; 5.305 ; 5.305 ; Rise       ; clock           ;
;  read_data_1_out[22] ; clock      ; 4.845 ; 4.845 ; Rise       ; clock           ;
;  read_data_1_out[23] ; clock      ; 5.199 ; 5.199 ; Rise       ; clock           ;
;  read_data_1_out[24] ; clock      ; 5.409 ; 5.409 ; Rise       ; clock           ;
;  read_data_1_out[25] ; clock      ; 4.955 ; 4.955 ; Rise       ; clock           ;
;  read_data_1_out[26] ; clock      ; 5.174 ; 5.174 ; Rise       ; clock           ;
;  read_data_1_out[27] ; clock      ; 5.526 ; 5.526 ; Rise       ; clock           ;
;  read_data_1_out[28] ; clock      ; 5.039 ; 5.039 ; Rise       ; clock           ;
;  read_data_1_out[29] ; clock      ; 5.585 ; 5.585 ; Rise       ; clock           ;
;  read_data_1_out[30] ; clock      ; 5.122 ; 5.122 ; Rise       ; clock           ;
;  read_data_1_out[31] ; clock      ; 5.885 ; 5.885 ; Rise       ; clock           ;
; read_data_2_out[*]   ; clock      ; 4.532 ; 4.532 ; Rise       ; clock           ;
;  read_data_2_out[0]  ; clock      ; 5.434 ; 5.434 ; Rise       ; clock           ;
;  read_data_2_out[1]  ; clock      ; 5.115 ; 5.115 ; Rise       ; clock           ;
;  read_data_2_out[2]  ; clock      ; 5.115 ; 5.115 ; Rise       ; clock           ;
;  read_data_2_out[3]  ; clock      ; 5.544 ; 5.544 ; Rise       ; clock           ;
;  read_data_2_out[4]  ; clock      ; 5.256 ; 5.256 ; Rise       ; clock           ;
;  read_data_2_out[5]  ; clock      ; 5.355 ; 5.355 ; Rise       ; clock           ;
;  read_data_2_out[6]  ; clock      ; 5.292 ; 5.292 ; Rise       ; clock           ;
;  read_data_2_out[7]  ; clock      ; 5.227 ; 5.227 ; Rise       ; clock           ;
;  read_data_2_out[8]  ; clock      ; 5.395 ; 5.395 ; Rise       ; clock           ;
;  read_data_2_out[9]  ; clock      ; 5.464 ; 5.464 ; Rise       ; clock           ;
;  read_data_2_out[10] ; clock      ; 5.049 ; 5.049 ; Rise       ; clock           ;
;  read_data_2_out[11] ; clock      ; 5.223 ; 5.223 ; Rise       ; clock           ;
;  read_data_2_out[12] ; clock      ; 5.208 ; 5.208 ; Rise       ; clock           ;
;  read_data_2_out[13] ; clock      ; 5.511 ; 5.511 ; Rise       ; clock           ;
;  read_data_2_out[14] ; clock      ; 4.926 ; 4.926 ; Rise       ; clock           ;
;  read_data_2_out[15] ; clock      ; 4.532 ; 4.532 ; Rise       ; clock           ;
;  read_data_2_out[16] ; clock      ; 5.010 ; 5.010 ; Rise       ; clock           ;
;  read_data_2_out[17] ; clock      ; 5.277 ; 5.277 ; Rise       ; clock           ;
;  read_data_2_out[18] ; clock      ; 5.221 ; 5.221 ; Rise       ; clock           ;
;  read_data_2_out[19] ; clock      ; 4.876 ; 4.876 ; Rise       ; clock           ;
;  read_data_2_out[20] ; clock      ; 5.099 ; 5.099 ; Rise       ; clock           ;
;  read_data_2_out[21] ; clock      ; 5.315 ; 5.315 ; Rise       ; clock           ;
;  read_data_2_out[22] ; clock      ; 4.719 ; 4.719 ; Rise       ; clock           ;
;  read_data_2_out[23] ; clock      ; 5.173 ; 5.173 ; Rise       ; clock           ;
;  read_data_2_out[24] ; clock      ; 5.384 ; 5.384 ; Rise       ; clock           ;
;  read_data_2_out[25] ; clock      ; 5.048 ; 5.048 ; Rise       ; clock           ;
;  read_data_2_out[26] ; clock      ; 4.917 ; 4.917 ; Rise       ; clock           ;
;  read_data_2_out[27] ; clock      ; 5.688 ; 5.688 ; Rise       ; clock           ;
;  read_data_2_out[28] ; clock      ; 4.940 ; 4.940 ; Rise       ; clock           ;
;  read_data_2_out[29] ; clock      ; 4.728 ; 4.728 ; Rise       ; clock           ;
;  read_data_2_out[30] ; clock      ; 4.908 ; 4.908 ; Rise       ; clock           ;
;  read_data_2_out[31] ; clock      ; 5.469 ; 5.469 ; Rise       ; clock           ;
; write_data_out[*]    ; clock      ; 4.278 ; 4.278 ; Rise       ; clock           ;
;  write_data_out[0]   ; clock      ; 4.748 ; 4.748 ; Rise       ; clock           ;
;  write_data_out[1]   ; clock      ; 4.313 ; 4.313 ; Rise       ; clock           ;
;  write_data_out[2]   ; clock      ; 4.472 ; 4.472 ; Rise       ; clock           ;
;  write_data_out[3]   ; clock      ; 4.569 ; 4.569 ; Rise       ; clock           ;
;  write_data_out[4]   ; clock      ; 4.341 ; 4.341 ; Rise       ; clock           ;
;  write_data_out[5]   ; clock      ; 5.226 ; 5.226 ; Rise       ; clock           ;
;  write_data_out[6]   ; clock      ; 4.653 ; 4.653 ; Rise       ; clock           ;
;  write_data_out[7]   ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
;  write_data_out[8]   ; clock      ; 4.566 ; 4.566 ; Rise       ; clock           ;
;  write_data_out[9]   ; clock      ; 4.742 ; 4.742 ; Rise       ; clock           ;
;  write_data_out[10]  ; clock      ; 4.807 ; 4.807 ; Rise       ; clock           ;
;  write_data_out[11]  ; clock      ; 4.876 ; 4.876 ; Rise       ; clock           ;
;  write_data_out[12]  ; clock      ; 4.342 ; 4.342 ; Rise       ; clock           ;
;  write_data_out[13]  ; clock      ; 4.606 ; 4.606 ; Rise       ; clock           ;
;  write_data_out[14]  ; clock      ; 4.697 ; 4.697 ; Rise       ; clock           ;
;  write_data_out[15]  ; clock      ; 4.804 ; 4.804 ; Rise       ; clock           ;
;  write_data_out[16]  ; clock      ; 4.756 ; 4.756 ; Rise       ; clock           ;
;  write_data_out[17]  ; clock      ; 4.684 ; 4.684 ; Rise       ; clock           ;
;  write_data_out[18]  ; clock      ; 4.779 ; 4.779 ; Rise       ; clock           ;
;  write_data_out[19]  ; clock      ; 4.636 ; 4.636 ; Rise       ; clock           ;
;  write_data_out[20]  ; clock      ; 4.823 ; 4.823 ; Rise       ; clock           ;
;  write_data_out[21]  ; clock      ; 4.460 ; 4.460 ; Rise       ; clock           ;
;  write_data_out[22]  ; clock      ; 4.470 ; 4.470 ; Rise       ; clock           ;
;  write_data_out[23]  ; clock      ; 4.278 ; 4.278 ; Rise       ; clock           ;
;  write_data_out[24]  ; clock      ; 4.790 ; 4.790 ; Rise       ; clock           ;
;  write_data_out[25]  ; clock      ; 4.387 ; 4.387 ; Rise       ; clock           ;
;  write_data_out[26]  ; clock      ; 4.637 ; 4.637 ; Rise       ; clock           ;
;  write_data_out[27]  ; clock      ; 4.516 ; 4.516 ; Rise       ; clock           ;
;  write_data_out[28]  ; clock      ; 4.615 ; 4.615 ; Rise       ; clock           ;
;  write_data_out[29]  ; clock      ; 4.311 ; 4.311 ; Rise       ; clock           ;
;  write_data_out[30]  ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  write_data_out[31]  ; clock      ; 5.183 ; 5.183 ; Rise       ; clock           ;
; Branch_out           ; clock      ; 4.282 ; 4.282 ; Fall       ; clock           ;
+----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
; clock                                              ; clock                                              ; > 2147483647 ; 378      ; 1110         ; 35       ;
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock                                              ; 5540791      ; 5540791  ; 0            ; 0        ;
; clock                                              ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; > 2147483647 ; 0        ; > 2147483647 ; 0        ;
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 11055610     ; 11055610 ; 11055610     ; 11055610 ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
; clock                                              ; clock                                              ; > 2147483647 ; 378      ; 1110         ; 35       ;
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; clock                                              ; 5540791      ; 5540791  ; 0            ; 0        ;
; clock                                              ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; > 2147483647 ; 0        ; > 2147483647 ; 0        ;
; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q ; 11055610     ; 11055610 ; 11055610     ; 11055610 ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1265  ; 1265 ;
; Unconstrained Output Ports      ; 172   ; 172  ;
; Unconstrained Output Port Paths ; 4765  ; 4765 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue May 29 22:34:32 2018
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: EXE|ALU_ctl[2]~1  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -57.865
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -57.865    -12829.762 clock 
    Info (332119):   -55.909     -1609.410 N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q 
Info (332146): Worst-case hold slack is -2.257
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.257       -20.902 N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q 
    Info (332119):    -0.117        -0.439 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1973.333 clock 
    Info (332119):     0.250         0.000 N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: EXE|ALU_ctl[2]~1  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -20.799     -4287.372 clock 
    Info (332119):   -20.450      -586.046 N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q 
Info (332146): Worst-case hold slack is -1.396
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.396       -22.512 N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q 
    Info (332119):    -0.809       -17.571 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1663.916 clock 
    Info (332119):     0.395         0.000 N_dff:ALUop_control_B|dff_1bit:\N_dffs:0:stage_i|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 408 megabytes
    Info: Processing ended: Tue May 29 22:34:36 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


