<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/repwhile.v.html" target="file-frame">third_party/tools/yosys/tests/simple/repwhile.v</a>
defines: 
time_elapsed: 1.008s
ram usage: 35516 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp8r5wjuh/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/repwhile.v.html" target="file-frame">third_party/tools/yosys/tests/simple/repwhile.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/repwhile.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/repwhile.v:1</a>: No timescale set for &#34;repwhile_test001&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/repwhile.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/repwhile.v:1</a>: Compile module &#34;work@repwhile_test001&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/repwhile.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/repwhile.v:1</a>: Implicit port type (wire) for &#34;y&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/repwhile.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/repwhile.v:1</a>: Top level module &#34;work@repwhile_test001&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpp8r5wjuh/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_repwhile_test001
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpp8r5wjuh/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpp8r5wjuh/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@repwhile_test001)
 |vpiName:work@repwhile_test001
 |uhdmallPackages:
 \_package: builtin, parent:work@repwhile_test001
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@repwhile_test001, file:<a href="../../../../third_party/tools/yosys/tests/simple/repwhile.v.html" target="file-frame">third_party/tools/yosys/tests/simple/repwhile.v</a>, line:1, parent:work@repwhile_test001
   |vpiDefName:work@repwhile_test001
   |vpiFullName:work@repwhile_test001
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:27
       |vpiFullName:work@repwhile_test001
       |vpiStmt:
       \_for_stmt: , line:28
         |vpiFullName:work@repwhile_test001
         |vpiCondition:
         \_operation: , line:28
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:28
             |vpiName:i
             |vpiFullName:work@repwhile_test001.i
           |vpiOperand:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:64
             |vpiSize:32
             |INT:64
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_unsupported_expr: , line:1
             |STRING:module repwhile_test001(input [5:0] a, output [7:0] y, output [31:0] x);

           |vpiLhs:
           \_logic_var: (@@BAD_SYMBOL@@), line:28
             |vpiName:@@BAD_SYMBOL@@
             |vpiFullName:work@repwhile_test001.@@BAD_SYMBOL@@
         |vpiForIncStmt:
         \_operation: , line:28
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (i), line:28
             |vpiName:i
         |vpiStmt:
         \_begin: , line:28
           |vpiFullName:work@repwhile_test001
           |vpiStmt:
           \_assignment: , line:29
             |vpiLhs:
             \_bit_select: (y_table), line:29
               |vpiName:y_table
               |vpiFullName:work@repwhile_test001.y_table
               |vpiIndex:
               \_ref_obj: (i), line:29
                 |vpiName:i
             |vpiRhs:
             \_func_call: (mylog2), line:29
               |vpiName:mylog2
               |vpiFunction:
               \_function: (mylog2), line:3
                 |vpiName:mylog2
                 |vpiFullName:work@repwhile_test001.mylog2
                 |vpiReturn:
                 \_logic_var: , line:3
                   |vpiRange:
                   \_range: , line:3
                     |vpiLeftRange:
                     \_constant: , line:3
                       |vpiConstType:7
                       |vpiDecompile:7
                       |vpiSize:32
                       |INT:7
                     |vpiRightRange:
                     \_constant: , line:3
                       |vpiConstType:7
                       |vpiDecompile:0
                       |vpiSize:32
                       |INT:0
                 |vpiIODecl:
                 \_io_decl: (value), line:4, parent:mylog2
                   |vpiName:value
                   |vpiDirection:1
                   |vpiRange:
                   \_range: , line:4
                     |vpiLeftRange:
                     \_constant: , line:4
                       |vpiConstType:7
                       |vpiDecompile:31
                       |vpiSize:32
                       |INT:31
                     |vpiRightRange:
                     \_constant: , line:4
                       |vpiConstType:7
                       |vpiDecompile:0
                       |vpiSize:32
                       |INT:0
                 |vpiStmt:
                 \_begin: , line:5, parent:mylog2
                   |vpiFullName:work@repwhile_test001.mylog2
                   |vpiStmt:
                   \_assignment: , line:6
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (mylog2), line:6
                       |vpiName:mylog2
                       |vpiFullName:work@repwhile_test001.mylog2.mylog2
                     |vpiRhs:
                     \_constant: , line:6
                       |vpiConstType:7
                       |vpiDecompile:0
                       |vpiSize:32
                       |INT:0
                   |vpiStmt:
                   \_while_stmt: , line:7
                     |vpiCondition:
                     \_operation: , line:7
                       |vpiOpType:18
                       |vpiOperand:
                       \_ref_obj: (value), line:7
                         |vpiName:value
                         |vpiFullName:work@repwhile_test001.mylog2.value
                       |vpiOperand:
                       \_constant: , line:7
                         |vpiConstType:7
                         |vpiDecompile:0
                         |vpiSize:32
                         |INT:0
                     |vpiStmt:
                     \_begin: , line:7
                       |vpiFullName:work@repwhile_test001.mylog2
                       |vpiStmt:
                       \_assignment: , line:8
                         |vpiBlocking:1
                         |vpiLhs:
                         \_ref_obj: (value), line:8
                           |vpiName:value
                           |vpiFullName:work@repwhile_test001.mylog2.value
                         |vpiRhs:
                         \_operation: , line:8
                           |vpiOpType:23
                           |vpiOperand:
                           \_ref_obj: (value), line:8
                             |vpiName:value
                             |vpiFullName:work@repwhile_test001.mylog2.value
                           |vpiOperand:
                           \_constant: , line:8
                             |vpiConstType:7
                             |vpiDecompile:1
                             |vpiSize:32
                             |INT:1
                       |vpiStmt:
                       \_assignment: , line:9
                         |vpiBlocking:1
                         |vpiLhs:
                         \_ref_obj: (mylog2), line:9
                           |vpiName:mylog2
                           |vpiFullName:work@repwhile_test001.mylog2.mylog2
                         |vpiRhs:
                         \_operation: , line:9
                           |vpiOpType:24
                           |vpiOperand:
                           \_ref_obj: (mylog2), line:9
                             |vpiName:mylog2
                             |vpiFullName:work@repwhile_test001.mylog2.mylog2
                           |vpiOperand:
                           \_constant: , line:9
                             |vpiConstType:7
                             |vpiDecompile:1
                             |vpiSize:32
                             |INT:1
               |vpiArgument:
               \_ref_obj: (i), line:29
                 |vpiName:i
           |vpiStmt:
           \_assignment: , line:30
             |vpiLhs:
             \_bit_select: (x_table), line:30
               |vpiName:x_table
               |vpiFullName:work@repwhile_test001.x_table
               |vpiIndex:
               \_ref_obj: (i), line:30
                 |vpiName:i
             |vpiRhs:
             \_func_call: (myexp2), line:30
               |vpiName:myexp2
               |vpiFunction:
               \_function: (myexp2), line:14
                 |vpiName:myexp2
                 |vpiFullName:work@repwhile_test001.myexp2
                 |vpiReturn:
                 \_logic_var: , line:14
                   |vpiRange:
                   \_range: , line:14
                     |vpiLeftRange:
                     \_constant: , line:14
                       |vpiConstType:7
                       |vpiDecompile:31
                       |vpiSize:32
                       |INT:31
                     |vpiRightRange:
                     \_constant: , line:14
                       |vpiConstType:7
                       |vpiDecompile:0
                       |vpiSize:32
                       |INT:0
                 |vpiIODecl:
                 \_io_decl: (value), line:15, parent:myexp2
                   |vpiName:value
                   |vpiDirection:1
                   |vpiRange:
                   \_range: , line:15
                     |vpiLeftRange:
                     \_constant: , line:15
                       |vpiConstType:7
                       |vpiDecompile:7
                       |vpiSize:32
                       |INT:7
                     |vpiRightRange:
                     \_constant: , line:15
                       |vpiConstType:7
                       |vpiDecompile:0
                       |vpiSize:32
                       |INT:0
                 |vpiStmt:
                 \_begin: , line:16, parent:myexp2
                   |vpiFullName:work@repwhile_test001.myexp2
                   |vpiStmt:
                   \_assignment: , line:17
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (myexp2), line:17
                       |vpiName:myexp2
                       |vpiFullName:work@repwhile_test001.myexp2.myexp2
                     |vpiRhs:
                     \_constant: , line:17
                       |vpiConstType:7
                       |vpiDecompile:1
                       |vpiSize:32
                       |INT:1
                   |vpiStmt:
                   \_repeat: , line:18
                     |vpiCondition:
                     \_ref_obj: (value), line:18
                       |vpiName:value
                       |vpiFullName:work@repwhile_test001.myexp2.value
                     |vpiStmt:
                     \_assignment: , line:19
                       |vpiBlocking:1
                       |vpiLhs:
                       \_ref_obj: (myexp2), line:19
                         |vpiName:myexp2
                         |vpiFullName:work@repwhile_test001.myexp2.myexp2
                       |vpiRhs:
                       \_operation: , line:19
                         |vpiOpType:22
                         |vpiOperand:
                         \_ref_obj: (myexp2), line:19
                           |vpiName:myexp2
                           |vpiFullName:work@repwhile_test001.myexp2.myexp2
                         |vpiOperand:
                         \_constant: , line:19
                           |vpiConstType:7
                           |vpiDecompile:1
                           |vpiSize:32
                           |INT:1
               |vpiArgument:
               \_ref_obj: (i), line:30
                 |vpiName:i
   |vpiPort:
   \_port: (a), line:1
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1
         |vpiName:a
         |vpiFullName:work@repwhile_test001.a
   |vpiPort:
   \_port: (y), line:1
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:1
         |vpiName:y
         |vpiFullName:work@repwhile_test001.y
   |vpiPort:
   \_port: (x), line:1
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:1
         |vpiName:x
         |vpiFullName:work@repwhile_test001.x
   |vpiContAssign:
   \_cont_assign: , line:34
     |vpiRhs:
     \_bit_select: (y_table), line:34
       |vpiName:y_table
       |vpiFullName:work@repwhile_test001.y_table
       |vpiIndex:
       \_ref_obj: (a), line:34
         |vpiName:a
     |vpiLhs:
     \_ref_obj: (y), line:34
       |vpiName:y
       |vpiFullName:work@repwhile_test001.y
       |vpiActual:
       \_logic_net: (y), line:1
   |vpiContAssign:
   \_cont_assign: , line:35
     |vpiRhs:
     \_bit_select: (x_table), line:35
       |vpiName:x_table
       |vpiFullName:work@repwhile_test001.x_table
       |vpiIndex:
       \_ref_obj: (a), line:35
         |vpiName:a
     |vpiLhs:
     \_ref_obj: (x), line:35
       |vpiName:x
       |vpiFullName:work@repwhile_test001.x
       |vpiActual:
       \_logic_net: (x), line:1
   |vpiTaskFunc:
   \_function: (mylog2), line:3
   |vpiTaskFunc:
   \_function: (myexp2), line:14
   |vpiNet:
   \_logic_net: (a), line:1
   |vpiNet:
   \_logic_net: (y), line:1
   |vpiNet:
   \_logic_net: (x), line:1
   |vpiNet:
   \_logic_net: (y_table), line:23
     |vpiName:y_table
     |vpiFullName:work@repwhile_test001.y_table
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (x_table), line:24
     |vpiName:x_table
     |vpiFullName:work@repwhile_test001.x_table
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (i), line:26
     |vpiName:i
     |vpiFullName:work@repwhile_test001.i
 |uhdmtopModules:
 \_module: work@repwhile_test001 (work@repwhile_test001), file:<a href="../../../../third_party/tools/yosys/tests/simple/repwhile.v.html" target="file-frame">third_party/tools/yosys/tests/simple/repwhile.v</a>, line:1
   |vpiDefName:work@repwhile_test001
   |vpiName:work@repwhile_test001
   |vpiPort:
   \_port: (a), line:1, parent:work@repwhile_test001
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1, parent:work@repwhile_test001
         |vpiName:a
         |vpiFullName:work@repwhile_test001.a
   |vpiPort:
   \_port: (y), line:1, parent:work@repwhile_test001
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:1, parent:work@repwhile_test001
         |vpiName:y
         |vpiFullName:work@repwhile_test001.y
   |vpiPort:
   \_port: (x), line:1, parent:work@repwhile_test001
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:1, parent:work@repwhile_test001
         |vpiName:x
         |vpiFullName:work@repwhile_test001.x
   |vpiNet:
   \_logic_net: (a), line:1, parent:work@repwhile_test001
   |vpiNet:
   \_logic_net: (y), line:1, parent:work@repwhile_test001
   |vpiNet:
   \_logic_net: (x), line:1, parent:work@repwhile_test001
   |vpiNet:
   \_logic_net: (i), line:26, parent:work@repwhile_test001
     |vpiName:i
     |vpiFullName:work@repwhile_test001.i
   |vpiArrayNet:
   \_array_net: (y_table), line:23, parent:work@repwhile_test001
     |vpiName:y_table
     |vpiFullName:work@repwhile_test001.y_table
     |vpiNet:
     \_logic_net: , parent:y_table
       |vpiFullName:work@repwhile_test001.y_table
       |vpiNetType:48
       |vpiRange:
       \_range: , line:23
         |vpiLeftRange:
         \_constant: , line:23
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:23
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:23
       |vpiLeftRange:
       \_constant: , line:23
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:23
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (x_table), line:24, parent:work@repwhile_test001
     |vpiName:x_table
     |vpiFullName:work@repwhile_test001.x_table
     |vpiNet:
     \_logic_net: , parent:x_table
       |vpiFullName:work@repwhile_test001.x_table
       |vpiNetType:48
       |vpiRange:
       \_range: , line:24
         |vpiLeftRange:
         \_constant: , line:24
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:24
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_repwhile_test001 of type 3000
Object: \work_repwhile_test001 of type 32
Object: \a of type 44
Object: \y of type 44
Object: \x of type 44
Object: \a of type 36
Object: \y of type 36
Object: \x of type 36
Object: \i of type 36
Object: \y_table of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x_table of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_repwhile_test001 of type 32
Object:  of type 8
Object: \y of type 608
Object: \y of type 36
Object: \y_table of type 106
Object: \a of type 608
Object:  of type 8
Object: \x of type 608
Object: \x of type 36
Object: \x_table of type 106
Object: \a of type 608
Object:  of type 24
Object:  of type 4
Object:  of type 15
Object:  of type 2
Object: \__BAD_SYMBOL__ of type 3007
Object:  of type 4001
ERROR: Encountered unhandled object type: 4001

</pre>
</body>