<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Configurable Logic Block Design</title>
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.2/dist/css/bootstrap.min.css">
</head>

<body style="margin-top:40px; margin-bottom:40px">
    <table style="width:100%;max-width:850px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
        <tbody>
            <tr>
                <td style="padding:0px">
                    <!-- <div class="container" style="padding: 2.5%;"> -->
                    <div class="container" style="padding: 0;">
                        <header class="text-center mb-5">
                            <h2><strong>Configurable Logic Block Design, Verification and Optimization</strong></h2>
                        </header>

                        <main>
                            <p class="mt-4">In this project, I with my teammate, Linh Chu, designed a 16-bit Configurable Logic Block (CLB), a circuit that can model any 4-input combinational logic function. It is an essential block that provides flexibility for Field Programmable Gate Arrays (FPGAs). The circuit was developed in <strong>45nm Salicide 1.0V/1.8V 1P 11M</strong> technology supported in Cadence.</p>
                            
                            <p class="mb-1">Key Components of the Configurable Logic Block includes:</p>
                            <ul class="mb-2">
                                <li><a href="#lut">16:1 Lookup Table (LUT)</a></li>
                                <li><a href="#sram">SRAM Array</a></li>
                                <li><a href="#sipo">Serial In Parallel Out (SIPO) Register</a></li>
                                <li><a href="#clk">Non-overlapping Clock Generator</a></li>
                            </ul>

                            <p class="mb-1">Finally, these components are integrated to form a comprehensive CLB design:</p>
                            <ul>
                                <li><a href="#clb">Configurable Logic Block</a></li>
                            </ul>

                            <section id="lut">
                                <h3>16:1 Lookup Table (LUT)</h3>
                                <p>The first component in our design is the 16:1 LUT. It accepts 4 binary inputs and stores 16 output values, corresponding to 2<sup>4</sup> possible input combinations. When the LUT receives 4 input values, these values are used as an address to look up the corresponding output from the pre-stored array. The beauty of LUT is its configurability; by changing the pre-stored array, the LUT can implement any logical function.</p>
                                <div class="text-center" style="display: flex; justify-content: center; gap: 4px; flex-wrap: wrap;">
                                    <figure>
                                        <img src="../../assets/projects/clb/lut/mux21.png" width="400" alt="2:1 MUX">
                                        <figcaption style="margin-top: 8px;">2:1 Multiplexer design</figcaption>
                                    </figure>
                                    <figure>
                                        <img src="../../assets/projects/clb/lut/mux21_sym.png" width="300" alt="2:1 MUX Symbol">
                                        <figcaption style="margin-top: 8px;">2:1 Multiplexer symbol</figcaption>
                                    </figure>
                                </div>
                                <p>
                                We begin with the design of a 2:1 MUX (similar to LUT, it selects one of two outputs based on a select line). A LUT can be constructed by connecting 15 MUXes in a tree structure, as shown below. Two CMOS logic inverters at the output function as serve as a buffer, restoring the voltage after pass-transistor logic degradation in the MUXes.
                                </p>
                                <div class="text-center" style="display: flex; justify-content: center; gap: 4px; flex-wrap: wrap;">
                                    <figure>
                                        <img src="../../assets/projects/clb/lut/lut.png" width="400" alt="16-input LUT">
                                        <figcaption style="margin-top: 8px;">16-input LUT design</figcaption>
                                    </figure>
                                    <figure>
                                        <img src="../../assets/projects/clb/lut/lut_symb.png" width="300" alt="LUT Symbol">
                                        <figcaption style="margin-top: 8px;">LUT Symbol</figcaption>
                                    </figure>
                                </div>
                            </section>

                            <section id="sram">
                                <h3>SRAM Array</h3>
                                <p>
                                    SRAM cells are used to store the possible outputs for the LUT. The figure below shows the design of a single 6T SRAM cell, whose read-write are controlled by the Bit lines (BL and <span style="text-decoration: overline;">BL</span>) and the Word line (WL) signals through precharge and discharge actions. See a nice 
                                    <a href="https://youtu.be/kU2SsUUsftA?si=ze4-9zVNDbIH421l" target="_blank">tutorial</a> 
                                    about how an SRAM cell works.
                                </p>
                                <div class="text-center" style="display: flex; justify-content: center; gap: 4px; flex-wrap: wrap;">
                                    <figure>
                                        <img src="../../assets/projects/clb/sram/sram_cell.png" width="400" alt="6T SRAM cell">
                                        <figcaption style="margin-top: 8px;">6T SRAM cell</figcaption>
                                    </figure>
                                    <figure>
                                        <img src="../../assets/projects/clb/sram/sram_symbol.png" width="300" alt="SRAM cell symbol">
                                        <figcaption style="margin-top: 8px;">SRAM cell symbol</figcaption>
                                    </figure>
                                </div>
                                <p>
                                    However, to control the memory cell more robustly and facilitate integration with other components, we have designed additional peripherals and ports:
                                </p>
                                <ul>
                                    <li><strong>PC</strong>: Precharge condition</li>
                                    <li><strong>W_EN</strong>: Write enable</li>
                                    <li><strong>WL</strong>: Word line</li>
                                    <li><strong>DATA</strong>: Write input</li>
                                    <li><strong>OUT</strong>: Read output</li>
                                </ul>

                                <div class="text-center" style="display: flex; justify-content: center; gap: 4px; flex-wrap: wrap;">
                                    <figure>
                                        <img src="../../assets/projects/clb/sram/sram_cell_full.png" width="400" alt="SRAM with peripherals">
                                        <figcaption style="margin-top: 8px;">6T SRAM with peripherals</figcaption>
                                    </figure>
                                    <figure>
                                        <img src="../../assets/projects/clb/sram/sram_cell_full_symbol.png" width="300" alt="SRAM cell symbol">
                                        <figcaption style="margin-top: 8px;">SRAM symbol</figcaption>
                                    </figure>
                                </div>
                                
                                <p>
                                    Sixteen identical cells are combined into a 16-bit SRAM array.
                                </p>

                                <div class="text-center">
                                    <img src="../../assets/projects/clb/sram/sram_array.png" width="740">
                                    <p>16-bit SRAM array</p>
                                </div>
                            </section>

                            <section id="sipo">
                                <h3>Serial In Parallel Out (SIPO) Register</h3>
                                <p>To load data into the SRAM array, we use a SIPO register. It converts serial data into parallel data by receiving one bit at a time and then outputting the entire set of taken bits simultaneously as a parallel word.</p>
                                <div class="text-center" style="display: flex; justify-content: center; gap: 4px; flex-wrap: wrap;">
                                    <figure>
                                        <img src="../../assets/projects/clb/sipo/ff_noQ_circuit.png" width="550" alt="D Flip-Flop schematic">
                                        <figcaption style="margin-top: 8px;">D Flip-Flop schematic</figcaption>
                                    </figure>
                                    <figure>
                                        <img src="../../assets/projects/clb/sipo/ff_noQ_symbol.png" width="200" alt="D Flip-Flop symbol">
                                        <figcaption style="margin-top: 8px;">D Flip-Flop symbol</figcaption>
                                    </figure>
                                </div>
                                <p>
                                    A SIPO register is constructed by cascading 16 D flip-flops, as demonstrated below.
                                </p>
                                <div class="text-center">
                                    <img src="../../assets/projects/clb/sipo/shift-register-w-arrow.gif" width="400">
                                    <img src="../../assets/projects/clb/sipo/sipo_visualization.png" width="400">
                                    <img src="../../assets/projects/clb/sipo/SIPO-1024x452.png" width="400">
                                    <p>SIPO design and visualization <a href="https://www.build-electronic-circuits.com/shift-register/">[source]</a></p>
                                </div>
                            </section>

                            <section id="clk">
                                <h3>Non-overlapping Clock Generator</h3>
                                <p>As can be observed, several components, particularly the flip-flops, utilize both CLK and CLK as inputs. Consequently, we developed a module to generate two complementary clock signals from a single source.</p>
                                 <div class="text-center" style="display: flex; justify-content: center; gap: 4px; flex-wrap: wrap;">
                                    <figure>
                                        <img src="../../assets/projects/clb/clk/clock_circuit.png" width="550" alt="Clock generator schematic">
                                        <figcaption style="margin-top: 8px;">Clock generator schematic</figcaption>
                                    </figure>
                                    <figure>
                                        <img src="../../assets/projects/clb/clk/clock_symbol.png" width="200" alt="Clock generator symbol">
                                        <figcaption style="margin-top: 8px;">Clock generator symbol</figcaption>
                                    </figure>
                                </div>
                            </section>

                            <section id="clb">
                                <h3>Configurable Logic Block (CLB)</h3>
                                <p>All modules are integrated into a unified CLB design supporting any 4-input combinational function.</p>
                                <div class="text-center">
                                    <img src="../../assets/projects/clb/CLB_full_design.png" width="740">
                                    <p>Complete CLB schematic</p>
                                </div>

                                <h4 class="mt-4">Performance Metrics</h4>
                                <p>
                                    After benchmarking our design, the performance parameters of the circuit are reported in the table below:
                                </p>
                                <table class="table table-bordered text-center w-50 mx-auto">
                                    <thead class="table-light">
                                        <tr><th>Metric</th><th>Value</th></tr>
                                    </thead>
                                    <tbody>
                                        <tr><td>Max frequency</td><td>1 GHz</td></tr>
                                        <tr><td>Loading Energy</td><td>3.212 × 10<sup>-3</sup> nJ</td></tr>
                                        <tr><td>Active Energy</td><td>1.895 × 10<sup>-3</sup> nJ</td></tr>
                                    </tbody>
                                </table>
                                <p><strong>*</strong> <em>Loading Energy</em>: energy consumed by the entire circuit to load all the data into the SRAM</p>
                                <p><strong>*</strong> <em>Active Energy</em>: energy consumed to cycle through all possible input combinations from 0 to 15 at the maximum operating frequency</p>

                                <p class="mt-4">Here is the overall design procedure from our team for designing a 16-bit CLB. Additionally, the methods for sizing, designing testing schematic, resolving timing hazards, and circuit-level optimization are presented in detail in our report, which will be available upon request. Feel free to reach out if you need any further information or have any questions about the project 😀</p>
                            </section>
                        </main>
                    </div>
                </td>
            </tr>
        </tbody>
    </table>
</body>

</html>
