<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FINAL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/vga_syncIndex_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/vga_syncIndex_synthesis.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_syncIndex.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_syncIndex.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_syncIndex.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_syncIndex.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_syncIndex.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga_syncIndex.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_syncIndex.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga_syncIndex.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga_syncIndex.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga_syncIndex.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_syncIndex.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga_syncIndex.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_syncIndex.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_syncIndex.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga_syncIndex.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga_syncIndex.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga_syncIndex.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_syncIndex.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga_syncIndex.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_syncIndex.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_syncIndex_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_syncIndex_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_syncIndex_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_syncIndex_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_syncIndex_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_syncIndex_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_syncIndex_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_syncIndex_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_syncIndex_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_syncIndex_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_syncIndex_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_syncIndex_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_syncIndex_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_syncIndex_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_syncIndex_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_syncindex.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_syncindex.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_syncindex.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1510942137" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1510942137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510942137" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8725772207243036363" xil_pn:start_ts="1510942137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510946677" xil_pn:in_ck="1158416848319793518" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9169331307152201521" xil_pn:start_ts="1510946677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram.v"/>
      <outfile xil_pn:name="ipcore_dir/bram1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram1.v"/>
      <outfile xil_pn:name="ipcore_dir/wm.ngc"/>
      <outfile xil_pn:name="ipcore_dir/wm.v"/>
    </transform>
    <transform xil_pn:end_ts="1510942138" xil_pn:in_ck="8153548750700813019" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1510942138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510942138" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1709103321651423671" xil_pn:start_ts="1510942138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510942138" xil_pn:in_ck="8153548750700813019" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1510942138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510942138" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7117669239831614853" xil_pn:start_ts="1510942138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510947770" xil_pn:in_ck="-2392995720093491820" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3809019945163973628" xil_pn:start_ts="1510947758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_syncIndex.lso"/>
      <outfile xil_pn:name="vga_syncIndex.ngc"/>
      <outfile xil_pn:name="vga_syncIndex.ngr"/>
      <outfile xil_pn:name="vga_syncIndex.prj"/>
      <outfile xil_pn:name="vga_syncIndex.stx"/>
      <outfile xil_pn:name="vga_syncIndex.syr"/>
      <outfile xil_pn:name="vga_syncIndex.xst"/>
      <outfile xil_pn:name="vga_syncIndex_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1510942148" xil_pn:in_ck="5185517255328" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9107935978440306828" xil_pn:start_ts="1510942148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510947776" xil_pn:in_ck="2945882176875179024" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6800563712328154132" xil_pn:start_ts="1510947770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_syncIndex.bld"/>
      <outfile xil_pn:name="vga_syncIndex.ngd"/>
      <outfile xil_pn:name="vga_syncIndex_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1510947787" xil_pn:in_ck="7117548274617121881" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1510947776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga_syncIndex.pcf"/>
      <outfile xil_pn:name="vga_syncIndex_map.map"/>
      <outfile xil_pn:name="vga_syncIndex_map.mrp"/>
      <outfile xil_pn:name="vga_syncIndex_map.ncd"/>
      <outfile xil_pn:name="vga_syncIndex_map.ngm"/>
      <outfile xil_pn:name="vga_syncIndex_map.xrpt"/>
      <outfile xil_pn:name="vga_syncIndex_summary.xml"/>
      <outfile xil_pn:name="vga_syncIndex_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1510947809" xil_pn:in_ck="8397601262157596914" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1510947787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga_syncIndex.ncd"/>
      <outfile xil_pn:name="vga_syncIndex.pad"/>
      <outfile xil_pn:name="vga_syncIndex.par"/>
      <outfile xil_pn:name="vga_syncIndex.ptwx"/>
      <outfile xil_pn:name="vga_syncIndex.unroutes"/>
      <outfile xil_pn:name="vga_syncIndex.xpi"/>
      <outfile xil_pn:name="vga_syncIndex_pad.csv"/>
      <outfile xil_pn:name="vga_syncIndex_pad.txt"/>
      <outfile xil_pn:name="vga_syncIndex_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1510947826" xil_pn:in_ck="4660472538505140277" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1510947809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_syncIndex.ut"/>
      <outfile xil_pn:name="vga_syncindex.bgn"/>
      <outfile xil_pn:name="vga_syncindex.bit"/>
      <outfile xil_pn:name="vga_syncindex.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1510947809" xil_pn:in_ck="7117362628679514069" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1510947806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga_syncIndex.twr"/>
      <outfile xil_pn:name="vga_syncIndex.twx"/>
    </transform>
    <transform xil_pn:end_ts="1510565067" xil_pn:in_ck="-3901621576682494313" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-4089485570369754938" xil_pn:start_ts="1510565063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
