$date
	Fri Aug 07 00:23:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Gates_Level_01 $end
$var wire 1 ! A1 $end
$var wire 1 " A2 $end
$var wire 1 # A3 $end
$var wire 1 $ A4 $end
$var wire 1 % A5 $end
$var wire 1 & A6 $end
$var wire 1 ' A7 $end
$var wire 1 ( A8 $end
$var wire 1 ) N1 $end
$var wire 1 * N2 $end
$var wire 1 + N3 $end
$var wire 1 , N4 $end
$var wire 1 - O1 $end
$var reg 1 . inA $end
$var reg 1 / inB $end
$var reg 1 0 inC $end
$var reg 1 1 inD $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
00
0/
0.
1-
1,
1+
1*
1)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#1
0-
0!
0,
11
#2
1,
0+
01
10
#3
1-
1"
0,
11
#4
0-
1,
0"
1+
0*
01
00
1/
#5
1-
1#
0,
11
#6
1$
0#
1,
0+
01
10
#7
0-
0$
0,
11
#8
1,
1+
1*
0)
01
00
0/
1.
#9
1-
1'
0,
11
#10
1(
0'
1,
0+
01
10
#11
0-
0(
0,
11
#12
1-
1%
1,
1+
0*
01
00
1/
#13
0-
0%
0,
11
#14
1,
0+
01
10
#15
1-
1&
0,
11
#16
