$date
	Sat Oct 22 20:28:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#553241
b10100 !
1"
#553242
b10100 &
b10100 %
1$
#553243
0"
#553246
b1010 &
b1010 %
#553250
b101 &
b101 %
#553254
b10000 &
b10000 %
#553258
b1000 &
b1000 %
#553262
b100 &
b100 %
#553266
b10 &
b10 %
#553270
b1 &
1#
b1 %
#553274
b0 &
b0 %
0#
0$
#1524105
b1101 !
1"
#1524106
b1101 &
b1101 %
1$
#1524107
0"
#1524110
b101000 &
b101000 %
#1524114
b10100 &
b10100 %
#1524118
b1010 &
b1010 %
#1524122
b101 &
b101 %
#1524126
b10000 &
b10000 %
#1524130
b1000 &
b1000 %
#1524134
b100 &
b100 %
#1524138
b10 &
b10 %
#1524142
b1 &
1#
b1 %
#1524146
b0 &
b0 %
0#
0$
#2527132
b1111 !
1"
#2527134
b1111 &
b1111 %
1$
#2527135
0"
#2527138
b101110 &
b101110 %
#2527142
b10111 &
b10111 %
#2527146
b1000110 &
b1000110 %
#2527150
b100011 &
b100011 %
#2527154
b1101010 &
b1101010 %
#2527158
b110101 &
b110101 %
#2527162
b10100000 &
b10100000 %
#2527166
b1010000 &
b1010000 %
#2527170
b101000 &
b101000 %
#2527174
b10100 &
b10100 %
#2527178
b1010 &
b1010 %
#2527182
b101 &
b101 %
#2527186
b10000 &
b10000 %
#2527190
b1000 &
b1000 %
#2527194
b100 &
b100 %
#2527198
b10 &
b10 %
#2527202
b1 &
b1 %
1#
#2527206
b0 &
0#
b0 %
0$
#4500012
