{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702859533651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702859533651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 16:32:13 2023 " "Processing started: Sun Dec 17 16:32:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702859533651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859533651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_soc -c risc_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_soc -c risc_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859533651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702859533792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702859533792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/risc_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/risc_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_soc " "Found entity 1: risc_soc" {  } { { "../risc_soc.v" "" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/risc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/risc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_core_pl " "Found entity 1: risc_core_pl" {  } { { "../risc_core.v" "" { Text "/home/tanveer/risc/Pipelined/risc_core.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.v" "" { Text "/home/tanveer/risc/Pipelined/regfile.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory.v" "" { Text "/home/tanveer/risc/Pipelined/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/inst_fetch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/inst_fetch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_fetch_unit " "Found entity 1: inst_fetch_unit" {  } { { "../inst_fetch_unit.v" "" { Text "/home/tanveer/risc/Pipelined/inst_fetch_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/inst_decode_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/inst_decode_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decode_unit " "Found entity 1: inst_decode_unit" {  } { { "../inst_decode_unit.v" "" { Text "/home/tanveer/risc/Pipelined/inst_decode_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/if_id_pl_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/if_id_pl_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_pl_reg " "Found entity 1: if_id_pl_reg" {  } { { "../if_id_pl_reg.v" "" { Text "/home/tanveer/risc/Pipelined/if_id_pl_reg.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/id_ex_pl_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/id_ex_pl_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_pl_reg " "Found entity 1: id_ex_pl_reg" {  } { { "../id_ex_pl_reg.v" "" { Text "/home/tanveer/risc/Pipelined/id_ex_pl_reg.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/exec_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/exec_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 exec_unit " "Found entity 1: exec_unit" {  } { { "../exec_unit.v" "" { Text "/home/tanveer/risc/Pipelined/exec_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/ex_wb_pl_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/ex_wb_pl_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_wb_pl_reg " "Found entity 1: ex_wb_pl_reg" {  } { { "../ex_wb_pl_reg.v" "" { Text "/home/tanveer/risc/Pipelined/ex_wb_pl_reg.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.v" "" { Text "/home/tanveer/risc/Pipelined/datapath.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/data_forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/data_forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_forwarding_unit " "Found entity 1: data_forwarding_unit" {  } { { "../data_forwarding_unit.v" "" { Text "/home/tanveer/risc/Pipelined/data_forwarding_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit.v" "" { Text "/home/tanveer/risc/Pipelined/control_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/arth_logic_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/arth_logic_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arth_logic_unit " "Found entity 1: arth_logic_unit" {  } { { "../arth_logic_unit.v" "" { Text "/home/tanveer/risc/Pipelined/arth_logic_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702859538328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_soc " "Elaborating entity \"risc_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702859538358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_core_pl risc_core_pl:RISC_PL " "Elaborating entity \"risc_core_pl\" for hierarchy \"risc_core_pl:RISC_PL\"" {  } { { "../risc_soc.v" "RISC_PL" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit risc_core_pl:RISC_PL\|control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"risc_core_pl:RISC_PL\|control_unit:CU\"" {  } { { "../risc_core.v" "CU" { Text "/home/tanveer/risc/Pipelined/risc_core.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath risc_core_pl:RISC_PL\|datapath:DU " "Elaborating entity \"datapath\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\"" {  } { { "../risc_core.v" "DU" { Text "/home/tanveer/risc/Pipelined/risc_core.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 datapath.v(76) " "Verilog HDL assignment warning at datapath.v(76): truncated value with size 16 to match size of target (1)" {  } { { "../datapath.v" "" { Text "/home/tanveer/risc/Pipelined/datapath.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702859538361 "|risc_soc|risc_core_pl:RISC_PL|datapath:DU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_fetch_unit risc_core_pl:RISC_PL\|datapath:DU\|inst_fetch_unit:IFU " "Elaborating entity \"inst_fetch_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|inst_fetch_unit:IFU\"" {  } { { "../datapath.v" "IFU" { Text "/home/tanveer/risc/Pipelined/datapath.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_pl_reg risc_core_pl:RISC_PL\|datapath:DU\|if_id_pl_reg:FDPR " "Elaborating entity \"if_id_pl_reg\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|if_id_pl_reg:FDPR\"" {  } { { "../datapath.v" "FDPR" { Text "/home/tanveer/risc/Pipelined/datapath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_decode_unit risc_core_pl:RISC_PL\|datapath:DU\|inst_decode_unit:IDU " "Elaborating entity \"inst_decode_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|inst_decode_unit:IDU\"" {  } { { "../datapath.v" "IDU" { Text "/home/tanveer/risc/Pipelined/datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_rs1_rdata inst_decode_unit.v(26) " "Verilog HDL or VHDL warning at inst_decode_unit.v(26): object \"alu_rs1_rdata\" assigned a value but never read" {  } { { "../inst_decode_unit.v" "" { Text "/home/tanveer/risc/Pipelined/inst_decode_unit.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702859538363 "|risc_soc|risc_core_pl:RISC_PL|datapath:DU|inst_decode_unit:IDU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_rs2_rdata inst_decode_unit.v(27) " "Verilog HDL or VHDL warning at inst_decode_unit.v(27): object \"alu_rs2_rdata\" assigned a value but never read" {  } { { "../inst_decode_unit.v" "" { Text "/home/tanveer/risc/Pipelined/inst_decode_unit.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702859538363 "|risc_soc|risc_core_pl:RISC_PL|datapath:DU|inst_decode_unit:IDU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_pl_reg risc_core_pl:RISC_PL\|datapath:DU\|id_ex_pl_reg:DEPR " "Elaborating entity \"id_ex_pl_reg\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|id_ex_pl_reg:DEPR\"" {  } { { "../datapath.v" "DEPR" { Text "/home/tanveer/risc/Pipelined/datapath.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec_unit risc_core_pl:RISC_PL\|datapath:DU\|exec_unit:EXU " "Elaborating entity \"exec_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|exec_unit:EXU\"" {  } { { "../datapath.v" "EXU" { Text "/home/tanveer/risc/Pipelined/datapath.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arth_logic_unit risc_core_pl:RISC_PL\|datapath:DU\|exec_unit:EXU\|arth_logic_unit:ALU " "Elaborating entity \"arth_logic_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|exec_unit:EXU\|arth_logic_unit:ALU\"" {  } { { "../exec_unit.v" "ALU" { Text "/home/tanveer/risc/Pipelined/exec_unit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_wb_pl_reg risc_core_pl:RISC_PL\|datapath:DU\|ex_wb_pl_reg:EWPR " "Elaborating entity \"ex_wb_pl_reg\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|ex_wb_pl_reg:EWPR\"" {  } { { "../datapath.v" "EWPR" { Text "/home/tanveer/risc/Pipelined/datapath.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile risc_core_pl:RISC_PL\|datapath:DU\|regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|regfile:RF\"" {  } { { "../datapath.v" "RF" { Text "/home/tanveer/risc/Pipelined/datapath.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_forwarding_unit risc_core_pl:RISC_PL\|datapath:DU\|data_forwarding_unit:DFU " "Elaborating entity \"data_forwarding_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|data_forwarding_unit:DFU\"" {  } { { "../datapath.v" "DFU" { Text "/home/tanveer/risc/Pipelined/datapath.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:IMEM " "Elaborating entity \"memory\" for hierarchy \"memory:IMEM\"" {  } { { "../risc_soc.v" "IMEM" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:DMEM " "Elaborating entity \"memory\" for hierarchy \"memory:DMEM\"" {  } { { "../risc_soc.v" "DMEM" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538368 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "holt GND " "Pin \"holt\" is stuck at GND" {  } { { "../risc_soc.v" "" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702859538695 "|risc_soc|holt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702859538695 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "342 " "342 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702859538697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702859538745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702859538745 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../risc_soc.v" "" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702859538760 "|risc_soc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../risc_soc.v" "" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702859538760 "|risc_soc|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702859538760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702859538761 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702859538761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702859538761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702859538764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 16:32:18 2023 " "Processing ended: Sun Dec 17 16:32:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702859538764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702859538764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702859538764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702859538764 ""}
