module dff_tb;
    reg clk, d;
    wire q, qb;

    dff uut (
        .clk(clk),
        .d(d),
        .q(q),
        .qb(qb)
    );

    initial begin
        clk = 0;
        d = 1'b0;
        #100;
        d = 1'b1;
    end

    always #10 clk = ~clk;

endmodule
