Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Dec 13 23:29:31 2022
| Host         : EECS-DIGITAL-11 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.7oPvEh/obj/synthrpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 processor/fetch/inst_bank/output_register.douta_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/fetch/pc_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider_1 rise@10.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.261ns (27.037%)  route 3.403ns (72.963%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 7.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout1_buf/O
                         net (fo=42379, unplaced)     0.584    -1.562    processor/fetch/inst_bank/clk_out_100
                         FDRE                                         r  processor/fetch/inst_bank/output_register.douta_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  processor/fetch/inst_bank/output_register.douta_reg_reg[13]/Q
                         net (fo=3, unplaced)         0.781    -0.303    processor/fetch/inst_bank/Q[9]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.008 r  processor/fetch/inst_bank/FSM_onehot_state[1]_i_7/O
                         net (fo=1, unplaced)         0.732     0.724    processor/fetch/inst_bank/FSM_onehot_state[1]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     0.848 r  processor/fetch/inst_bank/FSM_onehot_state[1]_i_6/O
                         net (fo=1, unplaced)         0.449     1.297    processor/fetch/inst_bank/FSM_onehot_state[1]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.421 f  processor/fetch/inst_bank/FSM_onehot_state[1]_i_3/O
                         net (fo=6, unplaced)         0.481     1.902    processor/fetch/inst_bank/FSM_onehot_state[1]_i_3_n_0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.018 f  processor/fetch/inst_bank/pc_1[3]_i_2/O
                         net (fo=1, unplaced)         0.449     2.467    processor/exec/mem_bank/pc_1_reg[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  processor/exec/mem_bank/pc_1[3]_i_1/O
                         net (fo=8, unplaced)         0.511     3.102    processor/fetch/pc_1_reg[3]_0[0]
                         FDRE                                         r  processor/fetch/pc_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.850    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381     6.470 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763     7.232    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  clk_div/inst/clkout1_buf/O
                         net (fo=42379, unplaced)     0.439     7.762    processor/fetch/clk_out_100
                         FDRE                                         r  processor/fetch/pc_1_reg[0]/C
                         clock pessimism              0.531     8.293    
                         clock uncertainty           -0.074     8.219    
                         FDRE (Setup_fdre_C_CE)      -0.202     8.017    processor/fetch/pc_1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -3.102    
  -------------------------------------------------------------------
                         slack                                  4.915    




