// Seed: 1430664210
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_7(
      .id_0(), .id_1(1), .id_2(1), .id_3(1)
  );
  assign id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_6
  );
endmodule
