
IO_Tile_1_15

 (15 14)  (91 255)  (91 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (90 254)  (90 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_2_15

 (15 14)  (145 255)  (145 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (144 254)  (144 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_3_15

 (14 1)  (198 241)  (198 241)  routing T_3_15.span4_horz_l_12 <X> T_3_15.span4_horz_r_0
 (14 7)  (198 246)  (198 246)  routing T_3_15.span4_horz_l_14 <X> T_3_15.span4_horz_r_2
 (15 14)  (199 255)  (199 255)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (198 254)  (198 254)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_4_15

 (15 14)  (241 255)  (241 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (240 254)  (240 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_5_15

 (15 14)  (295 255)  (295 255)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (294 254)  (294 254)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_15

 (15 14)  (349 255)  (349 255)  IO control bit: GIOUP1_extra_padeb_test_1

 (14 15)  (348 254)  (348 254)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_7_15

 (14 1)  (406 241)  (406 241)  routing T_7_15.span4_horz_l_12 <X> T_7_15.span4_horz_r_0
 (14 7)  (406 246)  (406 246)  routing T_7_15.span4_horz_l_14 <X> T_7_15.span4_horz_r_2
 (15 14)  (407 255)  (407 255)  IO control bit: GIOUP0_extra_padeb_test_1

 (14 15)  (406 254)  (406 254)  IO control bit: GIOUP0_extra_padeb_test_0



IO_Tile_8_15

 (15 14)  (461 255)  (461 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (460 254)  (460 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_9_15

 (15 14)  (515 255)  (515 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (514 254)  (514 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_10_15

 (3 1)  (559 241)  (559 241)  IO control bit: GIORIGHT0_REN_0

 (17 1)  (537 241)  (537 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (537 242)  (537 242)  IOB_0 IO Functioning bit
 (4 4)  (548 244)  (548 244)  routing T_10_15.span4_horz_r_12 <X> T_10_15.lc_trk_g0_4
 (5 5)  (549 245)  (549 245)  routing T_10_15.span4_horz_r_12 <X> T_10_15.lc_trk_g0_4
 (7 5)  (551 245)  (551 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (2 6)  (558 247)  (558 247)  IO control bit: GIORIGHT0_REN_1

 (3 6)  (559 247)  (559 247)  IO control bit: GIORIGHT0_IE_0

 (15 6)  (569 247)  (569 247)  IO control bit: GIORIGHT0_cf_bit_35

 (16 8)  (536 248)  (536 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (559 249)  (559 249)  IO control bit: GIORIGHT0_IE_1

 (10 10)  (564 251)  (564 251)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (566 251)  (566 251)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (567 251)  (567 251)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (536 251)  (536 251)  IOB_1 IO Functioning bit
 (11 11)  (565 250)  (565 250)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (566 250)  (566 250)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (567 250)  (567 250)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (569 252)  (569 252)  IO control bit: GIORIGHT0_cf_bit_39

 (17 13)  (537 253)  (537 253)  IOB_1 IO Functioning bit
 (4 14)  (548 255)  (548 255)  routing T_10_15.span4_horz_r_14 <X> T_10_15.lc_trk_g1_6
 (17 14)  (537 255)  (537 255)  IOB_1 IO Functioning bit
 (5 15)  (549 254)  (549 254)  routing T_10_15.span4_horz_r_14 <X> T_10_15.lc_trk_g1_6
 (7 15)  (551 254)  (551 254)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6
 (14 15)  (568 254)  (568 254)  IO control bit: GIORIGHT0_extra_padeb_test_0



IO_Tile_11_15

 (15 14)  (611 255)  (611 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (610 254)  (610 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_12_15

 (15 14)  (665 255)  (665 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (664 254)  (664 254)  IO control bit: IOUP_extra_padeb_test_0



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (19 6)  (19 230)  (19 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (15 10)  (15 234)  (15 234)  routing T_0_14.sp12_v_b_5 <X> T_0_14.lc_trk_g2_5
 (17 10)  (17 234)  (17 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (18 234)  (18 234)  routing T_0_14.sp12_v_b_5 <X> T_0_14.lc_trk_g2_5
 (26 10)  (26 234)  (26 234)  routing T_0_14.lc_trk_g2_5 <X> T_0_14.wire_con_box/lc_5/in_0
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (18 11)  (18 235)  (18 235)  routing T_0_14.sp12_v_b_5 <X> T_0_14.lc_trk_g2_5
 (28 11)  (28 235)  (28 235)  routing T_0_14.lc_trk_g2_5 <X> T_0_14.wire_con_box/lc_5/in_0
 (29 11)  (29 235)  (29 235)  Enable bit of Mux _con_box/lcb0_5 => lc_trk_g2_5 wire_con_box/lc_5/in_0
 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (21 12)  (21 236)  (21 236)  routing T_0_14.sp12_v_b_3 <X> T_0_14.lc_trk_g3_3
 (22 12)  (22 236)  (22 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_3 lc_trk_g3_3
 (24 12)  (24 236)  (24 236)  routing T_0_14.sp12_v_b_3 <X> T_0_14.lc_trk_g3_3
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (21 13)  (21 237)  (21 237)  routing T_0_14.sp12_v_b_3 <X> T_0_14.lc_trk_g3_3
 (22 13)  (22 237)  (22 237)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_17 lc_trk_g3_2
 (23 13)  (23 237)  (23 237)  routing T_0_14.sp12_v_t_17 <X> T_0_14.lc_trk_g3_2
 (25 13)  (25 237)  (25 237)  routing T_0_14.sp12_v_t_17 <X> T_0_14.lc_trk_g3_2
 (26 13)  (26 237)  (26 237)  routing T_0_14.lc_trk_g3_3 <X> T_0_14.wire_con_box/lc_6/in_0
 (27 13)  (27 237)  (27 237)  routing T_0_14.lc_trk_g3_3 <X> T_0_14.wire_con_box/lc_6/in_0
 (28 13)  (28 237)  (28 237)  routing T_0_14.lc_trk_g3_3 <X> T_0_14.wire_con_box/lc_6/in_0
 (29 13)  (29 237)  (29 237)  Enable bit of Mux _con_box/lcb0_6 => lc_trk_g3_3 wire_con_box/lc_6/in_0
 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (26 15)  (26 239)  (26 239)  routing T_0_14.lc_trk_g3_2 <X> T_0_14.wire_con_box/lc_7/in_0
 (27 15)  (27 239)  (27 239)  routing T_0_14.lc_trk_g3_2 <X> T_0_14.wire_con_box/lc_7/in_0
 (28 15)  (28 239)  (28 239)  routing T_0_14.lc_trk_g3_2 <X> T_0_14.wire_con_box/lc_7/in_0
 (29 15)  (29 239)  (29 239)  Enable bit of Mux _con_box/lcb0_7 => lc_trk_g3_2 wire_con_box/lc_7/in_0
 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


IpCon_Tile_13_14

 (36 0)  (718 224)  (718 224)  LC_0 Logic Functioning bit
 (37 0)  (719 224)  (719 224)  LC_0 Logic Functioning bit
 (42 0)  (724 224)  (724 224)  LC_0 Logic Functioning bit
 (43 0)  (725 224)  (725 224)  LC_0 Logic Functioning bit
 (50 0)  (732 224)  (732 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 225)  (718 225)  LC_0 Logic Functioning bit
 (37 1)  (719 225)  (719 225)  LC_0 Logic Functioning bit
 (42 1)  (724 225)  (724 225)  LC_0 Logic Functioning bit
 (43 1)  (725 225)  (725 225)  LC_0 Logic Functioning bit
 (36 2)  (718 226)  (718 226)  LC_1 Logic Functioning bit
 (37 2)  (719 226)  (719 226)  LC_1 Logic Functioning bit
 (42 2)  (724 226)  (724 226)  LC_1 Logic Functioning bit
 (43 2)  (725 226)  (725 226)  LC_1 Logic Functioning bit
 (50 2)  (732 226)  (732 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 227)  (718 227)  LC_1 Logic Functioning bit
 (37 3)  (719 227)  (719 227)  LC_1 Logic Functioning bit
 (42 3)  (724 227)  (724 227)  LC_1 Logic Functioning bit
 (43 3)  (725 227)  (725 227)  LC_1 Logic Functioning bit
 (36 4)  (718 228)  (718 228)  LC_2 Logic Functioning bit
 (37 4)  (719 228)  (719 228)  LC_2 Logic Functioning bit
 (42 4)  (724 228)  (724 228)  LC_2 Logic Functioning bit
 (43 4)  (725 228)  (725 228)  LC_2 Logic Functioning bit
 (50 4)  (732 228)  (732 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 229)  (718 229)  LC_2 Logic Functioning bit
 (37 5)  (719 229)  (719 229)  LC_2 Logic Functioning bit
 (42 5)  (724 229)  (724 229)  LC_2 Logic Functioning bit
 (43 5)  (725 229)  (725 229)  LC_2 Logic Functioning bit
 (36 6)  (718 230)  (718 230)  LC_3 Logic Functioning bit
 (37 6)  (719 230)  (719 230)  LC_3 Logic Functioning bit
 (42 6)  (724 230)  (724 230)  LC_3 Logic Functioning bit
 (43 6)  (725 230)  (725 230)  LC_3 Logic Functioning bit
 (50 6)  (732 230)  (732 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 231)  (718 231)  LC_3 Logic Functioning bit
 (37 7)  (719 231)  (719 231)  LC_3 Logic Functioning bit
 (42 7)  (724 231)  (724 231)  LC_3 Logic Functioning bit
 (43 7)  (725 231)  (725 231)  LC_3 Logic Functioning bit
 (36 8)  (718 232)  (718 232)  LC_4 Logic Functioning bit
 (37 8)  (719 232)  (719 232)  LC_4 Logic Functioning bit
 (42 8)  (724 232)  (724 232)  LC_4 Logic Functioning bit
 (43 8)  (725 232)  (725 232)  LC_4 Logic Functioning bit
 (50 8)  (732 232)  (732 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 233)  (718 233)  LC_4 Logic Functioning bit
 (37 9)  (719 233)  (719 233)  LC_4 Logic Functioning bit
 (42 9)  (724 233)  (724 233)  LC_4 Logic Functioning bit
 (43 9)  (725 233)  (725 233)  LC_4 Logic Functioning bit
 (36 10)  (718 234)  (718 234)  LC_5 Logic Functioning bit
 (37 10)  (719 234)  (719 234)  LC_5 Logic Functioning bit
 (42 10)  (724 234)  (724 234)  LC_5 Logic Functioning bit
 (43 10)  (725 234)  (725 234)  LC_5 Logic Functioning bit
 (50 10)  (732 234)  (732 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 235)  (718 235)  LC_5 Logic Functioning bit
 (37 11)  (719 235)  (719 235)  LC_5 Logic Functioning bit
 (42 11)  (724 235)  (724 235)  LC_5 Logic Functioning bit
 (43 11)  (725 235)  (725 235)  LC_5 Logic Functioning bit
 (36 12)  (718 236)  (718 236)  LC_6 Logic Functioning bit
 (37 12)  (719 236)  (719 236)  LC_6 Logic Functioning bit
 (42 12)  (724 236)  (724 236)  LC_6 Logic Functioning bit
 (43 12)  (725 236)  (725 236)  LC_6 Logic Functioning bit
 (50 12)  (732 236)  (732 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 237)  (718 237)  LC_6 Logic Functioning bit
 (37 13)  (719 237)  (719 237)  LC_6 Logic Functioning bit
 (42 13)  (724 237)  (724 237)  LC_6 Logic Functioning bit
 (43 13)  (725 237)  (725 237)  LC_6 Logic Functioning bit
 (36 14)  (718 238)  (718 238)  LC_7 Logic Functioning bit
 (37 14)  (719 238)  (719 238)  LC_7 Logic Functioning bit
 (42 14)  (724 238)  (724 238)  LC_7 Logic Functioning bit
 (43 14)  (725 238)  (725 238)  LC_7 Logic Functioning bit
 (50 14)  (732 238)  (732 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 239)  (718 239)  LC_7 Logic Functioning bit
 (37 15)  (719 239)  (719 239)  LC_7 Logic Functioning bit
 (42 15)  (724 239)  (724 239)  LC_7 Logic Functioning bit
 (43 15)  (725 239)  (725 239)  LC_7 Logic Functioning bit


IpCon_Tile_0_13

 (36 0)  (36 208)  (36 208)  LC_0 Logic Functioning bit
 (37 0)  (37 208)  (37 208)  LC_0 Logic Functioning bit
 (42 0)  (42 208)  (42 208)  LC_0 Logic Functioning bit
 (43 0)  (43 208)  (43 208)  LC_0 Logic Functioning bit
 (50 0)  (50 208)  (50 208)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 209)  (36 209)  LC_0 Logic Functioning bit
 (37 1)  (37 209)  (37 209)  LC_0 Logic Functioning bit
 (42 1)  (42 209)  (42 209)  LC_0 Logic Functioning bit
 (43 1)  (43 209)  (43 209)  LC_0 Logic Functioning bit
 (36 2)  (36 210)  (36 210)  LC_1 Logic Functioning bit
 (37 2)  (37 210)  (37 210)  LC_1 Logic Functioning bit
 (42 2)  (42 210)  (42 210)  LC_1 Logic Functioning bit
 (43 2)  (43 210)  (43 210)  LC_1 Logic Functioning bit
 (50 2)  (50 210)  (50 210)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 211)  (36 211)  LC_1 Logic Functioning bit
 (37 3)  (37 211)  (37 211)  LC_1 Logic Functioning bit
 (42 3)  (42 211)  (42 211)  LC_1 Logic Functioning bit
 (43 3)  (43 211)  (43 211)  LC_1 Logic Functioning bit
 (36 4)  (36 212)  (36 212)  LC_2 Logic Functioning bit
 (37 4)  (37 212)  (37 212)  LC_2 Logic Functioning bit
 (42 4)  (42 212)  (42 212)  LC_2 Logic Functioning bit
 (43 4)  (43 212)  (43 212)  LC_2 Logic Functioning bit
 (50 4)  (50 212)  (50 212)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 213)  (36 213)  LC_2 Logic Functioning bit
 (37 5)  (37 213)  (37 213)  LC_2 Logic Functioning bit
 (42 5)  (42 213)  (42 213)  LC_2 Logic Functioning bit
 (43 5)  (43 213)  (43 213)  LC_2 Logic Functioning bit
 (36 6)  (36 214)  (36 214)  LC_3 Logic Functioning bit
 (37 6)  (37 214)  (37 214)  LC_3 Logic Functioning bit
 (42 6)  (42 214)  (42 214)  LC_3 Logic Functioning bit
 (43 6)  (43 214)  (43 214)  LC_3 Logic Functioning bit
 (50 6)  (50 214)  (50 214)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 215)  (36 215)  LC_3 Logic Functioning bit
 (37 7)  (37 215)  (37 215)  LC_3 Logic Functioning bit
 (42 7)  (42 215)  (42 215)  LC_3 Logic Functioning bit
 (43 7)  (43 215)  (43 215)  LC_3 Logic Functioning bit
 (36 8)  (36 216)  (36 216)  LC_4 Logic Functioning bit
 (37 8)  (37 216)  (37 216)  LC_4 Logic Functioning bit
 (42 8)  (42 216)  (42 216)  LC_4 Logic Functioning bit
 (43 8)  (43 216)  (43 216)  LC_4 Logic Functioning bit
 (50 8)  (50 216)  (50 216)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 217)  (36 217)  LC_4 Logic Functioning bit
 (37 9)  (37 217)  (37 217)  LC_4 Logic Functioning bit
 (42 9)  (42 217)  (42 217)  LC_4 Logic Functioning bit
 (43 9)  (43 217)  (43 217)  LC_4 Logic Functioning bit
 (36 10)  (36 218)  (36 218)  LC_5 Logic Functioning bit
 (37 10)  (37 218)  (37 218)  LC_5 Logic Functioning bit
 (42 10)  (42 218)  (42 218)  LC_5 Logic Functioning bit
 (43 10)  (43 218)  (43 218)  LC_5 Logic Functioning bit
 (50 10)  (50 218)  (50 218)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 219)  (36 219)  LC_5 Logic Functioning bit
 (37 11)  (37 219)  (37 219)  LC_5 Logic Functioning bit
 (42 11)  (42 219)  (42 219)  LC_5 Logic Functioning bit
 (43 11)  (43 219)  (43 219)  LC_5 Logic Functioning bit
 (36 12)  (36 220)  (36 220)  LC_6 Logic Functioning bit
 (37 12)  (37 220)  (37 220)  LC_6 Logic Functioning bit
 (42 12)  (42 220)  (42 220)  LC_6 Logic Functioning bit
 (43 12)  (43 220)  (43 220)  LC_6 Logic Functioning bit
 (50 12)  (50 220)  (50 220)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 221)  (36 221)  LC_6 Logic Functioning bit
 (37 13)  (37 221)  (37 221)  LC_6 Logic Functioning bit
 (42 13)  (42 221)  (42 221)  LC_6 Logic Functioning bit
 (43 13)  (43 221)  (43 221)  LC_6 Logic Functioning bit
 (36 14)  (36 222)  (36 222)  LC_7 Logic Functioning bit
 (37 14)  (37 222)  (37 222)  LC_7 Logic Functioning bit
 (42 14)  (42 222)  (42 222)  LC_7 Logic Functioning bit
 (43 14)  (43 222)  (43 222)  LC_7 Logic Functioning bit
 (50 14)  (50 222)  (50 222)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 223)  (36 223)  LC_7 Logic Functioning bit
 (37 15)  (37 223)  (37 223)  LC_7 Logic Functioning bit
 (42 15)  (42 223)  (42 223)  LC_7 Logic Functioning bit
 (43 15)  (43 223)  (43 223)  LC_7 Logic Functioning bit


RAM_Tile_10_13

 (3 0)  (535 208)  (535 208)  routing T_10_13.sp12_v_t_23 <X> T_10_13.sp12_v_b_0


IpCon_Tile_13_13

 (36 0)  (718 208)  (718 208)  LC_0 Logic Functioning bit
 (37 0)  (719 208)  (719 208)  LC_0 Logic Functioning bit
 (42 0)  (724 208)  (724 208)  LC_0 Logic Functioning bit
 (43 0)  (725 208)  (725 208)  LC_0 Logic Functioning bit
 (50 0)  (732 208)  (732 208)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 209)  (718 209)  LC_0 Logic Functioning bit
 (37 1)  (719 209)  (719 209)  LC_0 Logic Functioning bit
 (42 1)  (724 209)  (724 209)  LC_0 Logic Functioning bit
 (43 1)  (725 209)  (725 209)  LC_0 Logic Functioning bit
 (36 2)  (718 210)  (718 210)  LC_1 Logic Functioning bit
 (37 2)  (719 210)  (719 210)  LC_1 Logic Functioning bit
 (42 2)  (724 210)  (724 210)  LC_1 Logic Functioning bit
 (43 2)  (725 210)  (725 210)  LC_1 Logic Functioning bit
 (50 2)  (732 210)  (732 210)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 211)  (718 211)  LC_1 Logic Functioning bit
 (37 3)  (719 211)  (719 211)  LC_1 Logic Functioning bit
 (42 3)  (724 211)  (724 211)  LC_1 Logic Functioning bit
 (43 3)  (725 211)  (725 211)  LC_1 Logic Functioning bit
 (36 4)  (718 212)  (718 212)  LC_2 Logic Functioning bit
 (37 4)  (719 212)  (719 212)  LC_2 Logic Functioning bit
 (42 4)  (724 212)  (724 212)  LC_2 Logic Functioning bit
 (43 4)  (725 212)  (725 212)  LC_2 Logic Functioning bit
 (50 4)  (732 212)  (732 212)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 213)  (718 213)  LC_2 Logic Functioning bit
 (37 5)  (719 213)  (719 213)  LC_2 Logic Functioning bit
 (42 5)  (724 213)  (724 213)  LC_2 Logic Functioning bit
 (43 5)  (725 213)  (725 213)  LC_2 Logic Functioning bit
 (36 6)  (718 214)  (718 214)  LC_3 Logic Functioning bit
 (37 6)  (719 214)  (719 214)  LC_3 Logic Functioning bit
 (42 6)  (724 214)  (724 214)  LC_3 Logic Functioning bit
 (43 6)  (725 214)  (725 214)  LC_3 Logic Functioning bit
 (50 6)  (732 214)  (732 214)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 215)  (718 215)  LC_3 Logic Functioning bit
 (37 7)  (719 215)  (719 215)  LC_3 Logic Functioning bit
 (42 7)  (724 215)  (724 215)  LC_3 Logic Functioning bit
 (43 7)  (725 215)  (725 215)  LC_3 Logic Functioning bit
 (36 8)  (718 216)  (718 216)  LC_4 Logic Functioning bit
 (37 8)  (719 216)  (719 216)  LC_4 Logic Functioning bit
 (42 8)  (724 216)  (724 216)  LC_4 Logic Functioning bit
 (43 8)  (725 216)  (725 216)  LC_4 Logic Functioning bit
 (50 8)  (732 216)  (732 216)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 217)  (718 217)  LC_4 Logic Functioning bit
 (37 9)  (719 217)  (719 217)  LC_4 Logic Functioning bit
 (42 9)  (724 217)  (724 217)  LC_4 Logic Functioning bit
 (43 9)  (725 217)  (725 217)  LC_4 Logic Functioning bit
 (36 10)  (718 218)  (718 218)  LC_5 Logic Functioning bit
 (37 10)  (719 218)  (719 218)  LC_5 Logic Functioning bit
 (42 10)  (724 218)  (724 218)  LC_5 Logic Functioning bit
 (43 10)  (725 218)  (725 218)  LC_5 Logic Functioning bit
 (50 10)  (732 218)  (732 218)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 219)  (718 219)  LC_5 Logic Functioning bit
 (37 11)  (719 219)  (719 219)  LC_5 Logic Functioning bit
 (42 11)  (724 219)  (724 219)  LC_5 Logic Functioning bit
 (43 11)  (725 219)  (725 219)  LC_5 Logic Functioning bit
 (36 12)  (718 220)  (718 220)  LC_6 Logic Functioning bit
 (37 12)  (719 220)  (719 220)  LC_6 Logic Functioning bit
 (42 12)  (724 220)  (724 220)  LC_6 Logic Functioning bit
 (43 12)  (725 220)  (725 220)  LC_6 Logic Functioning bit
 (50 12)  (732 220)  (732 220)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 221)  (718 221)  LC_6 Logic Functioning bit
 (37 13)  (719 221)  (719 221)  LC_6 Logic Functioning bit
 (42 13)  (724 221)  (724 221)  LC_6 Logic Functioning bit
 (43 13)  (725 221)  (725 221)  LC_6 Logic Functioning bit
 (36 14)  (718 222)  (718 222)  LC_7 Logic Functioning bit
 (37 14)  (719 222)  (719 222)  LC_7 Logic Functioning bit
 (42 14)  (724 222)  (724 222)  LC_7 Logic Functioning bit
 (43 14)  (725 222)  (725 222)  LC_7 Logic Functioning bit
 (50 14)  (732 222)  (732 222)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 223)  (718 223)  LC_7 Logic Functioning bit
 (37 15)  (719 223)  (719 223)  LC_7 Logic Functioning bit
 (42 15)  (724 223)  (724 223)  LC_7 Logic Functioning bit
 (43 15)  (725 223)  (725 223)  LC_7 Logic Functioning bit


IpCon_Tile_0_12

 (36 0)  (36 192)  (36 192)  LC_0 Logic Functioning bit
 (37 0)  (37 192)  (37 192)  LC_0 Logic Functioning bit
 (42 0)  (42 192)  (42 192)  LC_0 Logic Functioning bit
 (43 0)  (43 192)  (43 192)  LC_0 Logic Functioning bit
 (50 0)  (50 192)  (50 192)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 193)  (36 193)  LC_0 Logic Functioning bit
 (37 1)  (37 193)  (37 193)  LC_0 Logic Functioning bit
 (42 1)  (42 193)  (42 193)  LC_0 Logic Functioning bit
 (43 1)  (43 193)  (43 193)  LC_0 Logic Functioning bit
 (36 2)  (36 194)  (36 194)  LC_1 Logic Functioning bit
 (37 2)  (37 194)  (37 194)  LC_1 Logic Functioning bit
 (42 2)  (42 194)  (42 194)  LC_1 Logic Functioning bit
 (43 2)  (43 194)  (43 194)  LC_1 Logic Functioning bit
 (50 2)  (50 194)  (50 194)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 195)  (36 195)  LC_1 Logic Functioning bit
 (37 3)  (37 195)  (37 195)  LC_1 Logic Functioning bit
 (42 3)  (42 195)  (42 195)  LC_1 Logic Functioning bit
 (43 3)  (43 195)  (43 195)  LC_1 Logic Functioning bit
 (36 4)  (36 196)  (36 196)  LC_2 Logic Functioning bit
 (37 4)  (37 196)  (37 196)  LC_2 Logic Functioning bit
 (42 4)  (42 196)  (42 196)  LC_2 Logic Functioning bit
 (43 4)  (43 196)  (43 196)  LC_2 Logic Functioning bit
 (50 4)  (50 196)  (50 196)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 197)  (36 197)  LC_2 Logic Functioning bit
 (37 5)  (37 197)  (37 197)  LC_2 Logic Functioning bit
 (42 5)  (42 197)  (42 197)  LC_2 Logic Functioning bit
 (43 5)  (43 197)  (43 197)  LC_2 Logic Functioning bit
 (36 6)  (36 198)  (36 198)  LC_3 Logic Functioning bit
 (37 6)  (37 198)  (37 198)  LC_3 Logic Functioning bit
 (42 6)  (42 198)  (42 198)  LC_3 Logic Functioning bit
 (43 6)  (43 198)  (43 198)  LC_3 Logic Functioning bit
 (50 6)  (50 198)  (50 198)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 199)  (36 199)  LC_3 Logic Functioning bit
 (37 7)  (37 199)  (37 199)  LC_3 Logic Functioning bit
 (42 7)  (42 199)  (42 199)  LC_3 Logic Functioning bit
 (43 7)  (43 199)  (43 199)  LC_3 Logic Functioning bit
 (36 8)  (36 200)  (36 200)  LC_4 Logic Functioning bit
 (37 8)  (37 200)  (37 200)  LC_4 Logic Functioning bit
 (42 8)  (42 200)  (42 200)  LC_4 Logic Functioning bit
 (43 8)  (43 200)  (43 200)  LC_4 Logic Functioning bit
 (50 8)  (50 200)  (50 200)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 201)  (36 201)  LC_4 Logic Functioning bit
 (37 9)  (37 201)  (37 201)  LC_4 Logic Functioning bit
 (42 9)  (42 201)  (42 201)  LC_4 Logic Functioning bit
 (43 9)  (43 201)  (43 201)  LC_4 Logic Functioning bit
 (36 10)  (36 202)  (36 202)  LC_5 Logic Functioning bit
 (37 10)  (37 202)  (37 202)  LC_5 Logic Functioning bit
 (42 10)  (42 202)  (42 202)  LC_5 Logic Functioning bit
 (43 10)  (43 202)  (43 202)  LC_5 Logic Functioning bit
 (50 10)  (50 202)  (50 202)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 203)  (36 203)  LC_5 Logic Functioning bit
 (37 11)  (37 203)  (37 203)  LC_5 Logic Functioning bit
 (42 11)  (42 203)  (42 203)  LC_5 Logic Functioning bit
 (43 11)  (43 203)  (43 203)  LC_5 Logic Functioning bit
 (36 12)  (36 204)  (36 204)  LC_6 Logic Functioning bit
 (37 12)  (37 204)  (37 204)  LC_6 Logic Functioning bit
 (42 12)  (42 204)  (42 204)  LC_6 Logic Functioning bit
 (43 12)  (43 204)  (43 204)  LC_6 Logic Functioning bit
 (50 12)  (50 204)  (50 204)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 205)  (36 205)  LC_6 Logic Functioning bit
 (37 13)  (37 205)  (37 205)  LC_6 Logic Functioning bit
 (42 13)  (42 205)  (42 205)  LC_6 Logic Functioning bit
 (43 13)  (43 205)  (43 205)  LC_6 Logic Functioning bit
 (36 14)  (36 206)  (36 206)  LC_7 Logic Functioning bit
 (37 14)  (37 206)  (37 206)  LC_7 Logic Functioning bit
 (42 14)  (42 206)  (42 206)  LC_7 Logic Functioning bit
 (43 14)  (43 206)  (43 206)  LC_7 Logic Functioning bit
 (50 14)  (50 206)  (50 206)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 207)  (36 207)  LC_7 Logic Functioning bit
 (37 15)  (37 207)  (37 207)  LC_7 Logic Functioning bit
 (42 15)  (42 207)  (42 207)  LC_7 Logic Functioning bit
 (43 15)  (43 207)  (43 207)  LC_7 Logic Functioning bit


IpCon_Tile_13_12

 (36 0)  (718 192)  (718 192)  LC_0 Logic Functioning bit
 (37 0)  (719 192)  (719 192)  LC_0 Logic Functioning bit
 (42 0)  (724 192)  (724 192)  LC_0 Logic Functioning bit
 (43 0)  (725 192)  (725 192)  LC_0 Logic Functioning bit
 (50 0)  (732 192)  (732 192)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 193)  (718 193)  LC_0 Logic Functioning bit
 (37 1)  (719 193)  (719 193)  LC_0 Logic Functioning bit
 (42 1)  (724 193)  (724 193)  LC_0 Logic Functioning bit
 (43 1)  (725 193)  (725 193)  LC_0 Logic Functioning bit
 (36 2)  (718 194)  (718 194)  LC_1 Logic Functioning bit
 (37 2)  (719 194)  (719 194)  LC_1 Logic Functioning bit
 (42 2)  (724 194)  (724 194)  LC_1 Logic Functioning bit
 (43 2)  (725 194)  (725 194)  LC_1 Logic Functioning bit
 (50 2)  (732 194)  (732 194)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 195)  (718 195)  LC_1 Logic Functioning bit
 (37 3)  (719 195)  (719 195)  LC_1 Logic Functioning bit
 (42 3)  (724 195)  (724 195)  LC_1 Logic Functioning bit
 (43 3)  (725 195)  (725 195)  LC_1 Logic Functioning bit
 (36 4)  (718 196)  (718 196)  LC_2 Logic Functioning bit
 (37 4)  (719 196)  (719 196)  LC_2 Logic Functioning bit
 (42 4)  (724 196)  (724 196)  LC_2 Logic Functioning bit
 (43 4)  (725 196)  (725 196)  LC_2 Logic Functioning bit
 (50 4)  (732 196)  (732 196)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 197)  (718 197)  LC_2 Logic Functioning bit
 (37 5)  (719 197)  (719 197)  LC_2 Logic Functioning bit
 (42 5)  (724 197)  (724 197)  LC_2 Logic Functioning bit
 (43 5)  (725 197)  (725 197)  LC_2 Logic Functioning bit
 (36 6)  (718 198)  (718 198)  LC_3 Logic Functioning bit
 (37 6)  (719 198)  (719 198)  LC_3 Logic Functioning bit
 (42 6)  (724 198)  (724 198)  LC_3 Logic Functioning bit
 (43 6)  (725 198)  (725 198)  LC_3 Logic Functioning bit
 (50 6)  (732 198)  (732 198)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 199)  (718 199)  LC_3 Logic Functioning bit
 (37 7)  (719 199)  (719 199)  LC_3 Logic Functioning bit
 (42 7)  (724 199)  (724 199)  LC_3 Logic Functioning bit
 (43 7)  (725 199)  (725 199)  LC_3 Logic Functioning bit
 (36 8)  (718 200)  (718 200)  LC_4 Logic Functioning bit
 (37 8)  (719 200)  (719 200)  LC_4 Logic Functioning bit
 (42 8)  (724 200)  (724 200)  LC_4 Logic Functioning bit
 (43 8)  (725 200)  (725 200)  LC_4 Logic Functioning bit
 (50 8)  (732 200)  (732 200)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 201)  (718 201)  LC_4 Logic Functioning bit
 (37 9)  (719 201)  (719 201)  LC_4 Logic Functioning bit
 (42 9)  (724 201)  (724 201)  LC_4 Logic Functioning bit
 (43 9)  (725 201)  (725 201)  LC_4 Logic Functioning bit
 (36 10)  (718 202)  (718 202)  LC_5 Logic Functioning bit
 (37 10)  (719 202)  (719 202)  LC_5 Logic Functioning bit
 (42 10)  (724 202)  (724 202)  LC_5 Logic Functioning bit
 (43 10)  (725 202)  (725 202)  LC_5 Logic Functioning bit
 (50 10)  (732 202)  (732 202)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 203)  (718 203)  LC_5 Logic Functioning bit
 (37 11)  (719 203)  (719 203)  LC_5 Logic Functioning bit
 (42 11)  (724 203)  (724 203)  LC_5 Logic Functioning bit
 (43 11)  (725 203)  (725 203)  LC_5 Logic Functioning bit
 (36 12)  (718 204)  (718 204)  LC_6 Logic Functioning bit
 (37 12)  (719 204)  (719 204)  LC_6 Logic Functioning bit
 (42 12)  (724 204)  (724 204)  LC_6 Logic Functioning bit
 (43 12)  (725 204)  (725 204)  LC_6 Logic Functioning bit
 (50 12)  (732 204)  (732 204)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 205)  (718 205)  LC_6 Logic Functioning bit
 (37 13)  (719 205)  (719 205)  LC_6 Logic Functioning bit
 (42 13)  (724 205)  (724 205)  LC_6 Logic Functioning bit
 (43 13)  (725 205)  (725 205)  LC_6 Logic Functioning bit
 (36 14)  (718 206)  (718 206)  LC_7 Logic Functioning bit
 (37 14)  (719 206)  (719 206)  LC_7 Logic Functioning bit
 (42 14)  (724 206)  (724 206)  LC_7 Logic Functioning bit
 (43 14)  (725 206)  (725 206)  LC_7 Logic Functioning bit
 (50 14)  (732 206)  (732 206)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 207)  (718 207)  LC_7 Logic Functioning bit
 (37 15)  (719 207)  (719 207)  LC_7 Logic Functioning bit
 (42 15)  (724 207)  (724 207)  LC_7 Logic Functioning bit
 (43 15)  (725 207)  (725 207)  LC_7 Logic Functioning bit


LogicTile_0_11

 (8 7)  (8 183)  (8 183)  routing T_0_11.sp4_v_b_1 <X> T_0_11.sp4_v_t_41
 (10 7)  (10 183)  (10 183)  routing T_0_11.sp4_v_b_1 <X> T_0_11.sp4_v_t_41
 (3 14)  (3 190)  (3 190)  routing T_0_11.sp12_v_b_1 <X> T_0_11.sp12_v_t_22


LogicTile_1_11



LogicTile_2_11



RAM_Tile_3_11



LogicTile_4_11



LogicTile_5_11



LogicTile_6_11



LogicTile_7_11



LogicTile_8_11



LogicTile_9_11



RAM_Tile_10_11



LogicTile_11_11



LogicTile_12_11



LogicTile_13_11



LogicTile_0_10

 (19 1)  (19 161)  (19 161)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (36 6)  (36 166)  (36 166)  LC_3 Logic Functioning bit
 (37 6)  (37 166)  (37 166)  LC_3 Logic Functioning bit
 (38 6)  (38 166)  (38 166)  LC_3 Logic Functioning bit
 (39 6)  (39 166)  (39 166)  LC_3 Logic Functioning bit
 (40 6)  (40 166)  (40 166)  LC_3 Logic Functioning bit
 (41 6)  (41 166)  (41 166)  LC_3 Logic Functioning bit
 (42 6)  (42 166)  (42 166)  LC_3 Logic Functioning bit
 (43 6)  (43 166)  (43 166)  LC_3 Logic Functioning bit
 (51 6)  (51 166)  (51 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (52 166)  (52 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (36 167)  (36 167)  LC_3 Logic Functioning bit
 (37 7)  (37 167)  (37 167)  LC_3 Logic Functioning bit
 (38 7)  (38 167)  (38 167)  LC_3 Logic Functioning bit
 (39 7)  (39 167)  (39 167)  LC_3 Logic Functioning bit
 (40 7)  (40 167)  (40 167)  LC_3 Logic Functioning bit
 (41 7)  (41 167)  (41 167)  LC_3 Logic Functioning bit
 (42 7)  (42 167)  (42 167)  LC_3 Logic Functioning bit
 (43 7)  (43 167)  (43 167)  LC_3 Logic Functioning bit
 (7 12)  (7 172)  (7 172)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_1_10

 (7 12)  (61 172)  (61 172)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_2_10



RAM_Tile_3_10



LogicTile_4_10



LogicTile_5_10



LogicTile_6_10



LogicTile_7_10



LogicTile_8_10



LogicTile_9_10



RAM_Tile_10_10



LogicTile_11_10



LogicTile_12_10



LogicTile_13_10



LogicTile_0_9

 (3 6)  (3 150)  (3 150)  routing T_0_9.sp12_v_b_0 <X> T_0_9.sp12_v_t_23
 (3 12)  (3 156)  (3 156)  routing T_0_9.sp12_v_t_22 <X> T_0_9.sp12_h_r_1


LogicTile_12_9

 (3 9)  (631 153)  (631 153)  routing T_12_9.sp12_h_l_22 <X> T_12_9.sp12_v_b_1


LogicTile_0_7

 (27 0)  (27 112)  (27 112)  routing T_0_7.lc_trk_g1_0 <X> T_0_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (29 112)  (29 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (31 112)  (31 112)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (32 112)  (32 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (33 112)  (33 112)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (34 112)  (34 112)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_logic_cluster/lc_0/in_3
 (37 0)  (37 112)  (37 112)  LC_0 Logic Functioning bit
 (39 0)  (39 112)  (39 112)  LC_0 Logic Functioning bit
 (41 0)  (41 112)  (41 112)  LC_0 Logic Functioning bit
 (43 0)  (43 112)  (43 112)  LC_0 Logic Functioning bit
 (45 0)  (45 112)  (45 112)  LC_0 Logic Functioning bit
 (52 0)  (52 112)  (52 112)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (26 113)  (26 113)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (28 113)  (28 113)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (29 113)  (29 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (31 113)  (31 113)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_logic_cluster/lc_0/in_3
 (41 1)  (41 113)  (41 113)  LC_0 Logic Functioning bit
 (43 1)  (43 113)  (43 113)  LC_0 Logic Functioning bit
 (1 2)  (1 114)  (1 114)  routing T_0_7.glb_netwk_5 <X> T_0_7.wire_logic_cluster/lc_7/clk
 (2 2)  (2 114)  (2 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (26 114)  (26 114)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_logic_cluster/lc_1/in_0
 (32 2)  (32 114)  (32 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (33 114)  (33 114)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_logic_cluster/lc_1/in_3
 (39 2)  (39 114)  (39 114)  LC_1 Logic Functioning bit
 (42 2)  (42 114)  (42 114)  LC_1 Logic Functioning bit
 (43 2)  (43 114)  (43 114)  LC_1 Logic Functioning bit
 (45 2)  (45 114)  (45 114)  LC_1 Logic Functioning bit
 (52 2)  (52 114)  (52 114)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (0 115)  (0 115)  routing T_0_7.glb_netwk_5 <X> T_0_7.wire_logic_cluster/lc_7/clk
 (15 3)  (15 115)  (15 115)  routing T_0_7.bot_op_4 <X> T_0_7.lc_trk_g0_4
 (17 3)  (17 115)  (17 115)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (26 115)  (26 115)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (27 115)  (27 115)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (28 115)  (28 115)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (29 115)  (29 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (31 115)  (31 115)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (32 115)  (32 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (34 115)  (34 115)  routing T_0_7.lc_trk_g1_0 <X> T_0_7.input_2_1
 (38 3)  (38 115)  (38 115)  LC_1 Logic Functioning bit
 (42 3)  (42 115)  (42 115)  LC_1 Logic Functioning bit
 (43 3)  (43 115)  (43 115)  LC_1 Logic Functioning bit
 (0 4)  (0 116)  (0 116)  routing T_0_7.lc_trk_g3_3 <X> T_0_7.wire_logic_cluster/lc_7/cen
 (1 4)  (1 116)  (1 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (14 116)  (14 116)  routing T_0_7.sp4_v_b_8 <X> T_0_7.lc_trk_g1_0
 (0 5)  (0 117)  (0 117)  routing T_0_7.lc_trk_g3_3 <X> T_0_7.wire_logic_cluster/lc_7/cen
 (1 5)  (1 117)  (1 117)  routing T_0_7.lc_trk_g3_3 <X> T_0_7.wire_logic_cluster/lc_7/cen
 (14 5)  (14 117)  (14 117)  routing T_0_7.sp4_v_b_8 <X> T_0_7.lc_trk_g1_0
 (16 5)  (16 117)  (16 117)  routing T_0_7.sp4_v_b_8 <X> T_0_7.lc_trk_g1_0
 (17 5)  (17 117)  (17 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 9)  (22 121)  (22 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (21 12)  (21 124)  (21 124)  routing T_0_7.sp4_v_t_22 <X> T_0_7.lc_trk_g3_3
 (22 12)  (22 124)  (22 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (23 124)  (23 124)  routing T_0_7.sp4_v_t_22 <X> T_0_7.lc_trk_g3_3
 (21 13)  (21 125)  (21 125)  routing T_0_7.sp4_v_t_22 <X> T_0_7.lc_trk_g3_3
 (1 14)  (1 126)  (1 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1 127)  (1 127)  routing T_0_7.lc_trk_g0_4 <X> T_0_7.wire_logic_cluster/lc_7/s_r
 (22 15)  (22 127)  (22 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_1_7

 (27 0)  (81 112)  (81 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 112)  (82 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 112)  (83 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 112)  (86 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 112)  (90 112)  LC_0 Logic Functioning bit
 (39 0)  (93 112)  (93 112)  LC_0 Logic Functioning bit
 (41 0)  (95 112)  (95 112)  LC_0 Logic Functioning bit
 (42 0)  (96 112)  (96 112)  LC_0 Logic Functioning bit
 (44 0)  (98 112)  (98 112)  LC_0 Logic Functioning bit
 (45 0)  (99 112)  (99 112)  LC_0 Logic Functioning bit
 (36 1)  (90 113)  (90 113)  LC_0 Logic Functioning bit
 (39 1)  (93 113)  (93 113)  LC_0 Logic Functioning bit
 (41 1)  (95 113)  (95 113)  LC_0 Logic Functioning bit
 (42 1)  (96 113)  (96 113)  LC_0 Logic Functioning bit
 (49 1)  (103 113)  (103 113)  Carry_In_Mux bit 

 (1 2)  (55 114)  (55 114)  routing T_1_7.glb_netwk_5 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (56 114)  (56 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (81 114)  (81 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 114)  (82 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 114)  (83 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 114)  (86 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 114)  (90 114)  LC_1 Logic Functioning bit
 (39 2)  (93 114)  (93 114)  LC_1 Logic Functioning bit
 (41 2)  (95 114)  (95 114)  LC_1 Logic Functioning bit
 (42 2)  (96 114)  (96 114)  LC_1 Logic Functioning bit
 (44 2)  (98 114)  (98 114)  LC_1 Logic Functioning bit
 (45 2)  (99 114)  (99 114)  LC_1 Logic Functioning bit
 (0 3)  (54 115)  (54 115)  routing T_1_7.glb_netwk_5 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (36 3)  (90 115)  (90 115)  LC_1 Logic Functioning bit
 (39 3)  (93 115)  (93 115)  LC_1 Logic Functioning bit
 (41 3)  (95 115)  (95 115)  LC_1 Logic Functioning bit
 (42 3)  (96 115)  (96 115)  LC_1 Logic Functioning bit
 (27 4)  (81 116)  (81 116)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 116)  (82 116)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 116)  (83 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 116)  (86 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 116)  (90 116)  LC_2 Logic Functioning bit
 (39 4)  (93 116)  (93 116)  LC_2 Logic Functioning bit
 (41 4)  (95 116)  (95 116)  LC_2 Logic Functioning bit
 (42 4)  (96 116)  (96 116)  LC_2 Logic Functioning bit
 (45 4)  (99 116)  (99 116)  LC_2 Logic Functioning bit
 (30 5)  (84 117)  (84 117)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (36 5)  (90 117)  (90 117)  LC_2 Logic Functioning bit
 (39 5)  (93 117)  (93 117)  LC_2 Logic Functioning bit
 (41 5)  (95 117)  (95 117)  LC_2 Logic Functioning bit
 (42 5)  (96 117)  (96 117)  LC_2 Logic Functioning bit
 (48 5)  (102 117)  (102 117)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 10)  (68 122)  (68 122)  routing T_1_7.sp4_h_r_44 <X> T_1_7.lc_trk_g2_4
 (14 11)  (68 123)  (68 123)  routing T_1_7.sp4_h_r_44 <X> T_1_7.lc_trk_g2_4
 (15 11)  (69 123)  (69 123)  routing T_1_7.sp4_h_r_44 <X> T_1_7.lc_trk_g2_4
 (16 11)  (70 123)  (70 123)  routing T_1_7.sp4_h_r_44 <X> T_1_7.lc_trk_g2_4
 (17 11)  (71 123)  (71 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 12)  (68 124)  (68 124)  routing T_1_7.wire_logic_cluster/lc_0/out <X> T_1_7.lc_trk_g3_0
 (17 12)  (71 124)  (71 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 124)  (72 124)  routing T_1_7.wire_logic_cluster/lc_1/out <X> T_1_7.lc_trk_g3_1
 (25 12)  (79 124)  (79 124)  routing T_1_7.wire_logic_cluster/lc_2/out <X> T_1_7.lc_trk_g3_2
 (17 13)  (71 125)  (71 125)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (76 125)  (76 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (54 126)  (54 126)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 126)  (55 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (55 127)  (55 127)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_7/s_r


LogicTile_2_7

 (5 14)  (113 126)  (113 126)  routing T_2_7.sp4_v_b_9 <X> T_2_7.sp4_h_l_44


LogicTile_0_6

 (27 0)  (27 96)  (27 96)  routing T_0_6.lc_trk_g3_2 <X> T_0_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (28 96)  (28 96)  routing T_0_6.lc_trk_g3_2 <X> T_0_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (29 96)  (29 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (32 96)  (32 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (33 96)  (33 96)  routing T_0_6.lc_trk_g2_3 <X> T_0_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (36 96)  (36 96)  LC_0 Logic Functioning bit
 (38 0)  (38 96)  (38 96)  LC_0 Logic Functioning bit
 (22 1)  (22 97)  (22 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (25 97)  (25 97)  routing T_0_6.sp4_r_v_b_33 <X> T_0_6.lc_trk_g0_2
 (27 1)  (27 97)  (27 97)  routing T_0_6.lc_trk_g3_1 <X> T_0_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (28 97)  (28 97)  routing T_0_6.lc_trk_g3_1 <X> T_0_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (29 97)  (29 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (30 97)  (30 97)  routing T_0_6.lc_trk_g3_2 <X> T_0_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (31 97)  (31 97)  routing T_0_6.lc_trk_g2_3 <X> T_0_6.wire_logic_cluster/lc_0/in_3
 (1 2)  (1 98)  (1 98)  routing T_0_6.glb_netwk_5 <X> T_0_6.wire_logic_cluster/lc_7/clk
 (2 2)  (2 98)  (2 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (14 98)  (14 98)  routing T_0_6.bnr_op_4 <X> T_0_6.lc_trk_g0_4
 (26 2)  (26 98)  (26 98)  routing T_0_6.lc_trk_g3_4 <X> T_0_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (27 98)  (27 98)  routing T_0_6.lc_trk_g3_5 <X> T_0_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (28 98)  (28 98)  routing T_0_6.lc_trk_g3_5 <X> T_0_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (29 98)  (29 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (30 98)  (30 98)  routing T_0_6.lc_trk_g3_5 <X> T_0_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (32 98)  (32 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (34 98)  (34 98)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (36 98)  (36 98)  LC_1 Logic Functioning bit
 (38 2)  (38 98)  (38 98)  LC_1 Logic Functioning bit
 (50 2)  (50 98)  (50 98)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (0 99)  (0 99)  routing T_0_6.glb_netwk_5 <X> T_0_6.wire_logic_cluster/lc_7/clk
 (14 3)  (14 99)  (14 99)  routing T_0_6.bnr_op_4 <X> T_0_6.lc_trk_g0_4
 (17 3)  (17 99)  (17 99)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (27 99)  (27 99)  routing T_0_6.lc_trk_g3_4 <X> T_0_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (28 99)  (28 99)  routing T_0_6.lc_trk_g3_4 <X> T_0_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (29 99)  (29 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (31 99)  (31 99)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (36 99)  (36 99)  LC_1 Logic Functioning bit
 (0 4)  (0 100)  (0 100)  routing T_0_6.lc_trk_g2_2 <X> T_0_6.wire_logic_cluster/lc_7/cen
 (1 4)  (1 100)  (1 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (17 100)  (17 100)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (18 100)  (18 100)  routing T_0_6.bnr_op_1 <X> T_0_6.lc_trk_g1_1
 (21 4)  (21 100)  (21 100)  routing T_0_6.wire_logic_cluster/lc_3/out <X> T_0_6.lc_trk_g1_3
 (22 4)  (22 100)  (22 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (25 100)  (25 100)  routing T_0_6.wire_logic_cluster/lc_2/out <X> T_0_6.lc_trk_g1_2
 (27 4)  (27 100)  (27 100)  routing T_0_6.lc_trk_g3_0 <X> T_0_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (28 100)  (28 100)  routing T_0_6.lc_trk_g3_0 <X> T_0_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (29 100)  (29 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (32 100)  (32 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (33 100)  (33 100)  routing T_0_6.lc_trk_g2_1 <X> T_0_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (36 100)  (36 100)  LC_2 Logic Functioning bit
 (37 4)  (37 100)  (37 100)  LC_2 Logic Functioning bit
 (38 4)  (38 100)  (38 100)  LC_2 Logic Functioning bit
 (41 4)  (41 100)  (41 100)  LC_2 Logic Functioning bit
 (43 4)  (43 100)  (43 100)  LC_2 Logic Functioning bit
 (46 4)  (46 100)  (46 100)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (50 100)  (50 100)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1 101)  (1 101)  routing T_0_6.lc_trk_g2_2 <X> T_0_6.wire_logic_cluster/lc_7/cen
 (15 5)  (15 101)  (15 101)  routing T_0_6.bot_op_0 <X> T_0_6.lc_trk_g1_0
 (17 5)  (17 101)  (17 101)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (18 101)  (18 101)  routing T_0_6.bnr_op_1 <X> T_0_6.lc_trk_g1_1
 (22 5)  (22 101)  (22 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (26 101)  (26 101)  routing T_0_6.lc_trk_g0_2 <X> T_0_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (29 101)  (29 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (36 101)  (36 101)  LC_2 Logic Functioning bit
 (37 5)  (37 101)  (37 101)  LC_2 Logic Functioning bit
 (38 5)  (38 101)  (38 101)  LC_2 Logic Functioning bit
 (39 5)  (39 101)  (39 101)  LC_2 Logic Functioning bit
 (40 5)  (40 101)  (40 101)  LC_2 Logic Functioning bit
 (42 5)  (42 101)  (42 101)  LC_2 Logic Functioning bit
 (15 6)  (15 102)  (15 102)  routing T_0_6.sp4_h_r_21 <X> T_0_6.lc_trk_g1_5
 (16 6)  (16 102)  (16 102)  routing T_0_6.sp4_h_r_21 <X> T_0_6.lc_trk_g1_5
 (17 6)  (17 102)  (17 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (18 102)  (18 102)  routing T_0_6.sp4_h_r_21 <X> T_0_6.lc_trk_g1_5
 (21 6)  (21 102)  (21 102)  routing T_0_6.bnr_op_7 <X> T_0_6.lc_trk_g1_7
 (22 6)  (22 102)  (22 102)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (28 102)  (28 102)  routing T_0_6.lc_trk_g2_6 <X> T_0_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (29 102)  (29 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (30 102)  (30 102)  routing T_0_6.lc_trk_g2_6 <X> T_0_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (31 102)  (31 102)  routing T_0_6.lc_trk_g3_7 <X> T_0_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (32 102)  (32 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (33 102)  (33 102)  routing T_0_6.lc_trk_g3_7 <X> T_0_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (34 102)  (34 102)  routing T_0_6.lc_trk_g3_7 <X> T_0_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (36 102)  (36 102)  LC_3 Logic Functioning bit
 (38 6)  (38 102)  (38 102)  LC_3 Logic Functioning bit
 (46 6)  (46 102)  (46 102)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (18 103)  (18 103)  routing T_0_6.sp4_h_r_21 <X> T_0_6.lc_trk_g1_5
 (21 7)  (21 103)  (21 103)  routing T_0_6.bnr_op_7 <X> T_0_6.lc_trk_g1_7
 (30 7)  (30 103)  (30 103)  routing T_0_6.lc_trk_g2_6 <X> T_0_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (31 103)  (31 103)  routing T_0_6.lc_trk_g3_7 <X> T_0_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (36 103)  (36 103)  LC_3 Logic Functioning bit
 (38 7)  (38 103)  (38 103)  LC_3 Logic Functioning bit
 (15 8)  (15 104)  (15 104)  routing T_0_6.tnr_op_1 <X> T_0_6.lc_trk_g2_1
 (17 8)  (17 104)  (17 104)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (21 104)  (21 104)  routing T_0_6.rgt_op_3 <X> T_0_6.lc_trk_g2_3
 (22 8)  (22 104)  (22 104)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (24 104)  (24 104)  routing T_0_6.rgt_op_3 <X> T_0_6.lc_trk_g2_3
 (25 8)  (25 104)  (25 104)  routing T_0_6.sp4_h_r_42 <X> T_0_6.lc_trk_g2_2
 (26 8)  (26 104)  (26 104)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_logic_cluster/lc_4/in_0
 (32 8)  (32 104)  (32 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (34 104)  (34 104)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (36 104)  (36 104)  LC_4 Logic Functioning bit
 (37 8)  (37 104)  (37 104)  LC_4 Logic Functioning bit
 (38 8)  (38 104)  (38 104)  LC_4 Logic Functioning bit
 (39 8)  (39 104)  (39 104)  LC_4 Logic Functioning bit
 (40 8)  (40 104)  (40 104)  LC_4 Logic Functioning bit
 (42 8)  (42 104)  (42 104)  LC_4 Logic Functioning bit
 (22 9)  (22 105)  (22 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (23 105)  (23 105)  routing T_0_6.sp4_h_r_42 <X> T_0_6.lc_trk_g2_2
 (24 9)  (24 105)  (24 105)  routing T_0_6.sp4_h_r_42 <X> T_0_6.lc_trk_g2_2
 (25 9)  (25 105)  (25 105)  routing T_0_6.sp4_h_r_42 <X> T_0_6.lc_trk_g2_2
 (27 9)  (27 105)  (27 105)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (29 105)  (29 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (31 105)  (31 105)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_logic_cluster/lc_4/in_3
 (36 9)  (36 105)  (36 105)  LC_4 Logic Functioning bit
 (37 9)  (37 105)  (37 105)  LC_4 Logic Functioning bit
 (38 9)  (38 105)  (38 105)  LC_4 Logic Functioning bit
 (39 9)  (39 105)  (39 105)  LC_4 Logic Functioning bit
 (41 9)  (41 105)  (41 105)  LC_4 Logic Functioning bit
 (43 9)  (43 105)  (43 105)  LC_4 Logic Functioning bit
 (25 10)  (25 106)  (25 106)  routing T_0_6.rgt_op_6 <X> T_0_6.lc_trk_g2_6
 (27 10)  (27 106)  (27 106)  routing T_0_6.lc_trk_g1_1 <X> T_0_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (29 106)  (29 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (31 106)  (31 106)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (32 106)  (32 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (34 106)  (34 106)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_logic_cluster/lc_5/in_3
 (39 10)  (39 106)  (39 106)  LC_5 Logic Functioning bit
 (45 10)  (45 106)  (45 106)  LC_5 Logic Functioning bit
 (50 10)  (50 106)  (50 106)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (52 106)  (52 106)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (22 107)  (22 107)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (24 107)  (24 107)  routing T_0_6.rgt_op_6 <X> T_0_6.lc_trk_g2_6
 (27 11)  (27 107)  (27 107)  routing T_0_6.lc_trk_g1_0 <X> T_0_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (29 107)  (29 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (31 107)  (31 107)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_logic_cluster/lc_5/in_3
 (38 11)  (38 107)  (38 107)  LC_5 Logic Functioning bit
 (39 11)  (39 107)  (39 107)  LC_5 Logic Functioning bit
 (15 12)  (15 108)  (15 108)  routing T_0_6.rgt_op_1 <X> T_0_6.lc_trk_g3_1
 (17 12)  (17 108)  (17 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (18 108)  (18 108)  routing T_0_6.rgt_op_1 <X> T_0_6.lc_trk_g3_1
 (25 12)  (25 108)  (25 108)  routing T_0_6.rgt_op_2 <X> T_0_6.lc_trk_g3_2
 (15 13)  (15 109)  (15 109)  routing T_0_6.tnr_op_0 <X> T_0_6.lc_trk_g3_0
 (17 13)  (17 109)  (17 109)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (22 109)  (22 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (24 109)  (24 109)  routing T_0_6.rgt_op_2 <X> T_0_6.lc_trk_g3_2
 (14 14)  (14 110)  (14 110)  routing T_0_6.rgt_op_4 <X> T_0_6.lc_trk_g3_4
 (15 14)  (15 110)  (15 110)  routing T_0_6.rgt_op_5 <X> T_0_6.lc_trk_g3_5
 (17 14)  (17 110)  (17 110)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (18 110)  (18 110)  routing T_0_6.rgt_op_5 <X> T_0_6.lc_trk_g3_5
 (21 14)  (21 110)  (21 110)  routing T_0_6.rgt_op_7 <X> T_0_6.lc_trk_g3_7
 (22 14)  (22 110)  (22 110)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (24 110)  (24 110)  routing T_0_6.rgt_op_7 <X> T_0_6.lc_trk_g3_7
 (27 14)  (27 110)  (27 110)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (29 110)  (29 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (30 110)  (30 110)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (31 110)  (31 110)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (32 110)  (32 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (36 110)  (36 110)  LC_7 Logic Functioning bit
 (37 14)  (37 110)  (37 110)  LC_7 Logic Functioning bit
 (38 14)  (38 110)  (38 110)  LC_7 Logic Functioning bit
 (39 14)  (39 110)  (39 110)  LC_7 Logic Functioning bit
 (40 14)  (40 110)  (40 110)  LC_7 Logic Functioning bit
 (41 14)  (41 110)  (41 110)  LC_7 Logic Functioning bit
 (42 14)  (42 110)  (42 110)  LC_7 Logic Functioning bit
 (43 14)  (43 110)  (43 110)  LC_7 Logic Functioning bit
 (51 14)  (51 110)  (51 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (15 111)  (15 111)  routing T_0_6.rgt_op_4 <X> T_0_6.lc_trk_g3_4
 (17 15)  (17 111)  (17 111)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (26 111)  (26 111)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (27 111)  (27 111)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (29 111)  (29 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (36 111)  (36 111)  LC_7 Logic Functioning bit
 (37 15)  (37 111)  (37 111)  LC_7 Logic Functioning bit
 (38 15)  (38 111)  (38 111)  LC_7 Logic Functioning bit
 (39 15)  (39 111)  (39 111)  LC_7 Logic Functioning bit
 (40 15)  (40 111)  (40 111)  LC_7 Logic Functioning bit
 (42 15)  (42 111)  (42 111)  LC_7 Logic Functioning bit
 (47 15)  (47 111)  (47 111)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_1_6

 (27 0)  (81 96)  (81 96)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 96)  (82 96)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 96)  (83 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 96)  (86 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 96)  (90 96)  LC_0 Logic Functioning bit
 (39 0)  (93 96)  (93 96)  LC_0 Logic Functioning bit
 (41 0)  (95 96)  (95 96)  LC_0 Logic Functioning bit
 (42 0)  (96 96)  (96 96)  LC_0 Logic Functioning bit
 (44 0)  (98 96)  (98 96)  LC_0 Logic Functioning bit
 (45 0)  (99 96)  (99 96)  LC_0 Logic Functioning bit
 (36 1)  (90 97)  (90 97)  LC_0 Logic Functioning bit
 (39 1)  (93 97)  (93 97)  LC_0 Logic Functioning bit
 (41 1)  (95 97)  (95 97)  LC_0 Logic Functioning bit
 (42 1)  (96 97)  (96 97)  LC_0 Logic Functioning bit
 (50 1)  (104 97)  (104 97)  Carry_In_Mux bit 

 (1 2)  (55 98)  (55 98)  routing T_1_6.glb_netwk_5 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (56 98)  (56 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (81 98)  (81 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 98)  (82 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 98)  (83 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 98)  (86 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 98)  (90 98)  LC_1 Logic Functioning bit
 (39 2)  (93 98)  (93 98)  LC_1 Logic Functioning bit
 (41 2)  (95 98)  (95 98)  LC_1 Logic Functioning bit
 (42 2)  (96 98)  (96 98)  LC_1 Logic Functioning bit
 (44 2)  (98 98)  (98 98)  LC_1 Logic Functioning bit
 (45 2)  (99 98)  (99 98)  LC_1 Logic Functioning bit
 (0 3)  (54 99)  (54 99)  routing T_1_6.glb_netwk_5 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (36 3)  (90 99)  (90 99)  LC_1 Logic Functioning bit
 (39 3)  (93 99)  (93 99)  LC_1 Logic Functioning bit
 (41 3)  (95 99)  (95 99)  LC_1 Logic Functioning bit
 (42 3)  (96 99)  (96 99)  LC_1 Logic Functioning bit
 (21 4)  (75 100)  (75 100)  routing T_1_6.wire_logic_cluster/lc_3/out <X> T_1_6.lc_trk_g1_3
 (22 4)  (76 100)  (76 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (79 100)  (79 100)  routing T_1_6.wire_logic_cluster/lc_2/out <X> T_1_6.lc_trk_g1_2
 (27 4)  (81 100)  (81 100)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 100)  (83 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 100)  (86 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 100)  (90 100)  LC_2 Logic Functioning bit
 (39 4)  (93 100)  (93 100)  LC_2 Logic Functioning bit
 (41 4)  (95 100)  (95 100)  LC_2 Logic Functioning bit
 (42 4)  (96 100)  (96 100)  LC_2 Logic Functioning bit
 (44 4)  (98 100)  (98 100)  LC_2 Logic Functioning bit
 (45 4)  (99 100)  (99 100)  LC_2 Logic Functioning bit
 (22 5)  (76 101)  (76 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (84 101)  (84 101)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (36 5)  (90 101)  (90 101)  LC_2 Logic Functioning bit
 (39 5)  (93 101)  (93 101)  LC_2 Logic Functioning bit
 (41 5)  (95 101)  (95 101)  LC_2 Logic Functioning bit
 (42 5)  (96 101)  (96 101)  LC_2 Logic Functioning bit
 (17 6)  (71 102)  (71 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 102)  (72 102)  routing T_1_6.wire_logic_cluster/lc_5/out <X> T_1_6.lc_trk_g1_5
 (25 6)  (79 102)  (79 102)  routing T_1_6.wire_logic_cluster/lc_6/out <X> T_1_6.lc_trk_g1_6
 (27 6)  (81 102)  (81 102)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 102)  (83 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 102)  (86 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 102)  (90 102)  LC_3 Logic Functioning bit
 (39 6)  (93 102)  (93 102)  LC_3 Logic Functioning bit
 (41 6)  (95 102)  (95 102)  LC_3 Logic Functioning bit
 (42 6)  (96 102)  (96 102)  LC_3 Logic Functioning bit
 (44 6)  (98 102)  (98 102)  LC_3 Logic Functioning bit
 (45 6)  (99 102)  (99 102)  LC_3 Logic Functioning bit
 (22 7)  (76 103)  (76 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (84 103)  (84 103)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (36 7)  (90 103)  (90 103)  LC_3 Logic Functioning bit
 (39 7)  (93 103)  (93 103)  LC_3 Logic Functioning bit
 (41 7)  (95 103)  (95 103)  LC_3 Logic Functioning bit
 (42 7)  (96 103)  (96 103)  LC_3 Logic Functioning bit
 (8 8)  (62 104)  (62 104)  routing T_1_6.sp4_h_l_46 <X> T_1_6.sp4_h_r_7
 (10 8)  (64 104)  (64 104)  routing T_1_6.sp4_h_l_46 <X> T_1_6.sp4_h_r_7
 (27 8)  (81 104)  (81 104)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 104)  (82 104)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 104)  (83 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 104)  (84 104)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 104)  (86 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 104)  (90 104)  LC_4 Logic Functioning bit
 (39 8)  (93 104)  (93 104)  LC_4 Logic Functioning bit
 (41 8)  (95 104)  (95 104)  LC_4 Logic Functioning bit
 (42 8)  (96 104)  (96 104)  LC_4 Logic Functioning bit
 (44 8)  (98 104)  (98 104)  LC_4 Logic Functioning bit
 (45 8)  (99 104)  (99 104)  LC_4 Logic Functioning bit
 (36 9)  (90 105)  (90 105)  LC_4 Logic Functioning bit
 (39 9)  (93 105)  (93 105)  LC_4 Logic Functioning bit
 (41 9)  (95 105)  (95 105)  LC_4 Logic Functioning bit
 (42 9)  (96 105)  (96 105)  LC_4 Logic Functioning bit
 (8 10)  (62 106)  (62 106)  routing T_1_6.sp4_h_r_7 <X> T_1_6.sp4_h_l_42
 (27 10)  (81 106)  (81 106)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 106)  (83 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 106)  (84 106)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 106)  (86 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 106)  (90 106)  LC_5 Logic Functioning bit
 (39 10)  (93 106)  (93 106)  LC_5 Logic Functioning bit
 (41 10)  (95 106)  (95 106)  LC_5 Logic Functioning bit
 (42 10)  (96 106)  (96 106)  LC_5 Logic Functioning bit
 (44 10)  (98 106)  (98 106)  LC_5 Logic Functioning bit
 (45 10)  (99 106)  (99 106)  LC_5 Logic Functioning bit
 (14 11)  (68 107)  (68 107)  routing T_1_6.sp4_r_v_b_36 <X> T_1_6.lc_trk_g2_4
 (17 11)  (71 107)  (71 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (90 107)  (90 107)  LC_5 Logic Functioning bit
 (39 11)  (93 107)  (93 107)  LC_5 Logic Functioning bit
 (41 11)  (95 107)  (95 107)  LC_5 Logic Functioning bit
 (42 11)  (96 107)  (96 107)  LC_5 Logic Functioning bit
 (14 12)  (68 108)  (68 108)  routing T_1_6.wire_logic_cluster/lc_0/out <X> T_1_6.lc_trk_g3_0
 (17 12)  (71 108)  (71 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 108)  (72 108)  routing T_1_6.wire_logic_cluster/lc_1/out <X> T_1_6.lc_trk_g3_1
 (27 12)  (81 108)  (81 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 108)  (83 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 108)  (84 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 108)  (86 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 108)  (90 108)  LC_6 Logic Functioning bit
 (39 12)  (93 108)  (93 108)  LC_6 Logic Functioning bit
 (41 12)  (95 108)  (95 108)  LC_6 Logic Functioning bit
 (42 12)  (96 108)  (96 108)  LC_6 Logic Functioning bit
 (44 12)  (98 108)  (98 108)  LC_6 Logic Functioning bit
 (45 12)  (99 108)  (99 108)  LC_6 Logic Functioning bit
 (17 13)  (71 109)  (71 109)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (84 109)  (84 109)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (36 13)  (90 109)  (90 109)  LC_6 Logic Functioning bit
 (39 13)  (93 109)  (93 109)  LC_6 Logic Functioning bit
 (41 13)  (95 109)  (95 109)  LC_6 Logic Functioning bit
 (42 13)  (96 109)  (96 109)  LC_6 Logic Functioning bit
 (0 14)  (54 110)  (54 110)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 110)  (55 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (68 110)  (68 110)  routing T_1_6.wire_logic_cluster/lc_4/out <X> T_1_6.lc_trk_g3_4
 (21 14)  (75 110)  (75 110)  routing T_1_6.wire_logic_cluster/lc_7/out <X> T_1_6.lc_trk_g3_7
 (22 14)  (76 110)  (76 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (81 110)  (81 110)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 110)  (82 110)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 110)  (83 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 110)  (84 110)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 110)  (86 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 110)  (90 110)  LC_7 Logic Functioning bit
 (39 14)  (93 110)  (93 110)  LC_7 Logic Functioning bit
 (41 14)  (95 110)  (95 110)  LC_7 Logic Functioning bit
 (42 14)  (96 110)  (96 110)  LC_7 Logic Functioning bit
 (44 14)  (98 110)  (98 110)  LC_7 Logic Functioning bit
 (45 14)  (99 110)  (99 110)  LC_7 Logic Functioning bit
 (1 15)  (55 111)  (55 111)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (17 15)  (71 111)  (71 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (84 111)  (84 111)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (36 15)  (90 111)  (90 111)  LC_7 Logic Functioning bit
 (39 15)  (93 111)  (93 111)  LC_7 Logic Functioning bit
 (41 15)  (95 111)  (95 111)  LC_7 Logic Functioning bit
 (42 15)  (96 111)  (96 111)  LC_7 Logic Functioning bit


LogicTile_2_6

 (14 0)  (122 96)  (122 96)  routing T_2_6.lft_op_0 <X> T_2_6.lc_trk_g0_0
 (15 0)  (123 96)  (123 96)  routing T_2_6.lft_op_1 <X> T_2_6.lc_trk_g0_1
 (17 0)  (125 96)  (125 96)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (126 96)  (126 96)  routing T_2_6.lft_op_1 <X> T_2_6.lc_trk_g0_1
 (21 0)  (129 96)  (129 96)  routing T_2_6.wire_logic_cluster/lc_3/out <X> T_2_6.lc_trk_g0_3
 (22 0)  (130 96)  (130 96)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (133 96)  (133 96)  routing T_2_6.lft_op_2 <X> T_2_6.lc_trk_g0_2
 (26 0)  (134 96)  (134 96)  routing T_2_6.lc_trk_g0_4 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (29 0)  (137 96)  (137 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 96)  (140 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (144 96)  (144 96)  LC_0 Logic Functioning bit
 (38 0)  (146 96)  (146 96)  LC_0 Logic Functioning bit
 (15 1)  (123 97)  (123 97)  routing T_2_6.lft_op_0 <X> T_2_6.lc_trk_g0_0
 (17 1)  (125 97)  (125 97)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (130 97)  (130 97)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (132 97)  (132 97)  routing T_2_6.lft_op_2 <X> T_2_6.lc_trk_g0_2
 (29 1)  (137 97)  (137 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 97)  (139 97)  routing T_2_6.lc_trk_g0_3 <X> T_2_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 97)  (140 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (145 97)  (145 97)  LC_0 Logic Functioning bit
 (14 2)  (122 98)  (122 98)  routing T_2_6.lft_op_4 <X> T_2_6.lc_trk_g0_4
 (27 2)  (135 98)  (135 98)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 98)  (137 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 98)  (138 98)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (139 98)  (139 98)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 98)  (140 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 98)  (141 98)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 98)  (144 98)  LC_1 Logic Functioning bit
 (38 2)  (146 98)  (146 98)  LC_1 Logic Functioning bit
 (50 2)  (158 98)  (158 98)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (123 99)  (123 99)  routing T_2_6.lft_op_4 <X> T_2_6.lc_trk_g0_4
 (17 3)  (125 99)  (125 99)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (135 99)  (135 99)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 99)  (136 99)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 99)  (137 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 99)  (139 99)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (37 3)  (145 99)  (145 99)  LC_1 Logic Functioning bit
 (21 4)  (129 100)  (129 100)  routing T_2_6.lft_op_3 <X> T_2_6.lc_trk_g1_3
 (22 4)  (130 100)  (130 100)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (132 100)  (132 100)  routing T_2_6.lft_op_3 <X> T_2_6.lc_trk_g1_3
 (27 4)  (135 100)  (135 100)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 100)  (136 100)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 100)  (137 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 100)  (140 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 100)  (141 100)  routing T_2_6.lc_trk_g2_1 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 100)  (144 100)  LC_2 Logic Functioning bit
 (37 4)  (145 100)  (145 100)  LC_2 Logic Functioning bit
 (38 4)  (146 100)  (146 100)  LC_2 Logic Functioning bit
 (39 4)  (147 100)  (147 100)  LC_2 Logic Functioning bit
 (40 4)  (148 100)  (148 100)  LC_2 Logic Functioning bit
 (42 4)  (150 100)  (150 100)  LC_2 Logic Functioning bit
 (43 4)  (151 100)  (151 100)  LC_2 Logic Functioning bit
 (50 4)  (158 100)  (158 100)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (136 101)  (136 101)  routing T_2_6.lc_trk_g2_0 <X> T_2_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 101)  (137 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 101)  (138 101)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (36 5)  (144 101)  (144 101)  LC_2 Logic Functioning bit
 (38 5)  (146 101)  (146 101)  LC_2 Logic Functioning bit
 (41 5)  (149 101)  (149 101)  LC_2 Logic Functioning bit
 (43 5)  (151 101)  (151 101)  LC_2 Logic Functioning bit
 (48 5)  (156 101)  (156 101)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (159 101)  (159 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (123 102)  (123 102)  routing T_2_6.lft_op_5 <X> T_2_6.lc_trk_g1_5
 (17 6)  (125 102)  (125 102)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (126 102)  (126 102)  routing T_2_6.lft_op_5 <X> T_2_6.lc_trk_g1_5
 (29 6)  (137 102)  (137 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 102)  (140 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 102)  (142 102)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 102)  (144 102)  LC_3 Logic Functioning bit
 (38 6)  (146 102)  (146 102)  LC_3 Logic Functioning bit
 (30 7)  (138 103)  (138 103)  routing T_2_6.lc_trk_g0_2 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 103)  (139 103)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 103)  (144 103)  LC_3 Logic Functioning bit
 (38 7)  (146 103)  (146 103)  LC_3 Logic Functioning bit
 (15 8)  (123 104)  (123 104)  routing T_2_6.tnl_op_1 <X> T_2_6.lc_trk_g2_1
 (17 8)  (125 104)  (125 104)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (17 9)  (125 105)  (125 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (126 105)  (126 105)  routing T_2_6.tnl_op_1 <X> T_2_6.lc_trk_g2_1
 (25 10)  (133 106)  (133 106)  routing T_2_6.sp4_h_r_46 <X> T_2_6.lc_trk_g2_6
 (22 11)  (130 107)  (130 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (131 107)  (131 107)  routing T_2_6.sp4_h_r_46 <X> T_2_6.lc_trk_g2_6
 (24 11)  (132 107)  (132 107)  routing T_2_6.sp4_h_r_46 <X> T_2_6.lc_trk_g2_6
 (25 11)  (133 107)  (133 107)  routing T_2_6.sp4_h_r_46 <X> T_2_6.lc_trk_g2_6
 (14 13)  (122 109)  (122 109)  routing T_2_6.tnl_op_0 <X> T_2_6.lc_trk_g3_0
 (15 13)  (123 109)  (123 109)  routing T_2_6.tnl_op_0 <X> T_2_6.lc_trk_g3_0
 (17 13)  (125 109)  (125 109)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (130 109)  (130 109)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (132 109)  (132 109)  routing T_2_6.tnl_op_2 <X> T_2_6.lc_trk_g3_2
 (25 13)  (133 109)  (133 109)  routing T_2_6.tnl_op_2 <X> T_2_6.lc_trk_g3_2


RAM_Tile_3_6

 (4 4)  (166 100)  (166 100)  routing T_3_6.sp4_h_l_44 <X> T_3_6.sp4_v_b_3
 (6 4)  (168 100)  (168 100)  routing T_3_6.sp4_h_l_44 <X> T_3_6.sp4_v_b_3
 (5 5)  (167 101)  (167 101)  routing T_3_6.sp4_h_l_44 <X> T_3_6.sp4_v_b_3
 (12 10)  (174 106)  (174 106)  routing T_3_6.sp4_v_b_8 <X> T_3_6.sp4_h_l_45


LogicTile_0_5

 (14 0)  (14 80)  (14 80)  routing T_0_5.wire_logic_cluster/lc_0/out <X> T_0_5.lc_trk_g0_0
 (28 0)  (28 80)  (28 80)  routing T_0_5.lc_trk_g2_1 <X> T_0_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (29 80)  (29 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (31 80)  (31 80)  routing T_0_5.lc_trk_g2_7 <X> T_0_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (32 80)  (32 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (33 80)  (33 80)  routing T_0_5.lc_trk_g2_7 <X> T_0_5.wire_logic_cluster/lc_0/in_3
 (45 0)  (45 80)  (45 80)  LC_0 Logic Functioning bit
 (46 0)  (46 80)  (46 80)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (17 81)  (17 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (29 81)  (29 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (31 81)  (31 81)  routing T_0_5.lc_trk_g2_7 <X> T_0_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (36 81)  (36 81)  LC_0 Logic Functioning bit
 (38 1)  (38 81)  (38 81)  LC_0 Logic Functioning bit
 (40 1)  (40 81)  (40 81)  LC_0 Logic Functioning bit
 (41 1)  (41 81)  (41 81)  LC_0 Logic Functioning bit
 (42 1)  (42 81)  (42 81)  LC_0 Logic Functioning bit
 (43 1)  (43 81)  (43 81)  LC_0 Logic Functioning bit
 (51 1)  (51 81)  (51 81)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1 82)  (1 82)  routing T_0_5.glb_netwk_5 <X> T_0_5.wire_logic_cluster/lc_7/clk
 (2 2)  (2 82)  (2 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (0 83)  (0 83)  routing T_0_5.glb_netwk_5 <X> T_0_5.wire_logic_cluster/lc_7/clk
 (1 4)  (1 84)  (1 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (21 84)  (21 84)  routing T_0_5.sp12_h_r_3 <X> T_0_5.lc_trk_g1_3
 (22 4)  (22 84)  (22 84)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (24 84)  (24 84)  routing T_0_5.sp12_h_r_3 <X> T_0_5.lc_trk_g1_3
 (0 5)  (0 85)  (0 85)  routing T_0_5.lc_trk_g1_3 <X> T_0_5.wire_logic_cluster/lc_7/cen
 (1 5)  (1 85)  (1 85)  routing T_0_5.lc_trk_g1_3 <X> T_0_5.wire_logic_cluster/lc_7/cen
 (21 5)  (21 85)  (21 85)  routing T_0_5.sp12_h_r_3 <X> T_0_5.lc_trk_g1_3
 (15 8)  (15 88)  (15 88)  routing T_0_5.rgt_op_1 <X> T_0_5.lc_trk_g2_1
 (17 8)  (17 88)  (17 88)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (18 88)  (18 88)  routing T_0_5.rgt_op_1 <X> T_0_5.lc_trk_g2_1
 (21 10)  (21 90)  (21 90)  routing T_0_5.rgt_op_7 <X> T_0_5.lc_trk_g2_7
 (22 10)  (22 90)  (22 90)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (24 90)  (24 90)  routing T_0_5.rgt_op_7 <X> T_0_5.lc_trk_g2_7


LogicTile_1_5

 (14 0)  (68 80)  (68 80)  routing T_1_5.bnr_op_0 <X> T_1_5.lc_trk_g0_0
 (32 0)  (86 80)  (86 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 80)  (87 80)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (37 0)  (91 80)  (91 80)  LC_0 Logic Functioning bit
 (39 0)  (93 80)  (93 80)  LC_0 Logic Functioning bit
 (40 0)  (94 80)  (94 80)  LC_0 Logic Functioning bit
 (41 0)  (95 80)  (95 80)  LC_0 Logic Functioning bit
 (42 0)  (96 80)  (96 80)  LC_0 Logic Functioning bit
 (43 0)  (97 80)  (97 80)  LC_0 Logic Functioning bit
 (52 0)  (106 80)  (106 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (68 81)  (68 81)  routing T_1_5.bnr_op_0 <X> T_1_5.lc_trk_g0_0
 (17 1)  (71 81)  (71 81)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (80 81)  (80 81)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 81)  (82 81)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 81)  (83 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (90 81)  (90 81)  LC_0 Logic Functioning bit
 (38 1)  (92 81)  (92 81)  LC_0 Logic Functioning bit
 (40 1)  (94 81)  (94 81)  LC_0 Logic Functioning bit
 (41 1)  (95 81)  (95 81)  LC_0 Logic Functioning bit
 (42 1)  (96 81)  (96 81)  LC_0 Logic Functioning bit
 (43 1)  (97 81)  (97 81)  LC_0 Logic Functioning bit
 (1 2)  (55 82)  (55 82)  routing T_1_5.glb_netwk_5 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (56 82)  (56 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (76 82)  (76 82)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (78 82)  (78 82)  routing T_1_5.bot_op_7 <X> T_1_5.lc_trk_g0_7
 (27 2)  (81 82)  (81 82)  routing T_1_5.lc_trk_g1_1 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 82)  (83 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 82)  (86 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 82)  (87 82)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (35 2)  (89 82)  (89 82)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.input_2_1
 (36 2)  (90 82)  (90 82)  LC_1 Logic Functioning bit
 (38 2)  (92 82)  (92 82)  LC_1 Logic Functioning bit
 (41 2)  (95 82)  (95 82)  LC_1 Logic Functioning bit
 (45 2)  (99 82)  (99 82)  LC_1 Logic Functioning bit
 (0 3)  (54 83)  (54 83)  routing T_1_5.glb_netwk_5 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (22 3)  (76 83)  (76 83)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (78 83)  (78 83)  routing T_1_5.bot_op_6 <X> T_1_5.lc_trk_g0_6
 (28 3)  (82 83)  (82 83)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 83)  (83 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (85 83)  (85 83)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (86 83)  (86 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (88 83)  (88 83)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.input_2_1
 (36 3)  (90 83)  (90 83)  LC_1 Logic Functioning bit
 (38 3)  (92 83)  (92 83)  LC_1 Logic Functioning bit
 (41 3)  (95 83)  (95 83)  LC_1 Logic Functioning bit
 (42 3)  (96 83)  (96 83)  LC_1 Logic Functioning bit
 (43 3)  (97 83)  (97 83)  LC_1 Logic Functioning bit
 (51 3)  (105 83)  (105 83)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (71 84)  (71 84)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (72 84)  (72 84)  routing T_1_5.wire_logic_cluster/lc_1/out <X> T_1_5.lc_trk_g1_1
 (29 4)  (83 84)  (83 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 84)  (84 84)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 84)  (86 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 84)  (88 84)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 84)  (90 84)  LC_2 Logic Functioning bit
 (37 4)  (91 84)  (91 84)  LC_2 Logic Functioning bit
 (39 4)  (93 84)  (93 84)  LC_2 Logic Functioning bit
 (42 4)  (96 84)  (96 84)  LC_2 Logic Functioning bit
 (22 5)  (76 85)  (76 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (77 85)  (77 85)  routing T_1_5.sp4_v_b_18 <X> T_1_5.lc_trk_g1_2
 (24 5)  (78 85)  (78 85)  routing T_1_5.sp4_v_b_18 <X> T_1_5.lc_trk_g1_2
 (30 5)  (84 85)  (84 85)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (85 85)  (85 85)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (86 85)  (86 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (87 85)  (87 85)  routing T_1_5.lc_trk_g2_0 <X> T_1_5.input_2_2
 (36 5)  (90 85)  (90 85)  LC_2 Logic Functioning bit
 (37 5)  (91 85)  (91 85)  LC_2 Logic Functioning bit
 (39 5)  (93 85)  (93 85)  LC_2 Logic Functioning bit
 (42 5)  (96 85)  (96 85)  LC_2 Logic Functioning bit
 (14 6)  (68 86)  (68 86)  routing T_1_5.wire_logic_cluster/lc_4/out <X> T_1_5.lc_trk_g1_4
 (21 6)  (75 86)  (75 86)  routing T_1_5.wire_logic_cluster/lc_7/out <X> T_1_5.lc_trk_g1_7
 (22 6)  (76 86)  (76 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (83 86)  (83 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (85 86)  (85 86)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 86)  (86 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 86)  (87 86)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 86)  (88 86)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 86)  (90 86)  LC_3 Logic Functioning bit
 (37 6)  (91 86)  (91 86)  LC_3 Logic Functioning bit
 (38 6)  (92 86)  (92 86)  LC_3 Logic Functioning bit
 (42 6)  (96 86)  (96 86)  LC_3 Logic Functioning bit
 (50 6)  (104 86)  (104 86)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (71 87)  (71 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (90 87)  (90 87)  LC_3 Logic Functioning bit
 (37 7)  (91 87)  (91 87)  LC_3 Logic Functioning bit
 (38 7)  (92 87)  (92 87)  LC_3 Logic Functioning bit
 (42 7)  (96 87)  (96 87)  LC_3 Logic Functioning bit
 (15 8)  (69 88)  (69 88)  routing T_1_5.sp4_h_r_41 <X> T_1_5.lc_trk_g2_1
 (16 8)  (70 88)  (70 88)  routing T_1_5.sp4_h_r_41 <X> T_1_5.lc_trk_g2_1
 (17 8)  (71 88)  (71 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (72 88)  (72 88)  routing T_1_5.sp4_h_r_41 <X> T_1_5.lc_trk_g2_1
 (27 8)  (81 88)  (81 88)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 88)  (82 88)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 88)  (83 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 88)  (84 88)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 88)  (86 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 88)  (87 88)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 88)  (88 88)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 88)  (90 88)  LC_4 Logic Functioning bit
 (38 8)  (92 88)  (92 88)  LC_4 Logic Functioning bit
 (42 8)  (96 88)  (96 88)  LC_4 Logic Functioning bit
 (43 8)  (97 88)  (97 88)  LC_4 Logic Functioning bit
 (50 8)  (104 88)  (104 88)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (71 89)  (71 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (72 89)  (72 89)  routing T_1_5.sp4_h_r_41 <X> T_1_5.lc_trk_g2_1
 (22 9)  (76 89)  (76 89)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (78 89)  (78 89)  routing T_1_5.tnl_op_2 <X> T_1_5.lc_trk_g2_2
 (25 9)  (79 89)  (79 89)  routing T_1_5.tnl_op_2 <X> T_1_5.lc_trk_g2_2
 (31 9)  (85 89)  (85 89)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 89)  (90 89)  LC_4 Logic Functioning bit
 (38 9)  (92 89)  (92 89)  LC_4 Logic Functioning bit
 (42 9)  (96 89)  (96 89)  LC_4 Logic Functioning bit
 (43 9)  (97 89)  (97 89)  LC_4 Logic Functioning bit
 (15 10)  (69 90)  (69 90)  routing T_1_5.sp4_h_l_16 <X> T_1_5.lc_trk_g2_5
 (16 10)  (70 90)  (70 90)  routing T_1_5.sp4_h_l_16 <X> T_1_5.lc_trk_g2_5
 (17 10)  (71 90)  (71 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (81 90)  (81 90)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 90)  (82 90)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 90)  (83 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (85 90)  (85 90)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 90)  (86 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (91 90)  (91 90)  LC_5 Logic Functioning bit
 (39 10)  (93 90)  (93 90)  LC_5 Logic Functioning bit
 (41 10)  (95 90)  (95 90)  LC_5 Logic Functioning bit
 (43 10)  (97 90)  (97 90)  LC_5 Logic Functioning bit
 (18 11)  (72 91)  (72 91)  routing T_1_5.sp4_h_l_16 <X> T_1_5.lc_trk_g2_5
 (31 11)  (85 91)  (85 91)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (37 11)  (91 91)  (91 91)  LC_5 Logic Functioning bit
 (39 11)  (93 91)  (93 91)  LC_5 Logic Functioning bit
 (41 11)  (95 91)  (95 91)  LC_5 Logic Functioning bit
 (43 11)  (97 91)  (97 91)  LC_5 Logic Functioning bit
 (17 12)  (71 92)  (71 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (79 92)  (79 92)  routing T_1_5.bnl_op_2 <X> T_1_5.lc_trk_g3_2
 (28 12)  (82 92)  (82 92)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 92)  (83 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (85 92)  (85 92)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 92)  (86 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 92)  (88 92)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (47 12)  (101 92)  (101 92)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (76 93)  (76 93)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (79 93)  (79 93)  routing T_1_5.bnl_op_2 <X> T_1_5.lc_trk_g3_2
 (26 13)  (80 93)  (80 93)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 93)  (82 93)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 93)  (83 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (90 93)  (90 93)  LC_6 Logic Functioning bit
 (38 13)  (92 93)  (92 93)  LC_6 Logic Functioning bit
 (14 14)  (68 94)  (68 94)  routing T_1_5.bnl_op_4 <X> T_1_5.lc_trk_g3_4
 (17 14)  (71 94)  (71 94)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (72 94)  (72 94)  routing T_1_5.bnl_op_5 <X> T_1_5.lc_trk_g3_5
 (26 14)  (80 94)  (80 94)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (81 94)  (81 94)  routing T_1_5.lc_trk_g1_1 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 94)  (83 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (85 94)  (85 94)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 94)  (86 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 94)  (88 94)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (37 14)  (91 94)  (91 94)  LC_7 Logic Functioning bit
 (38 14)  (92 94)  (92 94)  LC_7 Logic Functioning bit
 (39 14)  (93 94)  (93 94)  LC_7 Logic Functioning bit
 (43 14)  (97 94)  (97 94)  LC_7 Logic Functioning bit
 (45 14)  (99 94)  (99 94)  LC_7 Logic Functioning bit
 (50 14)  (104 94)  (104 94)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (105 94)  (105 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (68 95)  (68 95)  routing T_1_5.bnl_op_4 <X> T_1_5.lc_trk_g3_4
 (17 15)  (71 95)  (71 95)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (72 95)  (72 95)  routing T_1_5.bnl_op_5 <X> T_1_5.lc_trk_g3_5
 (28 15)  (82 95)  (82 95)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 95)  (83 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (85 95)  (85 95)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 95)  (90 95)  LC_7 Logic Functioning bit
 (38 15)  (92 95)  (92 95)  LC_7 Logic Functioning bit
 (39 15)  (93 95)  (93 95)  LC_7 Logic Functioning bit


LogicTile_2_5

 (9 6)  (117 86)  (117 86)  routing T_2_5.sp4_v_b_4 <X> T_2_5.sp4_h_l_41


LogicTile_12_5

 (19 5)  (647 85)  (647 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_0_4

 (25 0)  (25 64)  (25 64)  routing T_0_4.bnr_op_2 <X> T_0_4.lc_trk_g0_2
 (27 0)  (27 64)  (27 64)  routing T_0_4.lc_trk_g3_4 <X> T_0_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (28 64)  (28 64)  routing T_0_4.lc_trk_g3_4 <X> T_0_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (29 64)  (29 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (30 64)  (30 64)  routing T_0_4.lc_trk_g3_4 <X> T_0_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (31 64)  (31 64)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (32 64)  (32 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (34 64)  (34 64)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_logic_cluster/lc_0/in_3
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (39 0)  (39 64)  (39 64)  LC_0 Logic Functioning bit
 (41 0)  (41 64)  (41 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (22 1)  (22 65)  (22 65)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (25 65)  (25 65)  routing T_0_4.bnr_op_2 <X> T_0_4.lc_trk_g0_2
 (31 1)  (31 65)  (31 65)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_logic_cluster/lc_0/in_3
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (39 1)  (39 65)  (39 65)  LC_0 Logic Functioning bit
 (41 1)  (41 65)  (41 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (21 2)  (21 66)  (21 66)  routing T_0_4.bnr_op_7 <X> T_0_4.lc_trk_g0_7
 (22 2)  (22 66)  (22 66)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (29 66)  (29 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (31 66)  (31 66)  routing T_0_4.lc_trk_g2_6 <X> T_0_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (32 66)  (32 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (33 66)  (33 66)  routing T_0_4.lc_trk_g2_6 <X> T_0_4.wire_logic_cluster/lc_1/in_3
 (40 2)  (40 66)  (40 66)  LC_1 Logic Functioning bit
 (41 2)  (41 66)  (41 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (21 67)  (21 67)  routing T_0_4.bnr_op_7 <X> T_0_4.lc_trk_g0_7
 (26 3)  (26 67)  (26 67)  routing T_0_4.lc_trk_g3_2 <X> T_0_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (27 67)  (27 67)  routing T_0_4.lc_trk_g3_2 <X> T_0_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (28 67)  (28 67)  routing T_0_4.lc_trk_g3_2 <X> T_0_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (29 67)  (29 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (30 67)  (30 67)  routing T_0_4.lc_trk_g0_2 <X> T_0_4.wire_logic_cluster/lc_1/in_1
 (31 3)  (31 67)  (31 67)  routing T_0_4.lc_trk_g2_6 <X> T_0_4.wire_logic_cluster/lc_1/in_3
 (14 4)  (14 68)  (14 68)  routing T_0_4.bnr_op_0 <X> T_0_4.lc_trk_g1_0
 (17 4)  (17 68)  (17 68)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (18 68)  (18 68)  routing T_0_4.bnr_op_1 <X> T_0_4.lc_trk_g1_1
 (21 4)  (21 68)  (21 68)  routing T_0_4.bnr_op_3 <X> T_0_4.lc_trk_g1_3
 (22 4)  (22 68)  (22 68)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (25 68)  (25 68)  routing T_0_4.sp12_h_r_2 <X> T_0_4.lc_trk_g1_2
 (26 4)  (26 68)  (26 68)  routing T_0_4.lc_trk_g1_7 <X> T_0_4.wire_logic_cluster/lc_2/in_0
 (28 4)  (28 68)  (28 68)  routing T_0_4.lc_trk_g2_5 <X> T_0_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (29 68)  (29 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (30 68)  (30 68)  routing T_0_4.lc_trk_g2_5 <X> T_0_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (32 68)  (32 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (34 68)  (34 68)  routing T_0_4.lc_trk_g1_2 <X> T_0_4.wire_logic_cluster/lc_2/in_3
 (40 4)  (40 68)  (40 68)  LC_2 Logic Functioning bit
 (46 4)  (46 68)  (46 68)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (50 68)  (50 68)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (14 69)  (14 69)  routing T_0_4.bnr_op_0 <X> T_0_4.lc_trk_g1_0
 (17 5)  (17 69)  (17 69)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (18 69)  (18 69)  routing T_0_4.bnr_op_1 <X> T_0_4.lc_trk_g1_1
 (21 5)  (21 69)  (21 69)  routing T_0_4.bnr_op_3 <X> T_0_4.lc_trk_g1_3
 (22 5)  (22 69)  (22 69)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (24 69)  (24 69)  routing T_0_4.sp12_h_r_2 <X> T_0_4.lc_trk_g1_2
 (25 5)  (25 69)  (25 69)  routing T_0_4.sp12_h_r_2 <X> T_0_4.lc_trk_g1_2
 (26 5)  (26 69)  (26 69)  routing T_0_4.lc_trk_g1_7 <X> T_0_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (27 69)  (27 69)  routing T_0_4.lc_trk_g1_7 <X> T_0_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (29 69)  (29 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (31 69)  (31 69)  routing T_0_4.lc_trk_g1_2 <X> T_0_4.wire_logic_cluster/lc_2/in_3
 (21 6)  (21 70)  (21 70)  routing T_0_4.wire_logic_cluster/lc_7/out <X> T_0_4.lc_trk_g1_7
 (22 6)  (22 70)  (22 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (25 70)  (25 70)  routing T_0_4.bnr_op_6 <X> T_0_4.lc_trk_g1_6
 (26 6)  (26 70)  (26 70)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_logic_cluster/lc_3/in_0
 (32 6)  (32 70)  (32 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (38 6)  (38 70)  (38 70)  LC_3 Logic Functioning bit
 (39 6)  (39 70)  (39 70)  LC_3 Logic Functioning bit
 (41 6)  (41 70)  (41 70)  LC_3 Logic Functioning bit
 (22 7)  (22 71)  (22 71)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (25 71)  (25 71)  routing T_0_4.bnr_op_6 <X> T_0_4.lc_trk_g1_6
 (26 7)  (26 71)  (26 71)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (29 71)  (29 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (31 71)  (31 71)  routing T_0_4.lc_trk_g0_2 <X> T_0_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (32 71)  (32 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (33 71)  (33 71)  routing T_0_4.lc_trk_g2_3 <X> T_0_4.input_2_3
 (35 7)  (35 71)  (35 71)  routing T_0_4.lc_trk_g2_3 <X> T_0_4.input_2_3
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (38 7)  (38 71)  (38 71)  LC_3 Logic Functioning bit
 (39 7)  (39 71)  (39 71)  LC_3 Logic Functioning bit
 (40 7)  (40 71)  (40 71)  LC_3 Logic Functioning bit
 (21 8)  (21 72)  (21 72)  routing T_0_4.rgt_op_3 <X> T_0_4.lc_trk_g2_3
 (22 8)  (22 72)  (22 72)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (24 72)  (24 72)  routing T_0_4.rgt_op_3 <X> T_0_4.lc_trk_g2_3
 (27 8)  (27 72)  (27 72)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (29 72)  (29 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (30 72)  (30 72)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (31 72)  (31 72)  routing T_0_4.lc_trk_g3_4 <X> T_0_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (32 72)  (32 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (33 72)  (33 72)  routing T_0_4.lc_trk_g3_4 <X> T_0_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (34 72)  (34 72)  routing T_0_4.lc_trk_g3_4 <X> T_0_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (41 8)  (41 72)  (41 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade bit: LH_LC04_inmux02_5

 (30 9)  (30 73)  (30 73)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_logic_cluster/lc_4/in_1
 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (41 9)  (41 73)  (41 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (15 10)  (15 74)  (15 74)  routing T_0_4.tnr_op_5 <X> T_0_4.lc_trk_g2_5
 (17 10)  (17 74)  (17 74)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (25 74)  (25 74)  routing T_0_4.wire_logic_cluster/lc_6/out <X> T_0_4.lc_trk_g2_6
 (27 10)  (27 74)  (27 74)  routing T_0_4.lc_trk_g1_1 <X> T_0_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (29 74)  (29 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (32 74)  (32 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (33 74)  (33 74)  routing T_0_4.lc_trk_g3_1 <X> T_0_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (34 74)  (34 74)  routing T_0_4.lc_trk_g3_1 <X> T_0_4.wire_logic_cluster/lc_5/in_3
 (38 10)  (38 74)  (38 74)  LC_5 Logic Functioning bit
 (41 10)  (41 74)  (41 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (22 11)  (22 75)  (22 75)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (27 75)  (27 75)  routing T_0_4.lc_trk_g1_0 <X> T_0_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (29 75)  (29 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (32 75)  (32 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (33 75)  (33 75)  routing T_0_4.lc_trk_g3_0 <X> T_0_4.input_2_5
 (34 11)  (34 75)  (34 75)  routing T_0_4.lc_trk_g3_0 <X> T_0_4.input_2_5
 (40 11)  (40 75)  (40 75)  LC_5 Logic Functioning bit
 (41 11)  (41 75)  (41 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (14 12)  (14 76)  (14 76)  routing T_0_4.rgt_op_0 <X> T_0_4.lc_trk_g3_0
 (15 12)  (15 76)  (15 76)  routing T_0_4.rgt_op_1 <X> T_0_4.lc_trk_g3_1
 (17 12)  (17 76)  (17 76)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (18 76)  (18 76)  routing T_0_4.rgt_op_1 <X> T_0_4.lc_trk_g3_1
 (25 12)  (25 76)  (25 76)  routing T_0_4.rgt_op_2 <X> T_0_4.lc_trk_g3_2
 (29 12)  (29 76)  (29 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (30 76)  (30 76)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (32 76)  (32 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (33 76)  (33 76)  routing T_0_4.lc_trk_g2_3 <X> T_0_4.wire_logic_cluster/lc_6/in_3
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (39 12)  (39 76)  (39 76)  LC_6 Logic Functioning bit
 (41 12)  (41 76)  (41 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (15 13)  (15 77)  (15 77)  routing T_0_4.rgt_op_0 <X> T_0_4.lc_trk_g3_0
 (17 13)  (17 77)  (17 77)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (22 77)  (22 77)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (24 77)  (24 77)  routing T_0_4.rgt_op_2 <X> T_0_4.lc_trk_g3_2
 (30 13)  (30 77)  (30 77)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (31 77)  (31 77)  routing T_0_4.lc_trk_g2_3 <X> T_0_4.wire_logic_cluster/lc_6/in_3
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (39 13)  (39 77)  (39 77)  LC_6 Logic Functioning bit
 (41 13)  (41 77)  (41 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (14 14)  (14 78)  (14 78)  routing T_0_4.rgt_op_4 <X> T_0_4.lc_trk_g3_4
 (15 14)  (15 78)  (15 78)  routing T_0_4.rgt_op_5 <X> T_0_4.lc_trk_g3_5
 (17 14)  (17 78)  (17 78)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (18 78)  (18 78)  routing T_0_4.rgt_op_5 <X> T_0_4.lc_trk_g3_5
 (27 14)  (27 78)  (27 78)  routing T_0_4.lc_trk_g1_3 <X> T_0_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (29 78)  (29 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (31 78)  (31 78)  routing T_0_4.lc_trk_g3_5 <X> T_0_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (32 78)  (32 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (33 78)  (33 78)  routing T_0_4.lc_trk_g3_5 <X> T_0_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (34 78)  (34 78)  routing T_0_4.lc_trk_g3_5 <X> T_0_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (39 14)  (39 78)  (39 78)  LC_7 Logic Functioning bit
 (41 14)  (41 78)  (41 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (15 15)  (15 79)  (15 79)  routing T_0_4.rgt_op_4 <X> T_0_4.lc_trk_g3_4
 (17 15)  (17 79)  (17 79)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (30 79)  (30 79)  routing T_0_4.lc_trk_g1_3 <X> T_0_4.wire_logic_cluster/lc_7/in_1
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (39 15)  (39 79)  (39 79)  LC_7 Logic Functioning bit
 (41 15)  (41 79)  (41 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4

 (27 0)  (81 64)  (81 64)  routing T_1_4.lc_trk_g3_0 <X> T_1_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 64)  (82 64)  routing T_1_4.lc_trk_g3_0 <X> T_1_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 64)  (83 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 64)  (86 64)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 64)  (90 64)  LC_0 Logic Functioning bit
 (39 0)  (93 64)  (93 64)  LC_0 Logic Functioning bit
 (41 0)  (95 64)  (95 64)  LC_0 Logic Functioning bit
 (42 0)  (96 64)  (96 64)  LC_0 Logic Functioning bit
 (44 0)  (98 64)  (98 64)  LC_0 Logic Functioning bit
 (45 0)  (99 64)  (99 64)  LC_0 Logic Functioning bit
 (36 1)  (90 65)  (90 65)  LC_0 Logic Functioning bit
 (39 1)  (93 65)  (93 65)  LC_0 Logic Functioning bit
 (41 1)  (95 65)  (95 65)  LC_0 Logic Functioning bit
 (42 1)  (96 65)  (96 65)  LC_0 Logic Functioning bit
 (50 1)  (104 65)  (104 65)  Carry_In_Mux bit 

 (1 2)  (55 66)  (55 66)  routing T_1_4.glb_netwk_5 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 2)  (56 66)  (56 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (81 66)  (81 66)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 66)  (82 66)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 66)  (83 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 66)  (86 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 66)  (90 66)  LC_1 Logic Functioning bit
 (39 2)  (93 66)  (93 66)  LC_1 Logic Functioning bit
 (41 2)  (95 66)  (95 66)  LC_1 Logic Functioning bit
 (42 2)  (96 66)  (96 66)  LC_1 Logic Functioning bit
 (44 2)  (98 66)  (98 66)  LC_1 Logic Functioning bit
 (45 2)  (99 66)  (99 66)  LC_1 Logic Functioning bit
 (0 3)  (54 67)  (54 67)  routing T_1_4.glb_netwk_5 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (36 3)  (90 67)  (90 67)  LC_1 Logic Functioning bit
 (39 3)  (93 67)  (93 67)  LC_1 Logic Functioning bit
 (41 3)  (95 67)  (95 67)  LC_1 Logic Functioning bit
 (42 3)  (96 67)  (96 67)  LC_1 Logic Functioning bit
 (0 4)  (54 68)  (54 68)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_7/cen
 (1 4)  (55 68)  (55 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (75 68)  (75 68)  routing T_1_4.wire_logic_cluster/lc_3/out <X> T_1_4.lc_trk_g1_3
 (22 4)  (76 68)  (76 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (79 68)  (79 68)  routing T_1_4.wire_logic_cluster/lc_2/out <X> T_1_4.lc_trk_g1_2
 (27 4)  (81 68)  (81 68)  routing T_1_4.lc_trk_g1_2 <X> T_1_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 68)  (83 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 68)  (86 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 68)  (90 68)  LC_2 Logic Functioning bit
 (39 4)  (93 68)  (93 68)  LC_2 Logic Functioning bit
 (41 4)  (95 68)  (95 68)  LC_2 Logic Functioning bit
 (42 4)  (96 68)  (96 68)  LC_2 Logic Functioning bit
 (44 4)  (98 68)  (98 68)  LC_2 Logic Functioning bit
 (45 4)  (99 68)  (99 68)  LC_2 Logic Functioning bit
 (0 5)  (54 69)  (54 69)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_7/cen
 (1 5)  (55 69)  (55 69)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_7/cen
 (22 5)  (76 69)  (76 69)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (84 69)  (84 69)  routing T_1_4.lc_trk_g1_2 <X> T_1_4.wire_logic_cluster/lc_2/in_1
 (36 5)  (90 69)  (90 69)  LC_2 Logic Functioning bit
 (39 5)  (93 69)  (93 69)  LC_2 Logic Functioning bit
 (41 5)  (95 69)  (95 69)  LC_2 Logic Functioning bit
 (42 5)  (96 69)  (96 69)  LC_2 Logic Functioning bit
 (17 6)  (71 70)  (71 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 70)  (72 70)  routing T_1_4.wire_logic_cluster/lc_5/out <X> T_1_4.lc_trk_g1_5
 (21 6)  (75 70)  (75 70)  routing T_1_4.wire_logic_cluster/lc_7/out <X> T_1_4.lc_trk_g1_7
 (22 6)  (76 70)  (76 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (79 70)  (79 70)  routing T_1_4.wire_logic_cluster/lc_6/out <X> T_1_4.lc_trk_g1_6
 (27 6)  (81 70)  (81 70)  routing T_1_4.lc_trk_g1_3 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 70)  (83 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 70)  (86 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 70)  (90 70)  LC_3 Logic Functioning bit
 (39 6)  (93 70)  (93 70)  LC_3 Logic Functioning bit
 (41 6)  (95 70)  (95 70)  LC_3 Logic Functioning bit
 (42 6)  (96 70)  (96 70)  LC_3 Logic Functioning bit
 (44 6)  (98 70)  (98 70)  LC_3 Logic Functioning bit
 (45 6)  (99 70)  (99 70)  LC_3 Logic Functioning bit
 (22 7)  (76 71)  (76 71)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (84 71)  (84 71)  routing T_1_4.lc_trk_g1_3 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (36 7)  (90 71)  (90 71)  LC_3 Logic Functioning bit
 (39 7)  (93 71)  (93 71)  LC_3 Logic Functioning bit
 (41 7)  (95 71)  (95 71)  LC_3 Logic Functioning bit
 (42 7)  (96 71)  (96 71)  LC_3 Logic Functioning bit
 (27 8)  (81 72)  (81 72)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 72)  (82 72)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 72)  (83 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 72)  (84 72)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 72)  (86 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 72)  (90 72)  LC_4 Logic Functioning bit
 (39 8)  (93 72)  (93 72)  LC_4 Logic Functioning bit
 (41 8)  (95 72)  (95 72)  LC_4 Logic Functioning bit
 (42 8)  (96 72)  (96 72)  LC_4 Logic Functioning bit
 (44 8)  (98 72)  (98 72)  LC_4 Logic Functioning bit
 (45 8)  (99 72)  (99 72)  LC_4 Logic Functioning bit
 (36 9)  (90 73)  (90 73)  LC_4 Logic Functioning bit
 (39 9)  (93 73)  (93 73)  LC_4 Logic Functioning bit
 (41 9)  (95 73)  (95 73)  LC_4 Logic Functioning bit
 (42 9)  (96 73)  (96 73)  LC_4 Logic Functioning bit
 (27 10)  (81 74)  (81 74)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 74)  (83 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 74)  (84 74)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 74)  (86 74)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 74)  (90 74)  LC_5 Logic Functioning bit
 (39 10)  (93 74)  (93 74)  LC_5 Logic Functioning bit
 (41 10)  (95 74)  (95 74)  LC_5 Logic Functioning bit
 (42 10)  (96 74)  (96 74)  LC_5 Logic Functioning bit
 (44 10)  (98 74)  (98 74)  LC_5 Logic Functioning bit
 (45 10)  (99 74)  (99 74)  LC_5 Logic Functioning bit
 (17 11)  (71 75)  (71 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (90 75)  (90 75)  LC_5 Logic Functioning bit
 (39 11)  (93 75)  (93 75)  LC_5 Logic Functioning bit
 (41 11)  (95 75)  (95 75)  LC_5 Logic Functioning bit
 (42 11)  (96 75)  (96 75)  LC_5 Logic Functioning bit
 (14 12)  (68 76)  (68 76)  routing T_1_4.wire_logic_cluster/lc_0/out <X> T_1_4.lc_trk_g3_0
 (17 12)  (71 76)  (71 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 76)  (72 76)  routing T_1_4.wire_logic_cluster/lc_1/out <X> T_1_4.lc_trk_g3_1
 (22 12)  (76 76)  (76 76)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (77 76)  (77 76)  routing T_1_4.sp12_v_b_19 <X> T_1_4.lc_trk_g3_3
 (27 12)  (81 76)  (81 76)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 76)  (83 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 76)  (84 76)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 76)  (86 76)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 76)  (90 76)  LC_6 Logic Functioning bit
 (39 12)  (93 76)  (93 76)  LC_6 Logic Functioning bit
 (41 12)  (95 76)  (95 76)  LC_6 Logic Functioning bit
 (42 12)  (96 76)  (96 76)  LC_6 Logic Functioning bit
 (44 12)  (98 76)  (98 76)  LC_6 Logic Functioning bit
 (45 12)  (99 76)  (99 76)  LC_6 Logic Functioning bit
 (17 13)  (71 77)  (71 77)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (75 77)  (75 77)  routing T_1_4.sp12_v_b_19 <X> T_1_4.lc_trk_g3_3
 (30 13)  (84 77)  (84 77)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (36 13)  (90 77)  (90 77)  LC_6 Logic Functioning bit
 (39 13)  (93 77)  (93 77)  LC_6 Logic Functioning bit
 (41 13)  (95 77)  (95 77)  LC_6 Logic Functioning bit
 (42 13)  (96 77)  (96 77)  LC_6 Logic Functioning bit
 (0 14)  (54 78)  (54 78)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 78)  (55 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (68 78)  (68 78)  routing T_1_4.wire_logic_cluster/lc_4/out <X> T_1_4.lc_trk_g3_4
 (27 14)  (81 78)  (81 78)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 78)  (83 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 78)  (84 78)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 78)  (86 78)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 78)  (90 78)  LC_7 Logic Functioning bit
 (39 14)  (93 78)  (93 78)  LC_7 Logic Functioning bit
 (41 14)  (95 78)  (95 78)  LC_7 Logic Functioning bit
 (42 14)  (96 78)  (96 78)  LC_7 Logic Functioning bit
 (45 14)  (99 78)  (99 78)  LC_7 Logic Functioning bit
 (1 15)  (55 79)  (55 79)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (17 15)  (71 79)  (71 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (84 79)  (84 79)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (36 15)  (90 79)  (90 79)  LC_7 Logic Functioning bit
 (39 15)  (93 79)  (93 79)  LC_7 Logic Functioning bit
 (41 15)  (95 79)  (95 79)  LC_7 Logic Functioning bit
 (42 15)  (96 79)  (96 79)  LC_7 Logic Functioning bit


LogicTile_2_4

 (14 0)  (122 64)  (122 64)  routing T_2_4.lft_op_0 <X> T_2_4.lc_trk_g0_0
 (15 0)  (123 64)  (123 64)  routing T_2_4.lft_op_1 <X> T_2_4.lc_trk_g0_1
 (17 0)  (125 64)  (125 64)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (126 64)  (126 64)  routing T_2_4.lft_op_1 <X> T_2_4.lc_trk_g0_1
 (22 0)  (130 64)  (130 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (134 64)  (134 64)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (28 0)  (136 64)  (136 64)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 64)  (137 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 64)  (139 64)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 64)  (140 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 64)  (141 64)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 64)  (143 64)  routing T_2_4.lc_trk_g3_7 <X> T_2_4.input_2_0
 (40 0)  (148 64)  (148 64)  LC_0 Logic Functioning bit
 (41 0)  (149 64)  (149 64)  LC_0 Logic Functioning bit
 (15 1)  (123 65)  (123 65)  routing T_2_4.lft_op_0 <X> T_2_4.lc_trk_g0_0
 (17 1)  (125 65)  (125 65)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (135 65)  (135 65)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 65)  (137 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 65)  (138 65)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 65)  (140 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (141 65)  (141 65)  routing T_2_4.lc_trk_g3_7 <X> T_2_4.input_2_0
 (34 1)  (142 65)  (142 65)  routing T_2_4.lc_trk_g3_7 <X> T_2_4.input_2_0
 (35 1)  (143 65)  (143 65)  routing T_2_4.lc_trk_g3_7 <X> T_2_4.input_2_0
 (14 2)  (122 66)  (122 66)  routing T_2_4.wire_logic_cluster/lc_4/out <X> T_2_4.lc_trk_g0_4
 (21 2)  (129 66)  (129 66)  routing T_2_4.lft_op_7 <X> T_2_4.lc_trk_g0_7
 (22 2)  (130 66)  (130 66)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (132 66)  (132 66)  routing T_2_4.lft_op_7 <X> T_2_4.lc_trk_g0_7
 (25 2)  (133 66)  (133 66)  routing T_2_4.lft_op_6 <X> T_2_4.lc_trk_g0_6
 (28 2)  (136 66)  (136 66)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 66)  (137 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 66)  (139 66)  routing T_2_4.lc_trk_g0_4 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 66)  (140 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (144 66)  (144 66)  LC_1 Logic Functioning bit
 (38 2)  (146 66)  (146 66)  LC_1 Logic Functioning bit
 (39 2)  (147 66)  (147 66)  LC_1 Logic Functioning bit
 (43 2)  (151 66)  (151 66)  LC_1 Logic Functioning bit
 (50 2)  (158 66)  (158 66)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (125 67)  (125 67)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (130 67)  (130 67)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (132 67)  (132 67)  routing T_2_4.lft_op_6 <X> T_2_4.lc_trk_g0_6
 (30 3)  (138 67)  (138 67)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (36 3)  (144 67)  (144 67)  LC_1 Logic Functioning bit
 (38 3)  (146 67)  (146 67)  LC_1 Logic Functioning bit
 (39 3)  (147 67)  (147 67)  LC_1 Logic Functioning bit
 (43 3)  (151 67)  (151 67)  LC_1 Logic Functioning bit
 (29 4)  (137 68)  (137 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 68)  (140 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 68)  (141 68)  routing T_2_4.lc_trk_g2_1 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (41 4)  (149 68)  (149 68)  LC_2 Logic Functioning bit
 (42 4)  (150 68)  (150 68)  LC_2 Logic Functioning bit
 (43 4)  (151 68)  (151 68)  LC_2 Logic Functioning bit
 (28 5)  (136 69)  (136 69)  routing T_2_4.lc_trk_g2_0 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 69)  (137 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (140 69)  (140 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (144 69)  (144 69)  LC_2 Logic Functioning bit
 (41 5)  (149 69)  (149 69)  LC_2 Logic Functioning bit
 (43 5)  (151 69)  (151 69)  LC_2 Logic Functioning bit
 (15 6)  (123 70)  (123 70)  routing T_2_4.lft_op_5 <X> T_2_4.lc_trk_g1_5
 (17 6)  (125 70)  (125 70)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (126 70)  (126 70)  routing T_2_4.lft_op_5 <X> T_2_4.lc_trk_g1_5
 (21 6)  (129 70)  (129 70)  routing T_2_4.lft_op_7 <X> T_2_4.lc_trk_g1_7
 (22 6)  (130 70)  (130 70)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (132 70)  (132 70)  routing T_2_4.lft_op_7 <X> T_2_4.lc_trk_g1_7
 (26 6)  (134 70)  (134 70)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 6)  (137 70)  (137 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 70)  (138 70)  routing T_2_4.lc_trk_g0_6 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 70)  (139 70)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 70)  (140 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 70)  (142 70)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 70)  (144 70)  LC_3 Logic Functioning bit
 (37 6)  (145 70)  (145 70)  LC_3 Logic Functioning bit
 (38 6)  (146 70)  (146 70)  LC_3 Logic Functioning bit
 (39 6)  (147 70)  (147 70)  LC_3 Logic Functioning bit
 (15 7)  (123 71)  (123 71)  routing T_2_4.bot_op_4 <X> T_2_4.lc_trk_g1_4
 (17 7)  (125 71)  (125 71)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (130 71)  (130 71)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (132 71)  (132 71)  routing T_2_4.bot_op_6 <X> T_2_4.lc_trk_g1_6
 (27 7)  (135 71)  (135 71)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 71)  (136 71)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 71)  (137 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 71)  (138 71)  routing T_2_4.lc_trk_g0_6 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (36 7)  (144 71)  (144 71)  LC_3 Logic Functioning bit
 (38 7)  (146 71)  (146 71)  LC_3 Logic Functioning bit
 (41 7)  (149 71)  (149 71)  LC_3 Logic Functioning bit
 (43 7)  (151 71)  (151 71)  LC_3 Logic Functioning bit
 (14 8)  (122 72)  (122 72)  routing T_2_4.bnl_op_0 <X> T_2_4.lc_trk_g2_0
 (17 8)  (125 72)  (125 72)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (126 72)  (126 72)  routing T_2_4.bnl_op_1 <X> T_2_4.lc_trk_g2_1
 (21 8)  (129 72)  (129 72)  routing T_2_4.bnl_op_3 <X> T_2_4.lc_trk_g2_3
 (22 8)  (130 72)  (130 72)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (133 72)  (133 72)  routing T_2_4.wire_logic_cluster/lc_2/out <X> T_2_4.lc_trk_g2_2
 (26 8)  (134 72)  (134 72)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (31 8)  (139 72)  (139 72)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 72)  (140 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (144 72)  (144 72)  LC_4 Logic Functioning bit
 (37 8)  (145 72)  (145 72)  LC_4 Logic Functioning bit
 (39 8)  (147 72)  (147 72)  LC_4 Logic Functioning bit
 (42 8)  (150 72)  (150 72)  LC_4 Logic Functioning bit
 (50 8)  (158 72)  (158 72)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (122 73)  (122 73)  routing T_2_4.bnl_op_0 <X> T_2_4.lc_trk_g2_0
 (17 9)  (125 73)  (125 73)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (126 73)  (126 73)  routing T_2_4.bnl_op_1 <X> T_2_4.lc_trk_g2_1
 (21 9)  (129 73)  (129 73)  routing T_2_4.bnl_op_3 <X> T_2_4.lc_trk_g2_3
 (22 9)  (130 73)  (130 73)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (135 73)  (135 73)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 73)  (136 73)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 73)  (137 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (139 73)  (139 73)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 73)  (144 73)  LC_4 Logic Functioning bit
 (37 9)  (145 73)  (145 73)  LC_4 Logic Functioning bit
 (38 9)  (146 73)  (146 73)  LC_4 Logic Functioning bit
 (43 9)  (151 73)  (151 73)  LC_4 Logic Functioning bit
 (14 10)  (122 74)  (122 74)  routing T_2_4.sp4_h_r_44 <X> T_2_4.lc_trk_g2_4
 (15 10)  (123 74)  (123 74)  routing T_2_4.tnl_op_5 <X> T_2_4.lc_trk_g2_5
 (17 10)  (125 74)  (125 74)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (134 74)  (134 74)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (28 10)  (136 74)  (136 74)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 74)  (137 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 74)  (138 74)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 74)  (140 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 74)  (141 74)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 74)  (142 74)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 74)  (144 74)  LC_5 Logic Functioning bit
 (37 10)  (145 74)  (145 74)  LC_5 Logic Functioning bit
 (38 10)  (146 74)  (146 74)  LC_5 Logic Functioning bit
 (39 10)  (147 74)  (147 74)  LC_5 Logic Functioning bit
 (41 10)  (149 74)  (149 74)  LC_5 Logic Functioning bit
 (43 10)  (151 74)  (151 74)  LC_5 Logic Functioning bit
 (14 11)  (122 75)  (122 75)  routing T_2_4.sp4_h_r_44 <X> T_2_4.lc_trk_g2_4
 (15 11)  (123 75)  (123 75)  routing T_2_4.sp4_h_r_44 <X> T_2_4.lc_trk_g2_4
 (16 11)  (124 75)  (124 75)  routing T_2_4.sp4_h_r_44 <X> T_2_4.lc_trk_g2_4
 (17 11)  (125 75)  (125 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (126 75)  (126 75)  routing T_2_4.tnl_op_5 <X> T_2_4.lc_trk_g2_5
 (27 11)  (135 75)  (135 75)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 75)  (137 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (145 75)  (145 75)  LC_5 Logic Functioning bit
 (39 11)  (147 75)  (147 75)  LC_5 Logic Functioning bit
 (17 12)  (125 76)  (125 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (126 76)  (126 76)  routing T_2_4.wire_logic_cluster/lc_1/out <X> T_2_4.lc_trk_g3_1
 (27 12)  (135 76)  (135 76)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 76)  (137 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 76)  (138 76)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 76)  (140 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (145 76)  (145 76)  LC_6 Logic Functioning bit
 (39 12)  (147 76)  (147 76)  LC_6 Logic Functioning bit
 (40 12)  (148 76)  (148 76)  LC_6 Logic Functioning bit
 (42 12)  (150 76)  (150 76)  LC_6 Logic Functioning bit
 (43 12)  (151 76)  (151 76)  LC_6 Logic Functioning bit
 (50 12)  (158 76)  (158 76)  Cascade bit: LH_LC06_inmux02_5

 (30 13)  (138 77)  (138 77)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (139 77)  (139 77)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (37 13)  (145 77)  (145 77)  LC_6 Logic Functioning bit
 (39 13)  (147 77)  (147 77)  LC_6 Logic Functioning bit
 (40 13)  (148 77)  (148 77)  LC_6 Logic Functioning bit
 (42 13)  (150 77)  (150 77)  LC_6 Logic Functioning bit
 (43 13)  (151 77)  (151 77)  LC_6 Logic Functioning bit
 (48 13)  (156 77)  (156 77)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (122 78)  (122 78)  routing T_2_4.bnl_op_4 <X> T_2_4.lc_trk_g3_4
 (17 14)  (125 78)  (125 78)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (126 78)  (126 78)  routing T_2_4.bnl_op_5 <X> T_2_4.lc_trk_g3_5
 (21 14)  (129 78)  (129 78)  routing T_2_4.wire_logic_cluster/lc_7/out <X> T_2_4.lc_trk_g3_7
 (22 14)  (130 78)  (130 78)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (135 78)  (135 78)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 78)  (136 78)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 78)  (137 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 78)  (138 78)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 78)  (139 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 78)  (140 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 78)  (142 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (145 78)  (145 78)  LC_7 Logic Functioning bit
 (39 14)  (147 78)  (147 78)  LC_7 Logic Functioning bit
 (41 14)  (149 78)  (149 78)  LC_7 Logic Functioning bit
 (43 14)  (151 78)  (151 78)  LC_7 Logic Functioning bit
 (47 14)  (155 78)  (155 78)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (122 79)  (122 79)  routing T_2_4.bnl_op_4 <X> T_2_4.lc_trk_g3_4
 (17 15)  (125 79)  (125 79)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (126 79)  (126 79)  routing T_2_4.bnl_op_5 <X> T_2_4.lc_trk_g3_5
 (31 15)  (139 79)  (139 79)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (37 15)  (145 79)  (145 79)  LC_7 Logic Functioning bit
 (39 15)  (147 79)  (147 79)  LC_7 Logic Functioning bit
 (41 15)  (149 79)  (149 79)  LC_7 Logic Functioning bit
 (43 15)  (151 79)  (151 79)  LC_7 Logic Functioning bit


RAM_Tile_3_4

 (8 6)  (170 70)  (170 70)  routing T_3_4.sp4_h_r_8 <X> T_3_4.sp4_h_l_41
 (10 6)  (172 70)  (172 70)  routing T_3_4.sp4_h_r_8 <X> T_3_4.sp4_h_l_41
 (9 8)  (171 72)  (171 72)  routing T_3_4.sp4_h_l_41 <X> T_3_4.sp4_h_r_7
 (10 8)  (172 72)  (172 72)  routing T_3_4.sp4_h_l_41 <X> T_3_4.sp4_h_r_7


LogicTile_4_4

 (26 0)  (230 64)  (230 64)  routing T_4_4.lc_trk_g0_6 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (27 0)  (231 64)  (231 64)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (233 64)  (233 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (236 64)  (236 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (237 64)  (237 64)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (34 0)  (238 64)  (238 64)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (240 64)  (240 64)  LC_0 Logic Functioning bit
 (38 0)  (242 64)  (242 64)  LC_0 Logic Functioning bit
 (41 0)  (245 64)  (245 64)  LC_0 Logic Functioning bit
 (43 0)  (247 64)  (247 64)  LC_0 Logic Functioning bit
 (45 0)  (249 64)  (249 64)  LC_0 Logic Functioning bit
 (46 0)  (250 64)  (250 64)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (230 65)  (230 65)  routing T_4_4.lc_trk_g0_6 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (233 65)  (233 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (235 65)  (235 65)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (36 1)  (240 65)  (240 65)  LC_0 Logic Functioning bit
 (37 1)  (241 65)  (241 65)  LC_0 Logic Functioning bit
 (38 1)  (242 65)  (242 65)  LC_0 Logic Functioning bit
 (39 1)  (243 65)  (243 65)  LC_0 Logic Functioning bit
 (41 1)  (245 65)  (245 65)  LC_0 Logic Functioning bit
 (43 1)  (247 65)  (247 65)  LC_0 Logic Functioning bit
 (51 1)  (255 65)  (255 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (256 65)  (256 65)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (205 66)  (205 66)  routing T_4_4.glb_netwk_5 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (206 66)  (206 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (229 66)  (229 66)  routing T_4_4.bnr_op_6 <X> T_4_4.lc_trk_g0_6
 (0 3)  (204 67)  (204 67)  routing T_4_4.glb_netwk_5 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (22 3)  (226 67)  (226 67)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (229 67)  (229 67)  routing T_4_4.bnr_op_6 <X> T_4_4.lc_trk_g0_6
 (14 4)  (218 68)  (218 68)  routing T_4_4.sp4_h_l_5 <X> T_4_4.lc_trk_g1_0
 (14 5)  (218 69)  (218 69)  routing T_4_4.sp4_h_l_5 <X> T_4_4.lc_trk_g1_0
 (15 5)  (219 69)  (219 69)  routing T_4_4.sp4_h_l_5 <X> T_4_4.lc_trk_g1_0
 (16 5)  (220 69)  (220 69)  routing T_4_4.sp4_h_l_5 <X> T_4_4.lc_trk_g1_0
 (17 5)  (221 69)  (221 69)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 13)  (226 77)  (226 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (204 78)  (204 78)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (205 78)  (205 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (219 78)  (219 78)  routing T_4_4.sp4_v_t_32 <X> T_4_4.lc_trk_g3_5
 (16 14)  (220 78)  (220 78)  routing T_4_4.sp4_v_t_32 <X> T_4_4.lc_trk_g3_5
 (17 14)  (221 78)  (221 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (204 79)  (204 79)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 15)  (205 79)  (205 79)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r


LogicTile_5_4

 (14 0)  (272 64)  (272 64)  routing T_5_4.lft_op_0 <X> T_5_4.lc_trk_g0_0
 (27 0)  (285 64)  (285 64)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (287 64)  (287 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (288 64)  (288 64)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (290 64)  (290 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (292 64)  (292 64)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (15 1)  (273 65)  (273 65)  routing T_5_4.lft_op_0 <X> T_5_4.lc_trk_g0_0
 (17 1)  (275 65)  (275 65)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (287 65)  (287 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (288 65)  (288 65)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (289 65)  (289 65)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (36 1)  (294 65)  (294 65)  LC_0 Logic Functioning bit
 (38 1)  (296 65)  (296 65)  LC_0 Logic Functioning bit
 (47 1)  (305 65)  (305 65)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 2)  (272 66)  (272 66)  routing T_5_4.sp4_v_t_1 <X> T_5_4.lc_trk_g0_4
 (14 3)  (272 67)  (272 67)  routing T_5_4.sp4_v_t_1 <X> T_5_4.lc_trk_g0_4
 (16 3)  (274 67)  (274 67)  routing T_5_4.sp4_v_t_1 <X> T_5_4.lc_trk_g0_4
 (17 3)  (275 67)  (275 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 5)  (280 69)  (280 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (281 69)  (281 69)  routing T_5_4.sp4_v_b_18 <X> T_5_4.lc_trk_g1_2
 (24 5)  (282 69)  (282 69)  routing T_5_4.sp4_v_b_18 <X> T_5_4.lc_trk_g1_2
 (22 7)  (280 71)  (280 71)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (282 71)  (282 71)  routing T_5_4.bot_op_6 <X> T_5_4.lc_trk_g1_6
 (26 8)  (284 72)  (284 72)  routing T_5_4.lc_trk_g0_4 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (32 8)  (290 72)  (290 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (292 72)  (292 72)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (294 72)  (294 72)  LC_4 Logic Functioning bit
 (37 8)  (295 72)  (295 72)  LC_4 Logic Functioning bit
 (38 8)  (296 72)  (296 72)  LC_4 Logic Functioning bit
 (39 8)  (297 72)  (297 72)  LC_4 Logic Functioning bit
 (41 8)  (299 72)  (299 72)  LC_4 Logic Functioning bit
 (43 8)  (301 72)  (301 72)  LC_4 Logic Functioning bit
 (29 9)  (287 73)  (287 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (289 73)  (289 73)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (294 73)  (294 73)  LC_4 Logic Functioning bit
 (37 9)  (295 73)  (295 73)  LC_4 Logic Functioning bit
 (38 9)  (296 73)  (296 73)  LC_4 Logic Functioning bit
 (39 9)  (297 73)  (297 73)  LC_4 Logic Functioning bit
 (40 9)  (298 73)  (298 73)  LC_4 Logic Functioning bit
 (42 9)  (300 73)  (300 73)  LC_4 Logic Functioning bit
 (5 12)  (263 76)  (263 76)  routing T_5_4.sp4_v_b_3 <X> T_5_4.sp4_h_r_9
 (4 13)  (262 77)  (262 77)  routing T_5_4.sp4_v_b_3 <X> T_5_4.sp4_h_r_9
 (6 13)  (264 77)  (264 77)  routing T_5_4.sp4_v_b_3 <X> T_5_4.sp4_h_r_9
 (29 14)  (287 78)  (287 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (289 78)  (289 78)  routing T_5_4.lc_trk_g0_4 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (290 78)  (290 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (294 78)  (294 78)  LC_7 Logic Functioning bit
 (38 14)  (296 78)  (296 78)  LC_7 Logic Functioning bit
 (40 14)  (298 78)  (298 78)  LC_7 Logic Functioning bit
 (41 14)  (299 78)  (299 78)  LC_7 Logic Functioning bit
 (42 14)  (300 78)  (300 78)  LC_7 Logic Functioning bit
 (43 14)  (301 78)  (301 78)  LC_7 Logic Functioning bit
 (36 15)  (294 79)  (294 79)  LC_7 Logic Functioning bit
 (38 15)  (296 79)  (296 79)  LC_7 Logic Functioning bit
 (40 15)  (298 79)  (298 79)  LC_7 Logic Functioning bit
 (41 15)  (299 79)  (299 79)  LC_7 Logic Functioning bit
 (42 15)  (300 79)  (300 79)  LC_7 Logic Functioning bit
 (43 15)  (301 79)  (301 79)  LC_7 Logic Functioning bit


LogicTile_6_4

 (1 2)  (313 66)  (313 66)  routing T_6_4.glb_netwk_5 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (2 2)  (314 66)  (314 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (326 66)  (326 66)  routing T_6_4.sp4_h_l_9 <X> T_6_4.lc_trk_g0_4
 (0 3)  (312 67)  (312 67)  routing T_6_4.glb_netwk_5 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (14 3)  (326 67)  (326 67)  routing T_6_4.sp4_h_l_9 <X> T_6_4.lc_trk_g0_4
 (15 3)  (327 67)  (327 67)  routing T_6_4.sp4_h_l_9 <X> T_6_4.lc_trk_g0_4
 (16 3)  (328 67)  (328 67)  routing T_6_4.sp4_h_l_9 <X> T_6_4.lc_trk_g0_4
 (17 3)  (329 67)  (329 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (312 68)  (312 68)  routing T_6_4.lc_trk_g2_2 <X> T_6_4.wire_logic_cluster/lc_7/cen
 (1 4)  (313 68)  (313 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (333 68)  (333 68)  routing T_6_4.wire_logic_cluster/lc_3/out <X> T_6_4.lc_trk_g1_3
 (22 4)  (334 68)  (334 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (344 68)  (344 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (345 68)  (345 68)  routing T_6_4.lc_trk_g3_2 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (346 68)  (346 68)  routing T_6_4.lc_trk_g3_2 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (37 4)  (349 68)  (349 68)  LC_2 Logic Functioning bit
 (39 4)  (351 68)  (351 68)  LC_2 Logic Functioning bit
 (41 4)  (353 68)  (353 68)  LC_2 Logic Functioning bit
 (43 4)  (355 68)  (355 68)  LC_2 Logic Functioning bit
 (45 4)  (357 68)  (357 68)  LC_2 Logic Functioning bit
 (1 5)  (313 69)  (313 69)  routing T_6_4.lc_trk_g2_2 <X> T_6_4.wire_logic_cluster/lc_7/cen
 (26 5)  (338 69)  (338 69)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (339 69)  (339 69)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (341 69)  (341 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (343 69)  (343 69)  routing T_6_4.lc_trk_g3_2 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (36 5)  (348 69)  (348 69)  LC_2 Logic Functioning bit
 (38 5)  (350 69)  (350 69)  LC_2 Logic Functioning bit
 (40 5)  (352 69)  (352 69)  LC_2 Logic Functioning bit
 (42 5)  (354 69)  (354 69)  LC_2 Logic Functioning bit
 (32 6)  (344 70)  (344 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (346 70)  (346 70)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (40 6)  (352 70)  (352 70)  LC_3 Logic Functioning bit
 (41 6)  (353 70)  (353 70)  LC_3 Logic Functioning bit
 (42 6)  (354 70)  (354 70)  LC_3 Logic Functioning bit
 (43 6)  (355 70)  (355 70)  LC_3 Logic Functioning bit
 (45 6)  (357 70)  (357 70)  LC_3 Logic Functioning bit
 (31 7)  (343 71)  (343 71)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (40 7)  (352 71)  (352 71)  LC_3 Logic Functioning bit
 (41 7)  (353 71)  (353 71)  LC_3 Logic Functioning bit
 (42 7)  (354 71)  (354 71)  LC_3 Logic Functioning bit
 (43 7)  (355 71)  (355 71)  LC_3 Logic Functioning bit
 (25 8)  (337 72)  (337 72)  routing T_6_4.sp4_h_r_42 <X> T_6_4.lc_trk_g2_2
 (22 9)  (334 73)  (334 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (335 73)  (335 73)  routing T_6_4.sp4_h_r_42 <X> T_6_4.lc_trk_g2_2
 (24 9)  (336 73)  (336 73)  routing T_6_4.sp4_h_r_42 <X> T_6_4.lc_trk_g2_2
 (25 9)  (337 73)  (337 73)  routing T_6_4.sp4_h_r_42 <X> T_6_4.lc_trk_g2_2
 (27 10)  (339 74)  (339 74)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (340 74)  (340 74)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (341 74)  (341 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (342 74)  (342 74)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (344 74)  (344 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (346 74)  (346 74)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_5/in_3
 (41 10)  (353 74)  (353 74)  LC_5 Logic Functioning bit
 (43 10)  (355 74)  (355 74)  LC_5 Logic Functioning bit
 (45 10)  (357 74)  (357 74)  LC_5 Logic Functioning bit
 (26 11)  (338 75)  (338 75)  routing T_6_4.lc_trk_g3_2 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (339 75)  (339 75)  routing T_6_4.lc_trk_g3_2 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (340 75)  (340 75)  routing T_6_4.lc_trk_g3_2 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (341 75)  (341 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (343 75)  (343 75)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_5/in_3
 (36 11)  (348 75)  (348 75)  LC_5 Logic Functioning bit
 (37 11)  (349 75)  (349 75)  LC_5 Logic Functioning bit
 (38 11)  (350 75)  (350 75)  LC_5 Logic Functioning bit
 (39 11)  (351 75)  (351 75)  LC_5 Logic Functioning bit
 (41 11)  (353 75)  (353 75)  LC_5 Logic Functioning bit
 (43 11)  (355 75)  (355 75)  LC_5 Logic Functioning bit
 (51 11)  (363 75)  (363 75)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (337 76)  (337 76)  routing T_6_4.wire_logic_cluster/lc_2/out <X> T_6_4.lc_trk_g3_2
 (22 13)  (334 77)  (334 77)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (313 78)  (313 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (329 78)  (329 78)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (330 78)  (330 78)  routing T_6_4.wire_logic_cluster/lc_5/out <X> T_6_4.lc_trk_g3_5
 (1 15)  (313 79)  (313 79)  routing T_6_4.lc_trk_g0_4 <X> T_6_4.wire_logic_cluster/lc_7/s_r


LogicTile_7_4

 (11 12)  (381 76)  (381 76)  routing T_7_4.sp4_h_l_40 <X> T_7_4.sp4_v_b_11
 (13 12)  (383 76)  (383 76)  routing T_7_4.sp4_h_l_40 <X> T_7_4.sp4_v_b_11
 (12 13)  (382 77)  (382 77)  routing T_7_4.sp4_h_l_40 <X> T_7_4.sp4_v_b_11


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (22 3)  (22 51)  (22 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (23 51)  (23 51)  routing T_0_3.sp4_v_b_22 <X> T_0_3.lc_trk_g0_6
 (24 3)  (24 51)  (24 51)  routing T_0_3.sp4_v_b_22 <X> T_0_3.lc_trk_g0_6
 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (47 4)  (47 52)  (47 52)  Enable bit of Mux _out_links/OutMux5_2 => slf_op_2 sp12_h_l_11
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (22 7)  (22 55)  (22 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (23 55)  (23 55)  routing T_0_3.sp4_v_b_22 <X> T_0_3.lc_trk_g1_6
 (24 7)  (24 55)  (24 55)  routing T_0_3.sp4_v_b_22 <X> T_0_3.lc_trk_g1_6
 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (27 8)  (27 56)  (27 56)  routing T_0_3.lc_trk_g1_6 <X> T_0_3.wire_con_box/lc_4/in_1
 (29 8)  (29 56)  (29 56)  Enable bit of Mux _con_box/lcb1_4 => lc_trk_g1_6 wire_con_box/lc_4/in_1
 (30 8)  (30 56)  (30 56)  routing T_0_3.lc_trk_g1_6 <X> T_0_3.wire_con_box/lc_4/in_1
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (30 9)  (30 57)  (30 57)  routing T_0_3.lc_trk_g1_6 <X> T_0_3.wire_con_box/lc_4/in_1
 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (29 10)  (29 58)  (29 58)  Enable bit of Mux _con_box/lcb1_5 => lc_trk_g0_6 wire_con_box/lc_5/in_1
 (30 10)  (30 58)  (30 58)  routing T_0_3.lc_trk_g0_6 <X> T_0_3.wire_con_box/lc_5/in_1
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (19 11)  (19 59)  (19 59)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (30 11)  (30 59)  (30 59)  routing T_0_3.lc_trk_g0_6 <X> T_0_3.wire_con_box/lc_5/in_1
 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (7 12)  (7 60)  (7 60)  Column buffer control bit: IPCON_colbuf_cntl_5

 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


LogicTile_1_3

 (14 0)  (68 48)  (68 48)  routing T_1_3.sp4_v_b_8 <X> T_1_3.lc_trk_g0_0
 (31 0)  (85 48)  (85 48)  routing T_1_3.lc_trk_g1_6 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 48)  (86 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 48)  (88 48)  routing T_1_3.lc_trk_g1_6 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 48)  (90 48)  LC_0 Logic Functioning bit
 (37 0)  (91 48)  (91 48)  LC_0 Logic Functioning bit
 (38 0)  (92 48)  (92 48)  LC_0 Logic Functioning bit
 (39 0)  (93 48)  (93 48)  LC_0 Logic Functioning bit
 (45 0)  (99 48)  (99 48)  LC_0 Logic Functioning bit
 (14 1)  (68 49)  (68 49)  routing T_1_3.sp4_v_b_8 <X> T_1_3.lc_trk_g0_0
 (16 1)  (70 49)  (70 49)  routing T_1_3.sp4_v_b_8 <X> T_1_3.lc_trk_g0_0
 (17 1)  (71 49)  (71 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (76 49)  (76 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (77 49)  (77 49)  routing T_1_3.sp4_v_b_18 <X> T_1_3.lc_trk_g0_2
 (24 1)  (78 49)  (78 49)  routing T_1_3.sp4_v_b_18 <X> T_1_3.lc_trk_g0_2
 (31 1)  (85 49)  (85 49)  routing T_1_3.lc_trk_g1_6 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 49)  (90 49)  LC_0 Logic Functioning bit
 (37 1)  (91 49)  (91 49)  LC_0 Logic Functioning bit
 (38 1)  (92 49)  (92 49)  LC_0 Logic Functioning bit
 (39 1)  (93 49)  (93 49)  LC_0 Logic Functioning bit
 (1 2)  (55 50)  (55 50)  routing T_1_3.glb_netwk_5 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (2 2)  (56 50)  (56 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (68 50)  (68 50)  routing T_1_3.sp4_v_t_1 <X> T_1_3.lc_trk_g0_4
 (29 2)  (83 50)  (83 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (90 50)  (90 50)  LC_1 Logic Functioning bit
 (38 2)  (92 50)  (92 50)  LC_1 Logic Functioning bit
 (41 2)  (95 50)  (95 50)  LC_1 Logic Functioning bit
 (43 2)  (97 50)  (97 50)  LC_1 Logic Functioning bit
 (45 2)  (99 50)  (99 50)  LC_1 Logic Functioning bit
 (0 3)  (54 51)  (54 51)  routing T_1_3.glb_netwk_5 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (14 3)  (68 51)  (68 51)  routing T_1_3.sp4_v_t_1 <X> T_1_3.lc_trk_g0_4
 (16 3)  (70 51)  (70 51)  routing T_1_3.sp4_v_t_1 <X> T_1_3.lc_trk_g0_4
 (17 3)  (71 51)  (71 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (90 51)  (90 51)  LC_1 Logic Functioning bit
 (38 3)  (92 51)  (92 51)  LC_1 Logic Functioning bit
 (41 3)  (95 51)  (95 51)  LC_1 Logic Functioning bit
 (43 3)  (97 51)  (97 51)  LC_1 Logic Functioning bit
 (1 4)  (55 52)  (55 52)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (71 52)  (71 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (76 52)  (76 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (77 52)  (77 52)  routing T_1_3.sp4_h_r_3 <X> T_1_3.lc_trk_g1_3
 (24 4)  (78 52)  (78 52)  routing T_1_3.sp4_h_r_3 <X> T_1_3.lc_trk_g1_3
 (25 4)  (79 52)  (79 52)  routing T_1_3.sp4_v_b_10 <X> T_1_3.lc_trk_g1_2
 (32 4)  (86 52)  (86 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 52)  (88 52)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 52)  (90 52)  LC_2 Logic Functioning bit
 (37 4)  (91 52)  (91 52)  LC_2 Logic Functioning bit
 (38 4)  (92 52)  (92 52)  LC_2 Logic Functioning bit
 (39 4)  (93 52)  (93 52)  LC_2 Logic Functioning bit
 (45 4)  (99 52)  (99 52)  LC_2 Logic Functioning bit
 (0 5)  (54 53)  (54 53)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_7/cen
 (1 5)  (55 53)  (55 53)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_7/cen
 (12 5)  (66 53)  (66 53)  routing T_1_3.sp4_h_r_5 <X> T_1_3.sp4_v_b_5
 (21 5)  (75 53)  (75 53)  routing T_1_3.sp4_h_r_3 <X> T_1_3.lc_trk_g1_3
 (22 5)  (76 53)  (76 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (77 53)  (77 53)  routing T_1_3.sp4_v_b_10 <X> T_1_3.lc_trk_g1_2
 (25 5)  (79 53)  (79 53)  routing T_1_3.sp4_v_b_10 <X> T_1_3.lc_trk_g1_2
 (31 5)  (85 53)  (85 53)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 53)  (90 53)  LC_2 Logic Functioning bit
 (37 5)  (91 53)  (91 53)  LC_2 Logic Functioning bit
 (38 5)  (92 53)  (92 53)  LC_2 Logic Functioning bit
 (39 5)  (93 53)  (93 53)  LC_2 Logic Functioning bit
 (17 6)  (71 54)  (71 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (79 54)  (79 54)  routing T_1_3.sp4_v_b_6 <X> T_1_3.lc_trk_g1_6
 (32 6)  (86 54)  (86 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 54)  (88 54)  routing T_1_3.lc_trk_g1_1 <X> T_1_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 54)  (90 54)  LC_3 Logic Functioning bit
 (37 6)  (91 54)  (91 54)  LC_3 Logic Functioning bit
 (38 6)  (92 54)  (92 54)  LC_3 Logic Functioning bit
 (39 6)  (93 54)  (93 54)  LC_3 Logic Functioning bit
 (45 6)  (99 54)  (99 54)  LC_3 Logic Functioning bit
 (22 7)  (76 55)  (76 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (77 55)  (77 55)  routing T_1_3.sp4_v_b_6 <X> T_1_3.lc_trk_g1_6
 (36 7)  (90 55)  (90 55)  LC_3 Logic Functioning bit
 (37 7)  (91 55)  (91 55)  LC_3 Logic Functioning bit
 (38 7)  (92 55)  (92 55)  LC_3 Logic Functioning bit
 (39 7)  (93 55)  (93 55)  LC_3 Logic Functioning bit
 (36 8)  (90 56)  (90 56)  LC_4 Logic Functioning bit
 (38 8)  (92 56)  (92 56)  LC_4 Logic Functioning bit
 (41 8)  (95 56)  (95 56)  LC_4 Logic Functioning bit
 (43 8)  (97 56)  (97 56)  LC_4 Logic Functioning bit
 (45 8)  (99 56)  (99 56)  LC_4 Logic Functioning bit
 (26 9)  (80 57)  (80 57)  routing T_1_3.lc_trk_g0_2 <X> T_1_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 57)  (83 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (91 57)  (91 57)  LC_4 Logic Functioning bit
 (39 9)  (93 57)  (93 57)  LC_4 Logic Functioning bit
 (40 9)  (94 57)  (94 57)  LC_4 Logic Functioning bit
 (42 9)  (96 57)  (96 57)  LC_4 Logic Functioning bit
 (53 9)  (107 57)  (107 57)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (76 58)  (76 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (31 10)  (85 58)  (85 58)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 58)  (86 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 58)  (88 58)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 58)  (90 58)  LC_5 Logic Functioning bit
 (37 10)  (91 58)  (91 58)  LC_5 Logic Functioning bit
 (38 10)  (92 58)  (92 58)  LC_5 Logic Functioning bit
 (39 10)  (93 58)  (93 58)  LC_5 Logic Functioning bit
 (45 10)  (99 58)  (99 58)  LC_5 Logic Functioning bit
 (51 10)  (105 58)  (105 58)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (90 59)  (90 59)  LC_5 Logic Functioning bit
 (37 11)  (91 59)  (91 59)  LC_5 Logic Functioning bit
 (38 11)  (92 59)  (92 59)  LC_5 Logic Functioning bit
 (39 11)  (93 59)  (93 59)  LC_5 Logic Functioning bit
 (7 12)  (61 60)  (61 60)  Column buffer control bit: LH_colbuf_cntl_5

 (31 12)  (85 60)  (85 60)  routing T_1_3.lc_trk_g2_7 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 60)  (86 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 60)  (87 60)  routing T_1_3.lc_trk_g2_7 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 60)  (90 60)  LC_6 Logic Functioning bit
 (37 12)  (91 60)  (91 60)  LC_6 Logic Functioning bit
 (38 12)  (92 60)  (92 60)  LC_6 Logic Functioning bit
 (39 12)  (93 60)  (93 60)  LC_6 Logic Functioning bit
 (45 12)  (99 60)  (99 60)  LC_6 Logic Functioning bit
 (31 13)  (85 61)  (85 61)  routing T_1_3.lc_trk_g2_7 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 61)  (90 61)  LC_6 Logic Functioning bit
 (37 13)  (91 61)  (91 61)  LC_6 Logic Functioning bit
 (38 13)  (92 61)  (92 61)  LC_6 Logic Functioning bit
 (39 13)  (93 61)  (93 61)  LC_6 Logic Functioning bit
 (31 14)  (85 62)  (85 62)  routing T_1_3.lc_trk_g0_4 <X> T_1_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 62)  (86 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (90 62)  (90 62)  LC_7 Logic Functioning bit
 (37 14)  (91 62)  (91 62)  LC_7 Logic Functioning bit
 (38 14)  (92 62)  (92 62)  LC_7 Logic Functioning bit
 (39 14)  (93 62)  (93 62)  LC_7 Logic Functioning bit
 (45 14)  (99 62)  (99 62)  LC_7 Logic Functioning bit
 (36 15)  (90 63)  (90 63)  LC_7 Logic Functioning bit
 (37 15)  (91 63)  (91 63)  LC_7 Logic Functioning bit
 (38 15)  (92 63)  (92 63)  LC_7 Logic Functioning bit
 (39 15)  (93 63)  (93 63)  LC_7 Logic Functioning bit


LogicTile_2_3

 (2 0)  (110 48)  (110 48)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (129 48)  (129 48)  routing T_2_3.lft_op_3 <X> T_2_3.lc_trk_g0_3
 (22 0)  (130 48)  (130 48)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (132 48)  (132 48)  routing T_2_3.lft_op_3 <X> T_2_3.lc_trk_g0_3
 (26 0)  (134 48)  (134 48)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 48)  (135 48)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 48)  (137 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 48)  (138 48)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 48)  (140 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (144 48)  (144 48)  LC_0 Logic Functioning bit
 (37 0)  (145 48)  (145 48)  LC_0 Logic Functioning bit
 (38 0)  (146 48)  (146 48)  LC_0 Logic Functioning bit
 (39 0)  (147 48)  (147 48)  LC_0 Logic Functioning bit
 (26 1)  (134 49)  (134 49)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 49)  (136 49)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 49)  (137 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 49)  (139 49)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (36 1)  (144 49)  (144 49)  LC_0 Logic Functioning bit
 (38 1)  (146 49)  (146 49)  LC_0 Logic Functioning bit
 (41 1)  (149 49)  (149 49)  LC_0 Logic Functioning bit
 (43 1)  (151 49)  (151 49)  LC_0 Logic Functioning bit
 (51 1)  (159 49)  (159 49)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (109 50)  (109 50)  routing T_2_3.glb_netwk_5 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (2 2)  (110 50)  (110 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (133 50)  (133 50)  routing T_2_3.wire_logic_cluster/lc_6/out <X> T_2_3.lc_trk_g0_6
 (27 2)  (135 50)  (135 50)  routing T_2_3.lc_trk_g3_1 <X> T_2_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 50)  (136 50)  routing T_2_3.lc_trk_g3_1 <X> T_2_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 50)  (137 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 50)  (140 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 50)  (141 50)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.wire_logic_cluster/lc_1/in_3
 (37 2)  (145 50)  (145 50)  LC_1 Logic Functioning bit
 (39 2)  (147 50)  (147 50)  LC_1 Logic Functioning bit
 (0 3)  (108 51)  (108 51)  routing T_2_3.glb_netwk_5 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (15 3)  (123 51)  (123 51)  routing T_2_3.bot_op_4 <X> T_2_3.lc_trk_g0_4
 (17 3)  (125 51)  (125 51)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (130 51)  (130 51)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (135 51)  (135 51)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 51)  (136 51)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 51)  (137 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 51)  (139 51)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.wire_logic_cluster/lc_1/in_3
 (40 3)  (148 51)  (148 51)  LC_1 Logic Functioning bit
 (41 3)  (149 51)  (149 51)  LC_1 Logic Functioning bit
 (42 3)  (150 51)  (150 51)  LC_1 Logic Functioning bit
 (43 3)  (151 51)  (151 51)  LC_1 Logic Functioning bit
 (15 4)  (123 52)  (123 52)  routing T_2_3.bot_op_1 <X> T_2_3.lc_trk_g1_1
 (17 4)  (125 52)  (125 52)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (133 52)  (133 52)  routing T_2_3.wire_logic_cluster/lc_2/out <X> T_2_3.lc_trk_g1_2
 (26 4)  (134 52)  (134 52)  routing T_2_3.lc_trk_g0_4 <X> T_2_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (135 52)  (135 52)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 52)  (137 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 52)  (140 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 52)  (141 52)  routing T_2_3.lc_trk_g2_3 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 52)  (144 52)  LC_2 Logic Functioning bit
 (37 4)  (145 52)  (145 52)  LC_2 Logic Functioning bit
 (38 4)  (146 52)  (146 52)  LC_2 Logic Functioning bit
 (42 4)  (150 52)  (150 52)  LC_2 Logic Functioning bit
 (45 4)  (153 52)  (153 52)  LC_2 Logic Functioning bit
 (50 4)  (158 52)  (158 52)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (130 53)  (130 53)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (137 53)  (137 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 53)  (138 53)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_2/in_1
 (31 5)  (139 53)  (139 53)  routing T_2_3.lc_trk_g2_3 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 53)  (144 53)  LC_2 Logic Functioning bit
 (38 5)  (146 53)  (146 53)  LC_2 Logic Functioning bit
 (46 5)  (154 53)  (154 53)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (122 54)  (122 54)  routing T_2_3.lft_op_4 <X> T_2_3.lc_trk_g1_4
 (21 6)  (129 54)  (129 54)  routing T_2_3.lft_op_7 <X> T_2_3.lc_trk_g1_7
 (22 6)  (130 54)  (130 54)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (132 54)  (132 54)  routing T_2_3.lft_op_7 <X> T_2_3.lc_trk_g1_7
 (25 6)  (133 54)  (133 54)  routing T_2_3.lft_op_6 <X> T_2_3.lc_trk_g1_6
 (27 6)  (135 54)  (135 54)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 54)  (136 54)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 54)  (137 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 54)  (139 54)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 54)  (140 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 54)  (142 54)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 54)  (144 54)  LC_3 Logic Functioning bit
 (38 6)  (146 54)  (146 54)  LC_3 Logic Functioning bit
 (41 6)  (149 54)  (149 54)  LC_3 Logic Functioning bit
 (43 6)  (151 54)  (151 54)  LC_3 Logic Functioning bit
 (15 7)  (123 55)  (123 55)  routing T_2_3.lft_op_4 <X> T_2_3.lc_trk_g1_4
 (17 7)  (125 55)  (125 55)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (130 55)  (130 55)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (132 55)  (132 55)  routing T_2_3.lft_op_6 <X> T_2_3.lc_trk_g1_6
 (26 7)  (134 55)  (134 55)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_3/in_0
 (27 7)  (135 55)  (135 55)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 55)  (136 55)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 55)  (137 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 55)  (138 55)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 55)  (139 55)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (40 7)  (148 55)  (148 55)  LC_3 Logic Functioning bit
 (41 7)  (149 55)  (149 55)  LC_3 Logic Functioning bit
 (42 7)  (150 55)  (150 55)  LC_3 Logic Functioning bit
 (43 7)  (151 55)  (151 55)  LC_3 Logic Functioning bit
 (2 8)  (110 56)  (110 56)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (125 56)  (125 56)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (126 56)  (126 56)  routing T_2_3.bnl_op_1 <X> T_2_3.lc_trk_g2_1
 (21 8)  (129 56)  (129 56)  routing T_2_3.sp4_h_r_43 <X> T_2_3.lc_trk_g2_3
 (22 8)  (130 56)  (130 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (131 56)  (131 56)  routing T_2_3.sp4_h_r_43 <X> T_2_3.lc_trk_g2_3
 (24 8)  (132 56)  (132 56)  routing T_2_3.sp4_h_r_43 <X> T_2_3.lc_trk_g2_3
 (25 8)  (133 56)  (133 56)  routing T_2_3.sp4_v_b_26 <X> T_2_3.lc_trk_g2_2
 (27 8)  (135 56)  (135 56)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 56)  (137 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 56)  (138 56)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 56)  (139 56)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 56)  (140 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 56)  (141 56)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 56)  (142 56)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 56)  (144 56)  LC_4 Logic Functioning bit
 (37 8)  (145 56)  (145 56)  LC_4 Logic Functioning bit
 (39 8)  (147 56)  (147 56)  LC_4 Logic Functioning bit
 (42 8)  (150 56)  (150 56)  LC_4 Logic Functioning bit
 (50 8)  (158 56)  (158 56)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (126 57)  (126 57)  routing T_2_3.bnl_op_1 <X> T_2_3.lc_trk_g2_1
 (21 9)  (129 57)  (129 57)  routing T_2_3.sp4_h_r_43 <X> T_2_3.lc_trk_g2_3
 (22 9)  (130 57)  (130 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (131 57)  (131 57)  routing T_2_3.sp4_v_b_26 <X> T_2_3.lc_trk_g2_2
 (30 9)  (138 57)  (138 57)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (36 9)  (144 57)  (144 57)  LC_4 Logic Functioning bit
 (37 9)  (145 57)  (145 57)  LC_4 Logic Functioning bit
 (39 9)  (147 57)  (147 57)  LC_4 Logic Functioning bit
 (42 9)  (150 57)  (150 57)  LC_4 Logic Functioning bit
 (28 10)  (136 58)  (136 58)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 58)  (137 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (139 58)  (139 58)  routing T_2_3.lc_trk_g0_4 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 58)  (140 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (144 58)  (144 58)  LC_5 Logic Functioning bit
 (37 10)  (145 58)  (145 58)  LC_5 Logic Functioning bit
 (38 10)  (146 58)  (146 58)  LC_5 Logic Functioning bit
 (39 10)  (147 58)  (147 58)  LC_5 Logic Functioning bit
 (41 10)  (149 58)  (149 58)  LC_5 Logic Functioning bit
 (43 10)  (151 58)  (151 58)  LC_5 Logic Functioning bit
 (22 11)  (130 59)  (130 59)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (132 59)  (132 59)  routing T_2_3.tnl_op_6 <X> T_2_3.lc_trk_g2_6
 (25 11)  (133 59)  (133 59)  routing T_2_3.tnl_op_6 <X> T_2_3.lc_trk_g2_6
 (30 11)  (138 59)  (138 59)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (36 11)  (144 59)  (144 59)  LC_5 Logic Functioning bit
 (37 11)  (145 59)  (145 59)  LC_5 Logic Functioning bit
 (38 11)  (146 59)  (146 59)  LC_5 Logic Functioning bit
 (39 11)  (147 59)  (147 59)  LC_5 Logic Functioning bit
 (41 11)  (149 59)  (149 59)  LC_5 Logic Functioning bit
 (43 11)  (151 59)  (151 59)  LC_5 Logic Functioning bit
 (7 12)  (115 60)  (115 60)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (122 60)  (122 60)  routing T_2_3.bnl_op_0 <X> T_2_3.lc_trk_g3_0
 (17 12)  (125 60)  (125 60)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (126 60)  (126 60)  routing T_2_3.bnl_op_1 <X> T_2_3.lc_trk_g3_1
 (22 12)  (130 60)  (130 60)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (132 60)  (132 60)  routing T_2_3.tnl_op_3 <X> T_2_3.lc_trk_g3_3
 (26 12)  (134 60)  (134 60)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (135 60)  (135 60)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 60)  (136 60)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 60)  (137 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 60)  (140 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 60)  (141 60)  routing T_2_3.lc_trk_g2_1 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 60)  (144 60)  LC_6 Logic Functioning bit
 (38 12)  (146 60)  (146 60)  LC_6 Logic Functioning bit
 (39 12)  (147 60)  (147 60)  LC_6 Logic Functioning bit
 (43 12)  (151 60)  (151 60)  LC_6 Logic Functioning bit
 (45 12)  (153 60)  (153 60)  LC_6 Logic Functioning bit
 (50 12)  (158 60)  (158 60)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (122 61)  (122 61)  routing T_2_3.bnl_op_0 <X> T_2_3.lc_trk_g3_0
 (17 13)  (125 61)  (125 61)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (126 61)  (126 61)  routing T_2_3.bnl_op_1 <X> T_2_3.lc_trk_g3_1
 (21 13)  (129 61)  (129 61)  routing T_2_3.tnl_op_3 <X> T_2_3.lc_trk_g3_3
 (22 13)  (130 61)  (130 61)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (132 61)  (132 61)  routing T_2_3.tnl_op_2 <X> T_2_3.lc_trk_g3_2
 (25 13)  (133 61)  (133 61)  routing T_2_3.tnl_op_2 <X> T_2_3.lc_trk_g3_2
 (26 13)  (134 61)  (134 61)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 61)  (137 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (145 61)  (145 61)  LC_6 Logic Functioning bit
 (39 13)  (147 61)  (147 61)  LC_6 Logic Functioning bit
 (40 13)  (148 61)  (148 61)  LC_6 Logic Functioning bit
 (42 13)  (150 61)  (150 61)  LC_6 Logic Functioning bit
 (51 13)  (159 61)  (159 61)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (161 61)  (161 61)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (28 14)  (136 62)  (136 62)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 62)  (137 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 62)  (140 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 62)  (142 62)  routing T_2_3.lc_trk_g1_1 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (14 15)  (122 63)  (122 63)  routing T_2_3.tnl_op_4 <X> T_2_3.lc_trk_g3_4
 (15 15)  (123 63)  (123 63)  routing T_2_3.tnl_op_4 <X> T_2_3.lc_trk_g3_4
 (17 15)  (125 63)  (125 63)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (28 15)  (136 63)  (136 63)  routing T_2_3.lc_trk_g2_1 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 63)  (137 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 63)  (138 63)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 63)  (140 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (141 63)  (141 63)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.input_2_7
 (34 15)  (142 63)  (142 63)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.input_2_7
 (41 15)  (149 63)  (149 63)  LC_7 Logic Functioning bit
 (46 15)  (154 63)  (154 63)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_3_3

 (5 10)  (167 58)  (167 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (166 59)  (166 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (14 1)  (218 49)  (218 49)  routing T_4_3.top_op_0 <X> T_4_3.lc_trk_g0_0
 (15 1)  (219 49)  (219 49)  routing T_4_3.top_op_0 <X> T_4_3.lc_trk_g0_0
 (17 1)  (221 49)  (221 49)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 2)  (231 50)  (231 50)  routing T_4_3.lc_trk_g1_5 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (233 50)  (233 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (234 50)  (234 50)  routing T_4_3.lc_trk_g1_5 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (235 50)  (235 50)  routing T_4_3.lc_trk_g3_7 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (236 50)  (236 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (237 50)  (237 50)  routing T_4_3.lc_trk_g3_7 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (34 2)  (238 50)  (238 50)  routing T_4_3.lc_trk_g3_7 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (14 3)  (218 51)  (218 51)  routing T_4_3.sp12_h_r_20 <X> T_4_3.lc_trk_g0_4
 (16 3)  (220 51)  (220 51)  routing T_4_3.sp12_h_r_20 <X> T_4_3.lc_trk_g0_4
 (17 3)  (221 51)  (221 51)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (231 51)  (231 51)  routing T_4_3.lc_trk_g1_0 <X> T_4_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (233 51)  (233 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (235 51)  (235 51)  routing T_4_3.lc_trk_g3_7 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (236 51)  (236 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (238 51)  (238 51)  routing T_4_3.lc_trk_g1_2 <X> T_4_3.input_2_1
 (35 3)  (239 51)  (239 51)  routing T_4_3.lc_trk_g1_2 <X> T_4_3.input_2_1
 (40 3)  (244 51)  (244 51)  LC_1 Logic Functioning bit
 (46 3)  (250 51)  (250 51)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (257 51)  (257 51)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (229 52)  (229 52)  routing T_4_3.bnr_op_2 <X> T_4_3.lc_trk_g1_2
 (14 5)  (218 53)  (218 53)  routing T_4_3.top_op_0 <X> T_4_3.lc_trk_g1_0
 (15 5)  (219 53)  (219 53)  routing T_4_3.top_op_0 <X> T_4_3.lc_trk_g1_0
 (17 5)  (221 53)  (221 53)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (226 53)  (226 53)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (229 53)  (229 53)  routing T_4_3.bnr_op_2 <X> T_4_3.lc_trk_g1_2
 (17 6)  (221 54)  (221 54)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (222 54)  (222 54)  routing T_4_3.bnr_op_5 <X> T_4_3.lc_trk_g1_5
 (27 6)  (231 54)  (231 54)  routing T_4_3.lc_trk_g1_5 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (233 54)  (233 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (234 54)  (234 54)  routing T_4_3.lc_trk_g1_5 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (235 54)  (235 54)  routing T_4_3.lc_trk_g3_7 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (236 54)  (236 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (237 54)  (237 54)  routing T_4_3.lc_trk_g3_7 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (238 54)  (238 54)  routing T_4_3.lc_trk_g3_7 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (240 54)  (240 54)  LC_3 Logic Functioning bit
 (38 6)  (242 54)  (242 54)  LC_3 Logic Functioning bit
 (40 6)  (244 54)  (244 54)  LC_3 Logic Functioning bit
 (41 6)  (245 54)  (245 54)  LC_3 Logic Functioning bit
 (43 6)  (247 54)  (247 54)  LC_3 Logic Functioning bit
 (18 7)  (222 55)  (222 55)  routing T_4_3.bnr_op_5 <X> T_4_3.lc_trk_g1_5
 (27 7)  (231 55)  (231 55)  routing T_4_3.lc_trk_g1_0 <X> T_4_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (233 55)  (233 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (235 55)  (235 55)  routing T_4_3.lc_trk_g3_7 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (236 55)  (236 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (238 55)  (238 55)  routing T_4_3.lc_trk_g1_2 <X> T_4_3.input_2_3
 (35 7)  (239 55)  (239 55)  routing T_4_3.lc_trk_g1_2 <X> T_4_3.input_2_3
 (37 7)  (241 55)  (241 55)  LC_3 Logic Functioning bit
 (39 7)  (243 55)  (243 55)  LC_3 Logic Functioning bit
 (40 7)  (244 55)  (244 55)  LC_3 Logic Functioning bit
 (42 7)  (246 55)  (246 55)  LC_3 Logic Functioning bit
 (11 10)  (215 58)  (215 58)  routing T_4_3.sp4_h_r_2 <X> T_4_3.sp4_v_t_45
 (13 10)  (217 58)  (217 58)  routing T_4_3.sp4_h_r_2 <X> T_4_3.sp4_v_t_45
 (29 10)  (233 58)  (233 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (235 58)  (235 58)  routing T_4_3.lc_trk_g0_4 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (236 58)  (236 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (240 58)  (240 58)  LC_5 Logic Functioning bit
 (37 10)  (241 58)  (241 58)  LC_5 Logic Functioning bit
 (38 10)  (242 58)  (242 58)  LC_5 Logic Functioning bit
 (39 10)  (243 58)  (243 58)  LC_5 Logic Functioning bit
 (41 10)  (245 58)  (245 58)  LC_5 Logic Functioning bit
 (43 10)  (247 58)  (247 58)  LC_5 Logic Functioning bit
 (46 10)  (250 58)  (250 58)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (216 59)  (216 59)  routing T_4_3.sp4_h_r_2 <X> T_4_3.sp4_v_t_45
 (36 11)  (240 59)  (240 59)  LC_5 Logic Functioning bit
 (37 11)  (241 59)  (241 59)  LC_5 Logic Functioning bit
 (38 11)  (242 59)  (242 59)  LC_5 Logic Functioning bit
 (39 11)  (243 59)  (243 59)  LC_5 Logic Functioning bit
 (41 11)  (245 59)  (245 59)  LC_5 Logic Functioning bit
 (43 11)  (247 59)  (247 59)  LC_5 Logic Functioning bit
 (7 12)  (211 60)  (211 60)  Column buffer control bit: LH_colbuf_cntl_5

 (21 14)  (225 62)  (225 62)  routing T_4_3.sp4_v_t_26 <X> T_4_3.lc_trk_g3_7
 (22 14)  (226 62)  (226 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (227 62)  (227 62)  routing T_4_3.sp4_v_t_26 <X> T_4_3.lc_trk_g3_7
 (21 15)  (225 63)  (225 63)  routing T_4_3.sp4_v_t_26 <X> T_4_3.lc_trk_g3_7


LogicTile_5_3

 (26 0)  (284 48)  (284 48)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (28 0)  (286 48)  (286 48)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (287 48)  (287 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (288 48)  (288 48)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (31 0)  (289 48)  (289 48)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (290 48)  (290 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (42 0)  (300 48)  (300 48)  LC_0 Logic Functioning bit
 (22 1)  (280 49)  (280 49)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (282 49)  (282 49)  routing T_5_3.bot_op_2 <X> T_5_3.lc_trk_g0_2
 (27 1)  (285 49)  (285 49)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (287 49)  (287 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (288 49)  (288 49)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (32 1)  (290 49)  (290 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (291 49)  (291 49)  routing T_5_3.lc_trk_g2_2 <X> T_5_3.input_2_0
 (35 1)  (293 49)  (293 49)  routing T_5_3.lc_trk_g2_2 <X> T_5_3.input_2_0
 (37 1)  (295 49)  (295 49)  LC_0 Logic Functioning bit
 (39 1)  (297 49)  (297 49)  LC_0 Logic Functioning bit
 (43 1)  (301 49)  (301 49)  LC_0 Logic Functioning bit
 (1 2)  (259 50)  (259 50)  routing T_5_3.glb_netwk_5 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (2 2)  (260 50)  (260 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (275 50)  (275 50)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (276 50)  (276 50)  routing T_5_3.bnr_op_5 <X> T_5_3.lc_trk_g0_5
 (22 2)  (280 50)  (280 50)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (281 50)  (281 50)  routing T_5_3.sp12_h_r_23 <X> T_5_3.lc_trk_g0_7
 (29 2)  (287 50)  (287 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (290 50)  (290 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (291 50)  (291 50)  routing T_5_3.lc_trk_g2_0 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (294 50)  (294 50)  LC_1 Logic Functioning bit
 (37 2)  (295 50)  (295 50)  LC_1 Logic Functioning bit
 (38 2)  (296 50)  (296 50)  LC_1 Logic Functioning bit
 (42 2)  (300 50)  (300 50)  LC_1 Logic Functioning bit
 (50 2)  (308 50)  (308 50)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (258 51)  (258 51)  routing T_5_3.glb_netwk_5 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (14 3)  (272 51)  (272 51)  routing T_5_3.top_op_4 <X> T_5_3.lc_trk_g0_4
 (15 3)  (273 51)  (273 51)  routing T_5_3.top_op_4 <X> T_5_3.lc_trk_g0_4
 (17 3)  (275 51)  (275 51)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (276 51)  (276 51)  routing T_5_3.bnr_op_5 <X> T_5_3.lc_trk_g0_5
 (21 3)  (279 51)  (279 51)  routing T_5_3.sp12_h_r_23 <X> T_5_3.lc_trk_g0_7
 (26 3)  (284 51)  (284 51)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_1/in_0
 (27 3)  (285 51)  (285 51)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (286 51)  (286 51)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (287 51)  (287 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (288 51)  (288 51)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (37 3)  (295 51)  (295 51)  LC_1 Logic Functioning bit
 (39 3)  (297 51)  (297 51)  LC_1 Logic Functioning bit
 (42 3)  (300 51)  (300 51)  LC_1 Logic Functioning bit
 (4 4)  (262 52)  (262 52)  routing T_5_3.sp4_h_l_44 <X> T_5_3.sp4_v_b_3
 (6 4)  (264 52)  (264 52)  routing T_5_3.sp4_h_l_44 <X> T_5_3.sp4_v_b_3
 (26 4)  (284 52)  (284 52)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (29 4)  (287 52)  (287 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (288 52)  (288 52)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (31 4)  (289 52)  (289 52)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (290 52)  (290 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (294 52)  (294 52)  LC_2 Logic Functioning bit
 (37 4)  (295 52)  (295 52)  LC_2 Logic Functioning bit
 (40 4)  (298 52)  (298 52)  LC_2 Logic Functioning bit
 (42 4)  (300 52)  (300 52)  LC_2 Logic Functioning bit
 (43 4)  (301 52)  (301 52)  LC_2 Logic Functioning bit
 (45 4)  (303 52)  (303 52)  LC_2 Logic Functioning bit
 (50 4)  (308 52)  (308 52)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (263 53)  (263 53)  routing T_5_3.sp4_h_l_44 <X> T_5_3.sp4_v_b_3
 (26 5)  (284 53)  (284 53)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (285 53)  (285 53)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (287 53)  (287 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (288 53)  (288 53)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (36 5)  (294 53)  (294 53)  LC_2 Logic Functioning bit
 (37 5)  (295 53)  (295 53)  LC_2 Logic Functioning bit
 (42 5)  (300 53)  (300 53)  LC_2 Logic Functioning bit
 (43 5)  (301 53)  (301 53)  LC_2 Logic Functioning bit
 (51 5)  (309 53)  (309 53)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (273 54)  (273 54)  routing T_5_3.bot_op_5 <X> T_5_3.lc_trk_g1_5
 (17 6)  (275 54)  (275 54)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (280 54)  (280 54)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (282 54)  (282 54)  routing T_5_3.top_op_7 <X> T_5_3.lc_trk_g1_7
 (26 6)  (284 54)  (284 54)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (28 6)  (286 54)  (286 54)  routing T_5_3.lc_trk_g2_0 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (287 54)  (287 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (290 54)  (290 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (293 54)  (293 54)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.input_2_3
 (36 6)  (294 54)  (294 54)  LC_3 Logic Functioning bit
 (38 6)  (296 54)  (296 54)  LC_3 Logic Functioning bit
 (39 6)  (297 54)  (297 54)  LC_3 Logic Functioning bit
 (41 6)  (299 54)  (299 54)  LC_3 Logic Functioning bit
 (42 6)  (300 54)  (300 54)  LC_3 Logic Functioning bit
 (43 6)  (301 54)  (301 54)  LC_3 Logic Functioning bit
 (21 7)  (279 55)  (279 55)  routing T_5_3.top_op_7 <X> T_5_3.lc_trk_g1_7
 (22 7)  (280 55)  (280 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (283 55)  (283 55)  routing T_5_3.sp4_r_v_b_30 <X> T_5_3.lc_trk_g1_6
 (26 7)  (284 55)  (284 55)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (287 55)  (287 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (289 55)  (289 55)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (290 55)  (290 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (292 55)  (292 55)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.input_2_3
 (35 7)  (293 55)  (293 55)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.input_2_3
 (36 7)  (294 55)  (294 55)  LC_3 Logic Functioning bit
 (38 7)  (296 55)  (296 55)  LC_3 Logic Functioning bit
 (41 7)  (299 55)  (299 55)  LC_3 Logic Functioning bit
 (43 7)  (301 55)  (301 55)  LC_3 Logic Functioning bit
 (52 7)  (310 55)  (310 55)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (273 56)  (273 56)  routing T_5_3.sp4_h_r_41 <X> T_5_3.lc_trk_g2_1
 (16 8)  (274 56)  (274 56)  routing T_5_3.sp4_h_r_41 <X> T_5_3.lc_trk_g2_1
 (17 8)  (275 56)  (275 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (276 56)  (276 56)  routing T_5_3.sp4_h_r_41 <X> T_5_3.lc_trk_g2_1
 (25 8)  (283 56)  (283 56)  routing T_5_3.wire_logic_cluster/lc_2/out <X> T_5_3.lc_trk_g2_2
 (29 8)  (287 56)  (287 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (288 56)  (288 56)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (31 8)  (289 56)  (289 56)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (290 56)  (290 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (293 56)  (293 56)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.input_2_4
 (37 8)  (295 56)  (295 56)  LC_4 Logic Functioning bit
 (39 8)  (297 56)  (297 56)  LC_4 Logic Functioning bit
 (42 8)  (300 56)  (300 56)  LC_4 Logic Functioning bit
 (43 8)  (301 56)  (301 56)  LC_4 Logic Functioning bit
 (14 9)  (272 57)  (272 57)  routing T_5_3.tnl_op_0 <X> T_5_3.lc_trk_g2_0
 (15 9)  (273 57)  (273 57)  routing T_5_3.tnl_op_0 <X> T_5_3.lc_trk_g2_0
 (17 9)  (275 57)  (275 57)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (276 57)  (276 57)  routing T_5_3.sp4_h_r_41 <X> T_5_3.lc_trk_g2_1
 (22 9)  (280 57)  (280 57)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (286 57)  (286 57)  routing T_5_3.lc_trk_g2_0 <X> T_5_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (287 57)  (287 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (288 57)  (288 57)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (32 9)  (290 57)  (290 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (291 57)  (291 57)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.input_2_4
 (34 9)  (292 57)  (292 57)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.input_2_4
 (42 9)  (300 57)  (300 57)  LC_4 Logic Functioning bit
 (43 9)  (301 57)  (301 57)  LC_4 Logic Functioning bit
 (17 10)  (275 58)  (275 58)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (276 58)  (276 58)  routing T_5_3.wire_logic_cluster/lc_5/out <X> T_5_3.lc_trk_g2_5
 (21 10)  (279 58)  (279 58)  routing T_5_3.sp4_h_r_39 <X> T_5_3.lc_trk_g2_7
 (22 10)  (280 58)  (280 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (281 58)  (281 58)  routing T_5_3.sp4_h_r_39 <X> T_5_3.lc_trk_g2_7
 (24 10)  (282 58)  (282 58)  routing T_5_3.sp4_h_r_39 <X> T_5_3.lc_trk_g2_7
 (26 10)  (284 58)  (284 58)  routing T_5_3.lc_trk_g2_5 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (29 10)  (287 58)  (287 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (288 58)  (288 58)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (290 58)  (290 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (291 58)  (291 58)  routing T_5_3.lc_trk_g2_0 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (294 58)  (294 58)  LC_5 Logic Functioning bit
 (37 10)  (295 58)  (295 58)  LC_5 Logic Functioning bit
 (38 10)  (296 58)  (296 58)  LC_5 Logic Functioning bit
 (42 10)  (300 58)  (300 58)  LC_5 Logic Functioning bit
 (45 10)  (303 58)  (303 58)  LC_5 Logic Functioning bit
 (50 10)  (308 58)  (308 58)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (286 59)  (286 59)  routing T_5_3.lc_trk_g2_5 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (287 59)  (287 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (295 59)  (295 59)  LC_5 Logic Functioning bit
 (39 11)  (297 59)  (297 59)  LC_5 Logic Functioning bit
 (42 11)  (300 59)  (300 59)  LC_5 Logic Functioning bit
 (51 11)  (309 59)  (309 59)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (7 12)  (265 60)  (265 60)  Column buffer control bit: LH_colbuf_cntl_5

 (25 12)  (283 60)  (283 60)  routing T_5_3.wire_logic_cluster/lc_2/out <X> T_5_3.lc_trk_g3_2
 (29 12)  (287 60)  (287 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (288 60)  (288 60)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (31 12)  (289 60)  (289 60)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (290 60)  (290 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (294 60)  (294 60)  LC_6 Logic Functioning bit
 (38 12)  (296 60)  (296 60)  LC_6 Logic Functioning bit
 (22 13)  (280 61)  (280 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (284 61)  (284 61)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (287 61)  (287 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (288 61)  (288 61)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (51 13)  (309 61)  (309 61)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (275 62)  (275 62)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (276 62)  (276 62)  routing T_5_3.wire_logic_cluster/lc_5/out <X> T_5_3.lc_trk_g3_5
 (28 14)  (286 62)  (286 62)  routing T_5_3.lc_trk_g2_0 <X> T_5_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (287 62)  (287 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (289 62)  (289 62)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (290 62)  (290 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (292 62)  (292 62)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (50 14)  (308 62)  (308 62)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (286 63)  (286 63)  routing T_5_3.lc_trk_g2_1 <X> T_5_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (287 63)  (287 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (295 63)  (295 63)  LC_7 Logic Functioning bit
 (48 15)  (306 63)  (306 63)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_3

 (22 0)  (334 48)  (334 48)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (336 48)  (336 48)  routing T_6_3.top_op_3 <X> T_6_3.lc_trk_g0_3
 (27 0)  (339 48)  (339 48)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (341 48)  (341 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (344 48)  (344 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (348 48)  (348 48)  LC_0 Logic Functioning bit
 (37 0)  (349 48)  (349 48)  LC_0 Logic Functioning bit
 (38 0)  (350 48)  (350 48)  LC_0 Logic Functioning bit
 (39 0)  (351 48)  (351 48)  LC_0 Logic Functioning bit
 (41 0)  (353 48)  (353 48)  LC_0 Logic Functioning bit
 (43 0)  (355 48)  (355 48)  LC_0 Logic Functioning bit
 (3 1)  (315 49)  (315 49)  routing T_6_3.sp12_h_l_23 <X> T_6_3.sp12_v_b_0
 (21 1)  (333 49)  (333 49)  routing T_6_3.top_op_3 <X> T_6_3.lc_trk_g0_3
 (22 1)  (334 49)  (334 49)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (336 49)  (336 49)  routing T_6_3.top_op_2 <X> T_6_3.lc_trk_g0_2
 (25 1)  (337 49)  (337 49)  routing T_6_3.top_op_2 <X> T_6_3.lc_trk_g0_2
 (30 1)  (342 49)  (342 49)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (31 1)  (343 49)  (343 49)  routing T_6_3.lc_trk_g0_3 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (36 1)  (348 49)  (348 49)  LC_0 Logic Functioning bit
 (37 1)  (349 49)  (349 49)  LC_0 Logic Functioning bit
 (38 1)  (350 49)  (350 49)  LC_0 Logic Functioning bit
 (39 1)  (351 49)  (351 49)  LC_0 Logic Functioning bit
 (41 1)  (353 49)  (353 49)  LC_0 Logic Functioning bit
 (43 1)  (355 49)  (355 49)  LC_0 Logic Functioning bit
 (27 2)  (339 50)  (339 50)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (340 50)  (340 50)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (341 50)  (341 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (342 50)  (342 50)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (343 50)  (343 50)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (344 50)  (344 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (346 50)  (346 50)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (348 50)  (348 50)  LC_1 Logic Functioning bit
 (27 3)  (339 51)  (339 51)  routing T_6_3.lc_trk_g3_0 <X> T_6_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (340 51)  (340 51)  routing T_6_3.lc_trk_g3_0 <X> T_6_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (341 51)  (341 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (344 51)  (344 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (345 51)  (345 51)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.input_2_1
 (34 3)  (346 51)  (346 51)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.input_2_1
 (35 3)  (347 51)  (347 51)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.input_2_1
 (29 4)  (341 52)  (341 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (343 52)  (343 52)  routing T_6_3.lc_trk_g3_6 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (344 52)  (344 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (345 52)  (345 52)  routing T_6_3.lc_trk_g3_6 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (346 52)  (346 52)  routing T_6_3.lc_trk_g3_6 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (50 4)  (362 52)  (362 52)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (334 53)  (334 53)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (336 53)  (336 53)  routing T_6_3.top_op_2 <X> T_6_3.lc_trk_g1_2
 (25 5)  (337 53)  (337 53)  routing T_6_3.top_op_2 <X> T_6_3.lc_trk_g1_2
 (26 5)  (338 53)  (338 53)  routing T_6_3.lc_trk_g0_2 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (341 53)  (341 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (342 53)  (342 53)  routing T_6_3.lc_trk_g0_3 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (31 5)  (343 53)  (343 53)  routing T_6_3.lc_trk_g3_6 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (43 5)  (355 53)  (355 53)  LC_2 Logic Functioning bit
 (51 5)  (363 53)  (363 53)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (327 54)  (327 54)  routing T_6_3.bot_op_5 <X> T_6_3.lc_trk_g1_5
 (17 6)  (329 54)  (329 54)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (31 6)  (343 54)  (343 54)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (344 54)  (344 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (345 54)  (345 54)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (346 54)  (346 54)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (348 54)  (348 54)  LC_3 Logic Functioning bit
 (37 6)  (349 54)  (349 54)  LC_3 Logic Functioning bit
 (38 6)  (350 54)  (350 54)  LC_3 Logic Functioning bit
 (39 6)  (351 54)  (351 54)  LC_3 Logic Functioning bit
 (41 6)  (353 54)  (353 54)  LC_3 Logic Functioning bit
 (42 6)  (354 54)  (354 54)  LC_3 Logic Functioning bit
 (43 6)  (355 54)  (355 54)  LC_3 Logic Functioning bit
 (26 7)  (338 55)  (338 55)  routing T_6_3.lc_trk_g0_3 <X> T_6_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (341 55)  (341 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (343 55)  (343 55)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (344 55)  (344 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (346 55)  (346 55)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.input_2_3
 (35 7)  (347 55)  (347 55)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.input_2_3
 (36 7)  (348 55)  (348 55)  LC_3 Logic Functioning bit
 (37 7)  (349 55)  (349 55)  LC_3 Logic Functioning bit
 (38 7)  (350 55)  (350 55)  LC_3 Logic Functioning bit
 (39 7)  (351 55)  (351 55)  LC_3 Logic Functioning bit
 (40 7)  (352 55)  (352 55)  LC_3 Logic Functioning bit
 (42 7)  (354 55)  (354 55)  LC_3 Logic Functioning bit
 (43 7)  (355 55)  (355 55)  LC_3 Logic Functioning bit
 (47 7)  (359 55)  (359 55)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (7 12)  (319 60)  (319 60)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (326 60)  (326 60)  routing T_6_3.sp12_v_b_0 <X> T_6_3.lc_trk_g3_0
 (25 12)  (337 60)  (337 60)  routing T_6_3.bnl_op_2 <X> T_6_3.lc_trk_g3_2
 (14 13)  (326 61)  (326 61)  routing T_6_3.sp12_v_b_0 <X> T_6_3.lc_trk_g3_0
 (15 13)  (327 61)  (327 61)  routing T_6_3.sp12_v_b_0 <X> T_6_3.lc_trk_g3_0
 (17 13)  (329 61)  (329 61)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (334 61)  (334 61)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (337 61)  (337 61)  routing T_6_3.bnl_op_2 <X> T_6_3.lc_trk_g3_2
 (17 14)  (329 62)  (329 62)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (330 62)  (330 62)  routing T_6_3.bnl_op_5 <X> T_6_3.lc_trk_g3_5
 (21 14)  (333 62)  (333 62)  routing T_6_3.sp4_v_t_26 <X> T_6_3.lc_trk_g3_7
 (22 14)  (334 62)  (334 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (335 62)  (335 62)  routing T_6_3.sp4_v_t_26 <X> T_6_3.lc_trk_g3_7
 (18 15)  (330 63)  (330 63)  routing T_6_3.bnl_op_5 <X> T_6_3.lc_trk_g3_5
 (21 15)  (333 63)  (333 63)  routing T_6_3.sp4_v_t_26 <X> T_6_3.lc_trk_g3_7
 (22 15)  (334 63)  (334 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_3



LogicTile_8_3



LogicTile_9_3



RAM_Tile_10_3

 (3 2)  (535 50)  (535 50)  routing T_10_3.sp12_v_t_23 <X> T_10_3.sp12_h_l_23


LogicTile_11_3



LogicTile_12_3



IpCon_Tile_13_3

 (36 0)  (718 48)  (718 48)  LC_0 Logic Functioning bit
 (37 0)  (719 48)  (719 48)  LC_0 Logic Functioning bit
 (42 0)  (724 48)  (724 48)  LC_0 Logic Functioning bit
 (43 0)  (725 48)  (725 48)  LC_0 Logic Functioning bit
 (50 0)  (732 48)  (732 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 49)  (718 49)  LC_0 Logic Functioning bit
 (37 1)  (719 49)  (719 49)  LC_0 Logic Functioning bit
 (42 1)  (724 49)  (724 49)  LC_0 Logic Functioning bit
 (43 1)  (725 49)  (725 49)  LC_0 Logic Functioning bit
 (36 2)  (718 50)  (718 50)  LC_1 Logic Functioning bit
 (37 2)  (719 50)  (719 50)  LC_1 Logic Functioning bit
 (42 2)  (724 50)  (724 50)  LC_1 Logic Functioning bit
 (43 2)  (725 50)  (725 50)  LC_1 Logic Functioning bit
 (50 2)  (732 50)  (732 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 51)  (718 51)  LC_1 Logic Functioning bit
 (37 3)  (719 51)  (719 51)  LC_1 Logic Functioning bit
 (42 3)  (724 51)  (724 51)  LC_1 Logic Functioning bit
 (43 3)  (725 51)  (725 51)  LC_1 Logic Functioning bit
 (36 4)  (718 52)  (718 52)  LC_2 Logic Functioning bit
 (37 4)  (719 52)  (719 52)  LC_2 Logic Functioning bit
 (42 4)  (724 52)  (724 52)  LC_2 Logic Functioning bit
 (43 4)  (725 52)  (725 52)  LC_2 Logic Functioning bit
 (50 4)  (732 52)  (732 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 53)  (718 53)  LC_2 Logic Functioning bit
 (37 5)  (719 53)  (719 53)  LC_2 Logic Functioning bit
 (42 5)  (724 53)  (724 53)  LC_2 Logic Functioning bit
 (43 5)  (725 53)  (725 53)  LC_2 Logic Functioning bit
 (36 6)  (718 54)  (718 54)  LC_3 Logic Functioning bit
 (37 6)  (719 54)  (719 54)  LC_3 Logic Functioning bit
 (42 6)  (724 54)  (724 54)  LC_3 Logic Functioning bit
 (43 6)  (725 54)  (725 54)  LC_3 Logic Functioning bit
 (50 6)  (732 54)  (732 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 55)  (718 55)  LC_3 Logic Functioning bit
 (37 7)  (719 55)  (719 55)  LC_3 Logic Functioning bit
 (42 7)  (724 55)  (724 55)  LC_3 Logic Functioning bit
 (43 7)  (725 55)  (725 55)  LC_3 Logic Functioning bit
 (36 8)  (718 56)  (718 56)  LC_4 Logic Functioning bit
 (37 8)  (719 56)  (719 56)  LC_4 Logic Functioning bit
 (42 8)  (724 56)  (724 56)  LC_4 Logic Functioning bit
 (43 8)  (725 56)  (725 56)  LC_4 Logic Functioning bit
 (50 8)  (732 56)  (732 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 57)  (718 57)  LC_4 Logic Functioning bit
 (37 9)  (719 57)  (719 57)  LC_4 Logic Functioning bit
 (42 9)  (724 57)  (724 57)  LC_4 Logic Functioning bit
 (43 9)  (725 57)  (725 57)  LC_4 Logic Functioning bit
 (36 10)  (718 58)  (718 58)  LC_5 Logic Functioning bit
 (37 10)  (719 58)  (719 58)  LC_5 Logic Functioning bit
 (42 10)  (724 58)  (724 58)  LC_5 Logic Functioning bit
 (43 10)  (725 58)  (725 58)  LC_5 Logic Functioning bit
 (50 10)  (732 58)  (732 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 59)  (718 59)  LC_5 Logic Functioning bit
 (37 11)  (719 59)  (719 59)  LC_5 Logic Functioning bit
 (42 11)  (724 59)  (724 59)  LC_5 Logic Functioning bit
 (43 11)  (725 59)  (725 59)  LC_5 Logic Functioning bit
 (36 12)  (718 60)  (718 60)  LC_6 Logic Functioning bit
 (37 12)  (719 60)  (719 60)  LC_6 Logic Functioning bit
 (42 12)  (724 60)  (724 60)  LC_6 Logic Functioning bit
 (43 12)  (725 60)  (725 60)  LC_6 Logic Functioning bit
 (50 12)  (732 60)  (732 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 61)  (718 61)  LC_6 Logic Functioning bit
 (37 13)  (719 61)  (719 61)  LC_6 Logic Functioning bit
 (42 13)  (724 61)  (724 61)  LC_6 Logic Functioning bit
 (43 13)  (725 61)  (725 61)  LC_6 Logic Functioning bit
 (36 14)  (718 62)  (718 62)  LC_7 Logic Functioning bit
 (37 14)  (719 62)  (719 62)  LC_7 Logic Functioning bit
 (42 14)  (724 62)  (724 62)  LC_7 Logic Functioning bit
 (43 14)  (725 62)  (725 62)  LC_7 Logic Functioning bit
 (50 14)  (732 62)  (732 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 63)  (718 63)  LC_7 Logic Functioning bit
 (37 15)  (719 63)  (719 63)  LC_7 Logic Functioning bit
 (42 15)  (724 63)  (724 63)  LC_7 Logic Functioning bit
 (43 15)  (725 63)  (725 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (7 0)  (7 32)  (7 32)  Hard IP config bit: IPCON_bram_cbit_1

 (32 0)  (32 32)  (32 32)  Enable bit of Mux _con_box/lcb3_0 => lc_trk_g1_0 wire_con_box/lc_0/in_3
 (34 0)  (34 32)  (34 32)  routing T_0_2.lc_trk_g1_0 <X> T_0_2.wire_con_box/lc_0/in_3
 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (7 1)  (7 33)  (7 33)  Hard IP config bit: IPCON_bram_cbit_0

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (27 2)  (27 34)  (27 34)  routing T_0_2.lc_trk_g3_3 <X> T_0_2.wire_con_box/lc_1/in_1
 (28 2)  (28 34)  (28 34)  routing T_0_2.lc_trk_g3_3 <X> T_0_2.wire_con_box/lc_1/in_1
 (29 2)  (29 34)  (29 34)  Enable bit of Mux _con_box/lcb1_1 => lc_trk_g3_3 wire_con_box/lc_1/in_1
 (31 2)  (31 34)  (31 34)  routing T_0_2.lc_trk_g2_6 <X> T_0_2.wire_con_box/lc_1/in_3
 (32 2)  (32 34)  (32 34)  Enable bit of Mux _con_box/lcb3_1 => lc_trk_g2_6 wire_con_box/lc_1/in_3
 (33 2)  (33 34)  (33 34)  routing T_0_2.lc_trk_g2_6 <X> T_0_2.wire_con_box/lc_1/in_3
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (30 3)  (30 35)  (30 35)  routing T_0_2.lc_trk_g3_3 <X> T_0_2.wire_con_box/lc_1/in_1
 (31 3)  (31 35)  (31 35)  routing T_0_2.lc_trk_g2_6 <X> T_0_2.wire_con_box/lc_1/in_3
 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (7 4)  (7 36)  (7 36)  Hard IP config bit: IPCON_bram_cbit_5

 (14 4)  (14 36)  (14 36)  routing T_0_2.sp12_h_r_0 <X> T_0_2.lc_trk_g1_0
 (16 4)  (16 36)  (16 36)  routing T_0_2.sp12_h_r_17 <X> T_0_2.lc_trk_g1_1
 (17 4)  (17 36)  (17 36)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_17 lc_trk_g1_1
 (31 4)  (31 36)  (31 36)  routing T_0_2.lc_trk_g1_6 <X> T_0_2.wire_con_box/lc_2/in_3
 (32 4)  (32 36)  (32 36)  Enable bit of Mux _con_box/lcb3_2 => lc_trk_g1_6 wire_con_box/lc_2/in_3
 (34 4)  (34 36)  (34 36)  routing T_0_2.lc_trk_g1_6 <X> T_0_2.wire_con_box/lc_2/in_3
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (46 4)  (46 36)  (46 36)  Enable bit of Mux _out_links/OutMux7_2 => slf_op_2 sp4_h_r_20
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (14 5)  (14 37)  (14 37)  routing T_0_2.sp12_h_r_0 <X> T_0_2.lc_trk_g1_0
 (15 5)  (15 37)  (15 37)  routing T_0_2.sp12_h_r_0 <X> T_0_2.lc_trk_g1_0
 (17 5)  (17 37)  (17 37)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (18 37)  (18 37)  routing T_0_2.sp12_h_r_17 <X> T_0_2.lc_trk_g1_1
 (31 5)  (31 37)  (31 37)  routing T_0_2.lc_trk_g1_6 <X> T_0_2.wire_con_box/lc_2/in_3
 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (7 6)  (7 38)  (7 38)  Hard IP config bit: IPCON_bram_cbit_7

 (25 6)  (25 38)  (25 38)  routing T_0_2.sp12_h_l_5 <X> T_0_2.lc_trk_g1_6
 (32 6)  (32 38)  (32 38)  Enable bit of Mux _con_box/lcb3_3 => lc_trk_g1_1 wire_con_box/lc_3/in_3
 (34 6)  (34 38)  (34 38)  routing T_0_2.lc_trk_g1_1 <X> T_0_2.wire_con_box/lc_3/in_3
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (7 7)  (7 39)  (7 39)  Hard IP config bit: IPCON_bram_cbit_6

 (22 7)  (22 39)  (22 39)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (24 39)  (24 39)  routing T_0_2.sp12_h_l_5 <X> T_0_2.lc_trk_g1_6
 (25 7)  (25 39)  (25 39)  routing T_0_2.sp12_h_l_5 <X> T_0_2.lc_trk_g1_6
 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (21 8)  (21 40)  (21 40)  routing T_0_2.sp4_v_t_22 <X> T_0_2.lc_trk_g2_3
 (22 8)  (22 40)  (22 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (23 40)  (23 40)  routing T_0_2.sp4_v_t_22 <X> T_0_2.lc_trk_g2_3
 (32 8)  (32 40)  (32 40)  Enable bit of Mux _con_box/lcb3_4 => lc_trk_g2_3 wire_con_box/lc_4/in_3
 (33 8)  (33 40)  (33 40)  routing T_0_2.lc_trk_g2_3 <X> T_0_2.wire_con_box/lc_4/in_3
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (21 9)  (21 41)  (21 41)  routing T_0_2.sp4_v_t_22 <X> T_0_2.lc_trk_g2_3
 (31 9)  (31 41)  (31 41)  routing T_0_2.lc_trk_g2_3 <X> T_0_2.wire_con_box/lc_4/in_3
 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (25 10)  (25 42)  (25 42)  routing T_0_2.sp4_h_r_38 <X> T_0_2.lc_trk_g2_6
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (22 11)  (22 43)  (22 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (23 43)  (23 43)  routing T_0_2.sp4_h_r_38 <X> T_0_2.lc_trk_g2_6
 (24 11)  (24 43)  (24 43)  routing T_0_2.sp4_h_r_38 <X> T_0_2.lc_trk_g2_6
 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (21 12)  (21 44)  (21 44)  routing T_0_2.sp4_v_t_22 <X> T_0_2.lc_trk_g3_3
 (22 12)  (22 44)  (22 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (23 44)  (23 44)  routing T_0_2.sp4_v_t_22 <X> T_0_2.lc_trk_g3_3
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (46 12)  (46 44)  (46 44)  Enable bit of Mux _out_links/OutMux7_6 => slf_op_6 sp4_h_r_28
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (7 13)  (7 45)  (7 45)  Column buffer control bit: IPCON_colbuf_cntl_4

 (21 13)  (21 45)  (21 45)  routing T_0_2.sp4_v_t_22 <X> T_0_2.lc_trk_g3_3
 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


LogicTile_1_2

 (21 0)  (75 32)  (75 32)  routing T_1_2.lft_op_3 <X> T_1_2.lc_trk_g0_3
 (22 0)  (76 32)  (76 32)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (78 32)  (78 32)  routing T_1_2.lft_op_3 <X> T_1_2.lc_trk_g0_3
 (32 0)  (86 32)  (86 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 32)  (88 32)  routing T_1_2.lc_trk_g1_0 <X> T_1_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 32)  (90 32)  LC_0 Logic Functioning bit
 (37 0)  (91 32)  (91 32)  LC_0 Logic Functioning bit
 (38 0)  (92 32)  (92 32)  LC_0 Logic Functioning bit
 (39 0)  (93 32)  (93 32)  LC_0 Logic Functioning bit
 (45 0)  (99 32)  (99 32)  LC_0 Logic Functioning bit
 (36 1)  (90 33)  (90 33)  LC_0 Logic Functioning bit
 (37 1)  (91 33)  (91 33)  LC_0 Logic Functioning bit
 (38 1)  (92 33)  (92 33)  LC_0 Logic Functioning bit
 (39 1)  (93 33)  (93 33)  LC_0 Logic Functioning bit
 (1 2)  (55 34)  (55 34)  routing T_1_2.glb_netwk_5 <X> T_1_2.wire_logic_cluster/lc_7/clk
 (2 2)  (56 34)  (56 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (68 34)  (68 34)  routing T_1_2.lft_op_4 <X> T_1_2.lc_trk_g0_4
 (15 2)  (69 34)  (69 34)  routing T_1_2.lft_op_5 <X> T_1_2.lc_trk_g0_5
 (17 2)  (71 34)  (71 34)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (72 34)  (72 34)  routing T_1_2.lft_op_5 <X> T_1_2.lc_trk_g0_5
 (21 2)  (75 34)  (75 34)  routing T_1_2.lft_op_7 <X> T_1_2.lc_trk_g0_7
 (22 2)  (76 34)  (76 34)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (78 34)  (78 34)  routing T_1_2.lft_op_7 <X> T_1_2.lc_trk_g0_7
 (25 2)  (79 34)  (79 34)  routing T_1_2.lft_op_6 <X> T_1_2.lc_trk_g0_6
 (32 2)  (86 34)  (86 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 34)  (88 34)  routing T_1_2.lc_trk_g1_1 <X> T_1_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 34)  (90 34)  LC_1 Logic Functioning bit
 (37 2)  (91 34)  (91 34)  LC_1 Logic Functioning bit
 (38 2)  (92 34)  (92 34)  LC_1 Logic Functioning bit
 (39 2)  (93 34)  (93 34)  LC_1 Logic Functioning bit
 (45 2)  (99 34)  (99 34)  LC_1 Logic Functioning bit
 (0 3)  (54 35)  (54 35)  routing T_1_2.glb_netwk_5 <X> T_1_2.wire_logic_cluster/lc_7/clk
 (15 3)  (69 35)  (69 35)  routing T_1_2.lft_op_4 <X> T_1_2.lc_trk_g0_4
 (17 3)  (71 35)  (71 35)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (76 35)  (76 35)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (78 35)  (78 35)  routing T_1_2.lft_op_6 <X> T_1_2.lc_trk_g0_6
 (36 3)  (90 35)  (90 35)  LC_1 Logic Functioning bit
 (37 3)  (91 35)  (91 35)  LC_1 Logic Functioning bit
 (38 3)  (92 35)  (92 35)  LC_1 Logic Functioning bit
 (39 3)  (93 35)  (93 35)  LC_1 Logic Functioning bit
 (0 4)  (54 36)  (54 36)  routing T_1_2.lc_trk_g2_2 <X> T_1_2.wire_logic_cluster/lc_7/cen
 (1 4)  (55 36)  (55 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (68 36)  (68 36)  routing T_1_2.lft_op_0 <X> T_1_2.lc_trk_g1_0
 (15 4)  (69 36)  (69 36)  routing T_1_2.lft_op_1 <X> T_1_2.lc_trk_g1_1
 (17 4)  (71 36)  (71 36)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (72 36)  (72 36)  routing T_1_2.lft_op_1 <X> T_1_2.lc_trk_g1_1
 (32 4)  (86 36)  (86 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (90 36)  (90 36)  LC_2 Logic Functioning bit
 (37 4)  (91 36)  (91 36)  LC_2 Logic Functioning bit
 (38 4)  (92 36)  (92 36)  LC_2 Logic Functioning bit
 (39 4)  (93 36)  (93 36)  LC_2 Logic Functioning bit
 (45 4)  (99 36)  (99 36)  LC_2 Logic Functioning bit
 (1 5)  (55 37)  (55 37)  routing T_1_2.lc_trk_g2_2 <X> T_1_2.wire_logic_cluster/lc_7/cen
 (10 5)  (64 37)  (64 37)  routing T_1_2.sp4_h_r_11 <X> T_1_2.sp4_v_b_4
 (15 5)  (69 37)  (69 37)  routing T_1_2.lft_op_0 <X> T_1_2.lc_trk_g1_0
 (17 5)  (71 37)  (71 37)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (31 5)  (85 37)  (85 37)  routing T_1_2.lc_trk_g0_3 <X> T_1_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 37)  (90 37)  LC_2 Logic Functioning bit
 (37 5)  (91 37)  (91 37)  LC_2 Logic Functioning bit
 (38 5)  (92 37)  (92 37)  LC_2 Logic Functioning bit
 (39 5)  (93 37)  (93 37)  LC_2 Logic Functioning bit
 (31 6)  (85 38)  (85 38)  routing T_1_2.lc_trk_g0_4 <X> T_1_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 38)  (86 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (90 38)  (90 38)  LC_3 Logic Functioning bit
 (37 6)  (91 38)  (91 38)  LC_3 Logic Functioning bit
 (38 6)  (92 38)  (92 38)  LC_3 Logic Functioning bit
 (39 6)  (93 38)  (93 38)  LC_3 Logic Functioning bit
 (45 6)  (99 38)  (99 38)  LC_3 Logic Functioning bit
 (4 7)  (58 39)  (58 39)  routing T_1_2.sp4_h_r_7 <X> T_1_2.sp4_h_l_38
 (6 7)  (60 39)  (60 39)  routing T_1_2.sp4_h_r_7 <X> T_1_2.sp4_h_l_38
 (36 7)  (90 39)  (90 39)  LC_3 Logic Functioning bit
 (37 7)  (91 39)  (91 39)  LC_3 Logic Functioning bit
 (38 7)  (92 39)  (92 39)  LC_3 Logic Functioning bit
 (39 7)  (93 39)  (93 39)  LC_3 Logic Functioning bit
 (53 7)  (107 39)  (107 39)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (79 40)  (79 40)  routing T_1_2.sp4_h_r_42 <X> T_1_2.lc_trk_g2_2
 (31 8)  (85 40)  (85 40)  routing T_1_2.lc_trk_g0_5 <X> T_1_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 40)  (86 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (90 40)  (90 40)  LC_4 Logic Functioning bit
 (37 8)  (91 40)  (91 40)  LC_4 Logic Functioning bit
 (38 8)  (92 40)  (92 40)  LC_4 Logic Functioning bit
 (39 8)  (93 40)  (93 40)  LC_4 Logic Functioning bit
 (45 8)  (99 40)  (99 40)  LC_4 Logic Functioning bit
 (22 9)  (76 41)  (76 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (77 41)  (77 41)  routing T_1_2.sp4_h_r_42 <X> T_1_2.lc_trk_g2_2
 (24 9)  (78 41)  (78 41)  routing T_1_2.sp4_h_r_42 <X> T_1_2.lc_trk_g2_2
 (25 9)  (79 41)  (79 41)  routing T_1_2.sp4_h_r_42 <X> T_1_2.lc_trk_g2_2
 (36 9)  (90 41)  (90 41)  LC_4 Logic Functioning bit
 (37 9)  (91 41)  (91 41)  LC_4 Logic Functioning bit
 (38 9)  (92 41)  (92 41)  LC_4 Logic Functioning bit
 (39 9)  (93 41)  (93 41)  LC_4 Logic Functioning bit
 (31 10)  (85 42)  (85 42)  routing T_1_2.lc_trk_g0_6 <X> T_1_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 42)  (86 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (90 42)  (90 42)  LC_5 Logic Functioning bit
 (37 10)  (91 42)  (91 42)  LC_5 Logic Functioning bit
 (38 10)  (92 42)  (92 42)  LC_5 Logic Functioning bit
 (39 10)  (93 42)  (93 42)  LC_5 Logic Functioning bit
 (45 10)  (99 42)  (99 42)  LC_5 Logic Functioning bit
 (31 11)  (85 43)  (85 43)  routing T_1_2.lc_trk_g0_6 <X> T_1_2.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 43)  (90 43)  LC_5 Logic Functioning bit
 (37 11)  (91 43)  (91 43)  LC_5 Logic Functioning bit
 (38 11)  (92 43)  (92 43)  LC_5 Logic Functioning bit
 (39 11)  (93 43)  (93 43)  LC_5 Logic Functioning bit
 (7 12)  (61 44)  (61 44)  Column buffer control bit: LH_colbuf_cntl_5

 (31 12)  (85 44)  (85 44)  routing T_1_2.lc_trk_g0_7 <X> T_1_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 44)  (86 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (90 44)  (90 44)  LC_6 Logic Functioning bit
 (37 12)  (91 44)  (91 44)  LC_6 Logic Functioning bit
 (38 12)  (92 44)  (92 44)  LC_6 Logic Functioning bit
 (39 12)  (93 44)  (93 44)  LC_6 Logic Functioning bit
 (45 12)  (99 44)  (99 44)  LC_6 Logic Functioning bit
 (31 13)  (85 45)  (85 45)  routing T_1_2.lc_trk_g0_7 <X> T_1_2.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 45)  (90 45)  LC_6 Logic Functioning bit
 (37 13)  (91 45)  (91 45)  LC_6 Logic Functioning bit
 (38 13)  (92 45)  (92 45)  LC_6 Logic Functioning bit
 (39 13)  (93 45)  (93 45)  LC_6 Logic Functioning bit


LogicTile_2_2

 (27 0)  (135 32)  (135 32)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 32)  (137 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 32)  (139 32)  routing T_2_2.lc_trk_g1_6 <X> T_2_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 32)  (140 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 32)  (142 32)  routing T_2_2.lc_trk_g1_6 <X> T_2_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 32)  (144 32)  LC_0 Logic Functioning bit
 (37 0)  (145 32)  (145 32)  LC_0 Logic Functioning bit
 (38 0)  (146 32)  (146 32)  LC_0 Logic Functioning bit
 (39 0)  (147 32)  (147 32)  LC_0 Logic Functioning bit
 (41 0)  (149 32)  (149 32)  LC_0 Logic Functioning bit
 (43 0)  (151 32)  (151 32)  LC_0 Logic Functioning bit
 (30 1)  (138 33)  (138 33)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_0/in_1
 (31 1)  (139 33)  (139 33)  routing T_2_2.lc_trk_g1_6 <X> T_2_2.wire_logic_cluster/lc_0/in_3
 (36 1)  (144 33)  (144 33)  LC_0 Logic Functioning bit
 (37 1)  (145 33)  (145 33)  LC_0 Logic Functioning bit
 (38 1)  (146 33)  (146 33)  LC_0 Logic Functioning bit
 (39 1)  (147 33)  (147 33)  LC_0 Logic Functioning bit
 (41 1)  (149 33)  (149 33)  LC_0 Logic Functioning bit
 (43 1)  (151 33)  (151 33)  LC_0 Logic Functioning bit
 (1 2)  (109 34)  (109 34)  routing T_2_2.glb_netwk_5 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (2 2)  (110 34)  (110 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (122 34)  (122 34)  routing T_2_2.lft_op_4 <X> T_2_2.lc_trk_g0_4
 (15 2)  (123 34)  (123 34)  routing T_2_2.lft_op_5 <X> T_2_2.lc_trk_g0_5
 (17 2)  (125 34)  (125 34)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (126 34)  (126 34)  routing T_2_2.lft_op_5 <X> T_2_2.lc_trk_g0_5
 (26 2)  (134 34)  (134 34)  routing T_2_2.lc_trk_g0_5 <X> T_2_2.wire_logic_cluster/lc_1/in_0
 (29 2)  (137 34)  (137 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 34)  (138 34)  routing T_2_2.lc_trk_g0_4 <X> T_2_2.wire_logic_cluster/lc_1/in_1
 (31 2)  (139 34)  (139 34)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 34)  (140 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 34)  (141 34)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 34)  (144 34)  LC_1 Logic Functioning bit
 (37 2)  (145 34)  (145 34)  LC_1 Logic Functioning bit
 (38 2)  (146 34)  (146 34)  LC_1 Logic Functioning bit
 (39 2)  (147 34)  (147 34)  LC_1 Logic Functioning bit
 (41 2)  (149 34)  (149 34)  LC_1 Logic Functioning bit
 (42 2)  (150 34)  (150 34)  LC_1 Logic Functioning bit
 (43 2)  (151 34)  (151 34)  LC_1 Logic Functioning bit
 (50 2)  (158 34)  (158 34)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (108 35)  (108 35)  routing T_2_2.glb_netwk_5 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (15 3)  (123 35)  (123 35)  routing T_2_2.lft_op_4 <X> T_2_2.lc_trk_g0_4
 (17 3)  (125 35)  (125 35)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (137 35)  (137 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 35)  (139 35)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (36 3)  (144 35)  (144 35)  LC_1 Logic Functioning bit
 (37 3)  (145 35)  (145 35)  LC_1 Logic Functioning bit
 (38 3)  (146 35)  (146 35)  LC_1 Logic Functioning bit
 (39 3)  (147 35)  (147 35)  LC_1 Logic Functioning bit
 (40 3)  (148 35)  (148 35)  LC_1 Logic Functioning bit
 (41 3)  (149 35)  (149 35)  LC_1 Logic Functioning bit
 (42 3)  (150 35)  (150 35)  LC_1 Logic Functioning bit
 (43 3)  (151 35)  (151 35)  LC_1 Logic Functioning bit
 (1 4)  (109 36)  (109 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (116 36)  (116 36)  routing T_2_2.sp4_h_l_41 <X> T_2_2.sp4_h_r_4
 (21 4)  (129 36)  (129 36)  routing T_2_2.sp4_h_r_11 <X> T_2_2.lc_trk_g1_3
 (22 4)  (130 36)  (130 36)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (131 36)  (131 36)  routing T_2_2.sp4_h_r_11 <X> T_2_2.lc_trk_g1_3
 (24 4)  (132 36)  (132 36)  routing T_2_2.sp4_h_r_11 <X> T_2_2.lc_trk_g1_3
 (25 4)  (133 36)  (133 36)  routing T_2_2.lft_op_2 <X> T_2_2.lc_trk_g1_2
 (0 5)  (108 37)  (108 37)  routing T_2_2.lc_trk_g1_3 <X> T_2_2.wire_logic_cluster/lc_7/cen
 (1 5)  (109 37)  (109 37)  routing T_2_2.lc_trk_g1_3 <X> T_2_2.wire_logic_cluster/lc_7/cen
 (22 5)  (130 37)  (130 37)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (132 37)  (132 37)  routing T_2_2.lft_op_2 <X> T_2_2.lc_trk_g1_2
 (15 6)  (123 38)  (123 38)  routing T_2_2.lft_op_5 <X> T_2_2.lc_trk_g1_5
 (17 6)  (125 38)  (125 38)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (126 38)  (126 38)  routing T_2_2.lft_op_5 <X> T_2_2.lc_trk_g1_5
 (25 6)  (133 38)  (133 38)  routing T_2_2.lft_op_6 <X> T_2_2.lc_trk_g1_6
 (29 6)  (137 38)  (137 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 38)  (138 38)  routing T_2_2.lc_trk_g0_4 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 38)  (139 38)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 38)  (140 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 38)  (141 38)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 38)  (144 38)  LC_3 Logic Functioning bit
 (37 6)  (145 38)  (145 38)  LC_3 Logic Functioning bit
 (38 6)  (146 38)  (146 38)  LC_3 Logic Functioning bit
 (39 6)  (147 38)  (147 38)  LC_3 Logic Functioning bit
 (41 6)  (149 38)  (149 38)  LC_3 Logic Functioning bit
 (43 6)  (151 38)  (151 38)  LC_3 Logic Functioning bit
 (22 7)  (130 39)  (130 39)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (132 39)  (132 39)  routing T_2_2.lft_op_6 <X> T_2_2.lc_trk_g1_6
 (31 7)  (139 39)  (139 39)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 39)  (144 39)  LC_3 Logic Functioning bit
 (37 7)  (145 39)  (145 39)  LC_3 Logic Functioning bit
 (38 7)  (146 39)  (146 39)  LC_3 Logic Functioning bit
 (39 7)  (147 39)  (147 39)  LC_3 Logic Functioning bit
 (41 7)  (149 39)  (149 39)  LC_3 Logic Functioning bit
 (43 7)  (151 39)  (151 39)  LC_3 Logic Functioning bit
 (6 8)  (114 40)  (114 40)  routing T_2_2.sp4_h_r_1 <X> T_2_2.sp4_v_b_6
 (26 8)  (134 40)  (134 40)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (27 8)  (135 40)  (135 40)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 40)  (137 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 40)  (139 40)  routing T_2_2.lc_trk_g1_6 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 40)  (140 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 40)  (142 40)  routing T_2_2.lc_trk_g1_6 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 40)  (144 40)  LC_4 Logic Functioning bit
 (37 8)  (145 40)  (145 40)  LC_4 Logic Functioning bit
 (38 8)  (146 40)  (146 40)  LC_4 Logic Functioning bit
 (39 8)  (147 40)  (147 40)  LC_4 Logic Functioning bit
 (41 8)  (149 40)  (149 40)  LC_4 Logic Functioning bit
 (42 8)  (150 40)  (150 40)  LC_4 Logic Functioning bit
 (43 8)  (151 40)  (151 40)  LC_4 Logic Functioning bit
 (50 8)  (158 40)  (158 40)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (135 41)  (135 41)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 41)  (137 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 41)  (138 41)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 41)  (139 41)  routing T_2_2.lc_trk_g1_6 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 41)  (144 41)  LC_4 Logic Functioning bit
 (37 9)  (145 41)  (145 41)  LC_4 Logic Functioning bit
 (38 9)  (146 41)  (146 41)  LC_4 Logic Functioning bit
 (39 9)  (147 41)  (147 41)  LC_4 Logic Functioning bit
 (40 9)  (148 41)  (148 41)  LC_4 Logic Functioning bit
 (41 9)  (149 41)  (149 41)  LC_4 Logic Functioning bit
 (42 9)  (150 41)  (150 41)  LC_4 Logic Functioning bit
 (43 9)  (151 41)  (151 41)  LC_4 Logic Functioning bit
 (8 10)  (116 42)  (116 42)  routing T_2_2.sp4_h_r_11 <X> T_2_2.sp4_h_l_42
 (10 10)  (118 42)  (118 42)  routing T_2_2.sp4_h_r_11 <X> T_2_2.sp4_h_l_42
 (25 10)  (133 42)  (133 42)  routing T_2_2.wire_logic_cluster/lc_6/out <X> T_2_2.lc_trk_g2_6
 (22 11)  (130 43)  (130 43)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (7 12)  (115 44)  (115 44)  Column buffer control bit: LH_colbuf_cntl_5

 (31 12)  (139 44)  (139 44)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 44)  (140 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 44)  (141 44)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 44)  (142 44)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 44)  (144 44)  LC_6 Logic Functioning bit
 (37 12)  (145 44)  (145 44)  LC_6 Logic Functioning bit
 (38 12)  (146 44)  (146 44)  LC_6 Logic Functioning bit
 (39 12)  (147 44)  (147 44)  LC_6 Logic Functioning bit
 (45 12)  (153 44)  (153 44)  LC_6 Logic Functioning bit
 (36 13)  (144 45)  (144 45)  LC_6 Logic Functioning bit
 (37 13)  (145 45)  (145 45)  LC_6 Logic Functioning bit
 (38 13)  (146 45)  (146 45)  LC_6 Logic Functioning bit
 (39 13)  (147 45)  (147 45)  LC_6 Logic Functioning bit
 (14 14)  (122 46)  (122 46)  routing T_2_2.sp4_h_r_44 <X> T_2_2.lc_trk_g3_4
 (14 15)  (122 47)  (122 47)  routing T_2_2.sp4_h_r_44 <X> T_2_2.lc_trk_g3_4
 (15 15)  (123 47)  (123 47)  routing T_2_2.sp4_h_r_44 <X> T_2_2.lc_trk_g3_4
 (16 15)  (124 47)  (124 47)  routing T_2_2.sp4_h_r_44 <X> T_2_2.lc_trk_g3_4
 (17 15)  (125 47)  (125 47)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


RAM_Tile_3_2

 (11 5)  (173 37)  (173 37)  routing T_3_2.sp4_h_l_44 <X> T_3_2.sp4_h_r_5
 (13 5)  (175 37)  (175 37)  routing T_3_2.sp4_h_l_44 <X> T_3_2.sp4_h_r_5


LogicTile_4_2

 (10 0)  (214 32)  (214 32)  routing T_4_2.sp4_v_t_45 <X> T_4_2.sp4_h_r_1
 (14 0)  (218 32)  (218 32)  routing T_4_2.wire_logic_cluster/lc_0/out <X> T_4_2.lc_trk_g0_0
 (15 0)  (219 32)  (219 32)  routing T_4_2.sp4_h_r_1 <X> T_4_2.lc_trk_g0_1
 (16 0)  (220 32)  (220 32)  routing T_4_2.sp4_h_r_1 <X> T_4_2.lc_trk_g0_1
 (17 0)  (221 32)  (221 32)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (28 0)  (232 32)  (232 32)  routing T_4_2.lc_trk_g2_1 <X> T_4_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (233 32)  (233 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (235 32)  (235 32)  routing T_4_2.lc_trk_g0_5 <X> T_4_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (236 32)  (236 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (240 32)  (240 32)  LC_0 Logic Functioning bit
 (41 0)  (245 32)  (245 32)  LC_0 Logic Functioning bit
 (43 0)  (247 32)  (247 32)  LC_0 Logic Functioning bit
 (45 0)  (249 32)  (249 32)  LC_0 Logic Functioning bit
 (47 0)  (251 32)  (251 32)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (221 33)  (221 33)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (222 33)  (222 33)  routing T_4_2.sp4_h_r_1 <X> T_4_2.lc_trk_g0_1
 (22 1)  (226 33)  (226 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (227 33)  (227 33)  routing T_4_2.sp4_h_r_2 <X> T_4_2.lc_trk_g0_2
 (24 1)  (228 33)  (228 33)  routing T_4_2.sp4_h_r_2 <X> T_4_2.lc_trk_g0_2
 (25 1)  (229 33)  (229 33)  routing T_4_2.sp4_h_r_2 <X> T_4_2.lc_trk_g0_2
 (26 1)  (230 33)  (230 33)  routing T_4_2.lc_trk_g1_3 <X> T_4_2.wire_logic_cluster/lc_0/in_0
 (27 1)  (231 33)  (231 33)  routing T_4_2.lc_trk_g1_3 <X> T_4_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (233 33)  (233 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (236 33)  (236 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (241 33)  (241 33)  LC_0 Logic Functioning bit
 (41 1)  (245 33)  (245 33)  LC_0 Logic Functioning bit
 (42 1)  (246 33)  (246 33)  LC_0 Logic Functioning bit
 (43 1)  (247 33)  (247 33)  LC_0 Logic Functioning bit
 (1 2)  (205 34)  (205 34)  routing T_4_2.glb_netwk_5 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (2 2)  (206 34)  (206 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (217 34)  (217 34)  routing T_4_2.sp4_h_r_2 <X> T_4_2.sp4_v_t_39
 (15 2)  (219 34)  (219 34)  routing T_4_2.top_op_5 <X> T_4_2.lc_trk_g0_5
 (17 2)  (221 34)  (221 34)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (232 34)  (232 34)  routing T_4_2.lc_trk_g2_2 <X> T_4_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (233 34)  (233 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (236 34)  (236 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (240 34)  (240 34)  LC_1 Logic Functioning bit
 (37 2)  (241 34)  (241 34)  LC_1 Logic Functioning bit
 (38 2)  (242 34)  (242 34)  LC_1 Logic Functioning bit
 (39 2)  (243 34)  (243 34)  LC_1 Logic Functioning bit
 (41 2)  (245 34)  (245 34)  LC_1 Logic Functioning bit
 (43 2)  (247 34)  (247 34)  LC_1 Logic Functioning bit
 (0 3)  (204 35)  (204 35)  routing T_4_2.glb_netwk_5 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (12 3)  (216 35)  (216 35)  routing T_4_2.sp4_h_r_2 <X> T_4_2.sp4_v_t_39
 (18 3)  (222 35)  (222 35)  routing T_4_2.top_op_5 <X> T_4_2.lc_trk_g0_5
 (30 3)  (234 35)  (234 35)  routing T_4_2.lc_trk_g2_2 <X> T_4_2.wire_logic_cluster/lc_1/in_1
 (31 3)  (235 35)  (235 35)  routing T_4_2.lc_trk_g0_2 <X> T_4_2.wire_logic_cluster/lc_1/in_3
 (36 3)  (240 35)  (240 35)  LC_1 Logic Functioning bit
 (37 3)  (241 35)  (241 35)  LC_1 Logic Functioning bit
 (38 3)  (242 35)  (242 35)  LC_1 Logic Functioning bit
 (39 3)  (243 35)  (243 35)  LC_1 Logic Functioning bit
 (41 3)  (245 35)  (245 35)  LC_1 Logic Functioning bit
 (43 3)  (247 35)  (247 35)  LC_1 Logic Functioning bit
 (22 4)  (226 36)  (226 36)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (228 36)  (228 36)  routing T_4_2.top_op_3 <X> T_4_2.lc_trk_g1_3
 (29 4)  (233 36)  (233 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (234 36)  (234 36)  routing T_4_2.lc_trk_g0_5 <X> T_4_2.wire_logic_cluster/lc_2/in_1
 (31 4)  (235 36)  (235 36)  routing T_4_2.lc_trk_g2_5 <X> T_4_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (236 36)  (236 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (237 36)  (237 36)  routing T_4_2.lc_trk_g2_5 <X> T_4_2.wire_logic_cluster/lc_2/in_3
 (37 4)  (241 36)  (241 36)  LC_2 Logic Functioning bit
 (39 4)  (243 36)  (243 36)  LC_2 Logic Functioning bit
 (42 4)  (246 36)  (246 36)  LC_2 Logic Functioning bit
 (21 5)  (225 37)  (225 37)  routing T_4_2.top_op_3 <X> T_4_2.lc_trk_g1_3
 (26 5)  (230 37)  (230 37)  routing T_4_2.lc_trk_g0_2 <X> T_4_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (233 37)  (233 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (236 37)  (236 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (237 37)  (237 37)  routing T_4_2.lc_trk_g3_3 <X> T_4_2.input_2_2
 (34 5)  (238 37)  (238 37)  routing T_4_2.lc_trk_g3_3 <X> T_4_2.input_2_2
 (35 5)  (239 37)  (239 37)  routing T_4_2.lc_trk_g3_3 <X> T_4_2.input_2_2
 (37 5)  (241 37)  (241 37)  LC_2 Logic Functioning bit
 (39 5)  (243 37)  (243 37)  LC_2 Logic Functioning bit
 (43 5)  (247 37)  (247 37)  LC_2 Logic Functioning bit
 (17 6)  (221 38)  (221 38)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (222 38)  (222 38)  routing T_4_2.wire_logic_cluster/lc_5/out <X> T_4_2.lc_trk_g1_5
 (21 6)  (225 38)  (225 38)  routing T_4_2.wire_logic_cluster/lc_7/out <X> T_4_2.lc_trk_g1_7
 (22 6)  (226 38)  (226 38)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (231 38)  (231 38)  routing T_4_2.lc_trk_g3_3 <X> T_4_2.wire_logic_cluster/lc_3/in_1
 (28 6)  (232 38)  (232 38)  routing T_4_2.lc_trk_g3_3 <X> T_4_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (233 38)  (233 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (236 38)  (236 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (237 38)  (237 38)  routing T_4_2.lc_trk_g2_2 <X> T_4_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (240 38)  (240 38)  LC_3 Logic Functioning bit
 (38 6)  (242 38)  (242 38)  LC_3 Logic Functioning bit
 (41 6)  (245 38)  (245 38)  LC_3 Logic Functioning bit
 (42 6)  (246 38)  (246 38)  LC_3 Logic Functioning bit
 (43 6)  (247 38)  (247 38)  LC_3 Logic Functioning bit
 (45 6)  (249 38)  (249 38)  LC_3 Logic Functioning bit
 (47 6)  (251 38)  (251 38)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (254 38)  (254 38)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (233 39)  (233 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (234 39)  (234 39)  routing T_4_2.lc_trk_g3_3 <X> T_4_2.wire_logic_cluster/lc_3/in_1
 (31 7)  (235 39)  (235 39)  routing T_4_2.lc_trk_g2_2 <X> T_4_2.wire_logic_cluster/lc_3/in_3
 (42 7)  (246 39)  (246 39)  LC_3 Logic Functioning bit
 (43 7)  (247 39)  (247 39)  LC_3 Logic Functioning bit
 (13 8)  (217 40)  (217 40)  routing T_4_2.sp4_v_t_45 <X> T_4_2.sp4_v_b_8
 (17 8)  (221 40)  (221 40)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (222 40)  (222 40)  routing T_4_2.wire_logic_cluster/lc_1/out <X> T_4_2.lc_trk_g2_1
 (25 8)  (229 40)  (229 40)  routing T_4_2.rgt_op_2 <X> T_4_2.lc_trk_g2_2
 (26 8)  (230 40)  (230 40)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_4/in_0
 (29 8)  (233 40)  (233 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (235 40)  (235 40)  routing T_4_2.lc_trk_g2_5 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (236 40)  (236 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (237 40)  (237 40)  routing T_4_2.lc_trk_g2_5 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (35 8)  (239 40)  (239 40)  routing T_4_2.lc_trk_g1_5 <X> T_4_2.input_2_4
 (37 8)  (241 40)  (241 40)  LC_4 Logic Functioning bit
 (39 8)  (243 40)  (243 40)  LC_4 Logic Functioning bit
 (42 8)  (246 40)  (246 40)  LC_4 Logic Functioning bit
 (43 8)  (247 40)  (247 40)  LC_4 Logic Functioning bit
 (10 9)  (214 41)  (214 41)  routing T_4_2.sp4_h_r_2 <X> T_4_2.sp4_v_b_7
 (22 9)  (226 41)  (226 41)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (228 41)  (228 41)  routing T_4_2.rgt_op_2 <X> T_4_2.lc_trk_g2_2
 (26 9)  (230 41)  (230 41)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (232 41)  (232 41)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (233 41)  (233 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (236 41)  (236 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (238 41)  (238 41)  routing T_4_2.lc_trk_g1_5 <X> T_4_2.input_2_4
 (42 9)  (246 41)  (246 41)  LC_4 Logic Functioning bit
 (43 9)  (247 41)  (247 41)  LC_4 Logic Functioning bit
 (15 10)  (219 42)  (219 42)  routing T_4_2.rgt_op_5 <X> T_4_2.lc_trk_g2_5
 (17 10)  (221 42)  (221 42)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (222 42)  (222 42)  routing T_4_2.rgt_op_5 <X> T_4_2.lc_trk_g2_5
 (27 10)  (231 42)  (231 42)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.wire_logic_cluster/lc_5/in_1
 (28 10)  (232 42)  (232 42)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (233 42)  (233 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (235 42)  (235 42)  routing T_4_2.lc_trk_g1_5 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (236 42)  (236 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (238 42)  (238 42)  routing T_4_2.lc_trk_g1_5 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (240 42)  (240 42)  LC_5 Logic Functioning bit
 (37 10)  (241 42)  (241 42)  LC_5 Logic Functioning bit
 (38 10)  (242 42)  (242 42)  LC_5 Logic Functioning bit
 (42 10)  (246 42)  (246 42)  LC_5 Logic Functioning bit
 (45 10)  (249 42)  (249 42)  LC_5 Logic Functioning bit
 (50 10)  (254 42)  (254 42)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (255 42)  (255 42)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (207 43)  (207 43)  routing T_4_2.sp12_v_b_1 <X> T_4_2.sp12_h_l_22
 (22 11)  (226 43)  (226 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (233 43)  (233 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (241 43)  (241 43)  LC_5 Logic Functioning bit
 (39 11)  (243 43)  (243 43)  LC_5 Logic Functioning bit
 (42 11)  (246 43)  (246 43)  LC_5 Logic Functioning bit
 (7 12)  (211 44)  (211 44)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (221 44)  (221 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (222 44)  (222 44)  routing T_4_2.wire_logic_cluster/lc_1/out <X> T_4_2.lc_trk_g3_1
 (21 12)  (225 44)  (225 44)  routing T_4_2.wire_logic_cluster/lc_3/out <X> T_4_2.lc_trk_g3_3
 (22 12)  (226 44)  (226 44)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (233 44)  (233 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (234 44)  (234 44)  routing T_4_2.lc_trk_g0_5 <X> T_4_2.wire_logic_cluster/lc_6/in_1
 (31 12)  (235 44)  (235 44)  routing T_4_2.lc_trk_g2_5 <X> T_4_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (236 44)  (236 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (237 44)  (237 44)  routing T_4_2.lc_trk_g2_5 <X> T_4_2.wire_logic_cluster/lc_6/in_3
 (35 12)  (239 44)  (239 44)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.input_2_6
 (42 12)  (246 44)  (246 44)  LC_6 Logic Functioning bit
 (7 13)  (211 45)  (211 45)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (230 45)  (230 45)  routing T_4_2.lc_trk_g0_2 <X> T_4_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (233 45)  (233 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (236 45)  (236 45)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (238 45)  (238 45)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.input_2_6
 (35 13)  (239 45)  (239 45)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.input_2_6
 (37 13)  (241 45)  (241 45)  LC_6 Logic Functioning bit
 (39 13)  (243 45)  (243 45)  LC_6 Logic Functioning bit
 (43 13)  (247 45)  (247 45)  LC_6 Logic Functioning bit
 (27 14)  (231 46)  (231 46)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (233 46)  (233 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (234 46)  (234 46)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.wire_logic_cluster/lc_7/in_1
 (32 14)  (236 46)  (236 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (237 46)  (237 46)  routing T_4_2.lc_trk_g2_2 <X> T_4_2.wire_logic_cluster/lc_7/in_3
 (36 14)  (240 46)  (240 46)  LC_7 Logic Functioning bit
 (38 14)  (242 46)  (242 46)  LC_7 Logic Functioning bit
 (41 14)  (245 46)  (245 46)  LC_7 Logic Functioning bit
 (42 14)  (246 46)  (246 46)  LC_7 Logic Functioning bit
 (43 14)  (247 46)  (247 46)  LC_7 Logic Functioning bit
 (45 14)  (249 46)  (249 46)  LC_7 Logic Functioning bit
 (50 14)  (254 46)  (254 46)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (233 47)  (233 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (234 47)  (234 47)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.wire_logic_cluster/lc_7/in_1
 (31 15)  (235 47)  (235 47)  routing T_4_2.lc_trk_g2_2 <X> T_4_2.wire_logic_cluster/lc_7/in_3
 (42 15)  (246 47)  (246 47)  LC_7 Logic Functioning bit
 (43 15)  (247 47)  (247 47)  LC_7 Logic Functioning bit
 (47 15)  (251 47)  (251 47)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_5_2

 (21 0)  (279 32)  (279 32)  routing T_5_2.wire_logic_cluster/lc_3/out <X> T_5_2.lc_trk_g0_3
 (22 0)  (280 32)  (280 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (283 32)  (283 32)  routing T_5_2.wire_logic_cluster/lc_2/out <X> T_5_2.lc_trk_g0_2
 (26 0)  (284 32)  (284 32)  routing T_5_2.lc_trk_g0_6 <X> T_5_2.wire_logic_cluster/lc_0/in_0
 (27 0)  (285 32)  (285 32)  routing T_5_2.lc_trk_g1_4 <X> T_5_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (287 32)  (287 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (288 32)  (288 32)  routing T_5_2.lc_trk_g1_4 <X> T_5_2.wire_logic_cluster/lc_0/in_1
 (32 0)  (290 32)  (290 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (292 32)  (292 32)  routing T_5_2.lc_trk_g1_2 <X> T_5_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (294 32)  (294 32)  LC_0 Logic Functioning bit
 (38 0)  (296 32)  (296 32)  LC_0 Logic Functioning bit
 (41 0)  (299 32)  (299 32)  LC_0 Logic Functioning bit
 (43 0)  (301 32)  (301 32)  LC_0 Logic Functioning bit
 (22 1)  (280 33)  (280 33)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (284 33)  (284 33)  routing T_5_2.lc_trk_g0_6 <X> T_5_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (287 33)  (287 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (289 33)  (289 33)  routing T_5_2.lc_trk_g1_2 <X> T_5_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (290 33)  (290 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (293 33)  (293 33)  routing T_5_2.lc_trk_g0_2 <X> T_5_2.input_2_0
 (37 1)  (295 33)  (295 33)  LC_0 Logic Functioning bit
 (39 1)  (297 33)  (297 33)  LC_0 Logic Functioning bit
 (40 1)  (298 33)  (298 33)  LC_0 Logic Functioning bit
 (1 2)  (259 34)  (259 34)  routing T_5_2.glb_netwk_5 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (2 2)  (260 34)  (260 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (272 34)  (272 34)  routing T_5_2.sp4_h_l_1 <X> T_5_2.lc_trk_g0_4
 (17 2)  (275 34)  (275 34)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (276 34)  (276 34)  routing T_5_2.wire_logic_cluster/lc_5/out <X> T_5_2.lc_trk_g0_5
 (25 2)  (283 34)  (283 34)  routing T_5_2.sp4_v_t_3 <X> T_5_2.lc_trk_g0_6
 (26 2)  (284 34)  (284 34)  routing T_5_2.lc_trk_g1_6 <X> T_5_2.wire_logic_cluster/lc_1/in_0
 (27 2)  (285 34)  (285 34)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (287 34)  (287 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (288 34)  (288 34)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_1/in_1
 (31 2)  (289 34)  (289 34)  routing T_5_2.lc_trk_g0_4 <X> T_5_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (290 34)  (290 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (295 34)  (295 34)  LC_1 Logic Functioning bit
 (39 2)  (297 34)  (297 34)  LC_1 Logic Functioning bit
 (40 2)  (298 34)  (298 34)  LC_1 Logic Functioning bit
 (42 2)  (300 34)  (300 34)  LC_1 Logic Functioning bit
 (43 2)  (301 34)  (301 34)  LC_1 Logic Functioning bit
 (50 2)  (308 34)  (308 34)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (258 35)  (258 35)  routing T_5_2.glb_netwk_5 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (15 3)  (273 35)  (273 35)  routing T_5_2.sp4_h_l_1 <X> T_5_2.lc_trk_g0_4
 (16 3)  (274 35)  (274 35)  routing T_5_2.sp4_h_l_1 <X> T_5_2.lc_trk_g0_4
 (17 3)  (275 35)  (275 35)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (280 35)  (280 35)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (281 35)  (281 35)  routing T_5_2.sp4_v_t_3 <X> T_5_2.lc_trk_g0_6
 (25 3)  (283 35)  (283 35)  routing T_5_2.sp4_v_t_3 <X> T_5_2.lc_trk_g0_6
 (26 3)  (284 35)  (284 35)  routing T_5_2.lc_trk_g1_6 <X> T_5_2.wire_logic_cluster/lc_1/in_0
 (27 3)  (285 35)  (285 35)  routing T_5_2.lc_trk_g1_6 <X> T_5_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (287 35)  (287 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (294 35)  (294 35)  LC_1 Logic Functioning bit
 (38 3)  (296 35)  (296 35)  LC_1 Logic Functioning bit
 (40 3)  (298 35)  (298 35)  LC_1 Logic Functioning bit
 (42 3)  (300 35)  (300 35)  LC_1 Logic Functioning bit
 (43 3)  (301 35)  (301 35)  LC_1 Logic Functioning bit
 (26 4)  (284 36)  (284 36)  routing T_5_2.lc_trk_g2_6 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (285 36)  (285 36)  routing T_5_2.lc_trk_g3_2 <X> T_5_2.wire_logic_cluster/lc_2/in_1
 (28 4)  (286 36)  (286 36)  routing T_5_2.lc_trk_g3_2 <X> T_5_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (287 36)  (287 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (290 36)  (290 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (294 36)  (294 36)  LC_2 Logic Functioning bit
 (37 4)  (295 36)  (295 36)  LC_2 Logic Functioning bit
 (38 4)  (296 36)  (296 36)  LC_2 Logic Functioning bit
 (41 4)  (299 36)  (299 36)  LC_2 Logic Functioning bit
 (43 4)  (301 36)  (301 36)  LC_2 Logic Functioning bit
 (45 4)  (303 36)  (303 36)  LC_2 Logic Functioning bit
 (46 4)  (304 36)  (304 36)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (308 36)  (308 36)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (280 37)  (280 37)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (282 37)  (282 37)  routing T_5_2.bot_op_2 <X> T_5_2.lc_trk_g1_2
 (26 5)  (284 37)  (284 37)  routing T_5_2.lc_trk_g2_6 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (286 37)  (286 37)  routing T_5_2.lc_trk_g2_6 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (287 37)  (287 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (288 37)  (288 37)  routing T_5_2.lc_trk_g3_2 <X> T_5_2.wire_logic_cluster/lc_2/in_1
 (31 5)  (289 37)  (289 37)  routing T_5_2.lc_trk_g0_3 <X> T_5_2.wire_logic_cluster/lc_2/in_3
 (37 5)  (295 37)  (295 37)  LC_2 Logic Functioning bit
 (38 5)  (296 37)  (296 37)  LC_2 Logic Functioning bit
 (41 5)  (299 37)  (299 37)  LC_2 Logic Functioning bit
 (42 5)  (300 37)  (300 37)  LC_2 Logic Functioning bit
 (43 5)  (301 37)  (301 37)  LC_2 Logic Functioning bit
 (51 5)  (309 37)  (309 37)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (272 38)  (272 38)  routing T_5_2.wire_logic_cluster/lc_4/out <X> T_5_2.lc_trk_g1_4
 (16 6)  (274 38)  (274 38)  routing T_5_2.sp4_v_b_13 <X> T_5_2.lc_trk_g1_5
 (17 6)  (275 38)  (275 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (276 38)  (276 38)  routing T_5_2.sp4_v_b_13 <X> T_5_2.lc_trk_g1_5
 (26 6)  (284 38)  (284 38)  routing T_5_2.lc_trk_g2_5 <X> T_5_2.wire_logic_cluster/lc_3/in_0
 (35 6)  (293 38)  (293 38)  routing T_5_2.lc_trk_g0_5 <X> T_5_2.input_2_3
 (36 6)  (294 38)  (294 38)  LC_3 Logic Functioning bit
 (43 6)  (301 38)  (301 38)  LC_3 Logic Functioning bit
 (17 7)  (275 39)  (275 39)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (276 39)  (276 39)  routing T_5_2.sp4_v_b_13 <X> T_5_2.lc_trk_g1_5
 (22 7)  (280 39)  (280 39)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (282 39)  (282 39)  routing T_5_2.bot_op_6 <X> T_5_2.lc_trk_g1_6
 (28 7)  (286 39)  (286 39)  routing T_5_2.lc_trk_g2_5 <X> T_5_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (287 39)  (287 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (290 39)  (290 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (295 39)  (295 39)  LC_3 Logic Functioning bit
 (42 7)  (300 39)  (300 39)  LC_3 Logic Functioning bit
 (15 8)  (273 40)  (273 40)  routing T_5_2.sp4_v_t_28 <X> T_5_2.lc_trk_g2_1
 (16 8)  (274 40)  (274 40)  routing T_5_2.sp4_v_t_28 <X> T_5_2.lc_trk_g2_1
 (17 8)  (275 40)  (275 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (284 40)  (284 40)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_4/in_0
 (29 8)  (287 40)  (287 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (288 40)  (288 40)  routing T_5_2.lc_trk_g0_5 <X> T_5_2.wire_logic_cluster/lc_4/in_1
 (31 8)  (289 40)  (289 40)  routing T_5_2.lc_trk_g2_5 <X> T_5_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (290 40)  (290 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (291 40)  (291 40)  routing T_5_2.lc_trk_g2_5 <X> T_5_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (294 40)  (294 40)  LC_4 Logic Functioning bit
 (38 8)  (296 40)  (296 40)  LC_4 Logic Functioning bit
 (41 8)  (299 40)  (299 40)  LC_4 Logic Functioning bit
 (43 8)  (301 40)  (301 40)  LC_4 Logic Functioning bit
 (15 9)  (273 41)  (273 41)  routing T_5_2.tnr_op_0 <X> T_5_2.lc_trk_g2_0
 (17 9)  (275 41)  (275 41)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (284 41)  (284 41)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_4/in_0
 (27 9)  (285 41)  (285 41)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (286 41)  (286 41)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (287 41)  (287 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (294 41)  (294 41)  LC_4 Logic Functioning bit
 (38 9)  (296 41)  (296 41)  LC_4 Logic Functioning bit
 (8 10)  (266 42)  (266 42)  routing T_5_2.sp4_v_t_36 <X> T_5_2.sp4_h_l_42
 (9 10)  (267 42)  (267 42)  routing T_5_2.sp4_v_t_36 <X> T_5_2.sp4_h_l_42
 (10 10)  (268 42)  (268 42)  routing T_5_2.sp4_v_t_36 <X> T_5_2.sp4_h_l_42
 (15 10)  (273 42)  (273 42)  routing T_5_2.rgt_op_5 <X> T_5_2.lc_trk_g2_5
 (17 10)  (275 42)  (275 42)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (276 42)  (276 42)  routing T_5_2.rgt_op_5 <X> T_5_2.lc_trk_g2_5
 (26 10)  (284 42)  (284 42)  routing T_5_2.lc_trk_g2_5 <X> T_5_2.wire_logic_cluster/lc_5/in_0
 (28 10)  (286 42)  (286 42)  routing T_5_2.lc_trk_g2_6 <X> T_5_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (287 42)  (287 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (288 42)  (288 42)  routing T_5_2.lc_trk_g2_6 <X> T_5_2.wire_logic_cluster/lc_5/in_1
 (32 10)  (290 42)  (290 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (291 42)  (291 42)  routing T_5_2.lc_trk_g3_1 <X> T_5_2.wire_logic_cluster/lc_5/in_3
 (34 10)  (292 42)  (292 42)  routing T_5_2.lc_trk_g3_1 <X> T_5_2.wire_logic_cluster/lc_5/in_3
 (35 10)  (293 42)  (293 42)  routing T_5_2.lc_trk_g0_5 <X> T_5_2.input_2_5
 (36 10)  (294 42)  (294 42)  LC_5 Logic Functioning bit
 (37 10)  (295 42)  (295 42)  LC_5 Logic Functioning bit
 (38 10)  (296 42)  (296 42)  LC_5 Logic Functioning bit
 (42 10)  (300 42)  (300 42)  LC_5 Logic Functioning bit
 (43 10)  (301 42)  (301 42)  LC_5 Logic Functioning bit
 (45 10)  (303 42)  (303 42)  LC_5 Logic Functioning bit
 (51 10)  (309 42)  (309 42)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (280 43)  (280 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (281 43)  (281 43)  routing T_5_2.sp4_v_b_46 <X> T_5_2.lc_trk_g2_6
 (24 11)  (282 43)  (282 43)  routing T_5_2.sp4_v_b_46 <X> T_5_2.lc_trk_g2_6
 (28 11)  (286 43)  (286 43)  routing T_5_2.lc_trk_g2_5 <X> T_5_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (287 43)  (287 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (288 43)  (288 43)  routing T_5_2.lc_trk_g2_6 <X> T_5_2.wire_logic_cluster/lc_5/in_1
 (32 11)  (290 43)  (290 43)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (294 43)  (294 43)  LC_5 Logic Functioning bit
 (38 11)  (296 43)  (296 43)  LC_5 Logic Functioning bit
 (39 11)  (297 43)  (297 43)  LC_5 Logic Functioning bit
 (42 11)  (300 43)  (300 43)  LC_5 Logic Functioning bit
 (43 11)  (301 43)  (301 43)  LC_5 Logic Functioning bit
 (53 11)  (311 43)  (311 43)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 12)  (265 44)  (265 44)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (275 44)  (275 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (276 44)  (276 44)  routing T_5_2.wire_logic_cluster/lc_1/out <X> T_5_2.lc_trk_g3_1
 (25 12)  (283 44)  (283 44)  routing T_5_2.wire_logic_cluster/lc_2/out <X> T_5_2.lc_trk_g3_2
 (26 12)  (284 44)  (284 44)  routing T_5_2.lc_trk_g0_4 <X> T_5_2.wire_logic_cluster/lc_6/in_0
 (28 12)  (286 44)  (286 44)  routing T_5_2.lc_trk_g2_1 <X> T_5_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (287 44)  (287 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (289 44)  (289 44)  routing T_5_2.lc_trk_g0_5 <X> T_5_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (290 44)  (290 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (22 13)  (280 45)  (280 45)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (287 45)  (287 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (41 13)  (299 45)  (299 45)  LC_6 Logic Functioning bit
 (43 13)  (301 45)  (301 45)  LC_6 Logic Functioning bit
 (21 14)  (279 46)  (279 46)  routing T_5_2.rgt_op_7 <X> T_5_2.lc_trk_g3_7
 (22 14)  (280 46)  (280 46)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (282 46)  (282 46)  routing T_5_2.rgt_op_7 <X> T_5_2.lc_trk_g3_7
 (26 14)  (284 46)  (284 46)  routing T_5_2.lc_trk_g0_5 <X> T_5_2.wire_logic_cluster/lc_7/in_0
 (28 14)  (286 46)  (286 46)  routing T_5_2.lc_trk_g2_0 <X> T_5_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (287 46)  (287 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (289 46)  (289 46)  routing T_5_2.lc_trk_g0_4 <X> T_5_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (290 46)  (290 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (29 15)  (287 47)  (287 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (290 47)  (290 47)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (291 47)  (291 47)  routing T_5_2.lc_trk_g2_1 <X> T_5_2.input_2_7
 (42 15)  (300 47)  (300 47)  LC_7 Logic Functioning bit
 (47 15)  (305 47)  (305 47)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_6_2

 (14 0)  (326 32)  (326 32)  routing T_6_2.wire_logic_cluster/lc_0/out <X> T_6_2.lc_trk_g0_0
 (28 0)  (340 32)  (340 32)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (341 32)  (341 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (343 32)  (343 32)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (344 32)  (344 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (345 32)  (345 32)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (348 32)  (348 32)  LC_0 Logic Functioning bit
 (37 0)  (349 32)  (349 32)  LC_0 Logic Functioning bit
 (38 0)  (350 32)  (350 32)  LC_0 Logic Functioning bit
 (39 0)  (351 32)  (351 32)  LC_0 Logic Functioning bit
 (41 0)  (353 32)  (353 32)  LC_0 Logic Functioning bit
 (43 0)  (355 32)  (355 32)  LC_0 Logic Functioning bit
 (17 1)  (329 33)  (329 33)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (334 33)  (334 33)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (336 33)  (336 33)  routing T_6_2.bot_op_2 <X> T_6_2.lc_trk_g0_2
 (28 1)  (340 33)  (340 33)  routing T_6_2.lc_trk_g2_0 <X> T_6_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (341 33)  (341 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (342 33)  (342 33)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (31 1)  (343 33)  (343 33)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (37 1)  (349 33)  (349 33)  LC_0 Logic Functioning bit
 (39 1)  (351 33)  (351 33)  LC_0 Logic Functioning bit
 (1 2)  (313 34)  (313 34)  routing T_6_2.glb_netwk_5 <X> T_6_2.wire_logic_cluster/lc_7/clk
 (2 2)  (314 34)  (314 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (320 34)  (320 34)  routing T_6_2.sp4_v_t_36 <X> T_6_2.sp4_h_l_36
 (9 2)  (321 34)  (321 34)  routing T_6_2.sp4_v_t_36 <X> T_6_2.sp4_h_l_36
 (26 2)  (338 34)  (338 34)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_1/in_0
 (27 2)  (339 34)  (339 34)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_1/in_1
 (28 2)  (340 34)  (340 34)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (341 34)  (341 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (343 34)  (343 34)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (344 34)  (344 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (346 34)  (346 34)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (348 34)  (348 34)  LC_1 Logic Functioning bit
 (37 2)  (349 34)  (349 34)  LC_1 Logic Functioning bit
 (38 2)  (350 34)  (350 34)  LC_1 Logic Functioning bit
 (39 2)  (351 34)  (351 34)  LC_1 Logic Functioning bit
 (41 2)  (353 34)  (353 34)  LC_1 Logic Functioning bit
 (43 2)  (355 34)  (355 34)  LC_1 Logic Functioning bit
 (0 3)  (312 35)  (312 35)  routing T_6_2.glb_netwk_5 <X> T_6_2.wire_logic_cluster/lc_7/clk
 (15 3)  (327 35)  (327 35)  routing T_6_2.bot_op_4 <X> T_6_2.lc_trk_g0_4
 (17 3)  (329 35)  (329 35)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (340 35)  (340 35)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (341 35)  (341 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (344 35)  (344 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (345 35)  (345 35)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.input_2_1
 (35 3)  (347 35)  (347 35)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.input_2_1
 (36 3)  (348 35)  (348 35)  LC_1 Logic Functioning bit
 (37 3)  (349 35)  (349 35)  LC_1 Logic Functioning bit
 (38 3)  (350 35)  (350 35)  LC_1 Logic Functioning bit
 (39 3)  (351 35)  (351 35)  LC_1 Logic Functioning bit
 (41 3)  (353 35)  (353 35)  LC_1 Logic Functioning bit
 (42 3)  (354 35)  (354 35)  LC_1 Logic Functioning bit
 (43 3)  (355 35)  (355 35)  LC_1 Logic Functioning bit
 (17 4)  (329 36)  (329 36)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (330 36)  (330 36)  routing T_6_2.wire_logic_cluster/lc_1/out <X> T_6_2.lc_trk_g1_1
 (28 4)  (340 36)  (340 36)  routing T_6_2.lc_trk_g2_1 <X> T_6_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (341 36)  (341 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (343 36)  (343 36)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (344 36)  (344 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (345 36)  (345 36)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_2/in_3
 (22 5)  (334 37)  (334 37)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (335 37)  (335 37)  routing T_6_2.sp4_v_b_18 <X> T_6_2.lc_trk_g1_2
 (24 5)  (336 37)  (336 37)  routing T_6_2.sp4_v_b_18 <X> T_6_2.lc_trk_g1_2
 (27 5)  (339 37)  (339 37)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (340 37)  (340 37)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (341 37)  (341 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (40 5)  (352 37)  (352 37)  LC_2 Logic Functioning bit
 (42 5)  (354 37)  (354 37)  LC_2 Logic Functioning bit
 (15 6)  (327 38)  (327 38)  routing T_6_2.lft_op_5 <X> T_6_2.lc_trk_g1_5
 (17 6)  (329 38)  (329 38)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (330 38)  (330 38)  routing T_6_2.lft_op_5 <X> T_6_2.lc_trk_g1_5
 (29 6)  (341 38)  (341 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (343 38)  (343 38)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (344 38)  (344 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (346 38)  (346 38)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (348 38)  (348 38)  LC_3 Logic Functioning bit
 (38 6)  (350 38)  (350 38)  LC_3 Logic Functioning bit
 (41 6)  (353 38)  (353 38)  LC_3 Logic Functioning bit
 (43 6)  (355 38)  (355 38)  LC_3 Logic Functioning bit
 (26 7)  (338 39)  (338 39)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_3/in_0
 (28 7)  (340 39)  (340 39)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (341 39)  (341 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (342 39)  (342 39)  routing T_6_2.lc_trk_g0_2 <X> T_6_2.wire_logic_cluster/lc_3/in_1
 (37 7)  (349 39)  (349 39)  LC_3 Logic Functioning bit
 (39 7)  (351 39)  (351 39)  LC_3 Logic Functioning bit
 (41 7)  (353 39)  (353 39)  LC_3 Logic Functioning bit
 (43 7)  (355 39)  (355 39)  LC_3 Logic Functioning bit
 (14 8)  (326 40)  (326 40)  routing T_6_2.sp4_h_r_40 <X> T_6_2.lc_trk_g2_0
 (15 8)  (327 40)  (327 40)  routing T_6_2.sp4_h_r_25 <X> T_6_2.lc_trk_g2_1
 (16 8)  (328 40)  (328 40)  routing T_6_2.sp4_h_r_25 <X> T_6_2.lc_trk_g2_1
 (17 8)  (329 40)  (329 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (333 40)  (333 40)  routing T_6_2.sp12_v_t_0 <X> T_6_2.lc_trk_g2_3
 (22 8)  (334 40)  (334 40)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (336 40)  (336 40)  routing T_6_2.sp12_v_t_0 <X> T_6_2.lc_trk_g2_3
 (25 8)  (337 40)  (337 40)  routing T_6_2.wire_logic_cluster/lc_2/out <X> T_6_2.lc_trk_g2_2
 (27 8)  (339 40)  (339 40)  routing T_6_2.lc_trk_g1_2 <X> T_6_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (341 40)  (341 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (343 40)  (343 40)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (344 40)  (344 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (345 40)  (345 40)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (348 40)  (348 40)  LC_4 Logic Functioning bit
 (38 8)  (350 40)  (350 40)  LC_4 Logic Functioning bit
 (50 8)  (362 40)  (362 40)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (326 41)  (326 41)  routing T_6_2.sp4_h_r_40 <X> T_6_2.lc_trk_g2_0
 (15 9)  (327 41)  (327 41)  routing T_6_2.sp4_h_r_40 <X> T_6_2.lc_trk_g2_0
 (16 9)  (328 41)  (328 41)  routing T_6_2.sp4_h_r_40 <X> T_6_2.lc_trk_g2_0
 (17 9)  (329 41)  (329 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (330 41)  (330 41)  routing T_6_2.sp4_h_r_25 <X> T_6_2.lc_trk_g2_1
 (21 9)  (333 41)  (333 41)  routing T_6_2.sp12_v_t_0 <X> T_6_2.lc_trk_g2_3
 (22 9)  (334 41)  (334 41)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (339 41)  (339 41)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (340 41)  (340 41)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (341 41)  (341 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (342 41)  (342 41)  routing T_6_2.lc_trk_g1_2 <X> T_6_2.wire_logic_cluster/lc_4/in_1
 (36 9)  (348 41)  (348 41)  LC_4 Logic Functioning bit
 (38 9)  (350 41)  (350 41)  LC_4 Logic Functioning bit
 (39 9)  (351 41)  (351 41)  LC_4 Logic Functioning bit
 (17 10)  (329 42)  (329 42)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (330 42)  (330 42)  routing T_6_2.wire_logic_cluster/lc_5/out <X> T_6_2.lc_trk_g2_5
 (21 10)  (333 42)  (333 42)  routing T_6_2.wire_logic_cluster/lc_7/out <X> T_6_2.lc_trk_g2_7
 (22 10)  (334 42)  (334 42)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (339 42)  (339 42)  routing T_6_2.lc_trk_g1_1 <X> T_6_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (341 42)  (341 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (343 42)  (343 42)  routing T_6_2.lc_trk_g0_4 <X> T_6_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (344 42)  (344 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (348 42)  (348 42)  LC_5 Logic Functioning bit
 (37 10)  (349 42)  (349 42)  LC_5 Logic Functioning bit
 (39 10)  (351 42)  (351 42)  LC_5 Logic Functioning bit
 (40 10)  (352 42)  (352 42)  LC_5 Logic Functioning bit
 (42 10)  (354 42)  (354 42)  LC_5 Logic Functioning bit
 (43 10)  (355 42)  (355 42)  LC_5 Logic Functioning bit
 (45 10)  (357 42)  (357 42)  LC_5 Logic Functioning bit
 (46 10)  (358 42)  (358 42)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (362 42)  (362 42)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (340 43)  (340 43)  routing T_6_2.lc_trk_g2_1 <X> T_6_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (341 43)  (341 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (348 43)  (348 43)  LC_5 Logic Functioning bit
 (37 11)  (349 43)  (349 43)  LC_5 Logic Functioning bit
 (38 11)  (350 43)  (350 43)  LC_5 Logic Functioning bit
 (42 11)  (354 43)  (354 43)  LC_5 Logic Functioning bit
 (43 11)  (355 43)  (355 43)  LC_5 Logic Functioning bit
 (7 12)  (319 44)  (319 44)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (327 44)  (327 44)  routing T_6_2.sp4_h_r_33 <X> T_6_2.lc_trk_g3_1
 (16 12)  (328 44)  (328 44)  routing T_6_2.sp4_h_r_33 <X> T_6_2.lc_trk_g3_1
 (17 12)  (329 44)  (329 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (330 44)  (330 44)  routing T_6_2.sp4_h_r_33 <X> T_6_2.lc_trk_g3_1
 (28 12)  (340 44)  (340 44)  routing T_6_2.lc_trk_g2_1 <X> T_6_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (341 44)  (341 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (343 44)  (343 44)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (344 44)  (344 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (345 44)  (345 44)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_6/in_3
 (36 12)  (348 44)  (348 44)  LC_6 Logic Functioning bit
 (37 12)  (349 44)  (349 44)  LC_6 Logic Functioning bit
 (38 12)  (350 44)  (350 44)  LC_6 Logic Functioning bit
 (39 12)  (351 44)  (351 44)  LC_6 Logic Functioning bit
 (40 12)  (352 44)  (352 44)  LC_6 Logic Functioning bit
 (41 12)  (353 44)  (353 44)  LC_6 Logic Functioning bit
 (42 12)  (354 44)  (354 44)  LC_6 Logic Functioning bit
 (43 12)  (355 44)  (355 44)  LC_6 Logic Functioning bit
 (8 13)  (320 45)  (320 45)  routing T_6_2.sp4_h_l_41 <X> T_6_2.sp4_v_b_10
 (9 13)  (321 45)  (321 45)  routing T_6_2.sp4_h_l_41 <X> T_6_2.sp4_v_b_10
 (10 13)  (322 45)  (322 45)  routing T_6_2.sp4_h_l_41 <X> T_6_2.sp4_v_b_10
 (27 13)  (339 45)  (339 45)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_6/in_0
 (28 13)  (340 45)  (340 45)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (341 45)  (341 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (348 45)  (348 45)  LC_6 Logic Functioning bit
 (37 13)  (349 45)  (349 45)  LC_6 Logic Functioning bit
 (38 13)  (350 45)  (350 45)  LC_6 Logic Functioning bit
 (39 13)  (351 45)  (351 45)  LC_6 Logic Functioning bit
 (41 13)  (353 45)  (353 45)  LC_6 Logic Functioning bit
 (43 13)  (355 45)  (355 45)  LC_6 Logic Functioning bit
 (26 14)  (338 46)  (338 46)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.wire_logic_cluster/lc_7/in_0
 (29 14)  (341 46)  (341 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (344 46)  (344 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (345 46)  (345 46)  routing T_6_2.lc_trk_g2_2 <X> T_6_2.wire_logic_cluster/lc_7/in_3
 (38 14)  (350 46)  (350 46)  LC_7 Logic Functioning bit
 (41 14)  (353 46)  (353 46)  LC_7 Logic Functioning bit
 (43 14)  (355 46)  (355 46)  LC_7 Logic Functioning bit
 (45 14)  (357 46)  (357 46)  LC_7 Logic Functioning bit
 (50 14)  (362 46)  (362 46)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (338 47)  (338 47)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.wire_logic_cluster/lc_7/in_0
 (28 15)  (340 47)  (340 47)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (341 47)  (341 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (343 47)  (343 47)  routing T_6_2.lc_trk_g2_2 <X> T_6_2.wire_logic_cluster/lc_7/in_3
 (38 15)  (350 47)  (350 47)  LC_7 Logic Functioning bit
 (40 15)  (352 47)  (352 47)  LC_7 Logic Functioning bit
 (41 15)  (353 47)  (353 47)  LC_7 Logic Functioning bit
 (42 15)  (354 47)  (354 47)  LC_7 Logic Functioning bit


LogicTile_7_2



LogicTile_8_2



LogicTile_9_2



RAM_Tile_10_2



LogicTile_11_2



LogicTile_12_2

 (10 12)  (638 44)  (638 44)  routing T_12_2.sp4_v_t_40 <X> T_12_2.sp4_h_r_10


IpCon_Tile_13_2

 (29 0)  (711 32)  (711 32)  Enable bit of Mux _con_box/lcb1_0 => lc_trk_g0_7 wire_con_box/lc_0/in_1
 (30 0)  (712 32)  (712 32)  routing T_13_2.lc_trk_g0_7 <X> T_13_2.wire_con_box/lc_0/in_1
 (36 0)  (718 32)  (718 32)  LC_0 Logic Functioning bit
 (37 0)  (719 32)  (719 32)  LC_0 Logic Functioning bit
 (42 0)  (724 32)  (724 32)  LC_0 Logic Functioning bit
 (43 0)  (725 32)  (725 32)  LC_0 Logic Functioning bit
 (50 0)  (732 32)  (732 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (30 1)  (712 33)  (712 33)  routing T_13_2.lc_trk_g0_7 <X> T_13_2.wire_con_box/lc_0/in_1
 (36 1)  (718 33)  (718 33)  LC_0 Logic Functioning bit
 (37 1)  (719 33)  (719 33)  LC_0 Logic Functioning bit
 (42 1)  (724 33)  (724 33)  LC_0 Logic Functioning bit
 (43 1)  (725 33)  (725 33)  LC_0 Logic Functioning bit
 (21 2)  (703 34)  (703 34)  routing T_13_2.sp4_h_l_10 <X> T_13_2.lc_trk_g0_7
 (22 2)  (704 34)  (704 34)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (705 34)  (705 34)  routing T_13_2.sp4_h_l_10 <X> T_13_2.lc_trk_g0_7
 (24 2)  (706 34)  (706 34)  routing T_13_2.sp4_h_l_10 <X> T_13_2.lc_trk_g0_7
 (36 2)  (718 34)  (718 34)  LC_1 Logic Functioning bit
 (37 2)  (719 34)  (719 34)  LC_1 Logic Functioning bit
 (42 2)  (724 34)  (724 34)  LC_1 Logic Functioning bit
 (43 2)  (725 34)  (725 34)  LC_1 Logic Functioning bit
 (50 2)  (732 34)  (732 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (21 3)  (703 35)  (703 35)  routing T_13_2.sp4_h_l_10 <X> T_13_2.lc_trk_g0_7
 (36 3)  (718 35)  (718 35)  LC_1 Logic Functioning bit
 (37 3)  (719 35)  (719 35)  LC_1 Logic Functioning bit
 (42 3)  (724 35)  (724 35)  LC_1 Logic Functioning bit
 (43 3)  (725 35)  (725 35)  LC_1 Logic Functioning bit
 (36 4)  (718 36)  (718 36)  LC_2 Logic Functioning bit
 (37 4)  (719 36)  (719 36)  LC_2 Logic Functioning bit
 (42 4)  (724 36)  (724 36)  LC_2 Logic Functioning bit
 (43 4)  (725 36)  (725 36)  LC_2 Logic Functioning bit
 (50 4)  (732 36)  (732 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 37)  (718 37)  LC_2 Logic Functioning bit
 (37 5)  (719 37)  (719 37)  LC_2 Logic Functioning bit
 (42 5)  (724 37)  (724 37)  LC_2 Logic Functioning bit
 (43 5)  (725 37)  (725 37)  LC_2 Logic Functioning bit
 (36 6)  (718 38)  (718 38)  LC_3 Logic Functioning bit
 (37 6)  (719 38)  (719 38)  LC_3 Logic Functioning bit
 (42 6)  (724 38)  (724 38)  LC_3 Logic Functioning bit
 (43 6)  (725 38)  (725 38)  LC_3 Logic Functioning bit
 (50 6)  (732 38)  (732 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 39)  (718 39)  LC_3 Logic Functioning bit
 (37 7)  (719 39)  (719 39)  LC_3 Logic Functioning bit
 (42 7)  (724 39)  (724 39)  LC_3 Logic Functioning bit
 (43 7)  (725 39)  (725 39)  LC_3 Logic Functioning bit
 (36 8)  (718 40)  (718 40)  LC_4 Logic Functioning bit
 (37 8)  (719 40)  (719 40)  LC_4 Logic Functioning bit
 (42 8)  (724 40)  (724 40)  LC_4 Logic Functioning bit
 (43 8)  (725 40)  (725 40)  LC_4 Logic Functioning bit
 (50 8)  (732 40)  (732 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 41)  (718 41)  LC_4 Logic Functioning bit
 (37 9)  (719 41)  (719 41)  LC_4 Logic Functioning bit
 (42 9)  (724 41)  (724 41)  LC_4 Logic Functioning bit
 (43 9)  (725 41)  (725 41)  LC_4 Logic Functioning bit
 (36 10)  (718 42)  (718 42)  LC_5 Logic Functioning bit
 (37 10)  (719 42)  (719 42)  LC_5 Logic Functioning bit
 (42 10)  (724 42)  (724 42)  LC_5 Logic Functioning bit
 (43 10)  (725 42)  (725 42)  LC_5 Logic Functioning bit
 (50 10)  (732 42)  (732 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 43)  (718 43)  LC_5 Logic Functioning bit
 (37 11)  (719 43)  (719 43)  LC_5 Logic Functioning bit
 (42 11)  (724 43)  (724 43)  LC_5 Logic Functioning bit
 (43 11)  (725 43)  (725 43)  LC_5 Logic Functioning bit
 (36 12)  (718 44)  (718 44)  LC_6 Logic Functioning bit
 (37 12)  (719 44)  (719 44)  LC_6 Logic Functioning bit
 (42 12)  (724 44)  (724 44)  LC_6 Logic Functioning bit
 (43 12)  (725 44)  (725 44)  LC_6 Logic Functioning bit
 (50 12)  (732 44)  (732 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 45)  (718 45)  LC_6 Logic Functioning bit
 (37 13)  (719 45)  (719 45)  LC_6 Logic Functioning bit
 (42 13)  (724 45)  (724 45)  LC_6 Logic Functioning bit
 (43 13)  (725 45)  (725 45)  LC_6 Logic Functioning bit
 (36 14)  (718 46)  (718 46)  LC_7 Logic Functioning bit
 (37 14)  (719 46)  (719 46)  LC_7 Logic Functioning bit
 (42 14)  (724 46)  (724 46)  LC_7 Logic Functioning bit
 (43 14)  (725 46)  (725 46)  LC_7 Logic Functioning bit
 (50 14)  (732 46)  (732 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 47)  (718 47)  LC_7 Logic Functioning bit
 (37 15)  (719 47)  (719 47)  LC_7 Logic Functioning bit
 (42 15)  (724 47)  (724 47)  LC_7 Logic Functioning bit
 (43 15)  (725 47)  (725 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (7 0)  (7 16)  (7 16)  Hard IP config bit: IPCON_bram_cbit_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (52 0)  (52 16)  (52 16)  Enable bit of Mux _out_links/OutMux4_0 => slf_op_0 sp12_v_b_16
 (7 1)  (7 17)  (7 17)  Hard IP config bit: IPCON_bram_cbit_0

 (27 1)  (27 17)  (27 17)  routing T_0_1.lc_trk_g3_1 <X> T_0_1.wire_con_box/lc_0/in_0
 (28 1)  (28 17)  (28 17)  routing T_0_1.lc_trk_g3_1 <X> T_0_1.wire_con_box/lc_0/in_0
 (29 1)  (29 17)  (29 17)  Enable bit of Mux _con_box/lcb0_0 => lc_trk_g3_1 wire_con_box/lc_0/in_0
 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (1 2)  (1 18)  (1 18)  routing T_0_1.glb_netwk_4 <X> T_0_1.clk
 (2 2)  (2 18)  (2 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 clk
 (7 2)  (7 18)  (7 18)  Hard IP config bit: IPCON_bram_cbit_3

 (16 2)  (16 18)  (16 18)  routing T_0_1.sp12_h_l_10 <X> T_0_1.lc_trk_g0_5
 (17 2)  (17 18)  (17 18)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_10 lc_trk_g0_5
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (52 2)  (52 18)  (52 18)  Enable bit of Mux _out_links/OutMux4_1 => slf_op_1 sp12_v_t_17
 (7 3)  (7 19)  (7 19)  Hard IP config bit: IPCON_bram_cbit_2

 (22 3)  (22 19)  (22 19)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (23 19)  (23 19)  routing T_0_1.sp12_h_r_14 <X> T_0_1.lc_trk_g0_6
 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (26 4)  (26 20)  (26 20)  routing T_0_1.lc_trk_g1_7 <X> T_0_1.wire_con_box/lc_2/in_0
 (27 4)  (27 20)  (27 20)  routing T_0_1.lc_trk_g1_4 <X> T_0_1.wire_con_box/lc_2/in_1
 (29 4)  (29 20)  (29 20)  Enable bit of Mux _con_box/lcb1_2 => lc_trk_g1_4 wire_con_box/lc_2/in_1
 (30 4)  (30 20)  (30 20)  routing T_0_1.lc_trk_g1_4 <X> T_0_1.wire_con_box/lc_2/in_1
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (26 5)  (26 21)  (26 21)  routing T_0_1.lc_trk_g1_7 <X> T_0_1.wire_con_box/lc_2/in_0
 (27 5)  (27 21)  (27 21)  routing T_0_1.lc_trk_g1_7 <X> T_0_1.wire_con_box/lc_2/in_0
 (29 5)  (29 21)  (29 21)  Enable bit of Mux _con_box/lcb0_2 => lc_trk_g1_7 wire_con_box/lc_2/in_0
 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (7 6)  (7 22)  (7 22)  Hard IP config bit: IPCON_bram_cbit_7

 (14 6)  (14 22)  (14 22)  routing T_0_1.sp12_h_r_4 <X> T_0_1.lc_trk_g1_4
 (17 6)  (17 22)  (17 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (22 22)  (22 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (23 22)  (23 22)  routing T_0_1.sp4_h_r_7 <X> T_0_1.lc_trk_g1_7
 (24 6)  (24 22)  (24 22)  routing T_0_1.sp4_h_r_7 <X> T_0_1.lc_trk_g1_7
 (27 6)  (27 22)  (27 22)  routing T_0_1.lc_trk_g1_5 <X> T_0_1.wire_con_box/lc_3/in_1
 (29 6)  (29 22)  (29 22)  Enable bit of Mux _con_box/lcb1_3 => lc_trk_g1_5 wire_con_box/lc_3/in_1
 (30 6)  (30 22)  (30 22)  routing T_0_1.lc_trk_g1_5 <X> T_0_1.wire_con_box/lc_3/in_1
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (14 7)  (14 23)  (14 23)  routing T_0_1.sp12_h_r_4 <X> T_0_1.lc_trk_g1_4
 (15 7)  (15 23)  (15 23)  routing T_0_1.sp12_h_r_4 <X> T_0_1.lc_trk_g1_4
 (17 7)  (17 23)  (17 23)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_4 lc_trk_g1_4
 (18 7)  (18 23)  (18 23)  routing T_0_1.sp4_r_v_b_29 <X> T_0_1.lc_trk_g1_5
 (21 7)  (21 23)  (21 23)  routing T_0_1.sp4_h_r_7 <X> T_0_1.lc_trk_g1_7
 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (29 8)  (29 24)  (29 24)  Enable bit of Mux _con_box/lcb1_4 => lc_trk_g0_5 wire_con_box/lc_4/in_1
 (30 8)  (30 24)  (30 24)  routing T_0_1.lc_trk_g0_5 <X> T_0_1.wire_con_box/lc_4/in_1
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (21 10)  (21 26)  (21 26)  routing T_0_1.sp4_h_l_34 <X> T_0_1.lc_trk_g2_7
 (22 10)  (22 26)  (22 26)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (23 26)  (23 26)  routing T_0_1.sp4_h_l_34 <X> T_0_1.lc_trk_g2_7
 (24 10)  (24 26)  (24 26)  routing T_0_1.sp4_h_l_34 <X> T_0_1.lc_trk_g2_7
 (26 10)  (26 26)  (26 26)  routing T_0_1.lc_trk_g2_7 <X> T_0_1.wire_con_box/lc_5/in_0
 (29 10)  (29 26)  (29 26)  Enable bit of Mux _con_box/lcb1_5 => lc_trk_g0_6 wire_con_box/lc_5/in_1
 (30 10)  (30 26)  (30 26)  routing T_0_1.lc_trk_g0_6 <X> T_0_1.wire_con_box/lc_5/in_1
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (21 11)  (21 27)  (21 27)  routing T_0_1.sp4_h_l_34 <X> T_0_1.lc_trk_g2_7
 (26 11)  (26 27)  (26 27)  routing T_0_1.lc_trk_g2_7 <X> T_0_1.wire_con_box/lc_5/in_0
 (28 11)  (28 27)  (28 27)  routing T_0_1.lc_trk_g2_7 <X> T_0_1.wire_con_box/lc_5/in_0
 (29 11)  (29 27)  (29 27)  Enable bit of Mux _con_box/lcb0_5 => lc_trk_g2_7 wire_con_box/lc_5/in_0
 (30 11)  (30 27)  (30 27)  routing T_0_1.lc_trk_g0_6 <X> T_0_1.wire_con_box/lc_5/in_1
 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (17 12)  (17 28)  (17 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


LogicTile_1_1

 (32 0)  (86 16)  (86 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 16)  (87 16)  routing T_1_1.lc_trk_g2_1 <X> T_1_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 16)  (90 16)  LC_0 Logic Functioning bit
 (37 0)  (91 16)  (91 16)  LC_0 Logic Functioning bit
 (38 0)  (92 16)  (92 16)  LC_0 Logic Functioning bit
 (39 0)  (93 16)  (93 16)  LC_0 Logic Functioning bit
 (45 0)  (99 16)  (99 16)  LC_0 Logic Functioning bit
 (36 1)  (90 17)  (90 17)  LC_0 Logic Functioning bit
 (37 1)  (91 17)  (91 17)  LC_0 Logic Functioning bit
 (38 1)  (92 17)  (92 17)  LC_0 Logic Functioning bit
 (39 1)  (93 17)  (93 17)  LC_0 Logic Functioning bit
 (51 1)  (105 17)  (105 17)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (55 18)  (55 18)  routing T_1_1.glb_netwk_5 <X> T_1_1.wire_logic_cluster/lc_7/clk
 (2 2)  (56 18)  (56 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (86 18)  (86 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 18)  (87 18)  routing T_1_1.lc_trk_g2_2 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 18)  (90 18)  LC_1 Logic Functioning bit
 (37 2)  (91 18)  (91 18)  LC_1 Logic Functioning bit
 (38 2)  (92 18)  (92 18)  LC_1 Logic Functioning bit
 (39 2)  (93 18)  (93 18)  LC_1 Logic Functioning bit
 (45 2)  (99 18)  (99 18)  LC_1 Logic Functioning bit
 (0 3)  (54 19)  (54 19)  routing T_1_1.glb_netwk_5 <X> T_1_1.wire_logic_cluster/lc_7/clk
 (31 3)  (85 19)  (85 19)  routing T_1_1.lc_trk_g2_2 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 19)  (90 19)  LC_1 Logic Functioning bit
 (37 3)  (91 19)  (91 19)  LC_1 Logic Functioning bit
 (38 3)  (92 19)  (92 19)  LC_1 Logic Functioning bit
 (39 3)  (93 19)  (93 19)  LC_1 Logic Functioning bit
 (51 3)  (105 19)  (105 19)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (54 20)  (54 20)  routing T_1_1.lc_trk_g3_3 <X> T_1_1.wire_logic_cluster/lc_7/cen
 (1 4)  (55 20)  (55 20)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (86 20)  (86 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 20)  (87 20)  routing T_1_1.lc_trk_g2_3 <X> T_1_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 20)  (90 20)  LC_2 Logic Functioning bit
 (37 4)  (91 20)  (91 20)  LC_2 Logic Functioning bit
 (38 4)  (92 20)  (92 20)  LC_2 Logic Functioning bit
 (39 4)  (93 20)  (93 20)  LC_2 Logic Functioning bit
 (45 4)  (99 20)  (99 20)  LC_2 Logic Functioning bit
 (0 5)  (54 21)  (54 21)  routing T_1_1.lc_trk_g3_3 <X> T_1_1.wire_logic_cluster/lc_7/cen
 (1 5)  (55 21)  (55 21)  routing T_1_1.lc_trk_g3_3 <X> T_1_1.wire_logic_cluster/lc_7/cen
 (31 5)  (85 21)  (85 21)  routing T_1_1.lc_trk_g2_3 <X> T_1_1.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 21)  (90 21)  LC_2 Logic Functioning bit
 (37 5)  (91 21)  (91 21)  LC_2 Logic Functioning bit
 (38 5)  (92 21)  (92 21)  LC_2 Logic Functioning bit
 (39 5)  (93 21)  (93 21)  LC_2 Logic Functioning bit
 (51 5)  (105 21)  (105 21)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (31 6)  (85 22)  (85 22)  routing T_1_1.lc_trk_g2_4 <X> T_1_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 22)  (86 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 22)  (87 22)  routing T_1_1.lc_trk_g2_4 <X> T_1_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 22)  (90 22)  LC_3 Logic Functioning bit
 (37 6)  (91 22)  (91 22)  LC_3 Logic Functioning bit
 (38 6)  (92 22)  (92 22)  LC_3 Logic Functioning bit
 (39 6)  (93 22)  (93 22)  LC_3 Logic Functioning bit
 (45 6)  (99 22)  (99 22)  LC_3 Logic Functioning bit
 (36 7)  (90 23)  (90 23)  LC_3 Logic Functioning bit
 (37 7)  (91 23)  (91 23)  LC_3 Logic Functioning bit
 (38 7)  (92 23)  (92 23)  LC_3 Logic Functioning bit
 (39 7)  (93 23)  (93 23)  LC_3 Logic Functioning bit
 (53 7)  (107 23)  (107 23)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (69 24)  (69 24)  routing T_1_1.tnl_op_1 <X> T_1_1.lc_trk_g2_1
 (17 8)  (71 24)  (71 24)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (76 24)  (76 24)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (78 24)  (78 24)  routing T_1_1.tnl_op_3 <X> T_1_1.lc_trk_g2_3
 (31 8)  (85 24)  (85 24)  routing T_1_1.lc_trk_g2_5 <X> T_1_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 24)  (86 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 24)  (87 24)  routing T_1_1.lc_trk_g2_5 <X> T_1_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 24)  (90 24)  LC_4 Logic Functioning bit
 (37 8)  (91 24)  (91 24)  LC_4 Logic Functioning bit
 (38 8)  (92 24)  (92 24)  LC_4 Logic Functioning bit
 (39 8)  (93 24)  (93 24)  LC_4 Logic Functioning bit
 (45 8)  (99 24)  (99 24)  LC_4 Logic Functioning bit
 (53 8)  (107 24)  (107 24)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (68 25)  (68 25)  routing T_1_1.tnl_op_0 <X> T_1_1.lc_trk_g2_0
 (15 9)  (69 25)  (69 25)  routing T_1_1.tnl_op_0 <X> T_1_1.lc_trk_g2_0
 (17 9)  (71 25)  (71 25)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (72 25)  (72 25)  routing T_1_1.tnl_op_1 <X> T_1_1.lc_trk_g2_1
 (21 9)  (75 25)  (75 25)  routing T_1_1.tnl_op_3 <X> T_1_1.lc_trk_g2_3
 (22 9)  (76 25)  (76 25)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (78 25)  (78 25)  routing T_1_1.tnl_op_2 <X> T_1_1.lc_trk_g2_2
 (25 9)  (79 25)  (79 25)  routing T_1_1.tnl_op_2 <X> T_1_1.lc_trk_g2_2
 (36 9)  (90 25)  (90 25)  LC_4 Logic Functioning bit
 (37 9)  (91 25)  (91 25)  LC_4 Logic Functioning bit
 (38 9)  (92 25)  (92 25)  LC_4 Logic Functioning bit
 (39 9)  (93 25)  (93 25)  LC_4 Logic Functioning bit
 (15 10)  (69 26)  (69 26)  routing T_1_1.tnl_op_5 <X> T_1_1.lc_trk_g2_5
 (17 10)  (71 26)  (71 26)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (76 26)  (76 26)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (78 26)  (78 26)  routing T_1_1.tnl_op_7 <X> T_1_1.lc_trk_g2_7
 (31 10)  (85 26)  (85 26)  routing T_1_1.lc_trk_g2_6 <X> T_1_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 26)  (86 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 26)  (87 26)  routing T_1_1.lc_trk_g2_6 <X> T_1_1.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 26)  (90 26)  LC_5 Logic Functioning bit
 (37 10)  (91 26)  (91 26)  LC_5 Logic Functioning bit
 (38 10)  (92 26)  (92 26)  LC_5 Logic Functioning bit
 (39 10)  (93 26)  (93 26)  LC_5 Logic Functioning bit
 (45 10)  (99 26)  (99 26)  LC_5 Logic Functioning bit
 (51 10)  (105 26)  (105 26)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (68 27)  (68 27)  routing T_1_1.tnl_op_4 <X> T_1_1.lc_trk_g2_4
 (15 11)  (69 27)  (69 27)  routing T_1_1.tnl_op_4 <X> T_1_1.lc_trk_g2_4
 (17 11)  (71 27)  (71 27)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (72 27)  (72 27)  routing T_1_1.tnl_op_5 <X> T_1_1.lc_trk_g2_5
 (21 11)  (75 27)  (75 27)  routing T_1_1.tnl_op_7 <X> T_1_1.lc_trk_g2_7
 (22 11)  (76 27)  (76 27)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (78 27)  (78 27)  routing T_1_1.tnl_op_6 <X> T_1_1.lc_trk_g2_6
 (25 11)  (79 27)  (79 27)  routing T_1_1.tnl_op_6 <X> T_1_1.lc_trk_g2_6
 (31 11)  (85 27)  (85 27)  routing T_1_1.lc_trk_g2_6 <X> T_1_1.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 27)  (90 27)  LC_5 Logic Functioning bit
 (37 11)  (91 27)  (91 27)  LC_5 Logic Functioning bit
 (38 11)  (92 27)  (92 27)  LC_5 Logic Functioning bit
 (39 11)  (93 27)  (93 27)  LC_5 Logic Functioning bit
 (22 12)  (76 28)  (76 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (85 28)  (85 28)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 28)  (86 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 28)  (87 28)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 28)  (90 28)  LC_6 Logic Functioning bit
 (37 12)  (91 28)  (91 28)  LC_6 Logic Functioning bit
 (38 12)  (92 28)  (92 28)  LC_6 Logic Functioning bit
 (39 12)  (93 28)  (93 28)  LC_6 Logic Functioning bit
 (45 12)  (99 28)  (99 28)  LC_6 Logic Functioning bit
 (53 12)  (107 28)  (107 28)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (31 13)  (85 29)  (85 29)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 29)  (90 29)  LC_6 Logic Functioning bit
 (37 13)  (91 29)  (91 29)  LC_6 Logic Functioning bit
 (38 13)  (92 29)  (92 29)  LC_6 Logic Functioning bit
 (39 13)  (93 29)  (93 29)  LC_6 Logic Functioning bit
 (8 14)  (62 30)  (62 30)  routing T_1_1.sp4_h_r_2 <X> T_1_1.sp4_h_l_47
 (10 14)  (64 30)  (64 30)  routing T_1_1.sp4_h_r_2 <X> T_1_1.sp4_h_l_47
 (32 14)  (86 30)  (86 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 30)  (87 30)  routing T_1_1.lc_trk_g2_0 <X> T_1_1.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 30)  (90 30)  LC_7 Logic Functioning bit
 (37 14)  (91 30)  (91 30)  LC_7 Logic Functioning bit
 (38 14)  (92 30)  (92 30)  LC_7 Logic Functioning bit
 (39 14)  (93 30)  (93 30)  LC_7 Logic Functioning bit
 (45 14)  (99 30)  (99 30)  LC_7 Logic Functioning bit
 (36 15)  (90 31)  (90 31)  LC_7 Logic Functioning bit
 (37 15)  (91 31)  (91 31)  LC_7 Logic Functioning bit
 (38 15)  (92 31)  (92 31)  LC_7 Logic Functioning bit
 (39 15)  (93 31)  (93 31)  LC_7 Logic Functioning bit
 (51 15)  (105 31)  (105 31)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_1

 (17 0)  (221 16)  (221 16)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (222 16)  (222 16)  routing T_4_1.wire_logic_cluster/lc_1/out <X> T_4_1.lc_trk_g0_1
 (22 0)  (226 16)  (226 16)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (233 16)  (233 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (235 16)  (235 16)  routing T_4_1.lc_trk_g0_5 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (236 16)  (236 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (240 16)  (240 16)  LC_0 Logic Functioning bit
 (37 0)  (241 16)  (241 16)  LC_0 Logic Functioning bit
 (38 0)  (242 16)  (242 16)  LC_0 Logic Functioning bit
 (39 0)  (243 16)  (243 16)  LC_0 Logic Functioning bit
 (40 0)  (244 16)  (244 16)  LC_0 Logic Functioning bit
 (41 0)  (245 16)  (245 16)  LC_0 Logic Functioning bit
 (42 0)  (246 16)  (246 16)  LC_0 Logic Functioning bit
 (43 0)  (247 16)  (247 16)  LC_0 Logic Functioning bit
 (26 1)  (230 17)  (230 17)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_0/in_0
 (28 1)  (232 17)  (232 17)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (233 17)  (233 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (234 17)  (234 17)  routing T_4_1.lc_trk_g0_3 <X> T_4_1.wire_logic_cluster/lc_0/in_1
 (36 1)  (240 17)  (240 17)  LC_0 Logic Functioning bit
 (37 1)  (241 17)  (241 17)  LC_0 Logic Functioning bit
 (38 1)  (242 17)  (242 17)  LC_0 Logic Functioning bit
 (39 1)  (243 17)  (243 17)  LC_0 Logic Functioning bit
 (41 1)  (245 17)  (245 17)  LC_0 Logic Functioning bit
 (43 1)  (247 17)  (247 17)  LC_0 Logic Functioning bit
 (1 2)  (205 18)  (205 18)  routing T_4_1.glb_netwk_5 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (2 2)  (206 18)  (206 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (219 18)  (219 18)  routing T_4_1.sp4_v_b_21 <X> T_4_1.lc_trk_g0_5
 (16 2)  (220 18)  (220 18)  routing T_4_1.sp4_v_b_21 <X> T_4_1.lc_trk_g0_5
 (17 2)  (221 18)  (221 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (232 18)  (232 18)  routing T_4_1.lc_trk_g2_4 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (233 18)  (233 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (234 18)  (234 18)  routing T_4_1.lc_trk_g2_4 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (31 2)  (235 18)  (235 18)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (236 18)  (236 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (238 18)  (238 18)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (240 18)  (240 18)  LC_1 Logic Functioning bit
 (38 2)  (242 18)  (242 18)  LC_1 Logic Functioning bit
 (39 2)  (243 18)  (243 18)  LC_1 Logic Functioning bit
 (40 2)  (244 18)  (244 18)  LC_1 Logic Functioning bit
 (41 2)  (245 18)  (245 18)  LC_1 Logic Functioning bit
 (45 2)  (249 18)  (249 18)  LC_1 Logic Functioning bit
 (50 2)  (254 18)  (254 18)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (255 18)  (255 18)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (204 19)  (204 19)  routing T_4_1.glb_netwk_5 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (17 3)  (221 19)  (221 19)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (29 3)  (233 19)  (233 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (241 19)  (241 19)  LC_1 Logic Functioning bit
 (38 3)  (242 19)  (242 19)  LC_1 Logic Functioning bit
 (39 3)  (243 19)  (243 19)  LC_1 Logic Functioning bit
 (40 3)  (244 19)  (244 19)  LC_1 Logic Functioning bit
 (41 3)  (245 19)  (245 19)  LC_1 Logic Functioning bit
 (42 3)  (246 19)  (246 19)  LC_1 Logic Functioning bit
 (22 5)  (226 21)  (226 21)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (227 21)  (227 21)  routing T_4_1.sp4_v_b_18 <X> T_4_1.lc_trk_g1_2
 (24 5)  (228 21)  (228 21)  routing T_4_1.sp4_v_b_18 <X> T_4_1.lc_trk_g1_2
 (1 6)  (205 22)  (205 22)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (219 22)  (219 22)  routing T_4_1.sp4_v_b_21 <X> T_4_1.lc_trk_g1_5
 (16 6)  (220 22)  (220 22)  routing T_4_1.sp4_v_b_21 <X> T_4_1.lc_trk_g1_5
 (17 6)  (221 22)  (221 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (235 22)  (235 22)  routing T_4_1.lc_trk_g0_4 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (236 22)  (236 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (240 22)  (240 22)  LC_3 Logic Functioning bit
 (37 6)  (241 22)  (241 22)  LC_3 Logic Functioning bit
 (38 6)  (242 22)  (242 22)  LC_3 Logic Functioning bit
 (39 6)  (243 22)  (243 22)  LC_3 Logic Functioning bit
 (1 7)  (205 23)  (205 23)  routing T_4_1.glb_netwk_4 <X> T_4_1.glb2local_0
 (36 7)  (240 23)  (240 23)  LC_3 Logic Functioning bit
 (37 7)  (241 23)  (241 23)  LC_3 Logic Functioning bit
 (38 7)  (242 23)  (242 23)  LC_3 Logic Functioning bit
 (39 7)  (243 23)  (243 23)  LC_3 Logic Functioning bit
 (52 7)  (256 23)  (256 23)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 9)  (226 25)  (226 25)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (228 25)  (228 25)  routing T_4_1.tnr_op_2 <X> T_4_1.lc_trk_g2_2
 (8 10)  (212 26)  (212 26)  routing T_4_1.sp4_v_t_42 <X> T_4_1.sp4_h_l_42
 (9 10)  (213 26)  (213 26)  routing T_4_1.sp4_v_t_42 <X> T_4_1.sp4_h_l_42
 (14 10)  (218 26)  (218 26)  routing T_4_1.rgt_op_4 <X> T_4_1.lc_trk_g2_4
 (15 10)  (219 26)  (219 26)  routing T_4_1.tnr_op_5 <X> T_4_1.lc_trk_g2_5
 (17 10)  (221 26)  (221 26)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (15 11)  (219 27)  (219 27)  routing T_4_1.rgt_op_4 <X> T_4_1.lc_trk_g2_4
 (17 11)  (221 27)  (221 27)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 12)  (230 28)  (230 28)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_6/in_0
 (28 12)  (232 28)  (232 28)  routing T_4_1.lc_trk_g2_5 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (233 28)  (233 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (234 28)  (234 28)  routing T_4_1.lc_trk_g2_5 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (236 28)  (236 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (238 28)  (238 28)  routing T_4_1.lc_trk_g1_2 <X> T_4_1.wire_logic_cluster/lc_6/in_3
 (37 12)  (241 28)  (241 28)  LC_6 Logic Functioning bit
 (39 12)  (243 28)  (243 28)  LC_6 Logic Functioning bit
 (42 12)  (246 28)  (246 28)  LC_6 Logic Functioning bit
 (27 13)  (231 29)  (231 29)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (233 29)  (233 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (235 29)  (235 29)  routing T_4_1.lc_trk_g1_2 <X> T_4_1.wire_logic_cluster/lc_6/in_3
 (32 13)  (236 29)  (236 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (237 29)  (237 29)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.input_2_6
 (35 13)  (239 29)  (239 29)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.input_2_6
 (36 13)  (240 29)  (240 29)  LC_6 Logic Functioning bit
 (38 13)  (242 29)  (242 29)  LC_6 Logic Functioning bit
 (41 13)  (245 29)  (245 29)  LC_6 Logic Functioning bit
 (43 13)  (247 29)  (247 29)  LC_6 Logic Functioning bit
 (21 14)  (225 30)  (225 30)  routing T_4_1.wire_logic_cluster/lc_7/out <X> T_4_1.lc_trk_g3_7
 (22 14)  (226 30)  (226 30)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (231 30)  (231 30)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (28 14)  (232 30)  (232 30)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (233 30)  (233 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (234 30)  (234 30)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (32 14)  (236 30)  (236 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (237 30)  (237 30)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_7/in_3
 (38 14)  (242 30)  (242 30)  LC_7 Logic Functioning bit
 (41 14)  (245 30)  (245 30)  LC_7 Logic Functioning bit
 (42 14)  (246 30)  (246 30)  LC_7 Logic Functioning bit
 (45 14)  (249 30)  (249 30)  LC_7 Logic Functioning bit
 (48 14)  (252 30)  (252 30)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (254 30)  (254 30)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (230 31)  (230 31)  routing T_4_1.lc_trk_g0_3 <X> T_4_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (233 31)  (233 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (234 31)  (234 31)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (31 15)  (235 31)  (235 31)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_7/in_3
 (38 15)  (242 31)  (242 31)  LC_7 Logic Functioning bit
 (41 15)  (245 31)  (245 31)  LC_7 Logic Functioning bit
 (43 15)  (247 31)  (247 31)  LC_7 Logic Functioning bit


LogicTile_5_1

 (14 0)  (272 16)  (272 16)  routing T_5_1.wire_logic_cluster/lc_0/out <X> T_5_1.lc_trk_g0_0
 (31 0)  (289 16)  (289 16)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (290 16)  (290 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (292 16)  (292 16)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_0/in_3
 (38 0)  (296 16)  (296 16)  LC_0 Logic Functioning bit
 (42 0)  (300 16)  (300 16)  LC_0 Logic Functioning bit
 (43 0)  (301 16)  (301 16)  LC_0 Logic Functioning bit
 (45 0)  (303 16)  (303 16)  LC_0 Logic Functioning bit
 (17 1)  (275 17)  (275 17)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (284 17)  (284 17)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_0/in_0
 (27 1)  (285 17)  (285 17)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (287 17)  (287 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (289 17)  (289 17)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_0/in_3
 (32 1)  (290 17)  (290 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (297 17)  (297 17)  LC_0 Logic Functioning bit
 (42 1)  (300 17)  (300 17)  LC_0 Logic Functioning bit
 (43 1)  (301 17)  (301 17)  LC_0 Logic Functioning bit
 (1 2)  (259 18)  (259 18)  routing T_5_1.glb_netwk_5 <X> T_5_1.wire_logic_cluster/lc_7/clk
 (2 2)  (260 18)  (260 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (270 18)  (270 18)  routing T_5_1.sp4_v_t_39 <X> T_5_1.sp4_h_l_39
 (29 2)  (287 18)  (287 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (290 18)  (290 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (292 18)  (292 18)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (294 18)  (294 18)  LC_1 Logic Functioning bit
 (37 2)  (295 18)  (295 18)  LC_1 Logic Functioning bit
 (38 2)  (296 18)  (296 18)  LC_1 Logic Functioning bit
 (39 2)  (297 18)  (297 18)  LC_1 Logic Functioning bit
 (40 2)  (298 18)  (298 18)  LC_1 Logic Functioning bit
 (42 2)  (300 18)  (300 18)  LC_1 Logic Functioning bit
 (0 3)  (258 19)  (258 19)  routing T_5_1.glb_netwk_5 <X> T_5_1.wire_logic_cluster/lc_7/clk
 (11 3)  (269 19)  (269 19)  routing T_5_1.sp4_v_t_39 <X> T_5_1.sp4_h_l_39
 (31 3)  (289 19)  (289 19)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_1/in_3
 (36 3)  (294 19)  (294 19)  LC_1 Logic Functioning bit
 (37 3)  (295 19)  (295 19)  LC_1 Logic Functioning bit
 (38 3)  (296 19)  (296 19)  LC_1 Logic Functioning bit
 (39 3)  (297 19)  (297 19)  LC_1 Logic Functioning bit
 (40 3)  (298 19)  (298 19)  LC_1 Logic Functioning bit
 (42 3)  (300 19)  (300 19)  LC_1 Logic Functioning bit
 (21 4)  (279 20)  (279 20)  routing T_5_1.wire_logic_cluster/lc_3/out <X> T_5_1.lc_trk_g1_3
 (22 4)  (280 20)  (280 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (284 20)  (284 20)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (28 4)  (286 20)  (286 20)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (287 20)  (287 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (288 20)  (288 20)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_2/in_1
 (32 4)  (290 20)  (290 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (291 20)  (291 20)  routing T_5_1.lc_trk_g2_1 <X> T_5_1.wire_logic_cluster/lc_2/in_3
 (37 4)  (295 20)  (295 20)  LC_2 Logic Functioning bit
 (38 4)  (296 20)  (296 20)  LC_2 Logic Functioning bit
 (39 4)  (297 20)  (297 20)  LC_2 Logic Functioning bit
 (41 4)  (299 20)  (299 20)  LC_2 Logic Functioning bit
 (50 4)  (308 20)  (308 20)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (280 21)  (280 21)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (282 21)  (282 21)  routing T_5_1.top_op_2 <X> T_5_1.lc_trk_g1_2
 (25 5)  (283 21)  (283 21)  routing T_5_1.top_op_2 <X> T_5_1.lc_trk_g1_2
 (27 5)  (285 21)  (285 21)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (287 21)  (287 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (38 5)  (296 21)  (296 21)  LC_2 Logic Functioning bit
 (41 5)  (299 21)  (299 21)  LC_2 Logic Functioning bit
 (15 6)  (273 22)  (273 22)  routing T_5_1.top_op_5 <X> T_5_1.lc_trk_g1_5
 (17 6)  (275 22)  (275 22)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (284 22)  (284 22)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (29 6)  (287 22)  (287 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (290 22)  (290 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (292 22)  (292 22)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (37 6)  (295 22)  (295 22)  LC_3 Logic Functioning bit
 (39 6)  (297 22)  (297 22)  LC_3 Logic Functioning bit
 (45 6)  (303 22)  (303 22)  LC_3 Logic Functioning bit
 (18 7)  (276 23)  (276 23)  routing T_5_1.top_op_5 <X> T_5_1.lc_trk_g1_5
 (22 7)  (280 23)  (280 23)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (282 23)  (282 23)  routing T_5_1.top_op_6 <X> T_5_1.lc_trk_g1_6
 (25 7)  (283 23)  (283 23)  routing T_5_1.top_op_6 <X> T_5_1.lc_trk_g1_6
 (26 7)  (284 23)  (284 23)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (27 7)  (285 23)  (285 23)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (287 23)  (287 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (289 23)  (289 23)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (36 7)  (294 23)  (294 23)  LC_3 Logic Functioning bit
 (38 7)  (296 23)  (296 23)  LC_3 Logic Functioning bit
 (40 7)  (298 23)  (298 23)  LC_3 Logic Functioning bit
 (42 7)  (300 23)  (300 23)  LC_3 Logic Functioning bit
 (15 8)  (273 24)  (273 24)  routing T_5_1.rgt_op_1 <X> T_5_1.lc_trk_g2_1
 (17 8)  (275 24)  (275 24)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (276 24)  (276 24)  routing T_5_1.rgt_op_1 <X> T_5_1.lc_trk_g2_1
 (26 8)  (284 24)  (284 24)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (27 8)  (285 24)  (285 24)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (287 24)  (287 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (289 24)  (289 24)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (290 24)  (290 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (291 24)  (291 24)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (294 24)  (294 24)  LC_4 Logic Functioning bit
 (37 8)  (295 24)  (295 24)  LC_4 Logic Functioning bit
 (38 8)  (296 24)  (296 24)  LC_4 Logic Functioning bit
 (39 8)  (297 24)  (297 24)  LC_4 Logic Functioning bit
 (41 8)  (299 24)  (299 24)  LC_4 Logic Functioning bit
 (43 8)  (301 24)  (301 24)  LC_4 Logic Functioning bit
 (27 9)  (285 25)  (285 25)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (287 25)  (287 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (288 25)  (288 25)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (36 9)  (294 25)  (294 25)  LC_4 Logic Functioning bit
 (37 9)  (295 25)  (295 25)  LC_4 Logic Functioning bit
 (38 9)  (296 25)  (296 25)  LC_4 Logic Functioning bit
 (39 9)  (297 25)  (297 25)  LC_4 Logic Functioning bit
 (40 9)  (298 25)  (298 25)  LC_4 Logic Functioning bit
 (41 9)  (299 25)  (299 25)  LC_4 Logic Functioning bit
 (42 9)  (300 25)  (300 25)  LC_4 Logic Functioning bit
 (43 9)  (301 25)  (301 25)  LC_4 Logic Functioning bit
 (51 9)  (309 25)  (309 25)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (272 26)  (272 26)  routing T_5_1.sp4_v_b_36 <X> T_5_1.lc_trk_g2_4
 (15 10)  (273 26)  (273 26)  routing T_5_1.tnr_op_5 <X> T_5_1.lc_trk_g2_5
 (17 10)  (275 26)  (275 26)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (279 26)  (279 26)  routing T_5_1.wire_logic_cluster/lc_7/out <X> T_5_1.lc_trk_g2_7
 (22 10)  (280 26)  (280 26)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (272 27)  (272 27)  routing T_5_1.sp4_v_b_36 <X> T_5_1.lc_trk_g2_4
 (16 11)  (274 27)  (274 27)  routing T_5_1.sp4_v_b_36 <X> T_5_1.lc_trk_g2_4
 (17 11)  (275 27)  (275 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 12)  (279 28)  (279 28)  routing T_5_1.sp4_v_t_14 <X> T_5_1.lc_trk_g3_3
 (22 12)  (280 28)  (280 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (281 28)  (281 28)  routing T_5_1.sp4_v_t_14 <X> T_5_1.lc_trk_g3_3
 (26 12)  (284 28)  (284 28)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_6/in_0
 (27 12)  (285 28)  (285 28)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (287 28)  (287 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (289 28)  (289 28)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (290 28)  (290 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (291 28)  (291 28)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (36 12)  (294 28)  (294 28)  LC_6 Logic Functioning bit
 (37 12)  (295 28)  (295 28)  LC_6 Logic Functioning bit
 (38 12)  (296 28)  (296 28)  LC_6 Logic Functioning bit
 (39 12)  (297 28)  (297 28)  LC_6 Logic Functioning bit
 (41 12)  (299 28)  (299 28)  LC_6 Logic Functioning bit
 (43 12)  (301 28)  (301 28)  LC_6 Logic Functioning bit
 (27 13)  (285 29)  (285 29)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (287 29)  (287 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (288 29)  (288 29)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (36 13)  (294 29)  (294 29)  LC_6 Logic Functioning bit
 (37 13)  (295 29)  (295 29)  LC_6 Logic Functioning bit
 (38 13)  (296 29)  (296 29)  LC_6 Logic Functioning bit
 (39 13)  (297 29)  (297 29)  LC_6 Logic Functioning bit
 (40 13)  (298 29)  (298 29)  LC_6 Logic Functioning bit
 (41 13)  (299 29)  (299 29)  LC_6 Logic Functioning bit
 (42 13)  (300 29)  (300 29)  LC_6 Logic Functioning bit
 (43 13)  (301 29)  (301 29)  LC_6 Logic Functioning bit
 (26 14)  (284 30)  (284 30)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (27 14)  (285 30)  (285 30)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (28 14)  (286 30)  (286 30)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (287 30)  (287 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (289 30)  (289 30)  routing T_5_1.lc_trk_g2_4 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (32 14)  (290 30)  (290 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (291 30)  (291 30)  routing T_5_1.lc_trk_g2_4 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (36 14)  (294 30)  (294 30)  LC_7 Logic Functioning bit
 (38 14)  (296 30)  (296 30)  LC_7 Logic Functioning bit
 (41 14)  (299 30)  (299 30)  LC_7 Logic Functioning bit
 (42 14)  (300 30)  (300 30)  LC_7 Logic Functioning bit
 (45 14)  (303 30)  (303 30)  LC_7 Logic Functioning bit
 (48 14)  (306 30)  (306 30)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (308 30)  (308 30)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (284 31)  (284 31)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (28 15)  (286 31)  (286 31)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (287 31)  (287 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (288 31)  (288 31)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (37 15)  (295 31)  (295 31)  LC_7 Logic Functioning bit
 (39 15)  (297 31)  (297 31)  LC_7 Logic Functioning bit
 (40 15)  (298 31)  (298 31)  LC_7 Logic Functioning bit
 (42 15)  (300 31)  (300 31)  LC_7 Logic Functioning bit


LogicTile_6_1

 (21 0)  (333 16)  (333 16)  routing T_6_1.lft_op_3 <X> T_6_1.lc_trk_g0_3
 (22 0)  (334 16)  (334 16)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (336 16)  (336 16)  routing T_6_1.lft_op_3 <X> T_6_1.lc_trk_g0_3
 (29 0)  (341 16)  (341 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (342 16)  (342 16)  routing T_6_1.lc_trk_g0_7 <X> T_6_1.wire_logic_cluster/lc_0/in_1
 (31 0)  (343 16)  (343 16)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (344 16)  (344 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (345 16)  (345 16)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_0/in_3
 (34 0)  (346 16)  (346 16)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (348 16)  (348 16)  LC_0 Logic Functioning bit
 (38 0)  (350 16)  (350 16)  LC_0 Logic Functioning bit
 (41 0)  (353 16)  (353 16)  LC_0 Logic Functioning bit
 (43 0)  (355 16)  (355 16)  LC_0 Logic Functioning bit
 (27 1)  (339 17)  (339 17)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_0/in_0
 (28 1)  (340 17)  (340 17)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (341 17)  (341 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (342 17)  (342 17)  routing T_6_1.lc_trk_g0_7 <X> T_6_1.wire_logic_cluster/lc_0/in_1
 (36 1)  (348 17)  (348 17)  LC_0 Logic Functioning bit
 (38 1)  (350 17)  (350 17)  LC_0 Logic Functioning bit
 (40 1)  (352 17)  (352 17)  LC_0 Logic Functioning bit
 (42 1)  (354 17)  (354 17)  LC_0 Logic Functioning bit
 (1 2)  (313 18)  (313 18)  routing T_6_1.glb_netwk_5 <X> T_6_1.wire_logic_cluster/lc_7/clk
 (2 2)  (314 18)  (314 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (334 18)  (334 18)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (335 18)  (335 18)  routing T_6_1.sp4_v_b_23 <X> T_6_1.lc_trk_g0_7
 (24 2)  (336 18)  (336 18)  routing T_6_1.sp4_v_b_23 <X> T_6_1.lc_trk_g0_7
 (29 2)  (341 18)  (341 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (342 18)  (342 18)  routing T_6_1.lc_trk_g0_6 <X> T_6_1.wire_logic_cluster/lc_1/in_1
 (32 2)  (344 18)  (344 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (345 18)  (345 18)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (346 18)  (346 18)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_1/in_3
 (37 2)  (349 18)  (349 18)  LC_1 Logic Functioning bit
 (39 2)  (351 18)  (351 18)  LC_1 Logic Functioning bit
 (42 2)  (354 18)  (354 18)  LC_1 Logic Functioning bit
 (45 2)  (357 18)  (357 18)  LC_1 Logic Functioning bit
 (50 2)  (362 18)  (362 18)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (312 19)  (312 19)  routing T_6_1.glb_netwk_5 <X> T_6_1.wire_logic_cluster/lc_7/clk
 (22 3)  (334 19)  (334 19)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (336 19)  (336 19)  routing T_6_1.top_op_6 <X> T_6_1.lc_trk_g0_6
 (25 3)  (337 19)  (337 19)  routing T_6_1.top_op_6 <X> T_6_1.lc_trk_g0_6
 (26 3)  (338 19)  (338 19)  routing T_6_1.lc_trk_g1_2 <X> T_6_1.wire_logic_cluster/lc_1/in_0
 (27 3)  (339 19)  (339 19)  routing T_6_1.lc_trk_g1_2 <X> T_6_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (341 19)  (341 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (342 19)  (342 19)  routing T_6_1.lc_trk_g0_6 <X> T_6_1.wire_logic_cluster/lc_1/in_1
 (36 3)  (348 19)  (348 19)  LC_1 Logic Functioning bit
 (37 3)  (349 19)  (349 19)  LC_1 Logic Functioning bit
 (38 3)  (350 19)  (350 19)  LC_1 Logic Functioning bit
 (42 3)  (354 19)  (354 19)  LC_1 Logic Functioning bit
 (14 4)  (326 20)  (326 20)  routing T_6_1.lft_op_0 <X> T_6_1.lc_trk_g1_0
 (27 4)  (339 20)  (339 20)  routing T_6_1.lc_trk_g1_0 <X> T_6_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (341 20)  (341 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (344 20)  (344 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (347 20)  (347 20)  routing T_6_1.lc_trk_g1_5 <X> T_6_1.input_2_2
 (38 4)  (350 20)  (350 20)  LC_2 Logic Functioning bit
 (41 4)  (353 20)  (353 20)  LC_2 Logic Functioning bit
 (43 4)  (355 20)  (355 20)  LC_2 Logic Functioning bit
 (15 5)  (327 21)  (327 21)  routing T_6_1.lft_op_0 <X> T_6_1.lc_trk_g1_0
 (17 5)  (329 21)  (329 21)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (334 21)  (334 21)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (336 21)  (336 21)  routing T_6_1.top_op_2 <X> T_6_1.lc_trk_g1_2
 (25 5)  (337 21)  (337 21)  routing T_6_1.top_op_2 <X> T_6_1.lc_trk_g1_2
 (27 5)  (339 21)  (339 21)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (340 21)  (340 21)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (341 21)  (341 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (343 21)  (343 21)  routing T_6_1.lc_trk_g0_3 <X> T_6_1.wire_logic_cluster/lc_2/in_3
 (32 5)  (344 21)  (344 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (346 21)  (346 21)  routing T_6_1.lc_trk_g1_5 <X> T_6_1.input_2_2
 (39 5)  (351 21)  (351 21)  LC_2 Logic Functioning bit
 (40 5)  (352 21)  (352 21)  LC_2 Logic Functioning bit
 (43 5)  (355 21)  (355 21)  LC_2 Logic Functioning bit
 (15 6)  (327 22)  (327 22)  routing T_6_1.top_op_5 <X> T_6_1.lc_trk_g1_5
 (17 6)  (329 22)  (329 22)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (334 22)  (334 22)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (336 22)  (336 22)  routing T_6_1.top_op_7 <X> T_6_1.lc_trk_g1_7
 (27 6)  (339 22)  (339 22)  routing T_6_1.lc_trk_g1_7 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (341 22)  (341 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (342 22)  (342 22)  routing T_6_1.lc_trk_g1_7 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (31 6)  (343 22)  (343 22)  routing T_6_1.lc_trk_g3_5 <X> T_6_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (344 22)  (344 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (345 22)  (345 22)  routing T_6_1.lc_trk_g3_5 <X> T_6_1.wire_logic_cluster/lc_3/in_3
 (34 6)  (346 22)  (346 22)  routing T_6_1.lc_trk_g3_5 <X> T_6_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (348 22)  (348 22)  LC_3 Logic Functioning bit
 (37 6)  (349 22)  (349 22)  LC_3 Logic Functioning bit
 (38 6)  (350 22)  (350 22)  LC_3 Logic Functioning bit
 (39 6)  (351 22)  (351 22)  LC_3 Logic Functioning bit
 (43 6)  (355 22)  (355 22)  LC_3 Logic Functioning bit
 (50 6)  (362 22)  (362 22)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (330 23)  (330 23)  routing T_6_1.top_op_5 <X> T_6_1.lc_trk_g1_5
 (21 7)  (333 23)  (333 23)  routing T_6_1.top_op_7 <X> T_6_1.lc_trk_g1_7
 (26 7)  (338 23)  (338 23)  routing T_6_1.lc_trk_g3_2 <X> T_6_1.wire_logic_cluster/lc_3/in_0
 (27 7)  (339 23)  (339 23)  routing T_6_1.lc_trk_g3_2 <X> T_6_1.wire_logic_cluster/lc_3/in_0
 (28 7)  (340 23)  (340 23)  routing T_6_1.lc_trk_g3_2 <X> T_6_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (341 23)  (341 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (342 23)  (342 23)  routing T_6_1.lc_trk_g1_7 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (36 7)  (348 23)  (348 23)  LC_3 Logic Functioning bit
 (38 7)  (350 23)  (350 23)  LC_3 Logic Functioning bit
 (42 7)  (354 23)  (354 23)  LC_3 Logic Functioning bit
 (26 8)  (338 24)  (338 24)  routing T_6_1.lc_trk_g1_5 <X> T_6_1.wire_logic_cluster/lc_4/in_0
 (31 8)  (343 24)  (343 24)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (344 24)  (344 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (345 24)  (345 24)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_4/in_3
 (34 8)  (346 24)  (346 24)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_4/in_3
 (37 8)  (349 24)  (349 24)  LC_4 Logic Functioning bit
 (50 8)  (362 24)  (362 24)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (339 25)  (339 25)  routing T_6_1.lc_trk_g1_5 <X> T_6_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (341 25)  (341 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (348 25)  (348 25)  LC_4 Logic Functioning bit
 (17 12)  (329 28)  (329 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (330 28)  (330 28)  routing T_6_1.wire_logic_cluster/lc_1/out <X> T_6_1.lc_trk_g3_1
 (22 13)  (334 29)  (334 29)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (336 29)  (336 29)  routing T_6_1.tnl_op_2 <X> T_6_1.lc_trk_g3_2
 (25 13)  (337 29)  (337 29)  routing T_6_1.tnl_op_2 <X> T_6_1.lc_trk_g3_2
 (14 14)  (326 30)  (326 30)  routing T_6_1.sp12_v_t_3 <X> T_6_1.lc_trk_g3_4
 (15 14)  (327 30)  (327 30)  routing T_6_1.tnl_op_5 <X> T_6_1.lc_trk_g3_5
 (17 14)  (329 30)  (329 30)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (14 15)  (326 31)  (326 31)  routing T_6_1.sp12_v_t_3 <X> T_6_1.lc_trk_g3_4
 (15 15)  (327 31)  (327 31)  routing T_6_1.sp12_v_t_3 <X> T_6_1.lc_trk_g3_4
 (17 15)  (329 31)  (329 31)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (330 31)  (330 31)  routing T_6_1.tnl_op_5 <X> T_6_1.lc_trk_g3_5


RAM_Tile_10_1

 (3 2)  (535 18)  (535 18)  routing T_10_1.sp12_v_t_23 <X> T_10_1.sp12_h_l_23


IpCon_Tile_13_1

 (7 0)  (689 16)  (689 16)  Hard IP config bit: IPCON_bram_cbit_1

 (36 0)  (718 16)  (718 16)  LC_0 Logic Functioning bit
 (37 0)  (719 16)  (719 16)  LC_0 Logic Functioning bit
 (42 0)  (724 16)  (724 16)  LC_0 Logic Functioning bit
 (43 0)  (725 16)  (725 16)  LC_0 Logic Functioning bit
 (50 0)  (732 16)  (732 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 17)  (718 17)  LC_0 Logic Functioning bit
 (37 1)  (719 17)  (719 17)  LC_0 Logic Functioning bit
 (42 1)  (724 17)  (724 17)  LC_0 Logic Functioning bit
 (43 1)  (725 17)  (725 17)  LC_0 Logic Functioning bit
 (36 2)  (718 18)  (718 18)  LC_1 Logic Functioning bit
 (37 2)  (719 18)  (719 18)  LC_1 Logic Functioning bit
 (42 2)  (724 18)  (724 18)  LC_1 Logic Functioning bit
 (43 2)  (725 18)  (725 18)  LC_1 Logic Functioning bit
 (50 2)  (732 18)  (732 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 19)  (718 19)  LC_1 Logic Functioning bit
 (37 3)  (719 19)  (719 19)  LC_1 Logic Functioning bit
 (42 3)  (724 19)  (724 19)  LC_1 Logic Functioning bit
 (43 3)  (725 19)  (725 19)  LC_1 Logic Functioning bit
 (36 4)  (718 20)  (718 20)  LC_2 Logic Functioning bit
 (37 4)  (719 20)  (719 20)  LC_2 Logic Functioning bit
 (42 4)  (724 20)  (724 20)  LC_2 Logic Functioning bit
 (43 4)  (725 20)  (725 20)  LC_2 Logic Functioning bit
 (50 4)  (732 20)  (732 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 21)  (718 21)  LC_2 Logic Functioning bit
 (37 5)  (719 21)  (719 21)  LC_2 Logic Functioning bit
 (42 5)  (724 21)  (724 21)  LC_2 Logic Functioning bit
 (43 5)  (725 21)  (725 21)  LC_2 Logic Functioning bit
 (36 6)  (718 22)  (718 22)  LC_3 Logic Functioning bit
 (37 6)  (719 22)  (719 22)  LC_3 Logic Functioning bit
 (42 6)  (724 22)  (724 22)  LC_3 Logic Functioning bit
 (43 6)  (725 22)  (725 22)  LC_3 Logic Functioning bit
 (50 6)  (732 22)  (732 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 23)  (718 23)  LC_3 Logic Functioning bit
 (37 7)  (719 23)  (719 23)  LC_3 Logic Functioning bit
 (42 7)  (724 23)  (724 23)  LC_3 Logic Functioning bit
 (43 7)  (725 23)  (725 23)  LC_3 Logic Functioning bit
 (36 8)  (718 24)  (718 24)  LC_4 Logic Functioning bit
 (37 8)  (719 24)  (719 24)  LC_4 Logic Functioning bit
 (42 8)  (724 24)  (724 24)  LC_4 Logic Functioning bit
 (43 8)  (725 24)  (725 24)  LC_4 Logic Functioning bit
 (50 8)  (732 24)  (732 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 25)  (718 25)  LC_4 Logic Functioning bit
 (37 9)  (719 25)  (719 25)  LC_4 Logic Functioning bit
 (42 9)  (724 25)  (724 25)  LC_4 Logic Functioning bit
 (43 9)  (725 25)  (725 25)  LC_4 Logic Functioning bit
 (36 10)  (718 26)  (718 26)  LC_5 Logic Functioning bit
 (37 10)  (719 26)  (719 26)  LC_5 Logic Functioning bit
 (42 10)  (724 26)  (724 26)  LC_5 Logic Functioning bit
 (43 10)  (725 26)  (725 26)  LC_5 Logic Functioning bit
 (50 10)  (732 26)  (732 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 27)  (718 27)  LC_5 Logic Functioning bit
 (37 11)  (719 27)  (719 27)  LC_5 Logic Functioning bit
 (42 11)  (724 27)  (724 27)  LC_5 Logic Functioning bit
 (43 11)  (725 27)  (725 27)  LC_5 Logic Functioning bit
 (36 12)  (718 28)  (718 28)  LC_6 Logic Functioning bit
 (37 12)  (719 28)  (719 28)  LC_6 Logic Functioning bit
 (42 12)  (724 28)  (724 28)  LC_6 Logic Functioning bit
 (43 12)  (725 28)  (725 28)  LC_6 Logic Functioning bit
 (50 12)  (732 28)  (732 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 29)  (718 29)  LC_6 Logic Functioning bit
 (37 13)  (719 29)  (719 29)  LC_6 Logic Functioning bit
 (42 13)  (724 29)  (724 29)  LC_6 Logic Functioning bit
 (43 13)  (725 29)  (725 29)  LC_6 Logic Functioning bit
 (36 14)  (718 30)  (718 30)  LC_7 Logic Functioning bit
 (37 14)  (719 30)  (719 30)  LC_7 Logic Functioning bit
 (42 14)  (724 30)  (724 30)  LC_7 Logic Functioning bit
 (43 14)  (725 30)  (725 30)  LC_7 Logic Functioning bit
 (50 14)  (732 30)  (732 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 31)  (718 31)  LC_7 Logic Functioning bit
 (37 15)  (719 31)  (719 31)  LC_7 Logic Functioning bit
 (42 15)  (724 31)  (724 31)  LC_7 Logic Functioning bit
 (43 15)  (725 31)  (725 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (0 2)  (366 113)  (366 113)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_3_0

 (3 10)  (189 4)  (189 4)  Hard core to fabric routing bit: GIOLEFT1_cbit2usealt_in_0

 (2 12)  (188 3)  (188 3)  Hard core to fabric routing bit: GIOLEFT1_cbit2usealt_in_1

 (3 12)  (189 3)  (189 3)  Hard core to fabric routing bit: GIOLEFT1_SDA_input_delay

 (15 14)  (199 0)  (199 0)  IO control bit: GIOLEFT1_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: GIOLEFT1_extra_padeb_test_0



IO_Tile_4_0

 (15 14)  (241 0)  (241 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (240 1)  (240 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (13 3)  (293 13)  (293 13)  routing T_5_0.span4_vert_7 <X> T_5_0.span4_horz_r_1
 (14 3)  (294 13)  (294 13)  routing T_5_0.span4_vert_7 <X> T_5_0.span4_horz_r_1
 (15 14)  (295 0)  (295 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (294 1)  (294 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_6_0

 (5 4)  (329 11)  (329 11)  routing T_6_0.span4_horz_r_5 <X> T_6_0.lc_trk_g0_5
 (7 4)  (331 11)  (331 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (15 4)  (349 11)  (349 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (332 10)  (332 10)  routing T_6_0.span4_horz_r_5 <X> T_6_0.lc_trk_g0_5
 (15 5)  (349 10)  (349 10)  routing T_6_0.lc_trk_g0_5 <X> T_6_0.wire_gbuf/in
 (15 14)  (349 0)  (349 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (14 15)  (348 1)  (348 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_7_0

 (15 14)  (407 0)  (407 0)  IO control bit: GIODOWN0_extra_padeb_test_1

 (14 15)  (406 1)  (406 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_8_0

 (15 14)  (461 0)  (461 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (460 1)  (460 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_9_0

 (15 14)  (515 0)  (515 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (514 1)  (514 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (569 0)  (569 0)  IO control bit: GIORIGHT1_extra_padeb_test_1

 (14 15)  (568 1)  (568 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (611 0)  (611 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (610 1)  (610 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_12_0

 (15 14)  (665 0)  (665 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (664 1)  (664 1)  IO control bit: BIODOWN_extra_padeb_test_0


