// Seed: 1377480588
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5
);
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wire id_4,
    input wor id_5,
    output supply0 id_6,
    output tri id_7,
    output wor id_8
);
  integer id_10 = 1'b0;
  wire id_11 = id_11;
  module_0(
      id_4, id_5, id_1, id_8, id_4, id_1
  );
  tri1 id_12 = id_1 && id_4;
  wire id_13;
endmodule
