Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan 31 17:43:47 2025
| Host         : scope running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections | 6          |
| PDRC-153  | Warning  | Gated clock check        | 12         |
| RTSTAT-10 | Warning  | No routable loads        | 1          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer SPARE_SPI_1_sck_iobuf/IBUF (in SPARE_SPI_1_sck_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer SPARE_SPI_1_ss_iobuf_0/IBUF (in SPARE_SPI_1_ss_iobuf_0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer SPARE_SPI_2_sck_iobuf/IBUF (in SPARE_SPI_2_sck_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer SPARE_SPI_2_ss_iobuf_0/IBUF (in SPARE_SPI_2_ss_iobuf_0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer SPI_ADC_sck_iobuf/IBUF (in SPI_ADC_sck_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer SPI_ADC_ss_iobuf_0/IBUF (in SPI_ADC_ss_iobuf_0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
102 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i (the first 15 of 102 listed).
Related violations: <none>


