# Info: [9566]: Logging session transcript to file /tp-fmr/sle3_509/Catapult_5/conv.v1/precision.log
//  Precision RTL Synthesis  64-bit 2016.1.1.28 (Production Release) Thu Sep  8 06:54:57 PDT 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux xph3sle509@ocaepc57 #1 SMP Debian 3.16.43-2+deb8u5 (2017-09-19) 3.16.0-4-amd64 x86_64
//  
//  Start time Tue Jan 23 11:39:50 2018
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /tp-fmr/sle3_509/Catapult_5/conv.v1/precision.log
# COMMAND: open_project /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl.psp
# Info: [9574]: Input directory: /tp-fmr/sle3_509/Catapult_5/conv.v1
# Info: [9569]: Moving session transcript to file /tp-fmr/sle3_509/Catapult_5/conv.v1/precision.log
# Info: [9575]: The Results Directory has been set to: /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl/
# Info: [9565]: Appending project transcript to file /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xca7.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - ARTIX-7.
# Info: [15324]: Setting Part to: "7A100TCSG324".
# Info: [15325]: Setting Process to: "3".
# Warning: [557]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Warning: [570]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [3022]: Reading file: /softslin/precision2016_1_1/Mgc_home/pkgs/psr/techlibs/xca7.syn.
# Info: [634]: Loading library initialization file /softslin/precision2016_1_1/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation psr_vhdl_impl in project /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl.psp.
open_project /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl.psp
# COMMAND: compile
# Info: [634]: Loading library initialization file /softslin/precision2016_1_1/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.10
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2016a.10
# Info: [42502]: Analyzing input file "/softl3/catapultc10_0a/64bit/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd" ...
# Warning: [43456]: "/softl3/catapultc10_0a/64bit/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd", line 0: Line 825:Qualified expression operand value does not belong to subtype of type mark
# Warning: [43456]: "/softl3/catapultc10_0a/64bit/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd", line 0: Line 827:Qualified expression operand value does not belong to subtype of type mark
# Warning: [43456]: "/softl3/catapultc10_0a/64bit/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd", line 0: Line 833:Qualified expression operand value does not belong to subtype of type mark
# Warning: [43456]: "/softl3/catapultc10_0a/64bit/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd", line 0: Line 835:Qualified expression operand value does not belong to subtype of type mark
# Info: [42502]: Analyzing input file "/softl3/catapultc10_0a/64bit/Mgc_home/pkgs/siflibs/mgc_ioport_comps_v11.vhd" ...
# Info: [42502]: Analyzing input file "/softl3/catapultc10_0a/64bit/Mgc_home/pkgs/siflibs/mgc_in_wire_v1.vhd" ...
# Info: [42502]: Analyzing input file "/softl3/catapultc10_0a/64bit/Mgc_home/pkgs/siflibs/mgc_io_sync_v1.vhd" ...
# Info: [42502]: Analyzing input file "/tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl" ...
# Info: [657]: Current working directory: /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2016a.10
# Info: [40000]: Last compiled on Sep  6 2016 11:31:51
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.10
# Info: [40000]: Last compiled on Sep  8 2016 18:09:54
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.conv(v1): Pre-processing...
# Info: [44506]: Module work.ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rport_1_60000_32_16_0_1_0_0_0_1_1_1_0_60000_32_1_gen(v1): Pre-processing...
# Info: [44506]: Module work.ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rport_4_289_32_9_0_1_0_0_0_1_1_1_0_289_32_1_gen(v1): Pre-processing...
# Info: [44506]: Module work.ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rwport_5_68256_32_17_0_1_0_0_0_1_1_1_0_68256_32_1_gen(v1): Pre-processing...
# Info: [44506]: Module work.conv_core(v1): Pre-processing...
# Info: [44506]: Module mgc_hls.mgc_in_wire_v1(beh){generic map (rscid => 2 width => 32)}: Pre-processing...
# Info: [44506]: Module mgc_hls.mgc_in_wire_v1(beh){generic map (rscid => 3 width => 32)}: Pre-processing...
# Info: [44506]: Module mgc_hls.mgc_io_sync_v1(beh){generic map (valid => 0)}: Pre-processing...
# Info: [44506]: Module work.conv_core_core_fsm(v1): Pre-processing...
# Info: [45143]: "/tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl", line 156: Enumerated type conv_core_core_fsm_1_ST with 11 elements encoded as onehot.
# Info: [45144]: Encodings for conv_core_core_fsm_1_ST values.
# Info: [40000]: value                              	       conv_core_core_fsm_1_ST[10-0]
# Info: [40000]: main_C_0                           	                   00000000001
# Info: [40000]: for_C_0                            	                   00000000010
# Info: [40000]: for_for_for_C_0                    	                   00000000100
# Info: [40000]: for_for_for_for_C_0                	                   00000001000
# Info: [40000]: for_for_for_for_C_1                	                   00000010000
# Info: [40000]: for_for_for_for_C_2                	                   00000100000
# Info: [40000]: for_for_for_for_C_3                	                   00001000000
# Info: [40000]: for_for_for_C_1                    	                   00010000000
# Info: [40000]: for_for_C_0                        	                   00100000000
# Info: [40000]: for_C_1                            	                   01000000000
# Info: [40000]: main_C_1                           	                   10000000000
# Info: [45144]: Extracted FSM in module work.conv_core_core_fsm(v1), with state variable = state_var[10:0], async set/reset state(s) = (none), number of states = 11.
# Info: [45144]: Re-encoding 11 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                 for_C_0	                        00000000010	                   00000000001
# Info: [40000]: FSM:	    1	         for_for_for_C_0	                        00000000100	                   00000000010
# Info: [40000]: FSM:	    2	     for_for_for_for_C_0	                        00000001000	                   00000000100
# Info: [40000]: FSM:	    3	     for_for_for_for_C_1	                        00000010000	                   00000001000
# Info: [40000]: FSM:	    4	     for_for_for_for_C_2	                        00000100000	                   00000010000
# Info: [40000]: FSM:	    5	     for_for_for_for_C_3	                        00001000000	                   00000100000
# Info: [40000]: FSM:	    6	         for_for_for_C_1	                        00010000000	                   00001000000
# Info: [40000]: FSM:	    7	             for_for_C_0	                        00100000000	                   00010000000
# Info: [40000]: FSM:	    8	                 for_C_1	                        01000000000	                   00100000000
# Info: [40000]: FSM:	    9	                main_C_1	                        10000000000	                   01000000000
# Info: [40000]: FSM:	   10	                main_C_0	                        00000000001	                   10000000000
# Warning: [45729]: "/tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl", line 286: signal fsm_output[2] has never been used.
# Warning: [45729]: "/tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl", line 789: signal PWR has never been used.
# Warning: [45729]: "/tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl", line 790: signal GND has never been used.
# Info: [44508]: Module work.ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rport_1_60000_32_16_0_1_0_0_0_1_1_1_0_60000_32_1_gen(v1): Compiling...
# Info: [44508]: Module work.ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rport_4_289_32_9_0_1_0_0_0_1_1_1_0_289_32_1_gen(v1): Compiling...
# Info: [44508]: Module work.ram_Xilinx_ARTIX_7_3_RAMSB_singleport_rwport_5_68256_32_17_0_1_0_0_0_1_1_1_0_68256_32_1_gen(v1): Compiling...
# Info: [44508]: Module mgc_hls.mgc_in_wire_v1(beh){generic map (rscid => 2 width => 32)}: Compiling...
# Info: [44508]: Module mgc_hls.mgc_in_wire_v1(beh){generic map (rscid => 3 width => 32)}: Compiling...
# Info: [44508]: Module mgc_hls.mgc_io_sync_v1(beh){generic map (valid => 0)}: Compiling...
# Info: [44508]: Module work.conv_core_core_fsm(v1): Compiling...
# Info: [44508]: Module work.conv_core(v1): Compiling...
# Info: [44838]: "/tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl", line 734: Macro Add_Sub "M_RTLSIM_ADD_SUB_33" inferred for node "z_out_2".
# Info: [44838]: "/tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl", line 738: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "z_out_3_4_0".
# Info: [44523]: Root Module work.conv(v1): Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 0 / 2), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 960.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 5.0 secs.
# Info: [657]: Current working directory: /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl.
# Info: [3022]: Reading file: /tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl.psr.sdc.
# Info: 1.6
# Info: clk
# Info: [15330]: Doing rtl optimizations.
# Info: [3022]: Reading file: /tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl.psr.sdc.
# Info: 1.6
# Info: clk
# Info: [1079]: Constraints: Precision will generate the following clock domain information against the clocks. Since the clock domain information is not provided by the user for the below clocks, all clocks are assumed to be synchronous clocks. This will result in all paths between the clock domains to be analyzed for timing. If this behaviour is not intended for any clock domain or path, please override using -domain option or false path constraint. Among these clocks, clock with the smallest period will be chosen as the default domain and the rest of the clock periods specified using multiply-by or divide-by factor.
# Info: Constraints: Precision Generated Clock Domains:
# Info: 	Domain Name: xmplr_ClockDomain_clk		Clock Name: clk
# Info: [660]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [657]: Current working directory: /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.conv_core.v1_unfold_1590.
# Info: [20013]: Precision will use 2 processor(s).
# Info: [11008]: "/tp-fmr/sle3_509/Catapult_5/conv.v1/rtl.vhdl", line 747: Using 4 levels of output pipelining instead of 0 may improve the performance of multiplier instance:conv_core_inst.z_out_4_multu32_0
# Info: #  [15002]: Optimizing design view:.work.conv.v1
# Info: #  [15002]: Optimizing design view:.work.conv_core.v1_unfold_1590
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.conv.v1.
# Info: [15002]: Optimizing design view:.work.conv.v1
# Info: [8048]: Added global buffer BUFGP for Port port:clk
# Info: [1079]: Constraints: Precision will generate the following clock domain information against the clocks. Since the clock domain information is not provided by the user for the below clocks, all clocks are assumed to be synchronous clocks. This will result in all paths between the clock domains to be analyzed for timing. If this behaviour is not intended for any clock domain or path, please override using -domain option or false path constraint. Among these clocks, clock with the smallest period will be chosen as the default domain and the rest of the clock periods specified using multiply-by or divide-by factor.
# Info: Constraints: Precision Generated Clock Domains:
# Info: 	Domain Name: xmplr_ClockDomain_clk		Clock Name: clk
# Info: [3027]: Writing file: /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl/conv.edf.
# Info: [3027]: Writing file: /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl/conv.xdc.
# Info: [3027]: Writing file: /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl/conv.v.
# Info: -- Writing file /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl/conv.tcl
# Info: [3027]: Writing file: /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl_impl/conv.xdc.
# Info: ***********************************************
# Info: Device Utilization for 7A100TCSG324
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               245     210     116.67%
# Info: Global Buffers                    1       32        3.12%
# Info: LUTs                              520     63400     0.82%
# Info: CLB Slices                        130     15850     0.82%
# Info: Dffs or Latches                   268     126800    0.21%
# Info: Block RAMs                        0       135       0.00%
# Info: DSP48E1s                          3       240       1.25%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 7A100TFGG484
# Info: ***********************************************
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12048]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [660]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 11.2 s secs.
# Info: [11020]: Overall running time for synthesis: 15.7 s secs.
synthesize
# COMMAND: dofile /tp-fmr/sle3_509/Catapult_5/conv.v1/directives.tcl
dofile /tp-fmr/sle3_509/Catapult_5/conv.v1/directives.tcl
# COMMAND: save_project
# Info: [9562]: Saved implementation psr_vhdl_impl in project /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl.psp.
save_project
# COMMAND: close_project -discard
# Info: [9530]: Closed project: /tp-fmr/sle3_509/Catapult_5/conv.v1/psr_vhdl.psp.
close_project -discard
# COMMAND: exit
exit
