{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557784390879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557784390884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 22:53:10 2019 " "Processing started: Mon May 13 22:53:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557784390884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557784390884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingCoffeeMachine -c VendingCoffeeMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off VendingCoffeeMachine -c VendingCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557784390884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557784391244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557784391244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-Behav " "Found design unit 1: states-Behav" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557784400872 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557784400872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557784400872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "states " "Elaborating entity \"states\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557784400905 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hexs states.vhd(9) " "VHDL Signal Declaration warning at states.vhd(9): used implicit default value for signal \"hexs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557784400906 "|states"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led states.vhd(10) " "VHDL Signal Declaration warning at states.vhd(10): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557784400906 "|states"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_reset states.vhd(16) " "VHDL Signal Declaration warning at states.vhd(16): used explicit default value for signal \"s_reset\" because signal was never assigned a value" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1557784400906 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS states.vhd(31) " "VHDL Process Statement warning at states.vhd(31): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557784400907 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.F states.vhd(31) " "Inferred latch for \"NS.F\" at states.vhd(31)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557784400907 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S states.vhd(31) " "Inferred latch for \"NS.S\" at states.vhd(31)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557784400907 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.E states.vhd(31) " "Inferred latch for \"NS.E\" at states.vhd(31)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557784400907 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SB states.vhd(31) " "Inferred latch for \"NS.SB\" at states.vhd(31)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557784400907 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.I states.vhd(31) " "Inferred latch for \"NS.I\" at states.vhd(31)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557784400907 "|states"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hexs\[0\] GND " "Pin \"hexs\[0\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557784402434 "|states|hexs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexs\[1\] GND " "Pin \"hexs\[1\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557784402434 "|states|hexs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexs\[2\] GND " "Pin \"hexs\[2\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557784402434 "|states|hexs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexs\[3\] GND " "Pin \"hexs\[3\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557784402434 "|states|hexs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557784402434 "|states|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557784402434 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557784402609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557784403081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557784403081 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[0\] " "No output dependent on input pin \"keys\[0\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557784403644 "|states|keys[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[1\] " "No output dependent on input pin \"keys\[1\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557784403644 "|states|keys[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[2\] " "No output dependent on input pin \"keys\[2\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557784403644 "|states|keys[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[3\] " "No output dependent on input pin \"keys\[3\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557784403644 "|states|keys[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557784403644 "|states|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557784403644 "|states|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557784403644 "|states|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557784403644 "|states|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557784403644 "|states|switches[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557784403644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557784403651 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557784403651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557784403651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557784403692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 22:53:23 2019 " "Processing ended: Mon May 13 22:53:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557784403692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557784403692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557784403692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557784403692 ""}
