{"quantifying effective memory bandwidth of platform fpgas": {"filter": "Header Section", "author": ["Andrew G. Schmidt", "Ron Sass"]}, "design space exploration for the blast algorithm implementation": {"filter": "Header Section", "author": ["Euripides Sotiriades", "Apostolos Dollas"]}, "heterogeneous floorplanner for fpga": {"filter": "Header Section", "author": ["Love Singhal", "Elaheh Bozorgzadeh"]}, "design and implementation of a highly parameterised fpga based skeleton for pairwise biological sequence alignment": {"filter": "Header Section", "author": ["Khaled Benkrid", "Ying Liu", "Abdsamad Benkrid"]}, "hardware software co design of a key point detector on fpga": {"filter": "Header Section", "author": ["Harding Djakou Chati", "Felix Muhlbauer", "Tim Braun", "Christophe Bobda", "Karsten Berns"]}, "a structural object programming model architecture chip and tools for reconfigurable computing": {"filter": "Manual Removal", "author": ["Michael Butts", "Anthony Mark Jones", "Paul Wasson"]}, "code compressor and decompressor for ultra large instruction width coarse grain reconfigurable systems": {"filter": "Header Section", "author": ["Nazish Aslam", "Mark Milward", "Ioannis Nousias", "Tughrul Arslan", "Ahmet T. Erdogan"]}, "changing output quality for thermal management": {"filter": "Header Section", "author": ["Phillip H. Jones", "James Moscola", "Young H. Cho", "John W. Lockwood"]}, "on solving rc5 challenges with fpgas": {"filter": "Header Section", "author": ["Guerric Meurice de Dormale", "John Bass", "Jean-Jacques Quisquater"]}, "discrete time cellular neural networks in fpga": {"filter": "Header Section", "author": ["J. Javier Martinez-Alvarez", "F. Javier Toledo-Moreo", "Jose Manuel Ferrandez de Vicente"]}, "abstracting modern fccms to provide a single interface to architectural resources": {"filter": "Header Section", "author": ["Graham Schelle", "Dirk Grunwald"]}, "operating system integration and performance of a multi stream cipher architecture for reconfigurable system on chip": {"filter": "Header Section", "author": ["Chin Mun Wee", "Peter R. Sutton", "Neil W. Bergmann"]}, "a flexible filter processor for fading channel simulation": {"filter": "Header Section", "author": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn", "Christian Schlegel"]}, "low cost stereo vision on an fpga": {"filter": "Header Section", "author": ["Chris Murphy", "Daniel Lindquist", "Ann Marie Rynning", "Thomas Cecil", "Sarah Leavitt", "Mark L. Chang"]}, "the case for dynamic execution on dynamic hardware": {"filter": "Header Section", "author": ["Charles Ross", "A. P. Wim Bohm"]}, "a novel technique to create energy efficient contexts for reconfigurable logic": {"filter": "Header Section", "author": ["Hiroshi Shinohara", "Hideaki Monji", "Masahiro Iida", "Toshinori Sueyoshi"]}, "a configurable processor synthesis system": {"filter": "Header Section", "author": ["Wanda Gay", "Clay S. Gloster Jr."]}, "sparse matrix vector multiplication design on fpgas": {"filter": "Header Section", "author": ["Junqing Sun", "Gregory D. Peterson", "Olaf O. Storaasli"]}, "run time mapping and communication strategies for homogeneous noc based mpsocs": {"filter": "Header Section", "author": ["Gilles Sassatelli", "Nicolas Saint-Jean", "Pascal Benoit", "Lionel Torres", "Michel Robert", "Cristiane R. Woszezenki", "Ismael Grehs", "Fernando Gehm Moraes"]}, "software hardware co scheduling for reconfigurable computing systems": {"filter": "Header Section", "author": ["Proshanta Saha", "Tarek A. El-Ghazawi"]}, "mapping real time operating system on reconfigurable instruction cell based architectures": {"filter": "Header Section", "author": ["Han Wei", "Mark Muir", "Ioannis Nousias", "Tughrul Arslan", "Ahmet T. Erdogan"]}, "establishing chain of trust in reconfigurable hardware": {"filter": "Header Section", "author": ["Thomas Eisenbarth", "Tim Guneysu", "Christof Paar", "Ahmad-Reza Sadeghi", "Marko Wolf", "Russell Tessier"]}, "new protection mechanisms for intellectual property in reconfigurable logic": {"filter": "Header Section", "author": ["Tim Guneysu", "Bodo Moller", "Christof Paar"]}, "an integrated video compression encryption and information hiding architecture based on the scan algorithm and the stretch technology": {"filter": "Header Section", "author": ["Grigorios Chrysos", "Apostolos Dollas", "Nikolaos G. Bourbakis", "J. Sukarno Mertoguno"]}, "pixelstreams based implementation of videodetector": {"filter": "Header Section", "author": ["Marek Gorgon", "Piotr Pawlik", "Miroslaw Jablonski", "Jaromir Przybylo"]}, "automatic self reconfiguration of system on chip peripherals": {"filter": "Header Section", "author": ["Neil W. Bergmann", "Yi Lu", "John A. Williams"]}, "rboot software infrastructure for a remote fpga laboratory": {"filter": "Header Section", "author": ["Kushal Datta", "Ron Sass"]}, "methodology and experimental setup for the determination of system level dynamic reconfiguration overhead": {"filter": "Header Section", "author": ["Kyprianos Papadimitriou", "Antonis Anyfantis", "Apostolos Dollas"]}, "rapid prototyping of large scale analog circuits with field programmable analog array": {"filter": "Header Section", "author": ["I. Faik Baskaya", "Brian Gestner", "Christopher M. Twigg", "Sung Kyu Lim", "David V. Anderson", "Paul E. Hasler"]}, "jumble a hardware in the loop simulation system for jhdl": {"filter": "Header Section", "author": ["David Castells-Rufas", "Jordi Carrabina"]}, "a hybrid memory sub system for video coding applications": {"filter": "Header Section", "author": ["Su-Shin Ang", "George A. Constantinides", "Wayne Luk", "Peter Y. K. Cheung"]}, "hand based interface for augmented reality": {"filter": "Header Section", "author": ["F. Javier Toledo-Moreo", "J. Javier Martinez-Alvarez", "Jose Manuel Ferrandez de Vicente"]}}