# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../source/include" --include "../../../../../../rtl/xilinx_ip/clk_pll" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll.v" \
"../../../../../../rtl/xilinx_ip/data_ram/sim/data_ram.v" \
"../../../../../../rtl/xilinx_ip/inst_ram/sim/inst_ram.v" \
"../../../../../../rtl/BRIDGE/bridge_1x2.v" \
"../../../../../../rtl/CONFREG/confreg.v" \
"../../../../../../rtl/soc_lite_top.v" \

sv xil_defaultlib  --include "../../../../../../../../../source/include" --include "../../../../../../rtl/xilinx_ip/clk_pll" \
"../../../../../../../../../source/util/DBusToSRAMx.sv" \
"../../../../../../../../../source/mycpu/decode/Dreg.sv" \
"../../../../../../../../../source/mycpu/execute/Ereg.sv" \
"../../../../../../../../../source/mycpu/fetch/Freg.sv" \
"../../../../../../../../../source/util/IBusToSRAMx.sv" \
"../../../../../../../../../source/mycpu/memory/Mreg.sv" \
"../../../../../../../../../source/mycpu/MyCore.sv" \
"../../../../../../../../../source/mycpu/SRAMTop.sv" \
"../../../../../../../../../source/mycpu/writeback/Wreg.sv" \
"../../../../../../../../../source/mycpu/mycpu_top.sv" \
"../../../../../../../../../source/mycpu/utility/Regfile.sv" \

verilog xil_defaultlib  --include "../../../../../../../../../source/include" --include "../../../../../../rtl/xilinx_ip/clk_pll" \
"../../../../../../testbench/mycpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
