{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745316761441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745316761443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 12:12:41 2025 " "Processing started: Tue Apr 22 12:12:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745316761443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745316761443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_Composants_sequentiels -c TP2_Composants_sequentiels " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_Composants_sequentiels -c TP2_Composants_sequentiels" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745316761443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745316761999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745316761999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745316774145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745316774145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_JK-behavorial " "Found design unit 1: flipflop_JK-behavorial" {  } { { "flipflop_JK.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/flipflop_JK.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745316774422 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_JK " "Found entity 1: flipflop_JK" {  } { { "flipflop_JK.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/flipflop_JK.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745316774422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745316774422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_flipflopjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_flipflopjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_flipflopJK-tb " "Found design unit 1: tb_flipflopJK-tb" {  } { { "tb_flipflopJK.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_flipflopJK.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745316774424 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_flipflopJK " "Found entity 1: tb_flipflopJK" {  } { { "tb_flipflopJK.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_flipflopJK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745316774424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745316774424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_jkrs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop_jkrs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_JKrs-behavioral " "Found design unit 1: flipflop_JKrs-behavioral" {  } { { "flipflop_JKrs.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/flipflop_JKrs.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745316774426 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_JKrs " "Found entity 1: flipflop_JKrs" {  } { { "flipflop_JKrs.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/flipflop_JKrs.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745316774426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745316774426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_flipflop_jkrs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_flipflop_jkrs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_flipflop_JKrs-tb " "Found design unit 1: tb_flipflop_JKrs-tb" {  } { { "tb_flipflop_JKrs.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_flipflop_JKrs.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745316774427 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_flipflop_JKrs " "Found entity 1: tb_flipflop_JKrs" {  } { { "tb_flipflop_JKrs.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_flipflop_JKrs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745316774427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745316774427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flipflop_JKrs " "Elaborating entity \"flipflop_JKrs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745316774482 ""}
{ "Error" "EVRFX_VHDL_VARIABLE_MUST_BE_SHARED" "flipflop_JKrs.vhd(29) " "VHDL Variable Declaration error at flipflop_JKrs.vhd(29): variable declared outside subprogram or process must be a shared variable" {  } { { "flipflop_JKrs.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/flipflop_JKrs.vhd" 29 0 0 } }  } 0 10531 "VHDL Variable Declaration error at %1!s!: variable declared outside subprogram or process must be a shared variable" 0 0 "Analysis & Synthesis" 0 -1 1745316774492 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745316774494 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745316774597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 22 12:12:54 2025 " "Processing ended: Tue Apr 22 12:12:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745316774597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745316774597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745316774597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745316774597 ""}
