<html>
    <head>
        <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>Examples Results</title>
        <style>
              body {font-family: Arial;}
              h1 {font-size: 18pt; font-weight: bold;}
              h2 {font-size: 16pt; font-weight: bold;}
              h3 {font-size: 14pt; font-weight: bold;}
              h4 {font-size: 12pt; font-weight: bold;}
              h5 {font-size: 11pt; font-weight: bold;}
              p {font-size: 10pt;}
              th {font-size: 9pt; font-weight: bold;}
              td {font-size: 9pt;}
        </style>
    </head>
    <body>
        </p><a name="tocLink">
            <h1><font color="CC092F">Table of Contents</font></h1></a>
            <table style="width:30%" border="1" cellpadding="5">
                <tr bgcolor="#D0D0CE">
                    <th>#</th>
                    <th>Commands</th>
                </tr>
                <tr>
                    <td>0.</td>
                    <td><a href="#PHY INFo">PHY INFo</a></td>
                </tr>
                <tr>
                    <td>1.</td>
                    <td><a href="#PHY PRBS Set sfi mode=mac poly=3">PHY PRBS Set sfi mode=mac poly=3</a></td>
                </tr>
                <tr>
                    <td>2.</td>
                    <td><a href="#PHY PRBS Set 1 poly=X31_X28_1 invert=1">PHY PRBS Set 1 poly=X31_X28_1 invert=1</a></td>
                </tr>
                <tr>
                    <td>3.</td>
                    <td><a href="#PHY PRBS Get 1 interval=1">PHY PRBS Get 1 interval=1</a></td>
                </tr>
                <tr>
                    <td>4.</td>
                    <td><a href="#PHY PRBS CLear sfi">PHY PRBS CLear sfi</a></td>
                </tr>
                <tr>
                    <td>5.</td>
                    <td><a href="#PHY PRBS CLear 13">PHY PRBS CLear 13</a></td>
                </tr>
                <tr>
                    <td>6.</td>
                    <td><a href="#PHY MeaSuRe sfi">PHY MeaSuRe sfi</a></td>
                </tr>
                <tr>
                    <td>7.</td>
                    <td><a href="#PHY MeaSuRe 1 rx">PHY MeaSuRe 1 rx</a></td>
                </tr>
                <tr>
                    <td>8.</td>
                    <td><a href="#PHY CL72 sfi">PHY CL72 sfi</a></td>
                </tr>
                <tr>
                    <td>9.</td>
                    <td><a href="#PHY CL72 1 on">PHY CL72 1 on</a></td>
                </tr>
                <tr>
                    <td>10.</td>
                    <td><a href="#PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96">PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96</a></td>
                </tr>
                <tr>
                    <td>11.</td>
                    <td><a href="#PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96 data=0x1">PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96 data=0x1</a></td>
                </tr>
                <tr>
                    <td>12.</td>
                    <td><a href="#PHY RAW SBUS pm_id=0 devad=1 regad=0x96 lane=0x1 pindx=0x1">PHY RAW SBUS pm_id=0 devad=1 regad=0x96 lane=0x1 pindx=0x1</a></td>
                </tr>
                <tr>
                    <td>13.</td>
                    <td><a href="#PHY RAW SBUS pm_id=0 devad=1 regad=0x96 lane=0x1 pindx=0x1 data=0x1">PHY RAW SBUS pm_id=0 devad=1 regad=0x96 lane=0x1 pindx=0x1 data=0x1</a></td>
                </tr>
                <tr>
                    <td>14.</td>
                    <td><a href="#PHY RAW SBUS pm_id=1 devad=1 regad=0x96 lane=0x1 pindx=0x1">PHY RAW SBUS pm_id=1 devad=1 regad=0x96 lane=0x1 pindx=0x1</a></td>
                </tr>
                <tr>
                    <td>15.</td>
                    <td><a href="#PHY RAW SBUS pm_id=1 devad=1 regad=0x96 lane=0x1 pindx=0x1 data=0x1">PHY RAW SBUS pm_id=1 devad=1 regad=0x96 lane=0x1 pindx=0x1 data=0x1</a></td>
                </tr>
                <tr>
                    <td>16.</td>
                    <td><a href="#PHY DSC fabric1 state">PHY DSC fabric1 state</a></td>
                </tr>
                <tr>
                    <td>17.</td>
                    <td><a href="#PHY DSC 1 config">PHY DSC 1 config</a></td>
                </tr>
                <tr>
                    <td>18.</td>
                    <td><a href="#PHY DSC 13">PHY DSC 13</a></td>
                </tr>
                <tr>
                    <td>19.</td>
                    <td><a href="#PHY DSC fabric1 state_eye">PHY DSC fabric1 state_eye</a></td>
                </tr>
                <tr>
                    <td>20.</td>
                    <td><a href="#PHY LIST sfi pmd">PHY LIST sfi pmd</a></td>
                </tr>
                <tr>
                    <td>21.</td>
                    <td><a href="#PHY LIST 13 ctrl">PHY LIST 13 ctrl</a></td>
                </tr>
                <tr>
                    <td>22.</td>
                    <td><a href="#PHY Set sfi reg=DIG_RST_CTL_PMDr data=0x1">PHY Set sfi reg=DIG_RST_CTL_PMDr data=0x1</a></td>
                </tr>
                <tr>
                    <td>23.</td>
                    <td><a href="#PHY Set 13 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB dt=0x1">PHY Set 13 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB dt=0x1</a></td>
                </tr>
                <tr>
                    <td>24.</td>
                    <td><a href="#PHY Set 14 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB lane=0 pindx=0 dt=0x1">PHY Set 14 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB lane=0 pindx=0 dt=0x1</a></td>
                </tr>
                <tr>
                    <td>25.</td>
                    <td><a href="#PHY Set 1 reg=0xd101 data=0x1">PHY Set 1 reg=0xd101 data=0x1</a></td>
                </tr>
                <tr>
                    <td>26.</td>
                    <td><a href="#PHY Get sfi nz *pmd">PHY Get sfi nz *pmd</a></td>
                </tr>
                <tr>
                    <td>27.</td>
                    <td><a href="#PHY Get 1 nz *">PHY Get 1 nz *</a></td>
                </tr>
                <tr>
                    <td>28.</td>
                    <td><a href="#PHY Get 13 DIG_RST_CTL_PMDr">PHY Get 13 DIG_RST_CTL_PMDr</a></td>
                </tr>
                <tr>
                    <td>29.</td>
                    <td><a href="#PHY Get 13 DIG_RST_CTL_PMDr lane=0 pindx=0">PHY Get 13 DIG_RST_CTL_PMDr lane=0 pindx=0</a></td>
                </tr>
                <tr>
                    <td>30.</td>
                    <td><a href="#PHY Get 14 nz DIG_RST_CTL_PMDr">PHY Get 14 nz DIG_RST_CTL_PMDr</a></td>
                </tr>
                <tr>
                    <td>31.</td>
                    <td><a href="#PHY EYEScan 1 lane=0">PHY EYEScan 1 lane=0</a></td>
                </tr>
                <tr>
                    <td>32.</td>
                    <td><a href="#PHY EYEScan 13 type=1">PHY EYEScan 13 type=1</a></td>
                </tr>
                <tr>
                    <td>33.</td>
                    <td><a href="#PHY EYEScan 13 type=4 ber_scan_mode=1 timer_control=100 max_err_control=51">PHY EYEScan 13 type=4 ber_scan_mode=1 timer_control=100 max_err_control=51</a></td>
                </tr>
                <tr>
                    <td>34.</td>
                    <td><a href="#PHY BerProJ 1">PHY BerProJ 1</a></td>
                </tr>
                <tr>
                    <td>35.</td>
                    <td><a href="#PHY BerProJ 13 hist_errcnt_threshold=4 sample_time=120">PHY BerProJ 13 hist_errcnt_threshold=4 sample_time=120</a></td>
                </tr>
                <tr>
                    <td>36.</td>
                    <td><a href="#PHY FECStat COUnters sfi">PHY FECStat COUnters sfi</a></td>
                </tr>
                <tr>
                    <td>37.</td>
                    <td><a href="#PHY FECStat COUnters 1">PHY FECStat COUnters 1</a></td>
                </tr>
                <tr>
                    <td>38.</td>
                    <td><a href="#PHY FECStat BER sfi">PHY FECStat BER sfi</a></td>
                </tr>
                <tr>
                    <td>39.</td>
                    <td><a href="#PHY FECStat BER 1">PHY FECStat BER 1</a></td>
                </tr>
                <tr>
                    <td>40.</td>
                    <td><a href="#PHY PRBSStat START 1 interval=30">PHY PRBSStat START 1 interval=30</a></td>
                </tr>
                <tr>
                    <td>41.</td>
                    <td><a href="#PHY PRBSStat START 1">PHY PRBSStat START 1</a></td>
                </tr>
                <tr>
                    <td>42.</td>
                    <td><a href="#PHY PRBSStat START">PHY PRBSStat START</a></td>
                </tr>
                <tr>
                    <td>43.</td>
                    <td><a href="#PHY PRBSStat STOP">PHY PRBSStat STOP</a></td>
                </tr>
                <tr>
                    <td>44.</td>
                    <td><a href="#PHY PRBSStat COUnters">PHY PRBSStat COUnters</a></td>
                </tr>
                <tr>
                    <td>45.</td>
                    <td><a href="#PHY PRBSStat BER">PHY PRBSStat BER</a></td>
                </tr>
                <tr>
                    <td>46.</td>
                    <td><a href="#PHY PRBSStat CLear">PHY PRBSStat CLear</a></td>
                </tr>
            </table>
        <h5><a name="PHY INFo">PHY INFo</a></h5>
        <textarea cols='180' rows='118' >===========================================================&#13;&#10;|                        PHY INFO Dump:                   |&#13;&#10;===========================================================&#13;&#10;| Port        | ID0    | ID1    | ADDR  | Name            |&#13;&#10;===========================================================&#13;&#10;| eth1(1)     | 0x600d | 0x8770 | 0x0   | TSCBH16/0       |&#13;&#10;| il5(5)      | 0x600d | 0x8770 | 0x8   | TSCBH16/8       |&#13;&#10;| il6(6)      | 0x0    | 0x0    | 0x1a7 | BLACKHAWK16/152 |&#13;&#10;| eth13(13)   | 0x600d | 0x8770 | 0x58  | TSCBH16/88      |&#13;&#10;| eth14(14)   | 0x600d | 0x8770 | 0x58  | TSCBH16/89      |&#13;&#10;| eth15(15)   | 0x600d | 0x8770 | 0x8   | TSCBH16/14      |&#13;&#10;| eth16(16)   | 0x600d | 0x8770 | 0x8   | TSCBH16/15      |&#13;&#10;| eth17(17)   | 0x600d | 0x8770 | 0x50  | TSCBH16/80      |&#13;&#10;| sfi256(256) | 0x0    | 0x0    | 0x1a0 | BLACKHAWK16/96  |&#13;&#10;| sfi257(257) | 0x0    | 0x0    | 0x1a0 | BLACKHAWK16/97  |&#13;&#10;| sfi258(258) | 0x0    | 0x0    | 0x1a0 | BLACKHAWK16/98  |&#13;&#10;| sfi259(259) | 0x0    | 0x0    | 0x1a0 | BLACKHAWK16/99  |&#13;&#10;| sfi260(260) | 0x0    | 0x0    | 0x1a0 | BLACKHAWK16/100 |&#13;&#10;| sfi261(261) | 0x0    | 0x0    | 0x1a0 | BLACKHAWK16/101 |&#13;&#10;| sfi262(262) | 0x0    | 0x0    | 0x1a0 | BLACKHAWK16/102 |&#13;&#10;| sfi263(263) | 0x0    | 0x0    | 0x1a0 | BLACKHAWK16/103 |&#13;&#10;| sfi264(264) | 0x0    | 0x0    | 0x1a1 | BLACKHAWK16/104 |&#13;&#10;| sfi265(265) | 0x0    | 0x0    | 0x1a1 | BLACKHAWK16/105 |&#13;&#10;| sfi266(266) | 0x0    | 0x0    | 0x1a1 | BLACKHAWK16/106 |&#13;&#10;| sfi267(267) | 0x0    | 0x0    | 0x1a1 | BLACKHAWK16/107 |&#13;&#10;| sfi268(268) | 0x0    | 0x0    | 0x1a1 | BLACKHAWK16/108 |&#13;&#10;| sfi269(269) | 0x0    | 0x0    | 0x1a1 | BLACKHAWK16/109 |&#13;&#10;| sfi270(270) | 0x0    | 0x0    | 0x1a1 | BLACKHAWK16/110 |&#13;&#10;| sfi271(271) | 0x0    | 0x0    | 0x1a1 | BLACKHAWK16/111 |&#13;&#10;| sfi272(272) | 0x0    | 0x0    | 0x1a2 | BLACKHAWK16/112 |&#13;&#10;| sfi273(273) | 0x0    | 0x0    | 0x1a2 | BLACKHAWK16/113 |&#13;&#10;| sfi274(274) | 0x0    | 0x0    | 0x1a2 | BLACKHAWK16/114 |&#13;&#10;| sfi275(275) | 0x0    | 0x0    | 0x1a2 | BLACKHAWK16/115 |&#13;&#10;| sfi276(276) | 0x0    | 0x0    | 0x1a2 | BLACKHAWK16/116 |&#13;&#10;| sfi277(277) | 0x0    | 0x0    | 0x1a2 | BLACKHAWK16/117 |&#13;&#10;| sfi278(278) | 0x0    | 0x0    | 0x1a2 | BLACKHAWK16/118 |&#13;&#10;| sfi279(279) | 0x0    | 0x0    | 0x1a2 | BLACKHAWK16/119 |&#13;&#10;| sfi280(280) | 0x0    | 0x0    | 0x1a3 | BLACKHAWK16/120 |&#13;&#10;| sfi281(281) | 0x0    | 0x0    | 0x1a3 | BLACKHAWK16/121 |&#13;&#10;| sfi282(282) | 0x0    | 0x0    | 0x1a3 | BLACKHAWK16/122 |&#13;&#10;| sfi283(283) | 0x0    | 0x0    | 0x1a3 | BLACKHAWK16/123 |&#13;&#10;| sfi284(284) | 0x0    | 0x0    | 0x1a3 | BLACKHAWK16/124 |&#13;&#10;| sfi285(285) | 0x0    | 0x0    | 0x1a3 | BLACKHAWK16/125 |&#13;&#10;| sfi286(286) | 0x0    | 0x0    | 0x1a3 | BLACKHAWK16/126 |&#13;&#10;| sfi287(287) | 0x0    | 0x0    | 0x1a3 | BLACKHAWK16/127 |&#13;&#10;| sfi288(288) | 0x0    | 0x0    | 0x1a4 | BLACKHAWK16/128 |&#13;&#10;| sfi289(289) | 0x0    | 0x0    | 0x1a4 | BLACKHAWK16/129 |&#13;&#10;| sfi290(290) | 0x0    | 0x0    | 0x1a4 | BLACKHAWK16/130 |&#13;&#10;| sfi291(291) | 0x0    | 0x0    | 0x1a4 | BLACKHAWK16/131 |&#13;&#10;| sfi292(292) | 0x0    | 0x0    | 0x1a4 | BLACKHAWK16/132 |&#13;&#10;| sfi293(293) | 0x0    | 0x0    | 0x1a4 | BLACKHAWK16/133 |&#13;&#10;| sfi294(294) | 0x0    | 0x0    | 0x1a4 | BLACKHAWK16/134 |&#13;&#10;| sfi295(295) | 0x0    | 0x0    | 0x1a4 | BLACKHAWK16/135 |&#13;&#10;| sfi296(296) | 0x0    | 0x0    | 0x1a5 | BLACKHAWK16/136 |&#13;&#10;| sfi297(297) | 0x0    | 0x0    | 0x1a5 | BLACKHAWK16/137 |&#13;&#10;| sfi298(298) | 0x0    | 0x0    | 0x1a5 | BLACKHAWK16/138 |&#13;&#10;| sfi299(299) | 0x0    | 0x0    | 0x1a5 | BLACKHAWK16/139 |&#13;&#10;| sfi300(300) | 0x0    | 0x0    | 0x1a5 | BLACKHAWK16/140 |&#13;&#10;| sfi301(301) | 0x0    | 0x0    | 0x1a5 | BLACKHAWK16/141 |&#13;&#10;| sfi302(302) | 0x0    | 0x0    | 0x1a5 | BLACKHAWK16/142 |&#13;&#10;| sfi303(303) | 0x0    | 0x0    | 0x1a5 | BLACKHAWK16/143 |&#13;&#10;| sfi304(304) | 0x0    | 0x0    | 0x1a6 | BLACKHAWK16/144 |&#13;&#10;| sfi305(305) | 0x0    | 0x0    | 0x1a6 | BLACKHAWK16/145 |&#13;&#10;| sfi306(306) | 0x0    | 0x0    | 0x1a6 | BLACKHAWK16/146 |&#13;&#10;| sfi307(307) | 0x0    | 0x0    | 0x1a6 | BLACKHAWK16/147 |&#13;&#10;| sfi308(308) | 0x0    | 0x0    | 0x1a6 | BLACKHAWK16/148 |&#13;&#10;| sfi309(309) | 0x0    | 0x0    | 0x1a6 | BLACKHAWK16/149 |&#13;&#10;| sfi310(310) | 0x0    | 0x0    | 0x1a6 | BLACKHAWK16/150 |&#13;&#10;| sfi311(311) | 0x0    | 0x0    | 0x1a6 | BLACKHAWK16/151 |&#13;&#10;| sfi320(320) | 0x0    | 0x0    | 0x1a8 | BLACKHAWK16/160 |&#13;&#10;| sfi321(321) | 0x0    | 0x0    | 0x1a8 | BLACKHAWK16/161 |&#13;&#10;| sfi322(322) | 0x0    | 0x0    | 0x1a8 | BLACKHAWK16/162 |&#13;&#10;| sfi323(323) | 0x0    | 0x0    | 0x1a8 | BLACKHAWK16/163 |&#13;&#10;| sfi324(324) | 0x0    | 0x0    | 0x1a8 | BLACKHAWK16/164 |&#13;&#10;| sfi325(325) | 0x0    | 0x0    | 0x1a8 | BLACKHAWK16/165 |&#13;&#10;| sfi326(326) | 0x0    | 0x0    | 0x1a8 | BLACKHAWK16/166 |&#13;&#10;| sfi327(327) | 0x0    | 0x0    | 0x1a8 | BLACKHAWK16/167 |&#13;&#10;| sfi328(328) | 0x0    | 0x0    | 0x1a9 | BLACKHAWK16/168 |&#13;&#10;| sfi329(329) | 0x0    | 0x0    | 0x1a9 | BLACKHAWK16/169 |&#13;&#10;| sfi330(330) | 0x0    | 0x0    | 0x1a9 | BLACKHAWK16/170 |&#13;&#10;| sfi331(331) | 0x0    | 0x0    | 0x1a9 | BLACKHAWK16/171 |&#13;&#10;| sfi332(332) | 0x0    | 0x0    | 0x1a9 | BLACKHAWK16/172 |&#13;&#10;| sfi333(333) | 0x0    | 0x0    | 0x1a9 | BLACKHAWK16/173 |&#13;&#10;| sfi334(334) | 0x0    | 0x0    | 0x1a9 | BLACKHAWK16/174 |&#13;&#10;| sfi335(335) | 0x0    | 0x0    | 0x1a9 | BLACKHAWK16/175 |&#13;&#10;| sfi336(336) | 0x0    | 0x0    | 0x1aa | BLACKHAWK16/176 |&#13;&#10;| sfi337(337) | 0x0    | 0x0    | 0x1aa | BLACKHAWK16/177 |&#13;&#10;| sfi338(338) | 0x0    | 0x0    | 0x1aa | BLACKHAWK16/178 |&#13;&#10;| sfi339(339) | 0x0    | 0x0    | 0x1aa | BLACKHAWK16/179 |&#13;&#10;| sfi340(340) | 0x0    | 0x0    | 0x1aa | BLACKHAWK16/180 |&#13;&#10;| sfi341(341) | 0x0    | 0x0    | 0x1aa | BLACKHAWK16/181 |&#13;&#10;| sfi342(342) | 0x0    | 0x0    | 0x1aa | BLACKHAWK16/182 |&#13;&#10;| sfi343(343) | 0x0    | 0x0    | 0x1aa | BLACKHAWK16/183 |&#13;&#10;| sfi344(344) | 0x0    | 0x0    | 0x1ab | BLACKHAWK16/184 |&#13;&#10;| sfi345(345) | 0x0    | 0x0    | 0x1ab | BLACKHAWK16/185 |&#13;&#10;| sfi346(346) | 0x0    | 0x0    | 0x1ab | BLACKHAWK16/186 |&#13;&#10;| sfi347(347) | 0x0    | 0x0    | 0x1ab | BLACKHAWK16/187 |&#13;&#10;| sfi348(348) | 0x0    | 0x0    | 0x1ab | BLACKHAWK16/188 |&#13;&#10;| sfi349(349) | 0x0    | 0x0    | 0x1ab | BLACKHAWK16/189 |&#13;&#10;| sfi350(350) | 0x0    | 0x0    | 0x1ab | BLACKHAWK16/190 |&#13;&#10;| sfi351(351) | 0x0    | 0x0    | 0x1ab | BLACKHAWK16/191 |&#13;&#10;| sfi352(352) | 0x0    | 0x0    | 0x1ac | BLACKHAWK16/192 |&#13;&#10;| sfi353(353) | 0x0    | 0x0    | 0x1ac | BLACKHAWK16/193 |&#13;&#10;| sfi354(354) | 0x0    | 0x0    | 0x1ac | BLACKHAWK16/194 |&#13;&#10;| sfi355(355) | 0x0    | 0x0    | 0x1ac | BLACKHAWK16/195 |&#13;&#10;| sfi356(356) | 0x0    | 0x0    | 0x1ac | BLACKHAWK16/196 |&#13;&#10;| sfi357(357) | 0x0    | 0x0    | 0x1ac | BLACKHAWK16/197 |&#13;&#10;| sfi358(358) | 0x0    | 0x0    | 0x1ac | BLACKHAWK16/198 |&#13;&#10;| sfi359(359) | 0x0    | 0x0    | 0x1ac | BLACKHAWK16/199 |&#13;&#10;| sfi360(360) | 0x0    | 0x0    | 0x1ad | BLACKHAWK16/200 |&#13;&#10;| sfi361(361) | 0x0    | 0x0    | 0x1ad | BLACKHAWK16/201 |&#13;&#10;| sfi362(362) | 0x0    | 0x0    | 0x1ad | BLACKHAWK16/202 |&#13;&#10;| sfi363(363) | 0x0    | 0x0    | 0x1ad | BLACKHAWK16/203 |&#13;&#10;| sfi364(364) | 0x0    | 0x0    | 0x1ad | BLACKHAWK16/204 |&#13;&#10;| sfi365(365) | 0x0    | 0x0    | 0x1ad | BLACKHAWK16/205 |&#13;&#10;| sfi366(366) | 0x0    | 0x0    | 0x1ad | BLACKHAWK16/206 |&#13;&#10;| sfi367(367) | 0x0    | 0x0    | 0x1ad | BLACKHAWK16/207 |&#13;&#10;===========================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS Set sfi mode=mac poly=3">PHY PRBS Set sfi mode=mac poly=3</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS Set 1 poly=X31_X28_1 invert=1">PHY PRBS Set 1 poly=X31_X28_1 invert=1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS Get 1 interval=1">PHY PRBS Get 1 interval=1</a></h5>
        <textarea cols='180' rows='8' >eth1 (lane 0):  PRBS FAILED (not LOCKED)!&#13;&#10;eth1 (lane 1):  PRBS FAILED (not LOCKED)!&#13;&#10;eth1 (lane 2):  PRBS FAILED (not LOCKED)!&#13;&#10;eth1 (lane 3):  PRBS FAILED (not LOCKED)!&#13;&#10;eth1 (lane 4):  PRBS FAILED (not LOCKED)!&#13;&#10;eth1 (lane 5):  PRBS FAILED (not LOCKED)!&#13;&#10;eth1 (lane 6):  PRBS FAILED (not LOCKED)!&#13;&#10;eth1 (lane 7):  PRBS FAILED (not LOCKED)!</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS CLear sfi">PHY PRBS CLear sfi</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS CLear 13">PHY PRBS CLear 13</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY MeaSuRe sfi">PHY MeaSuRe sfi</a></h5>
        <textarea cols='180' rows='629' >&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnx/stat/mib/mib_stat.c[387]bcm_dnx_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;================================================================&#13;&#10;|                             PHY MEASURE:                     |&#13;&#10;================================================================&#13;&#10;| Port        | Measured Lane | Serdes Rate [Gbps] | PLL [Mhz] |&#13;&#10;================================================================&#13;&#10;| sfi256(256) | 0             | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi257(257) | 1             | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi258(258) | 2             | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi259(259) | 3             | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi260(260) | 4             | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi261(261) | 5             | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi262(262) | 6             | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi263(263) | 7             | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi264(264) | 8             | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi265(265) | 9             | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi266(266) | 10            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi267(267) | 11            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi268(268) | 12            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi269(269) | 13            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi270(270) | 14            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi271(271) | 15            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi272(272) | 16            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi273(273) | 17            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi274(274) | 18            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi275(275) | 19            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi276(276) | 20            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi277(277) | 21            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi278(278) | 22            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi279(279) | 23            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi280(280) | 24            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi281(281) | 25            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi282(282) | 26            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi283(283) | 27            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi284(284) | 28            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi285(285) | 29            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi286(286) | 30            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi287(287) | 31            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi288(288) | 32            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi289(289) | 33            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi290(290) | 34            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi291(291) | 35            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi292(292) | 36            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi293(293) | 37            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi294(294) | 38            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi295(295) | 39            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi296(296) | 40            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi297(297) | 41            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi298(298) | 42            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi299(299) | 43            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi300(300) | 44            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi301(301) | 45            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi302(302) | 46            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi303(303) | 47            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi304(304) | 48            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi305(305) | 49            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi306(306) | 50            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi307(307) | 51            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi308(308) | 52            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi309(309) | 53            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi310(310) | 54            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi311(311) | 55            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi320(320) | 64            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi321(321) | 65            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi322(322) | 66            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi323(323) | 67            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi324(324) | 68            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi325(325) | 69            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi326(326) | 70            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi327(327) | 71            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi328(328) | 72            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi329(329) | 73            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi330(330) | 74            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi331(331) | 75            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi332(332) | 76            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi333(333) | 77            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi334(334) | 78            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi335(335) | 79            | 53.090             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi336(336) | 80            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi337(337) | 81            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi338(338) | 82            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi339(339) | 83            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi340(340) | 84            | 53.090             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi341(341) | 85            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi342(342) | 86            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi343(343) | 87            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi344(344) | 88            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi345(345) | 89            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi346(346) | 90            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi347(347) | 91            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi348(348) | 92            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi349(349) | 93            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi350(350) | 94            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi351(351) | 95            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi352(352) | 96            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi353(353) | 97            | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi354(354) | 98            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi355(355) | 99            | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi356(356) | 100           | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi357(357) | 101           | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi358(358) | 102           | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi359(359) | 103           | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi360(360) | 104           | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi361(361) | 105           | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi362(362) | 106           | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi363(363) | 107           | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi364(364) | 108           | 53.083             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi365(365) | 109           | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi366(366) | 110           | 53.077             | 156.25    |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi367(367) | 111           | 53.083             | 156.25    |&#13;&#10;================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY MeaSuRe 1 rx">PHY MeaSuRe 1 rx</a></h5>
        <textarea cols='180' rows='7' >============================================================&#13;&#10;|                           PHY MEASURE:                   |&#13;&#10;============================================================&#13;&#10;| Port    | Measured Lane | Serdes Rate [Gbps] | PLL [Mhz] |&#13;&#10;============================================================&#13;&#10;| eth1(1) | 0             | 53.190             | 156.25    |&#13;&#10;============================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY CL72 sfi">PHY CL72 sfi</a></h5>
        <textarea cols='180' rows='213' >===========================================&#13;&#10;|                    CL72 INFO:           |&#13;&#10;===========================================&#13;&#10;| Port        | CL72 Enable | CL72 Status |&#13;&#10;===========================================&#13;&#10;| sfi256(256) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi257(257) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi258(258) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi259(259) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi260(260) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi261(261) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi262(262) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi263(263) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi264(264) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi265(265) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi266(266) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi267(267) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi268(268) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi269(269) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi270(270) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi271(271) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi272(272) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi273(273) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi274(274) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi275(275) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi276(276) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi277(277) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi278(278) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi279(279) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi280(280) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi281(281) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi282(282) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi283(283) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi284(284) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi285(285) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi286(286) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi287(287) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi288(288) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi289(289) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi290(290) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi291(291) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi292(292) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi293(293) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi294(294) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi295(295) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi296(296) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi297(297) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi298(298) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi299(299) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi300(300) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi301(301) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi302(302) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi303(303) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi304(304) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi305(305) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi306(306) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi307(307) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi308(308) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi309(309) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi310(310) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi311(311) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi320(320) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi321(321) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi322(322) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi323(323) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi324(324) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi325(325) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi326(326) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi327(327) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi328(328) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi329(329) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi330(330) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi331(331) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi332(332) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi333(333) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi334(334) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi335(335) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi336(336) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi337(337) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi338(338) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi339(339) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi340(340) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi341(341) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi342(342) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi343(343) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi344(344) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi345(345) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi346(346) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi347(347) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi348(348) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi349(349) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi350(350) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi351(351) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi352(352) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi353(353) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi354(354) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi355(355) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi356(356) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi357(357) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi358(358) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi359(359) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi360(360) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi361(361) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi362(362) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi363(363) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi364(364) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi365(365) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi366(366) | Enabled     | Unlocked    |&#13;&#10;-------------------------------------------&#13;&#10;| sfi367(367) | Enabled     | Unlocked    |&#13;&#10;===========================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY CL72 1 on">PHY CL72 1 on</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96">PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96</a></h5>
        <textarea cols='180' rows='7' >========================&#13;&#10;| PHY RAW READ         |&#13;&#10;========================&#13;&#10;| PHY ID | Value |&#13;&#10;========================&#13;&#10;| 0x1a0  | 0x2   |&#13;&#10;========================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96 data=0x1">PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96 data=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY RAW SBUS pm_id=0 devad=1 regad=0x96 lane=0x1 pindx=0x1">PHY RAW SBUS pm_id=0 devad=1 regad=0x96 lane=0x1 pindx=0x1</a></h5>
        <textarea cols='180' rows='7' >========================&#13;&#10;| PHY RAW READ         |&#13;&#10;========================&#13;&#10;| PM ID | Value |&#13;&#10;========================&#13;&#10;| 0x0   | 0x2   |&#13;&#10;========================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY RAW SBUS pm_id=0 devad=1 regad=0x96 lane=0x1 pindx=0x1 data=0x1">PHY RAW SBUS pm_id=0 devad=1 regad=0x96 lane=0x1 pindx=0x1 data=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY RAW SBUS pm_id=1 devad=1 regad=0x96 lane=0x1 pindx=0x1">PHY RAW SBUS pm_id=1 devad=1 regad=0x96 lane=0x1 pindx=0x1</a></h5>
        <textarea cols='180' rows='7' >========================&#13;&#10;| PHY RAW READ         |&#13;&#10;========================&#13;&#10;| PM ID | Value |&#13;&#10;========================&#13;&#10;| 0x1   | 0x2   |&#13;&#10;========================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY RAW SBUS pm_id=1 devad=1 regad=0x96 lane=0x1 pindx=0x1 data=0x1">PHY RAW SBUS pm_id=1 devad=1 regad=0x96 lane=0x1 pindx=0x1 data=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY DSC fabric1 state">PHY DSC fabric1 state</a></h5>
        <textarea cols='180' rows='2690' > blackhawk_phy_pmd_info_dump:567 type = 128 laneMask  = 0x2&#13;&#10; blackhawk_phy_pmd_info_dump:678 type = DEF&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 0&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D100_07   A10720     0xc0       47C      (15) 47C    0x08   20.625,26.563GHz   000,163       132   ,  170      0 , 1   -450mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 0 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0* 0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 0 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 0d 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 05 05 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x017f&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88df  0x2e11  0xff00  0xed81  0x5c3c  0x25c1  0x5c3c  0x19c1    0&#13;&#10;  0x00c1  0x5c3c  0x1962  0x00e1  0x5c3c  0x1a04  0x4410  0x815c    16&#13;&#10;  0x3c03  0xe15c  0x3602  0x0444  0x9081  0x5bde  0x0181  0x5bb4    32&#13;&#10;  0x25c1  0x5bb4  0x19c1  0x00c1  0x5bb4  0x1962  0x00e1  0x5bb4    48&#13;&#10;  0x1a04  0x4410  0x815b  0xb403  0xe15b  0xad02  0x0444  0x9081    64&#13;&#10;  0x5b6e  0x0180  0x5b09  0x25c0  0x5b09  0x19c1  0x00c0  0x5b08    80&#13;&#10;  0x1962  0x00e0  0x5b08  0x1a04  0x4410  0x805b  0x0803  0xe05b    96&#13;&#10;  0x0202  0x0444  0x9080  0x5aab  0x0180  0x5a80  0x25c0  0x5a80    112&#13;&#10;  0x19c1  0x00c0  0x5a80  0x1962  0x00e0  0x5a80  0x1a04  0x4410    128&#13;&#10;  0x805a  0x8003  0xe05a  0x7a02  0x0444  0x9080  0x5a3b  0x01ff    144&#13;&#10;  0x0002  0x817e  0x5e25  0xc17e  0x5d19  0xc100  0xc17e  0x5d19    160&#13;&#10;  0x6200  0xe17e  0x5d1a  0x0444  0x1081  0x7e5d  0x03e1  0x7e57    176&#13;&#10;  0x0204  0x4480  0x817a  0x1201  0x8f7a  0x1104  0x8079  0xec25    192&#13;&#10;  0xc079  0xeb19  0xc100  0xc079  0xeb19  0x6200  0xe079  0xeb1a    208&#13;&#10;  0x0444  0x1080  0x79eb  0x03e0  0x79e1  0x0204  0x4480  0x8f78    224&#13;&#10;  0xe824  0x8f75  0x6023  0x8075  0x4701  0xff00  0x0381  0x1d94    240&#13;&#10;  0x25c1  0x1d94  0x19a8  0x00c1  0x1d93  0x1962  0x00e1  0x1d93    256&#13;&#10;  0x1a00  0x0000  0x811d  0x9303  0xe11d  0x8a02  0x0000  0x0081    272&#13;&#10;  0x1d31  0x0181  0x1d0b  0x25c1  0x1d0b  0x19a8  0x00c1  0x1d0b    288&#13;&#10;  0x1962  0x00e1  0x1d0b  0x1a00  0x0000  0x811d  0x0a03  0xe11d    304&#13;&#10;  0x0102  0x0000  0x0081  0x1cc2  0x0181  0x1c35  0x25c1  0x1c35    320&#13;&#10;  0x19a8  0x00c1  0x1c35  0x1962  0x00e1  0x1c34  0x1a00  0x0000    336&#13;&#10;  0x811c  0x3403  0xe11c  0x2b02  0x0000  0x0081  0x1beb  0x0181    352&#13;&#10;  0x1bc6  0x25c1  0x1bc6  0x19a8  0x00c1  0x1bc5  0x1962  0x00e1    368&#13;&#10;  0x1bc5  0x1a00  0x0000  0x811b  0xc503  0xe11b  0xbc02  0x0000    384&#13;&#10;  0x0081  0x19f0  0x0181  0x19d8  0x25c1  0x19d6  0x19a8  0x00c1    400&#13;&#10;  0x19d6  0x1962  0x00e1  0x19d6  0x1a00  0x0000  0x8119  0xd603    416&#13;&#10;  0xe119  0xcd02  0x0000  0x0080  0x1813  0x25c0  0x1812  0x19a8    432&#13;&#10;  0x00c0  0x1812  0x1962  0x00e0  0x1812  0x1a00  0x0000  0x8018    448&#13;&#10;  0x1203  0xe018  0x0902  0x0000  0x0080  0x17b1  0x0180  0x178a    464&#13;&#10;  0x25c0  0x178a  0x19a8  0x00c0  0x178a  0x1962  0x00e0  0x178a    480&#13;&#10;  0x1a00  0x0000  0x8017  0x8a03  0xe017  0x8002  0x0000  0x0080    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x019b&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88f5  0x2711  0xff00  0xed83  0x5ea2  0x25c3  0x5ea2  0x19c1    0&#13;&#10;  0x00c3  0x5ea2  0x1962  0x00e3  0x5ea2  0x1a04  0x4410  0x835e    16&#13;&#10;  0xa203  0xe35e  0x9c02  0x0444  0x9083  0x5e44  0x0183  0x5e1a    32&#13;&#10;  0x25c3  0x5e1a  0x19c1  0x00c3  0x5e1a  0x1962  0x00e3  0x5e1a    48&#13;&#10;  0x1a04  0x4410  0x835e  0x1a03  0xe35e  0x1402  0x0444  0x9083    64&#13;&#10;  0x5dd4  0x0182  0x5d6f  0x25c2  0x5d6f  0x19c1  0x00c2  0x5d6f    80&#13;&#10;  0x1962  0x00e2  0x5d6f  0x1a04  0x4410  0x825d  0x6e03  0xe25d    96&#13;&#10;  0x6902  0x0444  0x9082  0x5d11  0x0182  0x5ce7  0x25c2  0x5ce7    112&#13;&#10;  0x19c1  0x00c2  0x5ce6  0x1962  0x00e2  0x5ce6  0x1a04  0x4410    128&#13;&#10;  0x825c  0xe603  0xe25c  0xe002  0x0444  0x9082  0x5ca1  0x01ff    144&#13;&#10;  0x0002  0x8386  0xb125  0xc386  0xb119  0xc100  0xc386  0xb119    160&#13;&#10;  0x6200  0xe386  0xb11a  0x0444  0x1083  0x86b1  0x03e3  0x86ab    176&#13;&#10;  0x0204  0x4480  0x8282  0x8825  0xc282  0x8719  0xc100  0xc282    192&#13;&#10;  0x8719  0x6200  0xe282  0x871a  0x0444  0x1082  0x8287  0x03e2    208&#13;&#10;  0x8281  0x0204  0x4480  0x837a  0x1301  0x827a  0x1101  0xff00    224&#13;&#10;  0x0383  0x2893  0x25c3  0x2893  0x19a8  0x00c3  0x2892  0x1962    240&#13;&#10;  0x00e3  0x2892  0x1a00  0x0000  0x8328  0x9203  0xe328  0x8902    256&#13;&#10;  0x0000  0x0083  0x2831  0x0183  0x280a  0x25c3  0x280a  0x19a8    272&#13;&#10;  0x00c3  0x280a  0x1962  0x00e3  0x280a  0x1a00  0x0000  0x8328    288&#13;&#10;  0x0a03  0xe328  0x0102  0x0000  0x0083  0x27c1  0x0183  0x2734    304&#13;&#10;  0x25c3  0x2734  0x19a8  0x00c3  0x2734  0x1962  0x00e3  0x2734    320&#13;&#10;  0x1a00  0x0000  0x8327  0x3403  0xe327  0x2b02  0x0000  0x0083    336&#13;&#10;  0x26eb  0x0183  0x26c5  0x25c3  0x26c5  0x19a8  0x00c3  0x26c5    352&#13;&#10;  0x1962  0x00e3  0x26c4  0x1a00  0x0000  0x8326  0xc403  0xe326    368&#13;&#10;  0xbb02  0x0000  0x0083  0x24f0  0x0183  0x24d7  0x25c3  0x24d6    384&#13;&#10;  0x19a8  0x00c3  0x24d6  0x1962  0x00e3  0x24d6  0x1a00  0x0000    400&#13;&#10;  0x8324  0xd503  0xe324  0xcd02  0x0000  0x0082  0x2313  0x25c2    416&#13;&#10;  0x2313  0x19a8  0x00c2  0x2312  0x1962  0x00e2  0x2312  0x1a00    432&#13;&#10;  0x0000  0x8223  0x1203  0xe223  0x0902  0x0000  0x0082  0x22b1    448&#13;&#10;  0x0182  0x228b  0x25c2  0x228b  0x19a8  0x00c2  0x228a  0x1962    464&#13;&#10;  0x00e2  0x228a  0x1a00  0x0000  0x8222  0x8a03  0xe222  0x8102    480&#13;&#10;  0x0000  0x0082  0x2241  0x0182  0x21b5  0x25c2  0x21b5  0x19a8    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x019b&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8807  0xbf11  0xff00  0xee85  0x6108  0x25c5  0x6108  0x19c1    0&#13;&#10;  0x00c5  0x6107  0x1962  0x00e5  0x6107  0x1a04  0x4410  0x8561    16&#13;&#10;  0x0703  0xe561  0x0102  0x0444  0x9085  0x60a9  0x0185  0x607f    32&#13;&#10;  0x25c5  0x607f  0x19c1  0x00c5  0x607f  0x1962  0x00e5  0x607f    48&#13;&#10;  0x1a04  0x4410  0x8560  0x7f03  0xe560  0x7902  0x0444  0x9085    64&#13;&#10;  0x603a  0x0184  0x5fd5  0x25c4  0x5fd5  0x19c1  0x00c4  0x5fd5    80&#13;&#10;  0x1962  0x00e4  0x5fd4  0x1a04  0x4410  0x845f  0xd403  0xe45f    96&#13;&#10;  0xce02  0x0444  0x9084  0x5f76  0x0184  0x5f4d  0x25c4  0x5f4c    112&#13;&#10;  0x19c1  0x00c4  0x5f4c  0x1962  0x00e4  0x5f4c  0x1a04  0x4410    128&#13;&#10;  0x845f  0x4c03  0xe45f  0x4602  0x0444  0x9084  0x5f07  0x01ff    144&#13;&#10;  0x0002  0x858f  0x0625  0xc58f  0x0619  0xc100  0xc58f  0x0619    160&#13;&#10;  0x6200  0xe58f  0x061a  0x0444  0x1085  0x8f06  0x03e5  0x8f00    176&#13;&#10;  0x0204  0x4480  0x848a  0xdc25  0xc48a  0xdc19  0xc100  0xc48a    192&#13;&#10;  0xdc19  0x6200  0xe48a  0xdc1a  0x0444  0x1084  0x8adb  0x03e4    208&#13;&#10;  0x8ad5  0x0204  0x4480  0x857a  0x1301  0x847a  0x1101  0xff00    224&#13;&#10;  0x0385  0x3393  0x25c5  0x3393  0x19a8  0x00c5  0x3393  0x1962    240&#13;&#10;  0x00e5  0x3393  0x1a00  0x0000  0x8533  0x9303  0xe533  0x8a02    256&#13;&#10;  0x0000  0x0085  0x3331  0x0185  0x330b  0x25c5  0x330a  0x19a8    272&#13;&#10;  0x00c5  0x330a  0x1962  0x00e5  0x330a  0x1a00  0x0000  0x8533    288&#13;&#10;  0x0a03  0xe533  0x0102  0x0000  0x0085  0x32c1  0x0185  0x3235    304&#13;&#10;  0x25c5  0x3235  0x19a8  0x00c5  0x3234  0x1962  0x00e5  0x3234    320&#13;&#10;  0x1a00  0x0000  0x8532  0x3403  0xe532  0x2b02  0x0000  0x0085    336&#13;&#10;  0x31eb  0x0185  0x31c5  0x25c5  0x31c5  0x19a8  0x00c5  0x31c5    352&#13;&#10;  0x1962  0x00e5  0x31c5  0x1a00  0x0000  0x8531  0xc503  0xe531    368&#13;&#10;  0xbc02  0x0000  0x0085  0x2fef  0x0185  0x2fd7  0x25c5  0x2fd6    384&#13;&#10;  0x19a8  0x00c5  0x2fd6  0x1962  0x00e5  0x2fd5  0x1a00  0x0000    400&#13;&#10;  0x852f  0xd503  0xe52f  0xcc02  0x0000  0x0084  0x2e13  0x25c4    416&#13;&#10;  0x2e12  0x19a8  0x00c4  0x2e12  0x1962  0x00e4  0x2e12  0x1a00    432&#13;&#10;  0x0000  0x842e  0x1203  0xe42e  0x0902  0x0000  0x0084  0x2db1    448&#13;&#10;  0x0184  0x2d8a  0x25c4  0x2d8a  0x19a8  0x00c4  0x2d8a  0x1962    464&#13;&#10;  0x00e4  0x2d8a  0x1a00  0x0000  0x842d  0x8a03  0xe42d  0x8102    480&#13;&#10;  0x0000  0x0084  0x2d41  0x0184  0x2cb4  0x25c4  0x2cb4  0x19a8    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x019b&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x881a  0x5a11  0xff00  0xee87  0x636d  0x25c7  0x636d  0x19c1    0&#13;&#10;  0x00c7  0x636d  0x1962  0x00e7  0x636d  0x1a04  0x4410  0x8763    16&#13;&#10;  0x6d03  0xe763  0x6702  0x0444  0x9087  0x630f  0x0187  0x62e5    32&#13;&#10;  0x25c7  0x62e5  0x19c1  0x00c7  0x62e5  0x1962  0x00e7  0x62e5    48&#13;&#10;  0x1a04  0x4410  0x8762  0xe503  0xe762  0xdf02  0x0444  0x9087    64&#13;&#10;  0x62a0  0x0186  0x623b  0x25c6  0x623a  0x19c1  0x00c6  0x623a    80&#13;&#10;  0x1962  0x00e6  0x623a  0x1a04  0x4410  0x8662  0x3a03  0xe662    96&#13;&#10;  0x3402  0x0444  0x9086  0x61dc  0x0186  0x61b2  0x25c6  0x61b2    112&#13;&#10;  0x19c1  0x00c6  0x61b2  0x1962  0x00e6  0x61b2  0x1a04  0x4410    128&#13;&#10;  0x8661  0xb203  0xe661  0xac02  0x0444  0x9086  0x616d  0x01ff    144&#13;&#10;  0x0002  0x8797  0x5925  0xc797  0x5919  0xc100  0xc797  0x5919    160&#13;&#10;  0x6200  0xe797  0x591a  0x0444  0x1087  0x9759  0x03e7  0x9753    176&#13;&#10;  0x0204  0x4480  0x8693  0x3025  0xc693  0x3019  0xc100  0xc693    192&#13;&#10;  0x2f19  0x6200  0xe693  0x2f1a  0x0444  0x1086  0x932f  0x03e6    208&#13;&#10;  0x9329  0x0204  0x4480  0x877a  0x1301  0x867a  0x1101  0xff00    224&#13;&#10;  0x0387  0x3e94  0x25c7  0x3e93  0x19a8  0x00c7  0x3e93  0x1962    240&#13;&#10;  0x00e7  0x3e93  0x1a00  0x0000  0x873e  0x9303  0xe73e  0x8a02    256&#13;&#10;  0x0000  0x0087  0x3e32  0x0187  0x3e0b  0x25c7  0x3e0b  0x19a8    272&#13;&#10;  0x00c7  0x3e0b  0x1962  0x00e7  0x3e0b  0x1a00  0x0000  0x873e    288&#13;&#10;  0x0b03  0xe73e  0x0102  0x0000  0x0087  0x3dc2  0x0187  0x3d35    304&#13;&#10;  0x25c7  0x3d35  0x19a8  0x00c7  0x3d35  0x1962  0x00e7  0x3d35    320&#13;&#10;  0x1a00  0x0000  0x873d  0x3503  0xe73d  0x2b02  0x0000  0x0087    336&#13;&#10;  0x3cec  0x0187  0x3cc6  0x25c7  0x3cc6  0x19a8  0x00c7  0x3cc5    352&#13;&#10;  0x1962  0x00e7  0x3cc5  0x1a00  0x0000  0x873c  0xc503  0xe73c    368&#13;&#10;  0xbc02  0x0000  0x0087  0x3af0  0x0187  0x3ad7  0x25c7  0x3ad6    384&#13;&#10;  0x19a8  0x00c7  0x3ad6  0x1962  0x00e7  0x3ad6  0x1a00  0x0000    400&#13;&#10;  0x873a  0xd603  0xe73a  0xcd02  0x0000  0x0086  0x3913  0x25c6    416&#13;&#10;  0x3913  0x19a8  0x00c6  0x3913  0x1962  0x00e6  0x3913  0x1a00    432&#13;&#10;  0x0000  0x8639  0x1303  0xe639  0x0a02  0x0000  0x0086  0x38b1    448&#13;&#10;  0x0186  0x388b  0x25c6  0x388b  0x19a8  0x00c6  0x388b  0x1962    464&#13;&#10;  0x00e6  0x388a  0x1a00  0x0000  0x8638  0x8a03  0xe638  0x8102    480&#13;&#10;  0x0000  0x0086  0x3841  0x0186  0x37b5  0x25c6  0x37b5  0x19a8    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 0 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 8438 038c 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 8689 1000 15a7 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0da0 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 88c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 02c2 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0000 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0009 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 5a1a 0000 0000 0000 0000 0000 &#13;&#10;d210 02d6 0000 0001 752f 6e10 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0000 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 de96 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0303 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 00 d1 b0 16 0f 06 07 c0 00 00 06 24 08 00 57 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 01 01 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 1&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 1 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0* 0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 1 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 0d 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 05 01 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88f4  0x7d11  0xff00  0x0380  0xf429  0x49ff  0x00f2  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x880a  0x5611  0xff00  0x0382  0x06c2  0x49ff  0x00f3  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x881c  0xe911  0xff00  0x0384  0x195d  0x49ff  0x00f3  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x882e  0x2c11  0xff00  0x0386  0x2bf8  0x49ff  0x00f3  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 1 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 0000 0000 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 c822 1000 1b6f 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0d20 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 c8c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 02c2 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0000 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0010 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 2e88 0000 0000 0000 0000 0000 &#13;&#10;d210 02d4 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0001 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c004 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 1 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 01 00 00 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 2&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 2 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0* 0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 2 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 0d 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 01 01 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88d0  0xa911  0xff00  0x0280  0x0957  0x49ff  0x00f6  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88df  0x5d11  0xff00  0x0282  0x1bec  0x49ff  0x00f6  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88ee  0x1711  0xff00  0x0284  0x2d58  0x49ff  0x00f6  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88fc  0xd011  0xff00  0x0286  0x3c05  0x49ff  0x00f6  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 2 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 6000 0000 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 1aa0 1000 03f5 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0920 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 08c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 02c2 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0001 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0007 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 fc88 0000 0000 0000 0000 0000 &#13;&#10;d210 02d4 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0002 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c004 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 2 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 02 03 03 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 3&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 3 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0* 0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 3 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 0d 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x889f  0x1b11  0xff00  0x0380  0xde89  0x49ff  0x00f8  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88b0  0x6011  0xff00  0x0382  0xed42  0x49ff  0x00f8  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88c2  0xeb11  0xff00  0x0384  0xfbfb  0x49ff  0x00f8  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88d5  0x7d11  0xff00  0x0286  0x0ab7  0x49ff  0x00f9  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 3 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 2e3a 1c70 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 505c 1000 0d13 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0880 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 48c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 02c2 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0002 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0008 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 d588 0000 0000 0000 0000 0000 &#13;&#10;d210 02d5 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0003 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c004 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 3 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 03 02 02 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 4&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 4 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0* 0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 4 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 0d 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 05 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8883  0xaf11  0xff00  0x0380  0xaf63  0x49ff  0x00fb  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8893  0xce11  0xff00  0x0382  0xc1ee  0x49ff  0x00fb  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88a6  0x5d11  0xff00  0x0384  0xd480  0x49ff  0x00fb  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88b8  0xeb11  0xff00  0x0386  0xe712  0x49ff  0x00fb  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 4 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 0e38 1800 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 8689 1000 15a7 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 08a0 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 88c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 02c2 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0003 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0013 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 b888 0000 0000 0000 0000 0000 &#13;&#10;d210 02d2 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0004 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c004 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 4 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 04 05 05 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 5&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 5 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0* 0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 5 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 0d 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8866  0xca11  0xff00  0x0380  0x92d1  0x49ff  0x00fe  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8877  0x7811  0xff00  0x0382  0xa560  0x49ff  0x00fe  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x888a  0x1411  0xff00  0x0384  0xb7ee  0x49ff  0x00fe  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x889c  0xa711  0xff00  0x0386  0xca7f  0x49ff  0x00fe  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 5 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 8e06 4001 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 c822 1000 1b6f 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0001 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0880 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 c8c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 02c2 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0004 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0014 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 9c88 0000 0000 0000 0000 0000 &#13;&#10;d210 02d4 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0005 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c004 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 5 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 05 04 04 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 6&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 6 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0* 0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 6 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 0d 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 01 01 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x884a  0x7911  0xff00  0x0380  0x767b  0x49ff  0x0101  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x885c  0x2c11  0xff00  0x0382  0x8917  0x49ff  0x0101  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x886e  0xb711  0xff00  0x0384  0x9baa  0x49ff  0x0101  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8881  0x4711  0xff00  0x0386  0xae3f  0x49ff  0x0101  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 6 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 0038 0000 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 1aa0 1000 03f5 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0920 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 08c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 02c2 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0005 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0011 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 8188 0000 0000 0000 0000 0000 &#13;&#10;d210 02d4 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0006 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c004 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 6 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 06 07 07 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 7&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 7 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0* 0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0    (  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 7 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 0d 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x882f  0x3911  0xff00  0x0380  0x5b30  0x49ff  0x0104  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x883f  0xf311  0xff00  0x0382  0x6dbb  0x49ff  0x0104  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8852  0x8811  0xff00  0x0384  0x8049  0x49ff  0x0104  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8865  0x1e11  0xff00  0x0386  0x92dc  0x49ff  0x0104  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 7 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 7180 0380 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 505c 5002 0d13 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0820 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 48c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 02c2 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0006 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0012 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 6588 0000 0000 0000 0000 0000 &#13;&#10;d210 02d6 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0007 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c004 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 7 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 07 06 06 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY DSC 1 config">PHY DSC 1 config</a></h5>
        <textarea cols='180' rows='394' > blackhawk_phy_pmd_info_dump:567 type = 4096 laneMask  = 0xFF&#13;&#10; blackhawk_phy_pmd_info_dump:618 type = CFG&#13;&#10;&#13;&#10;&#13;&#10;***********************************&#13;&#10;**** SERDES CORE CONFIGURATION ****&#13;&#10;***********************************&#13;&#10;&#13;&#10;uC Config VCO Rate   = 0 (~14.500GHz), 193 (~26.563GHz)&#13;&#10;Core Config from PCS = 0, 0&#13;&#10;&#13;&#10;Tx Lane Addr 0       = 0&#13;&#10;Rx Lane Addr 0       = 0&#13;&#10;Tx Lane Addr 1       = 1&#13;&#10;Rx Lane Addr 1       = 1&#13;&#10;Tx Lane Addr 2       = 2&#13;&#10;Rx Lane Addr 2       = 2&#13;&#10;Tx Lane Addr 3       = 3&#13;&#10;Rx Lane Addr 3       = 3&#13;&#10;Tx Lane Addr 4       = 4&#13;&#10;Rx Lane Addr 4       = 4&#13;&#10;Tx Lane Addr 5       = 5&#13;&#10;Rx Lane Addr 5       = 5&#13;&#10;Tx Lane Addr 6       = 6&#13;&#10;Rx Lane Addr 6       = 6&#13;&#10;Tx Lane Addr 7       = 7&#13;&#10;Rx Lane Addr 7       = 7&#13;&#10;&#13;&#10;&#13;&#10;*************************************&#13;&#10;**** SERDES LANE 0 CONFIGURATION ****&#13;&#10;*************************************&#13;&#10;&#13;&#10;Lane Config from PCS        = 0&#13;&#10;&#13;&#10;Auto-Neg Enabled            = 0&#13;&#10;DFE on                      = 1&#13;&#10;DFE low power mode          = 0&#13;&#10;Brdfe_on                    = 0&#13;&#10;Media Type                  = 0&#13;&#10;Unreliable LOS              = 0&#13;&#10;Scrambling Disable          = 0&#13;&#10;Link Training Enable        = 1&#13;&#10;CL72 Auto Polarity   Enable = 0&#13;&#10;CL72 Restart timeout Enable = 1&#13;&#10;Force ES Mode               = 0&#13;&#10;Force NS Mode               = 0&#13;&#10;Link Partner has Precoder En= 0&#13;&#10;Force PAM4 mode             = 1&#13;&#10;Force NRZ mode              = 0&#13;&#10;RX PLL Select               = 1&#13;&#10;TX PLL Select               = 1&#13;&#10;TX OSR Mode Force           = 1&#13;&#10;TX OSR Mode Force Val       = 0&#13;&#10;RX OSR Mode Force           = 1&#13;&#10;RX OSR Mode Force Val       = 0&#13;&#10;TX Polarity Invert          = 0&#13;&#10;RX Polarity Invert          = 0&#13;&#10;&#13;&#10;TXFIR Range                 = PAM4&#13;&#10;TXFIR Tap0                  = 0&#13;&#10;TXFIR Tap1                  = 0&#13;&#10;TXFIR Tap2                  = 168&#13;&#10;TXFIR Tap3                  = 0&#13;&#10;TXFIR Tap4                  = 0&#13;&#10;TXFIR Tap5                  = 0&#13;&#10;TXFIR Tap6                  = 0&#13;&#10;TXFIR Tap7                  = 0&#13;&#10;TXFIR Tap8                  = 0&#13;&#10;TXFIR Tap9                  = 0&#13;&#10;TXFIR Tap10                 = 0&#13;&#10;TXFIR Tap11                 = 0&#13;&#10; blackhawk_phy_pmd_info_dump:618 type = CFG&#13;&#10;&#13;&#10;&#13;&#10;*************************************&#13;&#10;**** SERDES LANE 1 CONFIGURATION ****&#13;&#10;*************************************&#13;&#10;&#13;&#10;Lane Config from PCS        = 0&#13;&#10;&#13;&#10;Auto-Neg Enabled            = 0&#13;&#10;DFE on                      = 1&#13;&#10;DFE low power mode          = 0&#13;&#10;Brdfe_on                    = 0&#13;&#10;Media Type                  = 0&#13;&#10;Unreliable LOS              = 0&#13;&#10;Scrambling Disable          = 0&#13;&#10;Link Training Enable        = 0&#13;&#10;CL72 Auto Polarity   Enable = 0&#13;&#10;CL72 Restart timeout Enable = 1&#13;&#10;Force ES Mode               = 0&#13;&#10;Force NS Mode               = 0&#13;&#10;Link Partner has Precoder En= 0&#13;&#10;Force PAM4 mode             = 1&#13;&#10;Force NRZ mode              = 0&#13;&#10;RX PLL Select               = 1&#13;&#10;TX PLL Select               = 1&#13;&#10;TX OSR Mode Force           = 1&#13;&#10;TX OSR Mode Force Val       = 0&#13;&#10;RX OSR Mode Force           = 1&#13;&#10;RX OSR Mode Force Val       = 0&#13;&#10;TX Polarity Invert          = 0&#13;&#10;RX Polarity Invert          = 1&#13;&#10;&#13;&#10;TXFIR Range                 = PAM4&#13;&#10;TXFIR Tap0                  = 0&#13;&#10;TXFIR Tap1                  = 0&#13;&#10;TXFIR Tap2                  = 168&#13;&#10;TXFIR Tap3                  = 0&#13;&#10;TXFIR Tap4                  = 0&#13;&#10;TXFIR Tap5                  = 0&#13;&#10;TXFIR Tap6                  = 0&#13;&#10;TXFIR Tap7                  = 0&#13;&#10;TXFIR Tap8                  = 0&#13;&#10;TXFIR Tap9                  = 0&#13;&#10;TXFIR Tap10                 = 0&#13;&#10;TXFIR Tap11                 = 0&#13;&#10; blackhawk_phy_pmd_info_dump:618 type = CFG&#13;&#10;&#13;&#10;&#13;&#10;*************************************&#13;&#10;**** SERDES LANE 2 CONFIGURATION ****&#13;&#10;*************************************&#13;&#10;&#13;&#10;Lane Config from PCS        = 0&#13;&#10;&#13;&#10;Auto-Neg Enabled            = 0&#13;&#10;DFE on                      = 1&#13;&#10;DFE low power mode          = 0&#13;&#10;Brdfe_on                    = 0&#13;&#10;Media Type                  = 0&#13;&#10;Unreliable LOS              = 0&#13;&#10;Scrambling Disable          = 0&#13;&#10;Link Training Enable        = 1&#13;&#10;CL72 Auto Polarity   Enable = 0&#13;&#10;CL72 Restart timeout Enable = 1&#13;&#10;Force ES Mode               = 0&#13;&#10;Force NS Mode               = 0&#13;&#10;Link Partner has Precoder En= 0&#13;&#10;Force PAM4 mode             = 1&#13;&#10;Force NRZ mode              = 0&#13;&#10;RX PLL Select               = 1&#13;&#10;TX PLL Select               = 1&#13;&#10;TX OSR Mode Force           = 1&#13;&#10;TX OSR Mode Force Val       = 0&#13;&#10;RX OSR Mode Force           = 1&#13;&#10;RX OSR Mode Force Val       = 0&#13;&#10;TX Polarity Invert          = 0&#13;&#10;RX Polarity Invert          = 0&#13;&#10;&#13;&#10;TXFIR Range                 = PAM4&#13;&#10;TXFIR Tap0                  = 0&#13;&#10;TXFIR Tap1                  = 0&#13;&#10;TXFIR Tap2                  = 168&#13;&#10;TXFIR Tap3                  = 0&#13;&#10;TXFIR Tap4                  = 0&#13;&#10;TXFIR Tap5                  = 0&#13;&#10;TXFIR Tap6                  = 0&#13;&#10;TXFIR Tap7                  = 0&#13;&#10;TXFIR Tap8                  = 0&#13;&#10;TXFIR Tap9                  = 0&#13;&#10;TXFIR Tap10                 = 0&#13;&#10;TXFIR Tap11                 = 0&#13;&#10; blackhawk_phy_pmd_info_dump:618 type = CFG&#13;&#10;&#13;&#10;&#13;&#10;*************************************&#13;&#10;**** SERDES LANE 3 CONFIGURATION ****&#13;&#10;*************************************&#13;&#10;&#13;&#10;Lane Config from PCS        = 0&#13;&#10;&#13;&#10;Auto-Neg Enabled            = 0&#13;&#10;DFE on                      = 1&#13;&#10;DFE low power mode          = 0&#13;&#10;Brdfe_on                    = 0&#13;&#10;Media Type                  = 0&#13;&#10;Unreliable LOS              = 0&#13;&#10;Scrambling Disable          = 0&#13;&#10;Link Training Enable        = 1&#13;&#10;CL72 Auto Polarity   Enable = 0&#13;&#10;CL72 Restart timeout Enable = 1&#13;&#10;Force ES Mode               = 0&#13;&#10;Force NS Mode               = 0&#13;&#10;Link Partner has Precoder En= 0&#13;&#10;Force PAM4 mode             = 1&#13;&#10;Force NRZ mode              = 0&#13;&#10;RX PLL Select               = 1&#13;&#10;TX PLL Select               = 1&#13;&#10;TX OSR Mode Force           = 1&#13;&#10;TX OSR Mode Force Val       = 0&#13;&#10;RX OSR Mode Force           = 1&#13;&#10;RX OSR Mode Force Val       = 0&#13;&#10;TX Polarity Invert          = 0&#13;&#10;RX Polarity Invert          = 0&#13;&#10;&#13;&#10;TXFIR Range                 = PAM4&#13;&#10;TXFIR Tap0                  = 0&#13;&#10;TXFIR Tap1                  = 0&#13;&#10;TXFIR Tap2                  = 168&#13;&#10;TXFIR Tap3                  = 0&#13;&#10;TXFIR Tap4                  = 0&#13;&#10;TXFIR Tap5                  = 0&#13;&#10;TXFIR Tap6                  = 0&#13;&#10;TXFIR Tap7                  = 0&#13;&#10;TXFIR Tap8                  = 0&#13;&#10;TXFIR Tap9                  = 0&#13;&#10;TXFIR Tap10                 = 0&#13;&#10;TXFIR Tap11                 = 0&#13;&#10; blackhawk_phy_pmd_info_dump:618 type = CFG&#13;&#10;&#13;&#10;&#13;&#10;*************************************&#13;&#10;**** SERDES LANE 4 CONFIGURATION ****&#13;&#10;*************************************&#13;&#10;&#13;&#10;Lane Config from PCS        = 0&#13;&#10;&#13;&#10;Auto-Neg Enabled            = 0&#13;&#10;DFE on                      = 1&#13;&#10;DFE low power mode          = 0&#13;&#10;Brdfe_on                    = 0&#13;&#10;Media Type                  = 0&#13;&#10;Unreliable LOS              = 0&#13;&#10;Scrambling Disable          = 0&#13;&#10;Link Training Enable        = 1&#13;&#10;CL72 Auto Polarity   Enable = 0&#13;&#10;CL72 Restart timeout Enable = 1&#13;&#10;Force ES Mode               = 0&#13;&#10;Force NS Mode               = 0&#13;&#10;Link Partner has Precoder En= 0&#13;&#10;Force PAM4 mode             = 1&#13;&#10;Force NRZ mode              = 0&#13;&#10;RX PLL Select               = 1&#13;&#10;TX PLL Select               = 1&#13;&#10;TX OSR Mode Force           = 1&#13;&#10;TX OSR Mode Force Val       = 0&#13;&#10;RX OSR Mode Force           = 1&#13;&#10;RX OSR Mode Force Val       = 0&#13;&#10;TX Polarity Invert          = 0&#13;&#10;RX Polarity Invert          = 0&#13;&#10;&#13;&#10;TXFIR Range                 = PAM4&#13;&#10;TXFIR Tap0                  = 0&#13;&#10;TXFIR Tap1                  = 0&#13;&#10;TXFIR Tap2                  = 168&#13;&#10;TXFIR Tap3                  = 0&#13;&#10;TXFIR Tap4                  = 0&#13;&#10;TXFIR Tap5                  = 0&#13;&#10;TXFIR Tap6                  = 0&#13;&#10;TXFIR Tap7                  = 0&#13;&#10;TXFIR Tap8                  = 0&#13;&#10;TXFIR Tap9                  = 0&#13;&#10;TXFIR Tap10                 = 0&#13;&#10;TXFIR Tap11                 = 0&#13;&#10; blackhawk_phy_pmd_info_dump:618 type = CFG&#13;&#10;&#13;&#10;&#13;&#10;*************************************&#13;&#10;**** SERDES LANE 5 CONFIGURATION ****&#13;&#10;*************************************&#13;&#10;&#13;&#10;Lane Config from PCS        = 0&#13;&#10;&#13;&#10;Auto-Neg Enabled            = 0&#13;&#10;DFE on                      = 1&#13;&#10;DFE low power mode          = 0&#13;&#10;Brdfe_on                    = 0&#13;&#10;Media Type                  = 0&#13;&#10;Unreliable LOS              = 0&#13;&#10;Scrambling Disable          = 0&#13;&#10;Link Training Enable        = 1&#13;&#10;CL72 Auto Polarity   Enable = 0&#13;&#10;CL72 Restart timeout Enable = 1&#13;&#10;Force ES Mode               = 0&#13;&#10;Force NS Mode               = 0&#13;&#10;Link Partner has Precoder En= 0&#13;&#10;Force PAM4 mode             = 1&#13;&#10;Force NRZ mode              = 0&#13;&#10;RX PLL Select               = 1&#13;&#10;TX PLL Select               = 1&#13;&#10;TX OSR Mode Force           = 1&#13;&#10;TX OSR Mode Force Val       = 0&#13;&#10;RX OSR Mode Force           = 1&#13;&#10;RX OSR Mode Force Val       = 0&#13;&#10;TX Polarity Invert          = 0&#13;&#10;RX Polarity Invert          = 0&#13;&#10;&#13;&#10;TXFIR Range                 = PAM4&#13;&#10;TXFIR Tap0                  = 0&#13;&#10;TXFIR Tap1                  = 0&#13;&#10;TXFIR Tap2                  = 168&#13;&#10;TXFIR Tap3                  = 0&#13;&#10;TXFIR Tap4                  = 0&#13;&#10;TXFIR Tap5                  = 0&#13;&#10;TXFIR Tap6                  = 0&#13;&#10;TXFIR Tap7                  = 0&#13;&#10;TXFIR Tap8                  = 0&#13;&#10;TXFIR Tap9                  = 0&#13;&#10;TXFIR Tap10                 = 0&#13;&#10;TXFIR Tap11                 = 0&#13;&#10; blackhawk_phy_pmd_info_dump:618 type = CFG&#13;&#10;&#13;&#10;&#13;&#10;*************************************&#13;&#10;**** SERDES LANE 6 CONFIGURATION ****&#13;&#10;*************************************&#13;&#10;&#13;&#10;Lane Config from PCS        = 0&#13;&#10;&#13;&#10;Auto-Neg Enabled            = 0&#13;&#10;DFE on                      = 1&#13;&#10;DFE low power mode          = 0&#13;&#10;Brdfe_on                    = 0&#13;&#10;Media Type                  = 0&#13;&#10;Unreliable LOS              = 0&#13;&#10;Scrambling Disable          = 0&#13;&#10;Link Training Enable        = 1&#13;&#10;CL72 Auto Polarity   Enable = 0&#13;&#10;CL72 Restart timeout Enable = 1&#13;&#10;Force ES Mode               = 0&#13;&#10;Force NS Mode               = 0&#13;&#10;Link Partner has Precoder En= 0&#13;&#10;Force PAM4 mode             = 1&#13;&#10;Force NRZ mode              = 0&#13;&#10;RX PLL Select               = 1&#13;&#10;TX PLL Select               = 1&#13;&#10;TX OSR Mode Force           = 1&#13;&#10;TX OSR Mode Force Val       = 0&#13;&#10;RX OSR Mode Force           = 1&#13;&#10;RX OSR Mode Force Val       = 0&#13;&#10;TX Polarity Invert          = 0&#13;&#10;RX Polarity Invert          = 0&#13;&#10;&#13;&#10;TXFIR Range                 = PAM4&#13;&#10;TXFIR Tap0                  = 0&#13;&#10;TXFIR Tap1                  = 0&#13;&#10;TXFIR Tap2                  = 168&#13;&#10;TXFIR Tap3                  = 0&#13;&#10;TXFIR Tap4                  = 0&#13;&#10;TXFIR Tap5                  = 0&#13;&#10;TXFIR Tap6                  = 0&#13;&#10;TXFIR Tap7                  = 0&#13;&#10;TXFIR Tap8                  = 0&#13;&#10;TXFIR Tap9                  = 0&#13;&#10;TXFIR Tap10                 = 0&#13;&#10;TXFIR Tap11                 = 0&#13;&#10; blackhawk_phy_pmd_info_dump:618 type = CFG&#13;&#10;&#13;&#10;&#13;&#10;*************************************&#13;&#10;**** SERDES LANE 7 CONFIGURATION ****&#13;&#10;*************************************&#13;&#10;&#13;&#10;Lane Config from PCS        = 0&#13;&#10;&#13;&#10;Auto-Neg Enabled            = 0&#13;&#10;DFE on                      = 1&#13;&#10;DFE low power mode          = 0&#13;&#10;Brdfe_on                    = 0&#13;&#10;Media Type                  = 0&#13;&#10;Unreliable LOS              = 0&#13;&#10;Scrambling Disable          = 0&#13;&#10;Link Training Enable        = 1&#13;&#10;CL72 Auto Polarity   Enable = 0&#13;&#10;CL72 Restart timeout Enable = 1&#13;&#10;Force ES Mode               = 0&#13;&#10;Force NS Mode               = 0&#13;&#10;Link Partner has Precoder En= 0&#13;&#10;Force PAM4 mode             = 1&#13;&#10;Force NRZ mode              = 0&#13;&#10;RX PLL Select               = 1&#13;&#10;TX PLL Select               = 1&#13;&#10;TX OSR Mode Force           = 1&#13;&#10;TX OSR Mode Force Val       = 0&#13;&#10;RX OSR Mode Force           = 1&#13;&#10;RX OSR Mode Force Val       = 0&#13;&#10;TX Polarity Invert          = 0&#13;&#10;RX Polarity Invert          = 0&#13;&#10;&#13;&#10;TXFIR Range                 = PAM4&#13;&#10;TXFIR Tap0                  = 0&#13;&#10;TXFIR Tap1                  = 0&#13;&#10;TXFIR Tap2                  = 168&#13;&#10;TXFIR Tap3                  = 0&#13;&#10;TXFIR Tap4                  = 0&#13;&#10;TXFIR Tap5                  = 0&#13;&#10;TXFIR Tap6                  = 0&#13;&#10;TXFIR Tap7                  = 0&#13;&#10;TXFIR Tap8                  = 0&#13;&#10;TXFIR Tap9                  = 0&#13;&#10;TXFIR Tap10                 = 0&#13;&#10;TXFIR Tap11                 = 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY DSC 13">PHY DSC 13</a></h5>
        <textarea cols='180' rows='23' > blackhawk_phy_pmd_info_dump:567 type = 16384 laneMask  = 0x1&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 0&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  0,0,00    0,0       1     156.25MHz   D100_07   A10720     0xc0       33C      (17) 33C    0x07   20.625,25.750GHz   201,143       132   ,  165      1 , 1   -300mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 0 (NRZ ,OSx2:x2, 0x8440, 0x00_0000, 0,0, 01, 0,0) 0  0     0    64   (18,2, 0, 0) 32   0    0 (   0,   +0, 0,  0,  0) (  0,  0,  0,  0,  0,  0)    0    (  0,  0,127,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY DSC fabric1 state_eye">PHY DSC fabric1 state_eye</a></h5>
        <textarea cols='180' rows='2866' > blackhawk_phy_pmd_info_dump:567 type = 131072 laneMask  = 0x2&#13;&#10; blackhawk_phy_pmd_info_dump:603 type = DEF&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 0&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D100_07   A10720     0xc0       46C      (15) 47C    0x08   20.625,26.563GHz   000,163       132   ,  170      0 , 1   -450mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 0 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0  0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 0 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 05 05 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8830  0x0a11  0xff00  0x0480  0x3ef5  0x49ff  0x0107  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8841  0x9911  0xff00  0x0482  0x518b  0x49ff  0x0107  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8854  0x2911  0xff00  0x0484  0x6421  0x49ff  0x0107  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8866  0xbd11  0xff00  0x0486  0x76b2  0x49ff  0x0107  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 0 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 0002 c000 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 8689 1000 15a7 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0da0 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 88c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 0040 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0000 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0009 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 6688 0000 0000 0000 0000 0000 &#13;&#10;d210 02d5 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0000 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c006 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 00 d1 a3 16 0f 06 07 c0 00 00 06 24 08 00 57 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 01 01 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 0   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;Error: No PMD_RX_LOCK on lane requesting 2D eye scan&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 1&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D100_07   A10720     0xc0       47C      (15) 47C    0x08   20.625,26.563GHz   000,163       132   ,  170      0 , 1   -450mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 1 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0  0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 1 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 05 01 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x884a  0x7c11  0xff00  0x0380  0x409c  0x49ff  0x010b  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x885c  0x2011  0xff00  0x0382  0x532c  0x49ff  0x010b  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x886e  0xab11  0xff00  0x0384  0x65c1  0x49ff  0x010b  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8881  0x3a11  0xff00  0x0386  0x784f  0x49ff  0x010b  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 1 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 0000 0000 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 c822 1000 1b6f 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0d20 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 c8c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 0040 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0000 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0010 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 8188 0000 0000 0000 0000 0000 &#13;&#10;d210 02d6 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0001 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c006 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 00 d1 a5 16 0f 06 07 c0 00 00 06 24 08 00 57 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 1 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 01 00 00 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 1   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;Error: No PMD_RX_LOCK on lane requesting 2D eye scan&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 2&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D100_07   A10720     0xc0       47C      (15) 47C    0x08   20.625,26.563GHz   000,163       132   ,  170      0 , 1   -450mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 2 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0  0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 2 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 01 01 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8865  0x2211  0xff00  0x0380  0x5b24  0x49ff  0x010e  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8876  0x2011  0xff00  0x0382  0x6dae  0x49ff  0x010e  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8888  0xa811  0xff00  0x0384  0x803e  0x49ff  0x010e  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x889b  0x2711  0xff00  0x0386  0x92c4  0x49ff  0x010e  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 2 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 0000 0000 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 1aa0 1000 03f5 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0920 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 08c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 0040 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0001 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0007 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 9b88 0000 0000 0000 0000 0000 &#13;&#10;d210 02d5 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0002 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c006 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 00 d1 b1 16 0f 06 07 c0 00 00 06 24 08 00 57 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 2 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 02 03 03 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 2   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;Error: No PMD_RX_LOCK on lane requesting 2D eye scan&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 3&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D100_07   A10720     0xc0       47C      (15) 46C    0x08   20.625,26.563GHz   000,163       132   ,  170      0 , 1   -450mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 3 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0  0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 3 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x887e  0x8b11  0xff00  0x0380  0x7524  0x49ff  0x0111  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x888f  0xed11  0xff00  0x0382  0x87ac  0x49ff  0x0111  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88a2  0x7c11  0xff00  0x0384  0x9a2b  0x49ff  0x0111  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88b5  0x0211  0xff00  0x0386  0xaca8  0x49ff  0x0111  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 3 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 31c7 1c70 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 505c 1000 0d13 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0880 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 48c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 0040 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0002 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0008 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 b588 0000 0000 0000 0000 0000 &#13;&#10;d210 02d4 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0003 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c006 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 00 d1 a9 16 0f 06 07 c0 00 00 06 24 08 00 57 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 3 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 03 02 02 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 3   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;Error: No PMD_RX_LOCK on lane requesting 2D eye scan&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 4&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D100_07   A10720     0xc0       47C      (15) 46C    0x08   20.625,26.563GHz   000,163       132   ,  170      0 , 1   -450mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 4 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0  0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 4 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 05 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8898  0x3c11  0xff00  0x0380  0x8ef0  0x49ff  0x0114  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88aa  0x1311  0xff00  0x0382  0xa17e  0x49ff  0x0114  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88bc  0x9c11  0xff00  0x0384  0xb405  0x49ff  0x0114  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88cf  0x2811  0xff00  0x0386  0xc68d  0x49ff  0x0114  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 4 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 0e00 a00a 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 8689 1000 15a7 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 08a0 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 88c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 0040 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0003 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0013 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 cf88 0000 0000 0000 0000 0000 &#13;&#10;d210 02d6 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0004 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c006 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 00 d1 ae 16 0f 06 07 c0 00 00 06 24 08 00 57 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 4 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 04 05 05 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 4   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;Error: No PMD_RX_LOCK on lane requesting 2D eye scan&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 5&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D100_07   A10720     0xc0       46C      (15) 47C    0x08   20.625,26.563GHz   000,163       132   ,  170      0 , 1   -450mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 5 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0  0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 5 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88b2  0x6a11  0xff00  0x0380  0xa916  0x49ff  0x0117  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88c8  0x2c11  0xff00  0x0382  0xbb9f  0x49ff  0x0117  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88da  0xb111  0xff00  0x0384  0xce2a  0x49ff  0x0117  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88ed  0x3811  0xff00  0x0386  0xe0b4  0x49ff  0x0117  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 5 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 0007 0004 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 c822 1000 1b6f 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0001 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0880 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 c8c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 0040 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0004 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0014 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 ed88 0000 0000 0000 0000 0000 &#13;&#10;d210 02d5 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0005 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c006 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 00 d1 a7 16 0f 06 07 c0 00 00 06 24 08 00 57 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 5 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 05 04 04 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 5   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;Error: No PMD_RX_LOCK on lane requesting 2D eye scan&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 6&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D100_07   A10720     0xc0       45C      (15) 46C    0x08   20.625,26.563GHz   000,163       132   ,  170      0 , 1   -450mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 6 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0  0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0   T(  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 6 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 01 01 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88d0  0xa011  0xff00  0x0380  0xc72f  0x49ff  0x011a  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88df  0x5011  0xff00  0x0382  0xd9b5  0x49ff  0x011a  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88ee  0x0711  0xff00  0x0384  0xec3b  0x49ff  0x011a  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88fc  0xbe11  0xff00  0x0386  0xfec7  0x49ff  0x011a  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 6 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0004 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 0010 0000 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 1aa0 1000 03f5 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0920 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 08c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 0040 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0005 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0011 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 fc88 0000 0000 0000 0000 0000 &#13;&#10;d210 02d7 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0006 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c006 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 00 d1 ab 16 0f 06 07 c0 00 00 06 24 08 00 57 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 6 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 06 07 07 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 6   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;Error: No PMD_RX_LOCK on lane requesting 2D eye scan&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 01&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 7&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D100_07&#13;&#10;AFE Hardware Version       = 0xC0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D100_07   A10720     0xc0       47C      (15) 46C    0x08   20.625,26.563GHz   000,163       132   ,  170      0 , 1   -450mV,-200mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 7 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 0  0     0    64   (10,3,15, 5) 37   0    0 (   0,  +20, 4,  0,  0) ( x ,  0,  0,  0,  0,  0)    0    (  0,  0,168,  0,  0,  0) (  0,  0,  0,  0)     0.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 7 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 00 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 20 00 00 ff ff 00 00 00 00 00 a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 00 01 05 0f 00 08 01 00 01 06 00 00 01 01 00 08 &#13;&#10;023c 00 25 0a 03 0f 00 00 00 00 00 40 00 00 00 c0 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 01 01 1a 1a 00 00 00 14 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;035a 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;0374 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 &#13;&#10;038e 00 00 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88ce  0xc011  0xff00  0x0380  0xde7c  0x49ff  0x011d  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88df  0xf411  0xff00  0x0382  0xed33  0x49ff  0x011d  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88f2  0x8e11  0xff00  0x0384  0xfbe9  0x49ff  0x011d  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f2&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8805  0x2011  0xff00  0x0386  0x0aa2  0x49ff  0x011e  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 7 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 2500 0000 0000 &#13;&#10;d050 0040 0007 0001 1000 0000 0000 0000 0000 0000 0000 0000 0004 0000 0000 0000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 4300 0011 0000 0000 0008 0000 0000 1801 0000 &#13;&#10;d070 0040 0000 70b8 0860 0000 8000 c040 8000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d080 0019 0073 0b90 0000 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0000 0000 0000 0006 1032 505c 5002 0d13 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 19b6 0100 8641 d680 0820 4000 c000 0000 0300 0108 0000 7817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 48c0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0040 0040 0000 0000 0002 0000 0000 0000 &#13;&#10;d0f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0010 0000 803c 0000 0000 0000 0001 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 0000 00a8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0000 0000 0002 0000 8000 0000 0000 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0000 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0200 0301 0002 0103 0604 0705 0406 0507 0000 0000 0000 0040 0003 0032 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0006 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0012 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 752e 2000 0000 0000 6c70 2000 0588 0000 0000 0000 0000 0000 &#13;&#10;d210 02d4 0000 0000 752f 6e66 46d0 0000 0000 5f16 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0400 0000 0000 0000 0000 0007 a3d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 29a5 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0007 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4004 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 0027 8207 0004 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 0200 8002 0008 0000 5077 2700 0000 2700 0000 0000 0000 0000 68c9 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 0027 8107 0009 7f00 08a3 c006 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 00 d1 a5 16 0f 06 07 c0 00 00 06 24 08 00 57 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 f8 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 7 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 08 00 08 00 00 00 08 00 00 00 00 00 01 &#13;&#10;001a 00 00 00 00 00 00 00 00 ff ff 40 00 00 03 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 40 10 &#13;&#10;009c 00 00 c9 81 00 00 00 08 00 00 02 01 00 01 00 00 00 03 03 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 10 10 10 00 00 00 25 05 00 00 00 00 00 03 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 04 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 07 06 06 00 00 01 00 00 00 00 00 00 00 0a 0a 0a 14 00 &#13;&#10;0104 00 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 1c 00 00 00 00 00 00 00 00 00 00 00 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01d4 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;01ee 01 00 00 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0208 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 00 00 00 00 00 00 00 00 13 00 2c 2c a8 00 00 00 00 00 00 00 00 00 &#13;&#10;0256 00 00 88 13 88 13 04 14 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 14 18 00 01 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 04 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;035a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0374 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;038e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03a8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 00 00 07 00 ff 00 00 00 &#13;&#10;03c2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03dc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;03f6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0410 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;042a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0444 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;045e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0478 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ee 00 &#13;&#10;0492 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04ac 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04c6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 02 00 00 &#13;&#10;04e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;04fa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0514 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;052e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0548 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0562 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 00 00 00 00 &#13;&#10;057c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0596 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05e4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;05fe 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 7   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;Error: No PMD_RX_LOCK on lane requesting 2D eye scan&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY LIST sfi pmd">PHY LIST sfi pmd</a></h5>
        <textarea cols='180' rows='2912' >Port sfi256(0x1a0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi257(0x1a0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi258(0x1a0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi259(0x1a0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi260(0x1a0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi261(0x1a0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi262(0x1a0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi263(0x1a0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi264(0x1a1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi265(0x1a1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi266(0x1a1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi267(0x1a1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi268(0x1a1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi269(0x1a1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi270(0x1a1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi271(0x1a1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi272(0x1a2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi273(0x1a2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi274(0x1a2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi275(0x1a2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi276(0x1a2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi277(0x1a2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi278(0x1a2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi279(0x1a2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi280(0x1a3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi281(0x1a3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi282(0x1a3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi283(0x1a3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi284(0x1a3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi285(0x1a3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi286(0x1a3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi287(0x1a3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi288(0x1a4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi289(0x1a4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi290(0x1a4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi291(0x1a4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi292(0x1a4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi293(0x1a4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi294(0x1a4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi295(0x1a4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi296(0x1a5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi297(0x1a5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi298(0x1a5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi299(0x1a5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi300(0x1a5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi301(0x1a5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi302(0x1a5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi303(0x1a5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi304(0x1a6):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi305(0x1a6):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi306(0x1a6):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi307(0x1a6):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi308(0x1a6):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi309(0x1a6):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi310(0x1a6):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi311(0x1a6):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi320(0x1a8):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi321(0x1a8):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi322(0x1a8):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi323(0x1a8):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi324(0x1a8):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi325(0x1a8):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi326(0x1a8):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi327(0x1a8):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi328(0x1a9):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi329(0x1a9):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi330(0x1a9):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi331(0x1a9):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi332(0x1a9):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi333(0x1a9):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi334(0x1a9):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi335(0x1a9):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi336(0x1aa):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi337(0x1aa):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi338(0x1aa):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi339(0x1aa):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi340(0x1aa):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi341(0x1aa):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi342(0x1aa):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi343(0x1aa):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi344(0x1ab):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi345(0x1ab):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi346(0x1ab):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi347(0x1ab):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi348(0x1ab):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi349(0x1ab):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi350(0x1ab):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi351(0x1ab):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi352(0x1ac):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi353(0x1ac):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi354(0x1ac):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi355(0x1ac):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi356(0x1ac):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi357(0x1ac):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi358(0x1ac):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi359(0x1ac):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi360(0x1ad):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi361(0x1ad):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi362(0x1ad):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi363(0x1ad):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi364(0x1ad):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi365(0x1ad):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi366(0x1ad):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi367(0x1ad):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY LIST 13 ctrl">PHY LIST 13 ctrl</a></h5>
        <textarea cols='180' rows='292' >Port eth13(0x58):&#13;&#10;Name:     PKTGEN_CTL1r (PKTGEN0_PKTGENCTRL1)&#13;&#10;Address:  0x9030 (1 copy only)&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_0Ar (DSC_A_TRNSUM_PAT_CTRL_0A)&#13;&#10;Address:  0x1d030&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_0Br (DSC_A_TRNSUM_PAT_CTRL_0B)&#13;&#10;Address:  0x1d031&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_1Ar (DSC_A_TRNSUM_PAT_CTRL_1A)&#13;&#10;Address:  0x1d032&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_1Br (DSC_A_TRNSUM_PAT_CTRL_1B)&#13;&#10;Address:  0x1d033&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_2Ar (DSC_A_TRNSUM_PAT_CTRL_2A)&#13;&#10;Address:  0x1d034&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_2Br (DSC_A_TRNSUM_PAT_CTRL_2B)&#13;&#10;Address:  0x1d035&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL1r (DSC_A_BLW_CTRL_1)&#13;&#10;Address:  0x1d036&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL2r (DSC_A_BLW_CTRL_2)&#13;&#10;Address:  0x1d037&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL3r (DSC_A_BLW_CTRL_3)&#13;&#10;Address:  0x1d038&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL4r (DSC_A_BLW_CTRL_4)&#13;&#10;Address:  0x1d039&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL5r (DSC_A_BLW_CTRL_5)&#13;&#10;Address:  0x1d03a&#13;&#10;&#13;&#10;Name:     DSC_UC_CTLr (DSC_A_DSC_UC_CTRL)&#13;&#10;Address:  0x1d03d&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_TAP_CTLr (DSC_C_TRNSUM_TAP_CTRL)&#13;&#10;Address:  0x1d056&#13;&#10;&#13;&#10;Name:     DSC_SLCRS_WRITE_CTLr (DSC_C_SLICERS_WRITE_CTRL)&#13;&#10;Address:  0x1d05b&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL0r (DSC_D_DSC_SM_CTRL_0)&#13;&#10;Address:  0x1d060&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL1r (DSC_D_DSC_SM_CTRL_1)&#13;&#10;Address:  0x1d061&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL2r (DSC_D_DSC_SM_CTRL_2)&#13;&#10;Address:  0x1d062&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL3r (DSC_D_DSC_SM_CTRL_3)&#13;&#10;Address:  0x1d063&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL4r (DSC_D_DSC_SM_CTRL_4)&#13;&#10;Address:  0x1d064&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL5r (DSC_D_DSC_SM_CTRL_5)&#13;&#10;Address:  0x1d065&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL6r (DSC_D_DSC_SM_CTRL_6)&#13;&#10;Address:  0x1d066&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL7r (DSC_D_DSC_SM_CTRL_7)&#13;&#10;Address:  0x1d067&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL8r (DSC_D_DSC_SM_CTRL_8)&#13;&#10;Address:  0x1d068&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL9r (DSC_D_DSC_SM_CTRL_9)&#13;&#10;Address:  0x1d069&#13;&#10;&#13;&#10;Name:     RXTXCOM_OSR_MODE_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_OSR_MODE_CONTROL)&#13;&#10;Address:  0x1d0b0&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_CLK_RST_N_PWRDWN_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d0b1&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d0b3&#13;&#10;&#13;&#10;Name:     RXTXCOM_UC_ACK_LN_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_UC_ACK_LANE_CONTROL)&#13;&#10;Address:  0x1d0b5&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_RST_OCC_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL)&#13;&#10;Address:  0x1d0b6&#13;&#10;&#13;&#10;Name:     RXTXCOM_PLL_SEL_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_PLL_SELECT_CONTROL)&#13;&#10;Address:  0x1d0b7&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_DP_RST_ST_STSr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LANE_DP_RESET_STATE_STATUS)&#13;&#10;Address:  0x1d0b9&#13;&#10;&#13;&#10;Name:     RXTXCOM_MCST_MASK_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_MULTICAST_MASK_CONTROL)&#13;&#10;Address:  0x1d0ba&#13;&#10;&#13;&#10;Name:     RXTXCOM_OSR_MODE_STS_MC_MASKr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_OSR_MODE_STATUS_MC_MASK)&#13;&#10;Address:  0x1d0bb&#13;&#10;&#13;&#10;Name:     RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d0bc&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_S_RSTB_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LN_S_RSTB_CONTROL)&#13;&#10;Address:  0x1d0be&#13;&#10;&#13;&#10;Name:     SIGDET_CTL0r (SIGDET_SIGDET_CTRL_0)&#13;&#10;Address:  0x1d0e0&#13;&#10;&#13;&#10;Name:     SIGDET_CTL1r (SIGDET_SIGDET_CTRL_1)&#13;&#10;Address:  0x1d0e1&#13;&#10;&#13;&#10;Name:     SIGDET_CTL2r (SIGDET_SIGDET_CTRL_2)&#13;&#10;Address:  0x1d0e2&#13;&#10;&#13;&#10;Name:     AMS_PLL_PLL_INTCTLr (AMS_PLL_COM_PLL_INTCTRL)&#13;&#10;Address:  0x1d11b&#13;&#10;&#13;&#10;Name:     RX_LN_CLK_RST_N_PWRDWN_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d1a1&#13;&#10;&#13;&#10;Name:     RX_LN_AFE_RST_PWRDWN_CTL_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL)&#13;&#10;Address:  0x1d1a2&#13;&#10;&#13;&#10;Name:     RX_LN_RST_N_PWRDN_PIN_KILL_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d1a3&#13;&#10;&#13;&#10;Name:     RX_LN_DBG_RST_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_LANE_DEBUG_RESET_CONTROL)&#13;&#10;Address:  0x1d1a4&#13;&#10;&#13;&#10;Name:     RX_CLK_N_RST_DBG_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_CLOCK_N_RESET_DEBUG_CONTROL)&#13;&#10;Address:  0x1d1a7&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     RX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d1ac&#13;&#10;&#13;&#10;Name:     LN_CFG_FWAPI_DATA0r (RX_CKRST_CTRL_8X_PLL2X_V1P0_LANE_CFG_FWAPI_DATA0)&#13;&#10;Address:  0x1d1ad&#13;&#10;&#13;&#10;Name:     LN_CFG_FWAPI_DATA1r (RX_CKRST_CTRL_8X_PLL2X_V1P0_LANE_CFG_FWAPI_DATA1)&#13;&#10;Address:  0x1d1ae&#13;&#10;&#13;&#10;Name:     TX_LN_CLK_RST_N_PWRDWN_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d1b1&#13;&#10;&#13;&#10;Name:     TX_LN_AFE_RST_PWRDWN_CTL_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL)&#13;&#10;Address:  0x1d1b2&#13;&#10;&#13;&#10;Name:     TX_LN_RST_N_PWRDN_PIN_KILL_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d1b3&#13;&#10;&#13;&#10;Name:     TX_LN_DBG_RST_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_LANE_DEBUG_RESET_CONTROL)&#13;&#10;Address:  0x1d1b4&#13;&#10;&#13;&#10;Name:     TX_CLK_N_RST_DBG_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_CLOCK_N_RESET_DEBUG_CONTROL)&#13;&#10;Address:  0x1d1b7&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Name:     TX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d1bc&#13;&#10;&#13;&#10;Name:     TX_CLK_N_RST_MISC_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_CLOCK_N_RESET_MISC_CONTROL)&#13;&#10;Address:  0x1d1bd&#13;&#10;&#13;&#10;Name:     RXCOM_OSR_MODE_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_OSR_MODE_CONTROL)&#13;&#10;Address:  0x1d1c0&#13;&#10;&#13;&#10;Name:     RXCOM_LN_CLK_RST_N_PWRDWN_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d1c1&#13;&#10;&#13;&#10;Name:     RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d1c3&#13;&#10;&#13;&#10;Name:     RXCOM_UC_ACK_LN_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_UC_ACK_LANE_CONTROL)&#13;&#10;Address:  0x1d1c5&#13;&#10;&#13;&#10;Name:     RXCOM_LN_RST_OCC_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL)&#13;&#10;Address:  0x1d1c6&#13;&#10;&#13;&#10;Name:     RXCOM_PLL_SEL_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_PLL_SELECT_CONTROL)&#13;&#10;Address:  0x1d1c7&#13;&#10;&#13;&#10;Name:     RXCOM_LN_DP_RST_ST_STSr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LANE_DP_RESET_STATE_STATUS)&#13;&#10;Address:  0x1d1c9&#13;&#10;&#13;&#10;Name:     RXCOM_MCST_MASK_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_MULTICAST_MASK_CONTROL)&#13;&#10;Address:  0x1d1ca&#13;&#10;&#13;&#10;Name:     RXCOM_OSR_MODE_STS_MC_MASKr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_OSR_MODE_STATUS_MC_MASK)&#13;&#10;Address:  0x1d1cb&#13;&#10;&#13;&#10;Name:     RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d1cc&#13;&#10;&#13;&#10;Name:     RXCOM_LN_S_RSTB_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LN_S_RSTB_CONTROL)&#13;&#10;Address:  0x1d1ce&#13;&#10;&#13;&#10;Name:     TXCOM_OSR_MODE_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_OSR_MODE_CONTROL)&#13;&#10;Address:  0x1d1d0&#13;&#10;&#13;&#10;Name:     TXCOM_LN_CLK_RST_N_PWRDWN_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d1d1&#13;&#10;&#13;&#10;Name:     TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d1d3&#13;&#10;&#13;&#10;Name:     TXCOM_UC_ACK_LN_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_UC_ACK_LANE_CONTROL)&#13;&#10;Address:  0x1d1d5&#13;&#10;&#13;&#10;Name:     TXCOM_LN_RST_OCC_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL)&#13;&#10;Address:  0x1d1d6&#13;&#10;&#13;&#10;Name:     TXCOM_PLL_SEL_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_PLL_SELECT_CONTROL)&#13;&#10;Address:  0x1d1d7&#13;&#10;&#13;&#10;Name:     TXCOM_LN_DP_RST_ST_STSr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LANE_DP_RESET_STATE_STATUS)&#13;&#10;Address:  0x1d1d9&#13;&#10;&#13;&#10;Name:     TXCOM_MCST_MASK_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_MULTICAST_MASK_CONTROL)&#13;&#10;Address:  0x1d1da&#13;&#10;&#13;&#10;Name:     TXCOM_OSR_MODE_STS_MC_MASKr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_OSR_MODE_STATUS_MC_MASK)&#13;&#10;Address:  0x1d1db&#13;&#10;&#13;&#10;Name:     TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d1dc&#13;&#10;&#13;&#10;Name:     TXCOM_LN_S_RSTB_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LN_S_RSTB_CONTROL)&#13;&#10;Address:  0x1d1de&#13;&#10;&#13;&#10;Name:     DSC_RX_DFE_TAP2_CTLr (DSC_G_RX_DFE_TAP2_CTRL)&#13;&#10;Address:  0x1d414&#13;&#10;&#13;&#10;Name:     DSC_RX_DFE_TAP2_3_CTLr (DSC_G_RX_DFE_TAP2_3_CTRL)&#13;&#10;Address:  0x1d415&#13;&#10;&#13;&#10;Name:     DSC_RX_DFE_TAP3_CTLr (DSC_G_RX_DFE_TAP3_CTRL)&#13;&#10;Address:  0x1d416&#13;&#10;&#13;&#10;Name:     DSC_AUTO_DATA23_UPD_CTLr (DSC_H_AUTO_DATA23_UPDATE_CTRL)&#13;&#10;Address:  0x1d420&#13;&#10;&#13;&#10;Name:     DSC_AUTO_DATA14_UPD_CTLr (DSC_H_AUTO_DATA14_UPDATE_CTRL)&#13;&#10;Address:  0x1d421&#13;&#10;&#13;&#10;Name:     DSC_AUTO_DATA05_UPD_CTLr (DSC_H_AUTO_DATA05_UPDATE_CTRL)&#13;&#10;Address:  0x1d422&#13;&#10;&#13;&#10;Name:     DSC_AUTO_PHASE1_UPD_CTLr (DSC_H_AUTO_PHASE1_UPDATE_CTRL)&#13;&#10;Address:  0x1d423&#13;&#10;&#13;&#10;Name:     DSC_AUTO_PHASE02_UPD_CTLr (DSC_H_AUTO_PHASE02_UPDATE_CTRL)&#13;&#10;Address:  0x1d424&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXA_DFE_TAP2_UPD_CTLr (DSC_H_AUTO_RXA_DFE_TAP2_UPDATE_CTRL)&#13;&#10;Address:  0x1d425&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXB_DFE_TAP2_UPD_CTLr (DSC_H_AUTO_RXB_DFE_TAP2_UPDATE_CTRL)&#13;&#10;Address:  0x1d426&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXC_DFE_TAP2_UPD_CTLr (DSC_H_AUTO_RXC_DFE_TAP2_UPDATE_CTRL)&#13;&#10;Address:  0x1d427&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXD_DFE_TAP2_UPD_CTLr (DSC_H_AUTO_RXD_DFE_TAP2_UPDATE_CTRL)&#13;&#10;Address:  0x1d428&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXA_DFE_TAP3_UPD_CTLr (DSC_H_AUTO_RXA_DFE_TAP3_UPDATE_CTRL)&#13;&#10;Address:  0x1d429&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXB_DFE_TAP3_UPD_CTLr (DSC_H_AUTO_RXB_DFE_TAP3_UPDATE_CTRL)&#13;&#10;Address:  0x1d42a&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXC_DFE_TAP3_UPD_CTLr (DSC_H_AUTO_RXC_DFE_TAP3_UPDATE_CTRL)&#13;&#10;Address:  0x1d42b&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXD_DFE_TAP3_UPD_CTLr (DSC_H_AUTO_RXD_DFE_TAP3_UPDATE_CTRL)&#13;&#10;Address:  0x1d42c&#13;&#10;&#13;&#10;Name:     DSC_SLCR_DFE_TAPS_CTLr (DSC_H_SLICER_DFE_TAPS_CTRL)&#13;&#10;Address:  0x1d42d&#13;&#10;&#13;&#10;Name:     DSC_RX_PF_CTL_DC_OFFS_AND_VGAr (DSC_H_RX_PF_CTRL_DC_OFFSET_AND_VGA)&#13;&#10;Address:  0x1d42e&#13;&#10;</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Set sfi reg=DIG_RST_CTL_PMDr data=0x1">PHY Set sfi reg=DIG_RST_CTL_PMDr data=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Set 13 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB dt=0x1">PHY Set 13 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB dt=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Set 14 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB lane=0 pindx=0 dt=0x1">PHY Set 14 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB lane=0 pindx=0 dt=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Set 1 reg=0xd101 data=0x1">PHY Set 1 reg=0xd101 data=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get sfi nz *pmd">PHY Get sfi nz *pmd</a></h5>
        <textarea cols='180' rows='1088' >Port sfi256(0x1a0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi257(0x1a0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi258(0x1a0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi259(0x1a0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi260(0x1a0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi261(0x1a0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi262(0x1a0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi263(0x1a0):&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi264(0x1a1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi265(0x1a1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi266(0x1a1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi267(0x1a1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi268(0x1a1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi269(0x1a1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi270(0x1a1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi271(0x1a1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi272(0x1a2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi273(0x1a2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi274(0x1a2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi275(0x1a2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi276(0x1a2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi277(0x1a2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi278(0x1a2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi279(0x1a2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi280(0x1a3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi281(0x1a3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi282(0x1a3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi283(0x1a3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi284(0x1a3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi285(0x1a3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi286(0x1a3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi287(0x1a3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi288(0x1a4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi289(0x1a4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi290(0x1a4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi291(0x1a4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi292(0x1a4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi293(0x1a4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi294(0x1a4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi295(0x1a4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi296(0x1a5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi297(0x1a5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi298(0x1a5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi299(0x1a5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi300(0x1a5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi301(0x1a5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi302(0x1a5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi303(0x1a5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi304(0x1a6):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi305(0x1a6):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi306(0x1a6):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi307(0x1a6):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi308(0x1a6):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi309(0x1a6):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi310(0x1a6):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi311(0x1a6):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi320(0x1a8):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi321(0x1a8):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi322(0x1a8):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi323(0x1a8):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi324(0x1a8):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi325(0x1a8):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi326(0x1a8):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi327(0x1a8):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi328(0x1a9):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi329(0x1a9):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi330(0x1a9):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi331(0x1a9):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi332(0x1a9):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi333(0x1a9):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi334(0x1a9):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi335(0x1a9):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi336(0x1aa):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi337(0x1aa):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi338(0x1aa):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi339(0x1aa):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi340(0x1aa):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi341(0x1aa):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi342(0x1aa):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi343(0x1aa):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi344(0x1ab):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi345(0x1ab):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi346(0x1ab):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi347(0x1ab):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi348(0x1ab):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi349(0x1ab):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi350(0x1ab):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi351(0x1ab):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi352(0x1ac):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi353(0x1ac):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi354(0x1ac):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi355(0x1ac):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi356(0x1ac):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi357(0x1ac):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi358(0x1ac):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi359(0x1ac):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi360(0x1ad):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi361(0x1ad):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi362(0x1ad):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi363(0x1ad):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi364(0x1ad):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi365(0x1ad):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi366(0x1ad):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi367(0x1ad):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get 1 nz *">PHY Get 1 nz *</a></h5>
        <textarea cols='180' rows='720' >Port eth1(0x00):&#13;&#10;PHYID2r [0x70000002] = 0x600d&#13;&#10;	REGID1<15:0>=0x600d&#13;&#10;PHYID3r [0x70000003] = 0x8770&#13;&#10;	REGID2<15:0>=0x8770&#13;&#10;MAIN0_SETUPr [0x70109000] = 0x00d0&#13;&#10;	PORT_MODE_SEL<6:4>=0x5&#13;&#10;	REFCLK_SEL<9:7>=0x1&#13;&#10;MAIN0_DEVINPKG5r [0x70109002] = 0x0083&#13;&#10;	CLAUSE22<0>=0x1&#13;&#10;	PMA_PMD<1>=0x1&#13;&#10;	AN<7>=0x1&#13;&#10;MAIN0_SERDESIDr [0x70109008] = 0x0b25&#13;&#10;	MODEL_NUMBER<5:0>=0x25&#13;&#10;	TECH_PROC<8:6>=0x4&#13;&#10;	BONDING<10:9>=0x1&#13;&#10;	REV_NUMBER<13:11>=0x1&#13;&#10;MAIN0_ECC_1B_ERR_INTR_ENr [0x7010900a] = 0x5bea&#13;&#10;	ECC_1B_ERR_INTR_EN_RSFEC_RBUF_MPP<1>=0x1&#13;&#10;	ECC_1B_ERR_INTR_EN_RSFEC_RS400G_MPP<3>=0x1&#13;&#10;	ECC_1B_ERR_INTR_EN_DESKEW<5>=0x1&#13;&#10;	ECC_1B_ERR_INTR_EN_SPD_TBL<6>=0x1&#13;&#10;	ECC_1B_ERR_INTR_EN_AM_TBL<7>=0x1&#13;&#10;	ECC_1B_ERR_INTR_EN_UM_TBL<8>=0x1&#13;&#10;	ECC_1B_ERR_INTR_EN_TX_1588_MPP<9>=0x1&#13;&#10;	ECC_1B_ERR_INTR_EN_TX_1588_400G<11>=0x1&#13;&#10;	ECC_1B_ERR_INTR_EN_RX_1588_MPP<12>=0x1&#13;&#10;	ECC_1B_ERR_INTR_EN_RX_1588_400G<14>=0x1&#13;&#10;MAIN0_ECC_2B_ERR_INTR_ENr [0x7010900b] = 0x5bea&#13;&#10;	ECC_2B_ERR_INTR_EN_RSFEC_RBUF_MPP<1>=0x1&#13;&#10;	ECC_2B_ERR_INTR_EN_RSFEC_RS400G_MPP<3>=0x1&#13;&#10;	ECC_2B_ERR_INTR_EN_DESKEW<5>=0x1&#13;&#10;	ECC_2B_ERR_INTR_EN_SPD_TBL<6>=0x1&#13;&#10;	ECC_2B_ERR_INTR_EN_AM_TBL<7>=0x1&#13;&#10;	ECC_2B_ERR_INTR_EN_UM_TBL<8>=0x1&#13;&#10;	ECC_2B_ERR_INTR_EN_TX_1588_MPP<9>=0x1&#13;&#10;	ECC_2B_ERR_INTR_EN_TX_1588_400G<11>=0x1&#13;&#10;	ECC_2B_ERR_INTR_EN_RX_1588_MPP<12>=0x1&#13;&#10;	ECC_2B_ERR_INTR_EN_RX_1588_400G<14>=0x1&#13;&#10;PMD_X1_CTLr [0x70109010] = 0x0007&#13;&#10;	CORE_DP_H_RSTB_OEN<0>=0x1&#13;&#10;	CORE_DP_H_RSTB<1>=0x1&#13;&#10;	POR_H_RSTB<2>=0x1&#13;&#10;PMD_X1_FCLK_PERIODr [0x70109012] = 0x634c&#13;&#10;	FCLK_FRAC_NS<15:0>=0x634c&#13;&#10;PKTGEN_GLASTEST_CTLr [0x70109045] = 0x007c&#13;&#10;	GLASTEST_ID<6:2>=0x1f&#13;&#10;TX_X1_TX_LN_SWPr [0x70109200] = 0x0688&#13;&#10;	LOGICAL_TO_PHYSICAL1_SEL<5:3>=0x1&#13;&#10;	LOGICAL_TO_PHYSICAL2_SEL<8:6>=0x2&#13;&#10;	LOGICAL_TO_PHYSICAL3_SEL<11:9>=0x3&#13;&#10;RX_X1_RS_FEC_CFGr [0x70109223] = 0x0002&#13;&#10;	RS_FEC_CORRECTION_ENABLE<1>=0x1&#13;&#10;RX_X1_RX_LN_SWPr [0x70109225] = 0x0688&#13;&#10;	PHYSICAL1_TO_LOGICAL_SEL<5:3>=0x1&#13;&#10;	PHYSICAL2_TO_LOGICAL_SEL<8:6>=0x2&#13;&#10;	PHYSICAL3_TO_LOGICAL_SEL<11:9>=0x3&#13;&#10;AN_X1_CL73_BRK_LNKr [0x70109250] = 0x10f0&#13;&#10;	CL73_BREAK_TIMER_PERIOD<15:0>=0x10f0&#13;&#10;AN_X1_IGNORE_LNK_TMRr [0x70109254] = 0x029c&#13;&#10;	IGNORE_LINK_TIMER_PERIOD<15:0>=0x29c&#13;&#10;AN_X1_LNK_FAIL_INHBT_TMR_CL72r [0x70109255] = 0x8236&#13;&#10;	LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD<15:0>=0x8236&#13;&#10;AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72r [0x70109256] = 0x29ab&#13;&#10;	LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD<15:0>=0x29ab&#13;&#10;AN_X1_DME_PAGE_TMR_TYPEr [0x70109257] = 0x3b5f&#13;&#10;	CL73_PAGE_TEST_MIN_TIMER<6:0>=0x5f&#13;&#10;	CL73_PAGE_TEST_MAX_TIMER<13:7>=0x76&#13;&#10;AN_X1_IGNORE_LNK_TMR_PAM4r [0x70109259] = 0x00a8&#13;&#10;	IGNORE_LINK_TIMER_PERIOD_PAM4<15:0>=0xa8&#13;&#10;AN_X1_LNK_FAIL_INHBT_TMR_CL72_PAM4r [0x7010925a] = 0xc238&#13;&#10;	LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_PAM4<15:0>=0xc238&#13;&#10;AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72_PAM4r [0x7010925b] = 0x41aa&#13;&#10;	LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_PAM4<15:0>=0x41aa&#13;&#10;SC_X1_PIPE_RST_CNTr [0x70109262] = 0x00ff&#13;&#10;	PIPELINE_RESET_COUNT<15:0>=0xff&#13;&#10;SC_X1_TX_RST_CNTr [0x70109263] = 0x0002&#13;&#10;	TX_RESET_COUNT<15:0>=0x2&#13;&#10;SC_X1_STSr [0x70109264] = 0x0005&#13;&#10;	RESOLVED_PORT_MODE<2:0>=0x5&#13;&#10;PMD_X4_CTLr [0x7000c010] = 0x0003&#13;&#10;	LN_DP_H_RSTB<0>=0x1&#13;&#10;	LN_H_RSTB<1>=0x1&#13;&#10;PMD_X4_STSr [0x7000c012] = 0x000c&#13;&#10;	RX_CLK_VLD_STS<2>=0x1&#13;&#10;	TX_CLK_VLD_STS<3>=0x1&#13;&#10;PMD_X4_LATCH_STSr [0x7000c013] = 0x1c30&#13;&#10;	RX_CLK_VLD_LL<4>=0x1&#13;&#10;	RX_CLK_VLD_LH<5>=0x1&#13;&#10;	RX_CLK_VLD_LIVE<10>=0x1&#13;&#10;	TX_DISABLE_LL<11>=0x1&#13;&#10;	TX_DISABLE_LH<12>=0x1&#13;&#10;SC_X4_CTLr [0x7000c050] = 0x0138&#13;&#10;	SW_SPEED_ID<5:0>=0x38&#13;&#10;	SW_SPEED_CHANGE<8>=0x1&#13;&#10;SC_X4_STSr [0x7000c051] = 0x0002&#13;&#10;	SW_SPEED_CONFIG_VLD<1>=0x1&#13;&#10;SC_X4_DBGr [0x7000c054] = 0xef62&#13;&#10;	SC_FSM_STATUS<15:0>=0xef62&#13;&#10;SC_X4_RSLVD_SPDr [0x7000c070] = 0xe000&#13;&#10;	SPEED<15:10>=0x38&#13;&#10;TX_X4_RS_SYMr [0x7000c110] = 0x02aa&#13;&#10;	SYMBOL_VALUE<9:0>=0x2aa&#13;&#10;TX_X4_MISCr [0x7000c111] = 0x001f&#13;&#10;	ENABLE_TX_LANE<0>=0x1&#13;&#10;	RSTB_TX_LANE<1>=0x1&#13;&#10;	TX_RF_ENABLE<2>=0x1&#13;&#10;	TX_LF_ENABLE<3>=0x1&#13;&#10;	TX_LI_ENABLE<4>=0x1&#13;&#10;TX_X4_ENC_STS1r [0x7000c121] = 0x0180&#13;&#10;	LTXSM_STATE<11:7>=0x3&#13;&#10;TX_X4_PCS_STS_LATCHr [0x7000c123] = 0x0002&#13;&#10;	REMOTE_FAULT_LH<1>=0x1&#13;&#10;RX_X4_RS_FEC_TMRr [0x7000c130] = 0x0fa0&#13;&#10;	CORRUPTION_PERIOD<12:0>=0xfa0&#13;&#10;RX_X4_RS_FEC_RX_CTL0r [0x7000c131] = 0x8000&#13;&#10;	CW_BAD_ENABLE<15>=0x1&#13;&#10;RX_X4_DEC_CTL0r [0x7000c132] = 0x000e&#13;&#10;	RX_RF_ENABLE<1>=0x1&#13;&#10;	RX_LF_ENABLE<2>=0x1&#13;&#10;	RX_LI_ENABLE<3>=0x1&#13;&#10;RX_X4_PMA_CTL0r [0x7000c133] = 0x0001&#13;&#10;	RSTB_LANE<0>=0x1&#13;&#10;RX_X4_RX_TS_CTLr [0x7000c134] = 0x0001&#13;&#10;	RX_SFD_TS_EN<0>=0x1&#13;&#10;RX_X4_FEC0r [0x7000c140] = 0x442c&#13;&#10;	DEC_MAX_PM<7:2>=0xb&#13;&#10;	INVALID_PARITY_CNT<11:8>=0x4&#13;&#10;	GOOD_PARITY_CNT<14:12>=0x4&#13;&#10;RX_X4_FEC1r [0x7000c141] = 0x0028&#13;&#10;	DEC_17B_BURST_GAP_COUNT<4:2>=0x2&#13;&#10;	DEC_18B_BURST_GAP_COUNT<7:5>=0x1&#13;&#10;RX_X4_FEC2r [0x7000c142] = 0x0004&#13;&#10;	FEC_ERR_ENABLE<2>=0x1&#13;&#10;RX_X4_DEC_STS1r [0x7000c163] = 0x0021&#13;&#10;	BERMON_HISTORY_STATE<4:0>=0x1&#13;&#10;	CL49_RXSM_HISTORY_STATE<10:5>=0x1&#13;&#10;RX_X4_RX_LATCH_STSr [0x7000c167] = 0x0041&#13;&#10;	DESKEW_HIS_STATE<5:0>=0x1&#13;&#10;	HISTORY_RXSM_STATE<10:6>=0x1&#13;&#10;RX_X4_ERRED_BLKS_HOr [0x7000c16a] = 0x8000&#13;&#10;	ERRORED_BLOCKS_HO_PRESENT<15>=0x1&#13;&#10;RX_X4_CL82_AM_LATCH_STS_PSLL0r [0x7000c170] = 0x0005&#13;&#10;	AM_LOCK_HIS_STATE_PSLL_0<9:0>=0x5&#13;&#10;RX_X4_CL82_AM_LATCH_STS_PSLL1r [0x7000c171] = 0x0005&#13;&#10;	AM_LOCK_HIS_STATE_PSLL_1<9:0>=0x5&#13;&#10;RX_X4_CL82_AM_LATCH_STS_PSLL2r [0x7000c172] = 0x0005&#13;&#10;	AM_LOCK_HIS_STATE_PSLL_2<9:0>=0x5&#13;&#10;RX_X4_CL82_AM_LATCH_STS_PSLL3r [0x7000c173] = 0x0005&#13;&#10;	AM_LOCK_HIS_STATE_PSLL_3<9:0>=0x5&#13;&#10;RX_X4_CL82_AM_LATCH_STS_PSLL4r [0x7000c174] = 0x0005&#13;&#10;	AM_LOCK_HIS_STATE_PSLL_4<9:0>=0x5&#13;&#10;RX_X4_FEC_SYNC_FSM_STr [0x7000c17b] = 0x0202&#13;&#10;	RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_LO<7:1>=0x1&#13;&#10;	RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_HI<15:9>=0x1&#13;&#10;AN_X4_LD_BASE_ABIL0r [0x7000c1c3] = 0x02a1&#13;&#10;	CL73_BASE_SELECTOR<4:0>=0x1&#13;&#10;	TX_NONCE<9:5>=0x15&#13;&#10;AN_X4_AN_ABIL_RESOLUTION_STSr [0x7000c1e8] = 0x00b0&#13;&#10;	AN_HCD_SPEED<11:4>=0xb&#13;&#10;AN_X4_TLA_SEQUENCER_STSr [0x7000c1ea] = 0x0001&#13;&#10;	TLA_SEQ_FSM_STATUS<15:0>=0x1&#13;&#10;INTEGER_DIVr [0x7000c211] = 0x0008&#13;&#10;	SYNCE_MODE_STAGE1<3:2>=0x2&#13;&#10;FRACTIONAL_DIVr [0x7000c212] = 0x14a0&#13;&#10;	SYNCE_FRACTIONAL_DIVSOR_CFG<15:0>=0x14a0&#13;&#10;ILKN_CTL0r [0x7000c330] = 0x0004&#13;&#10;	WM<3:0>=0x4&#13;&#10;ILKN_STS0r [0x7000c340] = 0x0009&#13;&#10;	RXFIFO_EMPTY<0>=0x1&#13;&#10;	TXFIFO_EMPTY<3>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0004&#13;&#10;	LINKTRN_IEEE_TRAINING_STATUS<2>=0x1&#13;&#10;DSC_BLW_CTL1r [0x7001d036] = 0x4296&#13;&#10;	BLW_LPF_COEF_MANT<5:0>=0x16&#13;&#10;	BLW_SPARE_CNTL_0<7:6>=0x2&#13;&#10;	BLW_LPF_COEF_EXP<9:8>=0x2&#13;&#10;	BLW_GAIN_FRZ<14>=0x1&#13;&#10;DSC_BLW_CTL2r [0x7001d037] = 0x9002&#13;&#10;	BLW_OUTPUT_SCALE<2:0>=0x2&#13;&#10;	BLW_GAIN_SCALE<13:12>=0x1&#13;&#10;	DC_OFFS_DAC_8B_EN<15>=0x1&#13;&#10;DSC_BLW_CTL4r [0x7001d039] = 0x7fff&#13;&#10;	BLW_GAIN_SAT_HIGH<15:0>=0x7fff&#13;&#10;DSC_BLW_CTL5r [0x7001d03a] = 0x8000&#13;&#10;	BLW_GAIN_SAT_LOW<15:0>=0x8000&#13;&#10;DSC_BLW_STS_1_TYPEr [0x7001d03b] = 0x0020&#13;&#10;	BLW_GAIN<14:0>=0x20&#13;&#10;DSC_UC_CTLr [0x7001d03d] = 0x0080&#13;&#10;	UC_DSC_READY_FOR_CMD<7>=0x1&#13;&#10;DSC_VGA_D_THR_STSr [0x7001d04d] = 0x2500&#13;&#10;	RX_VGA_STATUS<14:8>=0x25&#13;&#10;DSC_CDR_CTL0r [0x7001d050] = 0x0040&#13;&#10;	CDR_PHASE_ERR_FRZ<6>=0x1&#13;&#10;DSC_CDR_CTL1r [0x7001d051] = 0x0007&#13;&#10;	CDR_PHASE_SEL<2:0>=0x7&#13;&#10;DSC_CDR_CTL2r [0x7001d052] = 0x0001&#13;&#10;	CDR_LM_THR_SEL<2:0>=0x1&#13;&#10;DSC_RX_PI_CTLr [0x7001d053] = 0x1000&#13;&#10;	RX_PI_STEP_SIZE<12>=0x1&#13;&#10;DSC_SLCRS_WRITE_CTLr [0x7001d05b] = 0x0004&#13;&#10;	RX_AFE_OVERRIDE_SEL<3:0>=0x4&#13;&#10;DSC_SM_CTL0r [0x7001d060] = 0x0028&#13;&#10;	IGNORE_RX_MODE<3>=0x1&#13;&#10;	UC_TUNE_EN<5>=0x1&#13;&#10;DSC_SM_CTL1r [0x7001d061] = 0x0200&#13;&#10;	FREQ_UPD_EN_FRC_VAL<9>=0x1&#13;&#10;DSC_SM_CTL2r [0x7001d062] = 0x0087&#13;&#10;	EEE_LFSR_CNT<12:0>=0x87&#13;&#10;DSC_SM_CTL3r [0x7001d063] = 0x1c1e&#13;&#10;	MEASURE_LFSR_CNT<12:0>=0x1c1e&#13;&#10;DSC_SM_CTL5r [0x7001d065] = 0x35ad&#13;&#10;	MEASURE_TIMEOUT<4:0>=0xd&#13;&#10;	EEE_ACQ_CDR_TIMEOUT<9:5>=0xd&#13;&#10;	EEE_CDR_SETTLE_TIMEOUT<14:10>=0xd&#13;&#10;DSC_SM_CTL6r [0x7001d066] = 0x340d&#13;&#10;	EEE_HW_TUNE_TIMEOUT<4:0>=0xd&#13;&#10;	EEE_ANA_PWR_TIMEOUT<14:10>=0xd&#13;&#10;DSC_SM_CTL7r [0x7001d067] = 0x4300&#13;&#10;	CDR_BWSEL_INTEG_NORM<11:8>=0x3&#13;&#10;	CDR_BWSEL_PROP_NORM<14>=0x1&#13;&#10;DSC_SM_CTL8r [0x7001d068] = 0x0011&#13;&#10;	PHASE_ERR_OFFSET<3:0>=0x1&#13;&#10;	EEE_PHASE_ERR_OFFSET<7:4>=0x1&#13;&#10;DSC_SM_STS_DSC_ST_ONE_HOTr [0x7001d06b] = 0x000d&#13;&#10;	DSC_STATE_ONE_HOT<9:0>=0xd&#13;&#10;DSC_SM_STS_DSC_STr [0x7001d06e] = 0x1801&#13;&#10;	DSC_SM_READY_FOR_CMD<0>=0x1&#13;&#10;	DSC_STATE<15:11>=0x3&#13;&#10;DSC_RX_PI_CNT_BIN_PDr [0x7001d070] = 0x0040&#13;&#10;	CNT_BIN_P_PD<7:0>=0x40&#13;&#10;DSC_RX_DATA_15_TO0r [0x7001d072] = 0x8482&#13;&#10;	RX_DATA_15_TO_0<15:0>=0x8482&#13;&#10;DSC_RX_DATA_35_TO_20r [0x7001d073] = 0x410e&#13;&#10;	RX_DATA_35_TO_20<15:0>=0x410e&#13;&#10;DSC_RX_PI_CNT_BIN_Dr [0x7001d075] = 0x8000&#13;&#10;	CNT_BIN_DQ<15:8>=0x80&#13;&#10;DSC_RX_PI_CNT_BIN_Pr [0x7001d076] = 0xc040&#13;&#10;	CNT_BIN_P<7:0>=0x40&#13;&#10;	CNT_BIN_PQ<15:8>=0xc0&#13;&#10;DSC_RX_PI_CNT_BIN_Lr [0x7001d077] = 0x8000&#13;&#10;	CNT_BIN_LQ<15:8>=0x80&#13;&#10;LNKTRNUR_CTL0r [0x7001d080] = 0x0019&#13;&#10;	LINKTRN_RX_TRAINING_EN<0>=0x1&#13;&#10;	LINKTRN_RX_TRN_MODE<3>=0x1&#13;&#10;	LINKTRN_RX_ACTIVE<4>=0x1&#13;&#10;LNKTRNUR_CTL1r [0x7001d081] = 0x0073&#13;&#10;	LINKTRN_GOOD_MARKER_CNT<1:0>=0x3&#13;&#10;	LINKTRN_BAD_MARKER_CNT<6:4>=0x7&#13;&#10;LNKTRNUR_CTL2r [0x7001d082] = 0x0b90&#13;&#10;	LINKTRN_DME_CELL_BOUNDARY_CHK<4>=0x1&#13;&#10;	LINKTRN_PPM_OFFSET_EN<7>=0x1&#13;&#10;	LINKTRN_RX_DP_LN_CLK_EN<8>=0x1&#13;&#10;	LINKTRN_FRAME_CONSISTENCY_CHK_EN<9>=0x1&#13;&#10;	LINKTRN_USEDME_MARKER_CHK<11>=0x1&#13;&#10;LNKTRNUR_CTL3r [0x7001d087] = 0x000d&#13;&#10;	LINKTRN_RX_SIGNDATA_SEL<0>=0x1&#13;&#10;	LINKTRN_ASYNC_PPM_ADJUST<2>=0x1&#13;&#10;	LINKTRN_RX_PAM4_TRN_FRAME_SIZE<3>=0x1&#13;&#10;LNKTRNUR_CTL5r [0x7001d08a] = 0x0510&#13;&#10;	LINKTRN_FFLOCK_DERR_CONSEC_FCNT<4:0>=0x10&#13;&#10;	LINKTRN_FFLOCK_DERR_PER_FCNT<10:8>=0x5&#13;&#10;LNKTRNUT_CTL1r [0x7001d093] = 0x8006&#13;&#10;	LINKTRN_DIS_MAX_WAIT_TIMER<1>=0x1&#13;&#10;	LINKTRN_TX_DP_LN_CLK_EN<2>=0x1&#13;&#10;	LINKTRN_TIMER_VALUE_SEL<15>=0x1&#13;&#10;LNKTRNUT_CTL2r [0x7001d094] = 0x1032&#13;&#10;	LINKTRN_PRBS_MODE_SEL<1:0>=0x2&#13;&#10;	LINKTRN_TX_TRN_MODE<4>=0x1&#13;&#10;	LINKTRN_TX_PAM4_TRN_FRAME_SIZE<5>=0x1&#13;&#10;	LINKTRN_PAM4M_PRBS_REPL_MODE<13:12>=0x1&#13;&#10;LNKTRNUT_CTL3r [0x7001d095] = 0x1aa0&#13;&#10;	LINKTRN_PRBS13_SEED_VAL<12:0>=0x1aa0&#13;&#10;LNKTRNUT_STS0r [0x7001d096] = 0x1000&#13;&#10;	LINKTRN_SM_CURRENT_STATE<14:12>=0x1&#13;&#10;LNKTRNUT_CTL4r [0x7001d097] = 0x03f5&#13;&#10;	LINKTRN_PRBS_SEED_VAL<10:0>=0x3f5&#13;&#10;TX_PI_CTL0r [0x7001d0a0] = 0x7000&#13;&#10;	TX_PI_EXT_PHASE_BWSEL_INTEG<14:12>=0x7&#13;&#10;TX_PI_CTL3r [0x7001d0a3] = 0x0100&#13;&#10;	TX_PI_PHASE_STEP_NUM<11:8>=0x1&#13;&#10;TX_PI_CTL4r [0x7001d0a4] = 0x0704&#13;&#10;	TX_PI_FRZ_MODE<2>=0x1&#13;&#10;	TX_PI_SAMPLER_MAX_CNT<11:8>=0x7&#13;&#10;TX_PI_CTL5r [0x7001d0a5] = 0x0080&#13;&#10;	TX_PI_EXT_PHASE_STEP_CNT_FULL_BYPASS<7>=0x1&#13;&#10;TX_PI_TX_FIFO_OVFB_STSr [0x7001d0ad] = 0x0003&#13;&#10;	TX_FIFO_OVFB<0>=0x1&#13;&#10;	TX_FIFO_OVFB_FALL_EDGE_LH<1>=0x1&#13;&#10;RXTXCOM_OSR_MODE_CTLr [0x7001d0b0] = 0xc010&#13;&#10;	PAM4_MODE_FRC_VAL<6:4>=0x1&#13;&#10;	PAM4_MODE_FRC<14>=0x1&#13;&#10;	OSR_MODE_FRC<15>=0x1&#13;&#10;RXTXCOM_LN_CLK_RST_N_PWRDWN_CTLr [0x7001d0b1] = 0x0001&#13;&#10;	LN_DP_S_RSTB<0>=0x1&#13;&#10;RXTXCOM_PLL_SEL_CTLr [0x7001d0b7] = 0x0001&#13;&#10;	PLL_SELECT<0>=0x1&#13;&#10;RXTXCOM_OSR_MODE_STS_MC_MASKr [0x7001d0bb] = 0x0010&#13;&#10;	PAM4_MODE<6:4>=0x1&#13;&#10;RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr [0x7001d0bc] = 0x0010&#13;&#10;	PAM4_MODE_PIN<6:4>=0x1&#13;&#10;RXTXCOM_LN_S_RSTB_CTLr [0x7001d0be] = 0x0001&#13;&#10;	LN_S_RSTB<0>=0x1&#13;&#10;AMS_RX_RX_CTL0r [0x7001d0c0] = 0xc210&#13;&#10;	AMS_RX_SIGDET_THRESHOLD<5:3>=0x2&#13;&#10;	AMS_RX_VGA_10G_BW<9>=0x1&#13;&#10;	AMS_RX_PEAKING_FILTER_IBIAS<15:13>=0x6&#13;&#10;AMS_RX_RX_CTL1r [0x7001d0c1] = 0x19b6&#13;&#10;	AMS_RX_VGA0_IBIAS<3:1>=0x3&#13;&#10;	AMS_RX_VGA1_IBIAS<6:4>=0x3&#13;&#10;	AMS_RX_VGA2_IBIAS<9:7>=0x3&#13;&#10;	AMS_RX_PF3_IBIAS<12:10>=0x6&#13;&#10;AMS_RX_RX_CTL2r [0x7001d0c2] = 0x0100&#13;&#10;	AMS_RX_DFE_TAP_WEIGHT_IBIAS<8:6>=0x4&#13;&#10;AMS_RX_RX_CTL3r [0x7001d0c3] = 0x8641&#13;&#10;	AMS_RX_MET_R_IBIAS<2:0>=0x1&#13;&#10;	AMS_RX_OFFSET_CORRECTION_IBIAS<8:6>=0x1&#13;&#10;	AMS_RX_DFE_SUM_BUF_IBIAS<11:9>=0x3&#13;&#10;	AMS_RX_FFE_ENABLE<15>=0x1&#13;&#10;AMS_RX_RX_CTL4r [0x7001d0c4] = 0xd680&#13;&#10;	AMS_RX_VGA0_RESCAL_MUX<10:6>=0x1a&#13;&#10;	AMS_RX_VGA1_RESCAL_MUX<15:11>=0x1a&#13;&#10;AMS_RX_RX_CTL5r [0x7001d0c5] = 0x0880&#13;&#10;	AMS_RX_SD_CAL_NEG<7:5>=0x4&#13;&#10;	AMS_RX_SD_CAL_POLARITY<11>=0x1&#13;&#10;AMS_RX_RX_CTL6r [0x7001d0c6] = 0x4000&#13;&#10;	AMS_RX_DFE_SUMMER_VCM<15:14>=0x1&#13;&#10;AMS_RX_RX_CTL7r [0x7001d0c7] = 0xc000&#13;&#10;	AMS_RX_VGA_STEP_MODE<15:14>=0x3&#13;&#10;AMS_RX_RX_CTL9r [0x7001d0c9] = 0x0300&#13;&#10;	AMS_RX_CLK_BW_CTRL<9:8>=0x3&#13;&#10;AMS_RX_RX_CTL_10r [0x7001d0ca] = 0x0108&#13;&#10;	AMS_RX_PF3_CTRL<3:0>=0x8&#13;&#10;	AMS_RX_PF3_MAX_BW<8>=0x1&#13;&#10;AMS_RX_RX_STSr [0x7001d0cc] = 0x7817&#13;&#10;	AMS_RX_VGA<4:0>=0x17&#13;&#10;	AMS_RX_PF<14:11>=0xf&#13;&#10;AMS_TX_TX_CTL0r [0x7001d0d0] = 0x0040&#13;&#10;	AMS_TX_TICKSEL<7:6>=0x1&#13;&#10;AMS_TX_TX_STSr [0x7001d0d9] = 0x08c0&#13;&#10;	AMS_TX_VERSION_ID<7:0>=0xc0&#13;&#10;	AMS_TX_ANA_RESCAL<11:8>=0x8&#13;&#10;SIGDET_CTL0r [0x7001d0e0] = 0x1109&#13;&#10;	SIGNAL_DETECT_FILTER_COUNT<4:0>=0x9&#13;&#10;	LOS_FILTER_COUNT<12:8>=0x11&#13;&#10;SIGDET_CTL1r [0x7001d0e1] = 0xa008&#13;&#10;	IGNORE_LP_MODE<3>=0x1&#13;&#10;	ENERGY_DETECT_MASK_COUNT<15:11>=0x14&#13;&#10;SIGDET_CTL2r [0x7001d0e2] = 0x3f22&#13;&#10;	LOS_THRESH<2:0>=0x2&#13;&#10;	SIGNAL_DETECT_THRESH<6:4>=0x2&#13;&#10;	HOLD_LOS_COUNT<10:8>=0x7&#13;&#10;	HOLD_SD_COUNT<13:11>=0x7&#13;&#10;SIGDET_STS0r [0x7001d0e8] = 0x02e0&#13;&#10;	SIGNAL_DETECT_RAW_CHANGE<5>=0x1&#13;&#10;	EXT_SIGDET<6>=0x1&#13;&#10;	EXT_SIGDET_CHANGE<7>=0x1&#13;&#10;	AFE_SIGDET_CHANGE<9>=0x1&#13;&#10;SIGDET_STS1r [0x7001d0e9] = 0x02c0&#13;&#10;	UC_EXT_SIGDET<6>=0x1&#13;&#10;	UC_EXT_SIGDET_CHANGE<7>=0x1&#13;&#10;	UC_AFE_SIGDET_CHANGE<9>=0x1&#13;&#10;SIGDET_STS4r [0x7001d0ec] = 0x0002&#13;&#10;	AFE_SIGDET_THRESH<2:0>=0x2&#13;&#10;DIG_REVID0r [0x7001d100] = 0x0366&#13;&#10;	REVID_MODEL<5:0>=0x26&#13;&#10;	REVID_PROCESS<8:6>=0x5&#13;&#10;	REVID_BONDING<10:9>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;DIG_TOP_USER_CTL0r [0x7001d104] = 0x0271&#13;&#10;	HEARTBEAT_COUNT_1US<9:0>=0x271&#13;&#10;DIG_RST_SEQ_TMR_CTLr [0x7001d107] = 0x8304&#13;&#10;	RST_SEQ_TIMER<2:0>=0x4&#13;&#10;	PWRDN_SEQ_TIMER<10:8>=0x3&#13;&#10;	RST_SEQ_DIS_FLT_MODE<15:14>=0x2&#13;&#10;DIG_REVID1r [0x7001d10a] = 0x803c&#13;&#10;	REVID_PIR<2>=0x1&#13;&#10;	REVID_CL72<3>=0x1&#13;&#10;	REVID_MICRO<4>=0x1&#13;&#10;	REVID_MDIO<5>=0x1&#13;&#10;	REVID_MULTIPLICITY<15:12>=0x8&#13;&#10;DIG_REVID2r [0x7001d10e] = 0x0001&#13;&#10;	REVID2<3:0>=0x1&#13;&#10;AMS_PLL_PLL_CTL0r [0x7001d110] = 0x0200&#13;&#10;	AMS_PLL_LPF_RZ<10:9>=0x1&#13;&#10;AMS_PLL_PLL_CTL1r [0x7001d111] = 0x8001&#13;&#10;	AMS_PLL_COMP_THRESH<2:0>=0x1&#13;&#10;	AMS_PLL_ENABLE_FTUNE<15>=0x1&#13;&#10;AMS_PLL_PLL_CTL2r [0x7001d112] = 0x000f&#13;&#10;	AMS_PLL_IQP<3:0>=0xf&#13;&#10;AMS_PLL_PLL_CTL4r [0x7001d114] = 0x0077&#13;&#10;	AMS_PLL_BGR_PTATADJ<3:0>=0x7&#13;&#10;	AMS_PLL_BGR_CTATADJ<7:4>=0x7&#13;&#10;AMS_PLL_PLL_CTL5r [0x7001d115] = 0x2700&#13;&#10;	AMS_PLL_MIX3P1C_CALR_CTATADJ<10:6>=0x1c&#13;&#10;	AMS_PLL_MIX3P1C_CALR_PTATADJ<15:11>=0x4&#13;&#10;AMS_PLL_PLL_CTL7r [0x7001d117] = 0x2700&#13;&#10;	AMS_PLL_MIX3P1CR_CTATADJ<10:6>=0x1c&#13;&#10;	AMS_PLL_MIX3P1CR_PTATADJ<15:11>=0x4&#13;&#10;AMS_PLL_PLL_CTL_10r [0x7001d11a] = 0x0101&#13;&#10;	AMS_PLL_RX_CLK_RPTR_PD<0>=0x1&#13;&#10;	AMS_PLL_TX_CLK_RPTR_PD<8>=0x1&#13;&#10;AMS_PLL_PLL_INTCTLr [0x7001d11b] = 0x0004&#13;&#10;	AMS_PLL_PWRDN<2>=0x1&#13;&#10;AMS_PLL_PLL_STSr [0x7001d11c] = 0x0007&#13;&#10;	AMS_PLL_MODE<4:0>=0x7&#13;&#10;PATGEN_PATGEN_SEQ0r [0x7001d120] = 0xff00&#13;&#10;	PATT_GEN_SEQ_0<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ1r [0x7001d121] = 0xff00&#13;&#10;	PATT_GEN_SEQ_1<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ2r [0x7001d122] = 0xff00&#13;&#10;	PATT_GEN_SEQ_2<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ3r [0x7001d123] = 0xff00&#13;&#10;	PATT_GEN_SEQ_3<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ4r [0x7001d124] = 0xff00&#13;&#10;	PATT_GEN_SEQ_4<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ5r [0x7001d125] = 0xff00&#13;&#10;	PATT_GEN_SEQ_5<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ6r [0x7001d126] = 0xff00&#13;&#10;	PATT_GEN_SEQ_6<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ7r [0x7001d127] = 0xff00&#13;&#10;	PATT_GEN_SEQ_7<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ8r [0x7001d128] = 0xff00&#13;&#10;	PATT_GEN_SEQ_8<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ9r [0x7001d129] = 0xff00&#13;&#10;	PATT_GEN_SEQ_9<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_10r [0x7001d12a] = 0xff00&#13;&#10;	PATT_GEN_SEQ_10<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_11r [0x7001d12b] = 0xff00&#13;&#10;	PATT_GEN_SEQ_11<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_12r [0x7001d12c] = 0xff00&#13;&#10;	PATT_GEN_SEQ_12<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_13r [0x7001d12d] = 0xff00&#13;&#10;	PATT_GEN_SEQ_13<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_14r [0x7001d12e] = 0xff00&#13;&#10;	PATT_GEN_SEQ_14<15:0>=0xff00&#13;&#10;TXFIR_UC_CTL0r [0x7001d130] = 0xc340&#13;&#10;	TX_DISABLE_TIMER_CTRL<9:4>=0x34&#13;&#10;	TX_EEE_QUIET_EN<14>=0x1&#13;&#10;	TX_EEE_ALERT_EN<15>=0x1&#13;&#10;TXFIR_TAP_CTL0r [0x7001d133] = 0x1000&#13;&#10;	TXFIR_TAP_EN<13:12>=0x1&#13;&#10;TXFIR_TAP_CTL2r [0x7001d135] = 0x00a8&#13;&#10;	TXFIR_TAP2_COEFF<8:0>=0xa8&#13;&#10;PLL_CAL_CTL0r [0x7001d140] = 0xc803&#13;&#10;	VCO_STEP_TIME<7:0>=0x3&#13;&#10;	VCO_START_TIME<15:8>=0xc8&#13;&#10;PLL_CAL_CTL1r [0x7001d141] = 0xc8ff&#13;&#10;	RETRY_TIME<7:0>=0xff&#13;&#10;	PRE_FREQ_DET_TIME<15:8>=0xc8&#13;&#10;PLL_CAL_CTL2r [0x7001d142] = 0xff01&#13;&#10;	WIN_CAL_CNTR<7:0>=0x1&#13;&#10;	RES_CAL_CNTR<15:8>=0xff&#13;&#10;PLL_CAL_CTL4r [0x7001d144] = 0xa80d&#13;&#10;	PLL_LOCK_FRC_VAL<0>=0x1&#13;&#10;	PLL_FORCE_CAP_PASS<2>=0x1&#13;&#10;	PLL_FORCE_CAP_PASS_EN<3>=0x1&#13;&#10;	FREQ_MONITOR_EN<11>=0x1&#13;&#10;	FREQ_DET_RETRY_EN<13>=0x1&#13;&#10;	PLL_SEQ_START<15>=0x1&#13;&#10;PLL_CAL_CTL5r [0x7001d145] = 0x0027&#13;&#10;	REFCLK_DIVCNT<13:0>=0x27&#13;&#10;PLL_CAL_CTL6r [0x7001d146] = 0x0007&#13;&#10;	REFCLK_DIVCNT_SEL<2:0>=0x7&#13;&#10;PLL_CAL_CTL7r [0x7001d147] = 0x0007&#13;&#10;	PLL_MODE<4:0>=0x7&#13;&#10;PLL_CAL_CTL_STS0r [0x7001d148] = 0x6000&#13;&#10;	CAP_PASS<13>=0x1&#13;&#10;	CAP_DONE<14>=0x1&#13;&#10;PLL_CAL_CTL_STS1r [0x7001d149] = 0x0800&#13;&#10;	RESCAL_IN<11:8>=0x8&#13;&#10;TXCOM_CTL2r [0x7001d152] = 0x01f4&#13;&#10;	TXCOM_LINKTRN_MAX_WAIT_TIMER_PERIOD<15:0>=0x1f4&#13;&#10;TXCOM_CTL3r [0x7001d153] = 0x00c8&#13;&#10;	TXCOM_LINKTRN_WAIT_CNTR_LIMIT<9:0>=0xc8&#13;&#10;TXCOM_CTL4r [0x7001d154] = 0x1770&#13;&#10;	TXCOM_LINKTRN_MAX_WAIT_TIMER_PERIOD_2NDSET<15:0>=0x1770&#13;&#10;TXCOM_CTL5r [0x7001d155] = 0x01b8&#13;&#10;	TXCOM_LINKTRN_WAIT_CNTR_LIMIT_2NDSET<9:0>=0x1b8&#13;&#10;TLB_RX_PRBS_CHK_CNT_CFGr [0x7001d160] = 0x8602&#13;&#10;	PRBS_CHK_LOCK_CNT<4:0>=0x2&#13;&#10;	PRBS_CHK_OOL_CNT<12:8>=0x6&#13;&#10;	RX_TRN_ACTIVE_AUTO_MODE_EN<15>=0x1&#13;&#10;TLB_RX_PRBS_CHK_CFGr [0x7001d161] = 0x01cb&#13;&#10;	PRBS_CHK_EN<0>=0x1&#13;&#10;	PRBS_CHK_MODE_SEL<3:1>=0x5&#13;&#10;	PRBS_CHK_MODE<6:5>=0x2&#13;&#10;	PRBS_CHK_EN_AUTO_MODE<7>=0x1&#13;&#10;	PRBS_BURST_LEN_CHK_EN<8>=0x1&#13;&#10;TLB_RX_DIG_LPBK_CFGr [0x7001d162] = 0x000e&#13;&#10;	DIG_LPBK_PD_MODE<1>=0x1&#13;&#10;	DIG_LPBK_PD_FLT_BYPASS<2>=0x1&#13;&#10;	DIG_LPBK_PD_BIAS_EN<3>=0x1&#13;&#10;TLB_RX_TLB_RX_MISC_CFGr [0x7001d163] = 0x0720&#13;&#10;	PAM4_GRAY_DEC_EN<5>=0x1&#13;&#10;	PRBS_CHK_AUTO_DETECT_CNT<12:8>=0x7&#13;&#10;TLB_RX_DIG_LPBK_PD_STSr [0x7001d168] = 0x0002&#13;&#10;	DIG_LPBK_PD_EARLY_IND<1>=0x1&#13;&#10;TLB_RX_PRBS_CHK_ERR_CNT_MSB_STSr [0x7001d16a] = 0x8000&#13;&#10;	PRBS_CHK_LOCK_LOST_LH<15>=0x1&#13;&#10;TLB_TX_PATGEN_CFGr [0x7001d170] = 0xb000&#13;&#10;	PATT_GEN_START_POS<15:12>=0xb&#13;&#10;TLB_TX_PRBS_GEN_CFGr [0x7001d171] = 0x001b&#13;&#10;	PRBS_GEN_EN<0>=0x1&#13;&#10;	PRBS_GEN_MODE_SEL<3:1>=0x5&#13;&#10;	PRBS_GEN_INV<4>=0x1&#13;&#10;TLB_TX_RMT_LPBK_CFGr [0x7001d172] = 0x0002&#13;&#10;	RMT_LPBK_PD_MODE<1>=0x1&#13;&#10;TLB_TX_TLB_TX_MISC_CFGr [0x7001d173] = 0x0010&#13;&#10;	TX_TRN_ACTIVE_AUTO_MODE_EN<4>=0x1&#13;&#10;TLB_TX_RMT_LPBK_PD_STSr [0x7001d178] = 0x0002&#13;&#10;	RMT_LPBK_PD_EARLY_IND<1>=0x1&#13;&#10;TLB_TX_TLB_TX_BC_ENC_CFG1r [0x7001d17a] = 0xf628&#13;&#10;	BC_ENC_DATA_LSB<15:0>=0xf628&#13;&#10;CORE_PLL_TOP_USER_CTLr [0x7001d184] = 0x2000&#13;&#10;	CORE_DP_S_RSTB<13>=0x1&#13;&#10;CORE_PLL_PLL_DP_RST_ST_STSr [0x7001d188] = 0x0003&#13;&#10;	CORE_DP_RESET_STATE<2:0>=0x3&#13;&#10;CORE_PLL_CORE_PLL_COM_STS2r [0x7001d189] = 0x0001&#13;&#10;	PLL_PWRDN_OR<0>=0x1&#13;&#10;LN_ADDR1r [0x7001d191] = 0x0101&#13;&#10;	RX_LANE_ADDR_1<4:0>=0x1&#13;&#10;	TX_LANE_ADDR_1<12:8>=0x1&#13;&#10;LN_ADDR2r [0x7001d192] = 0x0202&#13;&#10;	RX_LANE_ADDR_2<4:0>=0x2&#13;&#10;	TX_LANE_ADDR_2<12:8>=0x2&#13;&#10;LN_ADDR3r [0x7001d193] = 0x0303&#13;&#10;	RX_LANE_ADDR_3<4:0>=0x3&#13;&#10;	TX_LANE_ADDR_3<12:8>=0x3&#13;&#10;LN_ADDR4r [0x7001d194] = 0x0404&#13;&#10;	RX_LANE_ADDR_4<4:0>=0x4&#13;&#10;	TX_LANE_ADDR_4<12:8>=0x4&#13;&#10;LN_ADDR5r [0x7001d195] = 0x0505&#13;&#10;	RX_LANE_ADDR_5<4:0>=0x5&#13;&#10;	TX_LANE_ADDR_5<12:8>=0x5&#13;&#10;LN_ADDR6r [0x7001d196] = 0x0606&#13;&#10;	RX_LANE_ADDR_6<4:0>=0x6&#13;&#10;	TX_LANE_ADDR_6<12:8>=0x6&#13;&#10;LN_ADDR7r [0x7001d197] = 0x0707&#13;&#10;	RX_LANE_ADDR_7<4:0>=0x7&#13;&#10;	TX_LANE_ADDR_7<12:8>=0x7&#13;&#10;DIG_COM_B_CTL_CLK4SYNC_DIV2_0r [0x7001d19b] = 0x0040&#13;&#10;	CLK4SYNC_DIV2_S_COMCLK_SEL<6>=0x1&#13;&#10;DIG_COM_B_STS_CLK4SYNC_DIV2_0r [0x7001d19c] = 0x0003&#13;&#10;	CLK4SYNC_DIV2_COMCLK_SEL<0>=0x1&#13;&#10;	CLK4SYNC_DIV2_LOC<1>=0x1&#13;&#10;DIG_COM_B_CTL_UC_CLK0r [0x7001d19d] = 0x0035&#13;&#10;	MICRO_CLK_VCO_DIV<2:0>=0x5&#13;&#10;	MICRO_CLK_VCO_SELECT<4>=0x1&#13;&#10;	MICRO_CLK_LOC_MON_EN<5>=0x1&#13;&#10;RX_LN_DBG_RST_CTLr [0x7001d1a4] = 0x0003&#13;&#10;	LN_RX_S_RSTB<0>=0x1&#13;&#10;	LN_RX_DP_S_RSTB<1>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0438&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x438&#13;&#10;LN_CFG_FWAPI_DATA0r [0x7001d1ad] = 0x4404&#13;&#10;	LANE_CFG_FWAPI_DATA0<15:0>=0x4404&#13;&#10;TX_LN_DBG_RST_CTLr [0x7001d1b4] = 0x0003&#13;&#10;	LN_TX_S_RSTB<0>=0x1&#13;&#10;	LN_TX_DP_S_RSTB<1>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0438&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x438&#13;&#10;TX_CLK_N_RST_MISC_CTLr [0x7001d1bd] = 0x0001&#13;&#10;	TX_PI_LOOP_FILTER_STABLE<0>=0x1&#13;&#10;RXCOM_OSR_MODE_CTLr [0x7001d1c0] = 0xc010&#13;&#10;	RX_PAM4_MODE_FRC_VAL<6:4>=0x1&#13;&#10;	RX_PAM4_MODE_FRC<14>=0x1&#13;&#10;	RX_OSR_MODE_FRC<15>=0x1&#13;&#10;RXCOM_LN_CLK_RST_N_PWRDWN_CTLr [0x7001d1c1] = 0x0001&#13;&#10;	RX_LN_DP_S_RSTB<0>=0x1&#13;&#10;RXCOM_PLL_SEL_CTLr [0x7001d1c7] = 0x0001&#13;&#10;	RX_PLL_SELECT<0>=0x1&#13;&#10;RXCOM_OSR_MODE_STS_MC_MASKr [0x7001d1cb] = 0x0010&#13;&#10;	RX_PAM4_MODE<6:4>=0x1&#13;&#10;RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr [0x7001d1cc] = 0x0010&#13;&#10;	RX_PAM4_MODE_PIN<6:4>=0x1&#13;&#10;RXCOM_LN_S_RSTB_CTLr [0x7001d1ce] = 0x0001&#13;&#10;	RX_LN_S_RSTB<0>=0x1&#13;&#10;TXCOM_OSR_MODE_CTLr [0x7001d1d0] = 0xc010&#13;&#10;	TX_PAM4_MODE_FRC_VAL<6:4>=0x1&#13;&#10;	TX_PAM4_MODE_FRC<14>=0x1&#13;&#10;	TX_OSR_MODE_FRC<15>=0x1&#13;&#10;TXCOM_LN_CLK_RST_N_PWRDWN_CTLr [0x7001d1d1] = 0x0001&#13;&#10;	TX_LN_DP_S_RSTB<0>=0x1&#13;&#10;TXCOM_PLL_SEL_CTLr [0x7001d1d7] = 0x0001&#13;&#10;	TX_PLL_SELECT<0>=0x1&#13;&#10;TXCOM_OSR_MODE_STS_MC_MASKr [0x7001d1db] = 0x0010&#13;&#10;	TX_PAM4_MODE<6:4>=0x1&#13;&#10;TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr [0x7001d1dc] = 0x0010&#13;&#10;	TX_PAM4_MODE_PIN<6:4>=0x1&#13;&#10;TXCOM_LN_S_RSTB_CTLr [0x7001d1de] = 0x0001&#13;&#10;	TX_LN_S_RSTB<0>=0x1&#13;&#10;TLB_RX_B_TLB_RX_B_CFG0r [0x7001d1e0] = 0x2110&#13;&#10;	BC_DEC_LOCK_CNT<7:4>=0x1&#13;&#10;	BC_DEC_ALIGN_TIMER_CNT<12:8>=0x1&#13;&#10;	BC_DEC_ALIGN_CHECK_SEC_EN<13>=0x1&#13;&#10;TLB_RX_B_TLB_RX_B_CFG1r [0x7001d1e1] = 0xf628&#13;&#10;	BC_DEC_FRM_PAT<15:0>=0xf628&#13;&#10;TLB_RX_B_TLB_RX_B_CFG2r [0x7001d1e2] = 0x03a0&#13;&#10;	BC_DEC_MSG_CONS_CNT<6:4>=0x2&#13;&#10;	BC_DEC_OOL_CNT<11:7>=0x7&#13;&#10;TLB_RX_B_TLB_RX_B_CFG3r [0x7001d1e3] = 0x0080&#13;&#10;	SYM_ROTATE_BC_DEC_EN<7>=0x1&#13;&#10;TLB_RX_B_TLB_RX_B_CFG4r [0x7001d1e4] = 0x000f&#13;&#10;	BC_DEC_INTR_MASK_LOCK<0>=0x1&#13;&#10;	BC_DEC_INTR_MASK_OOL<1>=0x1&#13;&#10;	BC_DEC_INTR_MASK_MSG_MSB_READY<2>=0x1&#13;&#10;	BC_DEC_INTR_MASK_MSG_LSB_READY<3>=0x1&#13;&#10;TLB_RX_B_TLB_RX_B_STS1r [0x7001d1ed] = 0x0001&#13;&#10;	BC_DEC_SM_STATE_ONE_HOT<3:0>=0x1&#13;&#10;TLB_RX_C_TLB_RX_C_CFG0r [0x7001d1f0] = 0x440c&#13;&#10;	TLB_ERR_ERROR_COUNT_THRESH<5:2>=0x3&#13;&#10;	TLB_ERR_FEC_SIZE<15:10>=0x11&#13;&#10;TLB_RX_C_TLB_RX_C_CFG1r [0x7001d1f1] = 0x0003&#13;&#10;	TLB_ERR_HISTOGRAM_ERROR_THRESH<3:0>=0x3&#13;&#10;UC_CLK_CTL0r [0x7001d200] = 0x0001&#13;&#10;	MICRO_MASTER_CLK_EN<0>=0x1&#13;&#10;UC_RST_CTL0r [0x7001d201] = 0xc001&#13;&#10;	MICRO_MASTER_RSTB<0>=0x1&#13;&#10;	MICRO_SW_TIMESTAMP_TIMER_RSTB<14>=0x1&#13;&#10;	MICRO_PRAM_IF_RSTB<15>=0x1&#13;&#10;UC_AHB_STS0r [0x7001d203] = 0x0001&#13;&#10;	MICRO_RA_INITDONE<0>=0x1&#13;&#10;UC_AHB_WRADDR_LSWr [0x7001d204] = 0x752e&#13;&#10;	MICRO_RA_WRADDR_LSW<15:0>=0x752e&#13;&#10;UC_AHB_WRADDR_MSWr [0x7001d205] = 0x2000&#13;&#10;	MICRO_RA_WRADDR_MSW<15:0>=0x2000&#13;&#10;UC_AHB_RDADDR_LSWr [0x7001d208] = 0x0091&#13;&#10;	MICRO_RA_RDADDR_LSW<15:0>=0x91&#13;&#10;UC_AHB_RDADDR_MSWr [0x7001d209] = 0x2000&#13;&#10;	MICRO_RA_RDADDR_MSW<15:0>=0x2000&#13;&#10;UC_AHB_RDDATA_LSWr [0x7001d20a] = 0x0024&#13;&#10;	MICRO_RA_RDDATA_LSW<15:0>=0x24&#13;&#10;UC_PVT_STS0r [0x7001d210] = 0x02ed&#13;&#10;	MICRO_PVT_TEMPDATA_RMI<9:0>=0x2ed&#13;&#10;UC_RMI_AHB_STS1r [0x7001d212] = 0x0001&#13;&#10;	MICRO_RMI_DEFAULT_SLAVE_ERROR<0>=0x1&#13;&#10;UC_RMI_RA_AINC_NXT_WRADDR_LSWr [0x7001d213] = 0x752f&#13;&#10;	MICRO_RA_AUTOINC_NXT_WRADDR_LSW<15:0>=0x752f&#13;&#10;UC_RMI_RA_AINC_NXT_RDADDR_LSWr [0x7001d214] = 0x0092&#13;&#10;	MICRO_RA_AUTOINC_NXT_RDADDR_LSW<15:0>=0x92&#13;&#10;UC_RMI_PR_AINC_NXT_WRADDR_LSWr [0x7001d215] = 0x46d0&#13;&#10;	MICRO_PR_AUTOINC_NXT_WRADDR_LSW<15:0>=0x46d0&#13;&#10;UC_RMI_RAM_CR_CRCSTS0r [0x7001d218] = 0x5f16&#13;&#10;	MICRO_CR_CRC_CHECKSUM<15:0>=0x5f16&#13;&#10;UC_RMI_UC_HARDFAULT_CTL0r [0x7001d219] = 0x0e01&#13;&#10;	MICRO_PMI_HP_ERROR_INTR_EN<0>=0x1&#13;&#10;	MICRO_PMI_HP_WORD_ACCESS_ERR_HRESP_EN<9>=0x1&#13;&#10;	MICRO_PMI_HP_ACK_TIMEOUT_HRESP_EN<10>=0x1&#13;&#10;	MICRO_M0P_DEFAULT_SLAVE_ERROR_HRESP_EN<11>=0x1&#13;&#10;UC_RMI_UC_SDK_STS0r [0x7001d21a] = 0x400f&#13;&#10;	MICRO_UC_ACTIVE_0<0>=0x1&#13;&#10;	MICRO_UC_ACTIVE_1<1>=0x1&#13;&#10;	MICRO_UC_ACTIVE_2<2>=0x1&#13;&#10;	MICRO_UC_ACTIVE_3<3>=0x1&#13;&#10;	MICRO_NUM_UC_CORES<15:12>=0x4&#13;&#10;UC_RMI_UC_DBGGER_ID_LSWr [0x7001d21b] = 0x617f&#13;&#10;	MICRO_DEBUGGER_ID_LSW<15:0>=0x617f&#13;&#10;UC_RMI_UC_DBGGER_ID_MSWr [0x7001d21c] = 0x0036&#13;&#10;	MICRO_DEBUGGER_ID_MSW<11:0>=0x36&#13;&#10;UC_RMI_UC_MISC_STS0r [0x7001d21d] = 0x0010&#13;&#10;	MICRO_PR_AUTOINC_NXT_WRADDR_MSB<4>=0x1&#13;&#10;UC_RAM_ECCSTS1r [0x7001d223] = 0x0046&#13;&#10;	MICRO_RA_ECC_RDDATA<6:0>=0x46&#13;&#10;UC_RAM_CTL0r [0x7001d227] = 0x8383&#13;&#10;	MICRO_CR_ACCESS_EN<0>=0x1&#13;&#10;	MICRO_CR_IGNORE_MICRO_CODE_WRITES<1>=0x1&#13;&#10;	MICRO_CR_LOWPOWER_EN<7>=0x1&#13;&#10;	MICRO_DR_ACCESS_EN<8>=0x1&#13;&#10;	MICRO_DR_IGNORE_MICRO_CODE_WRITES<9>=0x1&#13;&#10;	MICRO_DR_LOWPOWER_EN<15>=0x1&#13;&#10;UC_RAM_CTL1r [0x7001d228] = 0x0400&#13;&#10;	MICRO_DR_CODE_SIZE<14:8>=0x4&#13;&#10;UC_RMI_SILICON_DBG_STS0r [0x7001d22d] = 0x0007&#13;&#10;	MICRO_SILICON_DEBUG_STATUS_MUXED_DATA<15:0>=0x7&#13;&#10;UC_RAM_CTL2r [0x7001d22e] = 0xa3d0&#13;&#10;	MICRO_CORE_STACK_SIZE<13:2>=0x8f4&#13;&#10;	MICRO_CORE_STACK_EN<15>=0x1&#13;&#10;UC_UC_CORE_CLK_CTL0r [0x7001d240] = 0x0001&#13;&#10;	MICRO_CORE_CLK_EN<0>=0x1&#13;&#10;UC_UC_CORE_RST_CTL0r [0x7001d241] = 0x8001&#13;&#10;	MICRO_CORE_RSTB<0>=0x1&#13;&#10;	MICRO_SW_PMI_HP_RSTB<15>=0x1&#13;&#10;UC_UC_CORE_CTL0r [0x7001d243] = 0x0003&#13;&#10;	MICRO_CORE_LN_SEL<7:0>=0x3&#13;&#10;UC_UC_CORE_LOW_PWR_CTL0r [0x7001d245] = 0x000e&#13;&#10;	MICRO_SLEEPHOLDREQ_N<1>=0x1&#13;&#10;	MICRO_M0P_GCLK_FRCVAL<2>=0x1&#13;&#10;	MICRO_M0P_GCLK_FRC<3>=0x1&#13;&#10;UC_UC_CORE_LOW_PWR_STS0r [0x7001d246] = 0x0002&#13;&#10;	MICRO_SLEEPHOLDACK_N<1>=0x1&#13;&#10;UC_UC_CORE_STS2r [0x7001d248] = 0x0003&#13;&#10;	MICRO_DP_RCLK20_RST_STATUS_LH<7:0>=0x3&#13;&#10;UC_UC_CORE_CFG_FWAPI_DATA0r [0x7001d24d] = 0x0003&#13;&#10;	MICRO_CORE_CFG_FWAPI_DATA0<15:0>=0x3&#13;&#10;TLB_ERR_AGGR_TLB_ERR_AGGR_CFG0r [0x7001d310] = 0x000c&#13;&#10;	TLB_ERR_AGGR_ERROR_COUNT_THRESH<5:2>=0x3&#13;&#10;TLB_ERR_AGGR_TLB_ERR_AGGR_CFG1r [0x7001d311] = 0x00a3&#13;&#10;	TLB_ERR_AGGR_HISTOGRAM_ERROR_THRESH<3:0>=0x3&#13;&#10;	TLB_ERR_AGGR_GCLK_DIV2_EN_IGNORE<5>=0x1&#13;&#10;	TLB_ERR_AGGR_ACTIVE_PATTERN_DEPTH<8:6>=0x2&#13;&#10;DSC_SLCR_DFE_TAPS_CTLr [0x7001d42d] = 0x0001&#13;&#10;	ANA_TIMER_T2<5:0>=0x1&#13;&#10;DSC_RX_PF_CTL_DC_OFFS_AND_VGAr [0x7001d42e] = 0x29a5&#13;&#10;	RX_VGA_THRESH_SEL<6:0>=0x25&#13;&#10;	RX_PF2_CTRL_VAL<9:7>=0x3&#13;&#10;	RX_PF_CTRL_VAL<14:10>=0xa&#13;&#10;DSC_RX_PI_B_CTL_10r [0x7001d449] = 0x0200&#13;&#10;	RX_PI_INLC_PHASE_DLY<9:8>=0x2&#13;&#10;MDIO_BCST_PORT_ADDRr [0x7001ffdc] = 0x001f&#13;&#10;	MDIO_BRCST_PORT_ADDR<4:0>=0x1f&#13;&#10;MDIO_MMD_SELr [0x7001ffdd] = 0x404d&#13;&#10;	MDIO_DEV_ID0_EN<0>=0x1&#13;&#10;	MDIO_DEV_PMD_EN<2>=0x1&#13;&#10;	MDIO_DEV_AN_EN<3>=0x1&#13;&#10;	MDIO_DEV_PCS_EN<6>=0x1&#13;&#10;	MDIO_MULTI_MMDS_EN<14>=0x1</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get 13 DIG_RST_CTL_PMDr">PHY Get 13 DIG_RST_CTL_PMDr</a></h5>
        <textarea cols='180' rows='4' >Port eth13(0x58):&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0003&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;	UC_ACTIVE<1>=0x1</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get 13 DIG_RST_CTL_PMDr lane=0 pindx=0">PHY Get 13 DIG_RST_CTL_PMDr lane=0 pindx=0</a></h5>
        <textarea cols='180' rows='4' >Port eth13(0x58):&#13;&#10;DIG_RST_CTL_PMDr.0.0 [0x7001d101] = 0x0003&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;	UC_ACTIVE<1>=0x1</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get 14 nz DIG_RST_CTL_PMDr">PHY Get 14 nz DIG_RST_CTL_PMDr</a></h5>
        <textarea cols='180' rows='4' >Port eth14(0x58):&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0003&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;	UC_ACTIVE<1>=0x1</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY EYEScan 1 lane=0">PHY EYEScan 1 lane=0</a></h5>
        <textarea cols='180' rows='1' >src/soc/common/eyescan.c[1238]_soc_port_generate_phy_array unit 0:Port 1 is skipped, Phy RX isn't locked </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY EYEScan 13 type=1">PHY EYEScan 13 type=1</a></h5>
        <textarea cols='180' rows='1' >src/soc/common/eyescan.c[1238]_soc_port_generate_phy_array unit 0:Port 13 is skipped, Phy RX isn't locked </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY EYEScan 13 type=4 ber_scan_mode=1 timer_control=100 max_err_control=51">PHY EYEScan 13 type=4 ber_scan_mode=1 timer_control=100 max_err_control=51</a></h5>
        <textarea cols='180' rows='4' >src/soc/common/eyescan.c[1238]_soc_port_generate_phy_array unit 0:Port 13 is skipped, Phy RX isn't locked &#13;&#10; ber_scan_mode   = 1&#13;&#10; timer_control   = 100&#13;&#10; max_err_control = 51</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY BerProJ 1">PHY BerProJ 1</a></h5>
        <textarea cols='180' rows='490' >Getting optimized threshold for all the lanes...&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x000, Lane: 0x0&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;------------------------------------------------------------------------------------------------&#13;&#10;	Lane 0: Setting the histogram error count threshold to maximum value = 7 and PRBS error count threshold = 15&#13;&#10; &#13;&#10; ------------------------------------------------------------------------------------------------&#13;&#10;&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   15 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    7 errors per frame&#13;&#10;    Time Duration of Analysis    =   60 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x000, Lane: 0x1&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;------------------------------------------------------------------------------------------------&#13;&#10;	Lane 1: Setting the histogram error count threshold to maximum value = 7 and PRBS error count threshold = 15&#13;&#10; &#13;&#10; ------------------------------------------------------------------------------------------------&#13;&#10;&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   15 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    7 errors per frame&#13;&#10;    Time Duration of Analysis    =   60 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x000, Lane: 0x2&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;------------------------------------------------------------------------------------------------&#13;&#10;	Lane 2: Setting the histogram error count threshold to maximum value = 7 and PRBS error count threshold = 15&#13;&#10; &#13;&#10; ------------------------------------------------------------------------------------------------&#13;&#10;&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   15 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    7 errors per frame&#13;&#10;    Time Duration of Analysis    =   60 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x000, Lane: 0x3&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;------------------------------------------------------------------------------------------------&#13;&#10;	Lane 3: Setting the histogram error count threshold to maximum value = 7 and PRBS error count threshold = 15&#13;&#10; &#13;&#10; ------------------------------------------------------------------------------------------------&#13;&#10;&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   15 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    7 errors per frame&#13;&#10;    Time Duration of Analysis    =   60 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x000, Lane: 0x4&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;------------------------------------------------------------------------------------------------&#13;&#10;	Lane 4: Setting the histogram error count threshold to maximum value = 7 and PRBS error count threshold = 15&#13;&#10; &#13;&#10; ------------------------------------------------------------------------------------------------&#13;&#10;&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   15 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    7 errors per frame&#13;&#10;    Time Duration of Analysis    =   60 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x000, Lane: 0x5&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;------------------------------------------------------------------------------------------------&#13;&#10;	Lane 5: Setting the histogram error count threshold to maximum value = 7 and PRBS error count threshold = 15&#13;&#10; &#13;&#10; ------------------------------------------------------------------------------------------------&#13;&#10;&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   15 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    7 errors per frame&#13;&#10;    Time Duration of Analysis    =   60 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x000, Lane: 0x6&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;------------------------------------------------------------------------------------------------&#13;&#10;	Lane 6: Setting the histogram error count threshold to maximum value = 7 and PRBS error count threshold = 15&#13;&#10; &#13;&#10; ------------------------------------------------------------------------------------------------&#13;&#10;&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   15 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    7 errors per frame&#13;&#10;    Time Duration of Analysis    =   60 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x000, Lane: 0x7&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;&#13;&#10;------------------------------------------------------------------------------------------------&#13;&#10;	Lane 7: Setting the histogram error count threshold to maximum value = 7 and PRBS error count threshold = 15&#13;&#10; &#13;&#10; ------------------------------------------------------------------------------------------------&#13;&#10;&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   15 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    7 errors per frame&#13;&#10;    Time Duration of Analysis    =   60 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;.&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x000, Lane: 0x0&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10;    FEC Frames with > 12 Errors (t=12) =        MAX &#13;&#10;    FEC Frames with > 13 Errors (t=13) =        MAX &#13;&#10;    FEC Frames with > 14 Errors (t=14) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 0 ! >>&#13;&#10;&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x000, Lane: 0x1&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10;    FEC Frames with > 12 Errors (t=12) =        MAX &#13;&#10;    FEC Frames with > 13 Errors (t=13) =        MAX &#13;&#10;    FEC Frames with > 14 Errors (t=14) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 1 ! >>&#13;&#10;&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 2&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x000, Lane: 0x2&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10;    FEC Frames with > 12 Errors (t=12) =        MAX &#13;&#10;    FEC Frames with > 13 Errors (t=13) =        MAX &#13;&#10;    FEC Frames with > 14 Errors (t=14) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 2 ! >>&#13;&#10;&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 3&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x000, Lane: 0x3&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10;    FEC Frames with > 12 Errors (t=12) =        MAX &#13;&#10;    FEC Frames with > 13 Errors (t=13) =        MAX &#13;&#10;    FEC Frames with > 14 Errors (t=14) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 3 ! >>&#13;&#10;&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 4&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x000, Lane: 0x4&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10;    FEC Frames with > 12 Errors (t=12) =        MAX &#13;&#10;    FEC Frames with > 13 Errors (t=13) =        MAX &#13;&#10;    FEC Frames with > 14 Errors (t=14) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 4 ! >>&#13;&#10;&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x000, Lane: 0x5&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10;    FEC Frames with > 12 Errors (t=12) =        MAX &#13;&#10;    FEC Frames with > 13 Errors (t=13) =        MAX &#13;&#10;    FEC Frames with > 14 Errors (t=14) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 5 ! >>&#13;&#10;&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 6&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x000, Lane: 0x6&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10;    FEC Frames with > 12 Errors (t=12) =        MAX &#13;&#10;    FEC Frames with > 13 Errors (t=13) =        MAX &#13;&#10;    FEC Frames with > 14 Errors (t=14) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 6 ! >>&#13;&#10;&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 7&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x000, Lane: 0x7&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10;    FEC Frames with > 12 Errors (t=12) =        MAX &#13;&#10;    FEC Frames with > 13 Errors (t=13) =        MAX &#13;&#10;    FEC Frames with > 14 Errors (t=14) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 7 ! >>&#13;&#10;</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY BerProJ 13 hist_errcnt_threshold=4 sample_time=120">PHY BerProJ 13 hist_errcnt_threshold=4 sample_time=120</a></h5>
        <textarea cols='180' rows='77' >&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x058, Lane: 0x0&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   12 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    4 errors per frame&#13;&#10;    Time Duration of Analysis    =  120 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;.&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 0&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x058, Lane: 0x0&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  3 Errors (t= 3) =        MAX &#13;&#10;    FEC Frames with >  4 Errors (t= 4) =        MAX &#13;&#10;    FEC Frames with >  5 Errors (t= 5) =        MAX &#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 0 ! >>&#13;&#10;</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY FECStat COUnters sfi">PHY FECStat COUnters sfi</a></h5>
        <textarea cols='180' rows='1' >This command is only available when counter thread is enabled! </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY FECStat COUnters 1">PHY FECStat COUnters 1</a></h5>
        <textarea cols='180' rows='1' >This command is only available when counter thread is enabled! </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY FECStat BER sfi">PHY FECStat BER sfi</a></h5>
        <textarea cols='180' rows='1' >This command is only available when counter thread is enabled! </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY FECStat BER 1">PHY FECStat BER 1</a></h5>
        <textarea cols='180' rows='1' >This command is only available when counter thread is enabled! </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat START 1 interval=30">PHY PRBSStat START 1 interval=30</a></h5>
        <textarea cols='180' rows='1' >PRBSStat thread started...</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat START 1">PHY PRBSStat START 1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat START">PHY PRBSStat START</a></h5>
        <textarea cols='180' rows='8' >PRBSStat interval=1s&#13;&#10;========================&#13;&#10;| PRBSStat Ports       |&#13;&#10;========================&#13;&#10;| Port | Lanes |&#13;&#10;========================&#13;&#10;| eth1 | 0     |&#13;&#10;========================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat STOP">PHY PRBSStat STOP</a></h5>
        <textarea cols='180' rows='2' >PRBSStat stopping thread.&#13;&#10;[PRBSStat]PRBSStat thread exiting...</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat COUnters">PHY PRBSStat COUnters</a></h5>
        <textarea cols='180' rows='1' >PRBSStat: not running</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat BER">PHY PRBSStat BER</a></h5>
        <textarea cols='180' rows='1' >PRBSStat: not running</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat CLear">PHY PRBSStat CLear</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

    </body>
</html>
