Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Aug 27 12:04:01 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file bmeDriverOverlay_wrapper_timing_summary_routed.rpt -rpx bmeDriverOverlay_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bmeDriverOverlay_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.551        0.000                      0                32062        0.019        0.000                      0                32062        3.750        0.000                       0                 21980  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.551        0.000                      0                32062        0.019        0.000                      0                32062        3.750        0.000                       0                 21980  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[235]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.580ns (7.304%)  route 7.361ns (92.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.650     2.944    bmeDriverOverlay_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y60         FDRE                                         r  bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.896     4.296    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/ap_rst_n
    SLICE_X40Y69         LUT1 (Prop_lut1_I0_O)        0.124     4.420 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=1077, routed)        6.466    10.885    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U_n_9
    SLICE_X57Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[235]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.711    12.890    bmeDriverOverlay_i/bmeDriver_0/inst/ap_clk
    SLICE_X57Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[235]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X57Y143        FDRE (Setup_fdre_C_R)       -0.429    12.436    bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[235]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[236]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.580ns (7.304%)  route 7.361ns (92.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.650     2.944    bmeDriverOverlay_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y60         FDRE                                         r  bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.896     4.296    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/ap_rst_n
    SLICE_X40Y69         LUT1 (Prop_lut1_I0_O)        0.124     4.420 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=1077, routed)        6.466    10.885    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U_n_9
    SLICE_X57Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[236]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.711    12.890    bmeDriverOverlay_i/bmeDriver_0/inst/ap_clk
    SLICE_X57Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[236]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X57Y143        FDRE (Setup_fdre_C_R)       -0.429    12.436    bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[236]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[237]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.580ns (7.304%)  route 7.361ns (92.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.650     2.944    bmeDriverOverlay_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y60         FDRE                                         r  bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.896     4.296    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/ap_rst_n
    SLICE_X40Y69         LUT1 (Prop_lut1_I0_O)        0.124     4.420 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=1077, routed)        6.466    10.885    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U_n_9
    SLICE_X57Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[237]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.711    12.890    bmeDriverOverlay_i/bmeDriver_0/inst/ap_clk
    SLICE_X57Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[237]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X57Y143        FDRE (Setup_fdre_C_R)       -0.429    12.436    bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[237]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[238]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.580ns (7.304%)  route 7.361ns (92.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.650     2.944    bmeDriverOverlay_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y60         FDRE                                         r  bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  bmeDriverOverlay_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.896     4.296    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/ap_rst_n
    SLICE_X40Y69         LUT1 (Prop_lut1_I0_O)        0.124     4.420 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=1077, routed)        6.466    10.885    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U_n_9
    SLICE_X57Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[238]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.711    12.890    bmeDriverOverlay_i/bmeDriver_0/inst/ap_clk
    SLICE_X57Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[238]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X57Y143        FDRE (Setup_fdre_C_R)       -0.429    12.436    bmeDriverOverlay_i/bmeDriver_0/inst/ap_CS_fsm_reg[238]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[27].dividend_tmp_reg[28][63]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].dividend_tmp_reg[29][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 3.405ns (42.165%)  route 4.670ns (57.835%))
  Logic Levels:           19  (CARRY4=17 LUT1=1 LUT2=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.639     2.933    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/ap_clk
    SLICE_X50Y93         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[27].dividend_tmp_reg[28][63]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[27].dividend_tmp_reg[28][63]__0/Q
                         net (fo=3, routed)           2.532     5.983    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[27].dividend_tmp_reg[28][63]__0_n_2
    SLICE_X65Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.107 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp[29][3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.107    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp[29][3]_i_6__0_n_2
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.639 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.639    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][3]_i_2__0_n_2
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.753    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][7]_i_2__0_n_2
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][11]_i_2__0_n_2
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][15]_i_2__0_n_2
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][19]_i_2__0_n_2
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][23]_i_2__0_n_2
    SLICE_X65Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.323    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][27]_i_2__0_n_2
    SLICE_X65Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][31]_i_2__0_n_2
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.551    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][35]_i_2__0_n_2
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][39]_i_2__0_n_2
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.779    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][43]_i_2__0_n_2
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][47]_i_2__0_n_2
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.007    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][51]_i_2__0_n_2
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.121    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][55]_i_2__0_n_2
    SLICE_X65Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.235    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][59]_i_2__0_n_2
    SLICE_X65Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][62]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.349    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][62]_i_3_n_2
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.571 f  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].remd_tmp_reg[29][62]_i_2/O[0]
                         net (fo=64, routed)          2.138    10.709    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/cal_tmp[28]_28[64]
    SLICE_X88Y112        LUT1 (Prop_lut1_I0_O)        0.299    11.008 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].dividend_tmp[29][0]__0_i_1__0/O
                         net (fo=1, routed)           0.000    11.008    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].dividend_tmp[29][0]__0_i_1__0_n_2
    SLICE_X88Y112        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].dividend_tmp_reg[29][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.716    12.895    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/ap_clk
    SLICE_X88Y112        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].dividend_tmp_reg[29][0]__0/C
                         clock pessimism              0.129    13.024    
                         clock uncertainty           -0.154    12.870    
    SLICE_X88Y112        FDRE (Setup_fdre_C_D)        0.029    12.899    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[28].dividend_tmp_reg[29][0]__0
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[25].dividend_tmp_reg[26][63]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].dividend_tmp_reg[27][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 3.424ns (44.245%)  route 4.315ns (55.755%))
  Logic Levels:           19  (CARRY4=17 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.889     3.183    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/ap_clk
    SLICE_X30Y110        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[25].dividend_tmp_reg[26][63]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.518     3.701 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[25].dividend_tmp_reg[26][63]__0/Q
                         net (fo=3, routed)           1.517     5.218    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[25].dividend_tmp_reg[26][63]__0_n_2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.124     5.342 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp[27][3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.342    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp[27][3]_i_6__0_n_2
    SLICE_X32Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.855 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.855    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][3]_i_2__0_n_2
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.972    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][7]_i_2__0_n_2
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.089 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.089    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][11]_i_2__0_n_2
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.206 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.206    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][15]_i_2__0_n_2
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.323 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.323    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][19]_i_2__0_n_2
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.440 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][23]_i_2__0_n_2
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.557 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][27]_i_2__0_n_2
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.674    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][31]_i_2__0_n_2
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.791    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][35]_i_2__0_n_2
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][39]_i_2__0_n_2
    SLICE_X32Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][43]_i_2__0_n_2
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][47]_i_2__0_n_2
    SLICE_X32Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.259    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][51]_i_2__0_n_2
    SLICE_X32Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.376    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][55]_i_2__0_n_2
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.493    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][59]_i_2__0_n_2
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][62]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.610    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][62]_i_3_n_2
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.829 f  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].remd_tmp_reg[27][62]_i_2/O[0]
                         net (fo=64, routed)          2.797    10.627    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/cal_tmp[26]_26[64]
    SLICE_X89Y116        LUT1 (Prop_lut1_I0_O)        0.295    10.922 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].dividend_tmp[27][0]__0_i_1__0/O
                         net (fo=1, routed)           0.000    10.922    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].dividend_tmp[27][0]__0_i_1__0_n_2
    SLICE_X89Y116        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].dividend_tmp_reg[27][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.713    12.892    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/ap_clk
    SLICE_X89Y116        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].dividend_tmp_reg[27][0]__0/C
                         clock pessimism              0.147    13.039    
                         clock uncertainty           -0.154    12.885    
    SLICE_X89Y116        FDRE (Setup_fdre_C_D)        0.031    12.916    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[26].dividend_tmp_reg[27][0]__0
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[24].dividend_tmp_reg[25][62]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp_reg[26][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 3.389ns (43.221%)  route 4.452ns (56.779%))
  Logic Levels:           18  (CARRY4=16 LUT1=1 LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 12.953 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.903     3.197    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/ap_clk
    SLICE_X58Y108        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[24].dividend_tmp_reg[25][62]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[24].dividend_tmp_reg[25][62]__0/Q
                         net (fo=3, routed)           1.675     5.390    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[24].dividend_tmp_reg[25][62]__0_n_2
    SLICE_X27Y113        LUT2 (Prop_lut2_I0_O)        0.124     5.514 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp[26][3]_i_6/O
                         net (fo=1, routed)           0.000     5.514    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp[26][3]_i_6_n_2
    SLICE_X27Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.046 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.046    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][3]_i_2_n_2
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.160 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][7]_i_2_n_2
    SLICE_X27Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.274 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.274    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][11]_i_2_n_2
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][15]_i_2_n_2
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.502    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][19]_i_2_n_2
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.616    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][23]_i_2_n_2
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.730    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][27]_i_2_n_2
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.844    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][31]_i_2_n_2
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.958    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][35]_i_2_n_2
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][39]_i_2_n_2
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.186    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][43]_i_2_n_2
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][47]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.309    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][47]_i_2_n_2
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.423    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][51]_i_2_n_2
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.537 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.537    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][55]_i_2_n_2
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.651 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.651    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][59]_i_2_n_2
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.964 f  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].remd_tmp_reg[26][61]_i_2/O[3]
                         net (fo=63, routed)          2.768    10.732    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/cal_tmp[25]_25[63]
    SLICE_X90Y113        LUT1 (Prop_lut1_I0_O)        0.306    11.038 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp[26][0]__0_i_1/O
                         net (fo=1, routed)           0.000    11.038    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp[26][0]__0_i_1_n_2
    SLICE_X90Y113        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp_reg[26][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.774    12.953    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/ap_clk
    SLICE_X90Y113        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp_reg[26][0]__0/C
                         clock pessimism              0.247    13.200    
                         clock uncertainty           -0.154    13.046    
    SLICE_X90Y113        FDRE (Setup_fdre_C_D)        0.077    13.123    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp_reg[26][0]__0
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[33].dividend_tmp_reg[34][63]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].dividend_tmp_reg[35][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 3.556ns (45.821%)  route 4.205ns (54.179%))
  Logic Levels:           19  (CARRY4=17 LUT1=1 LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 12.946 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.896     3.190    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/ap_clk
    SLICE_X82Y127        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[33].dividend_tmp_reg[34][63]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.478     3.668 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[33].dividend_tmp_reg[34][63]__0/Q
                         net (fo=3, routed)           1.742     5.410    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[33].dividend_tmp_reg[34][63]__0_n_2
    SLICE_X100Y133       LUT2 (Prop_lut2_I0_O)        0.296     5.706 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp[35][3]_i_6__0/O
                         net (fo=1, routed)           0.000     5.706    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp[35][3]_i_6__0_n_2
    SLICE_X100Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.219 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.219    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][3]_i_2__0_n_2
    SLICE_X100Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.336    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][7]_i_2__0_n_2
    SLICE_X100Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.453    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][11]_i_2__0_n_2
    SLICE_X100Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.570    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][15]_i_2__0_n_2
    SLICE_X100Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.687 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.687    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][19]_i_2__0_n_2
    SLICE_X100Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.804 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][23]_i_2__0_n_2
    SLICE_X100Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.921    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][27]_i_2__0_n_2
    SLICE_X100Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.038    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][31]_i_2__0_n_2
    SLICE_X100Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][35]_i_2__0_n_2
    SLICE_X100Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.272    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][39]_i_2__0_n_2
    SLICE_X100Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][43]_i_2__0_n_2
    SLICE_X100Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][47]_i_2__0_n_2
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.623    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][51]_i_2__0_n_2
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.740    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][55]_i_2__0_n_2
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.857    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][59]_i_2__0_n_2
    SLICE_X100Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][62]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.974    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][62]_i_3_n_2
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.193 f  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].remd_tmp_reg[35][62]_i_2/O[0]
                         net (fo=64, routed)          2.462    10.656    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/cal_tmp[34]_34[64]
    SLICE_X91Y121        LUT1 (Prop_lut1_I0_O)        0.295    10.951 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].dividend_tmp[35][0]__0_i_1__0/O
                         net (fo=1, routed)           0.000    10.951    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].dividend_tmp[35][0]__0_i_1__0_n_2
    SLICE_X91Y121        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].dividend_tmp_reg[35][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.767    12.946    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/ap_clk
    SLICE_X91Y121        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].dividend_tmp_reg[35][0]__0/C
                         clock pessimism              0.247    13.193    
                         clock uncertainty           -0.154    13.039    
    SLICE_X91Y121        FDRE (Setup_fdre_C_D)        0.031    13.070    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[34].dividend_tmp_reg[35][0]__0
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp_reg[27][62]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].dividend_tmp_reg[28][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 3.389ns (43.238%)  route 4.449ns (56.762%))
  Logic Levels:           18  (CARRY4=16 LUT1=1 LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.639     2.933    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/ap_clk
    SLICE_X50Y93         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp_reg[27][62]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp_reg[27][62]__0/Q
                         net (fo=3, routed)           2.179     5.630    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp_reg[27][62]__0_n_2
    SLICE_X47Y130        LUT2 (Prop_lut2_I0_O)        0.124     5.754 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp[28][3]_i_6/O
                         net (fo=1, routed)           0.000     5.754    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp[28][3]_i_6_n_2
    SLICE_X47Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.286 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][3]_i_2_n_2
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.400 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.400    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][7]_i_2_n_2
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.514 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.514    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][11]_i_2_n_2
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.628 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][15]_i_2_n_2
    SLICE_X47Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.742 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.742    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][19]_i_2_n_2
    SLICE_X47Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.856 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.856    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][23]_i_2_n_2
    SLICE_X47Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.970    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][27]_i_2_n_2
    SLICE_X47Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][31]_i_2_n_2
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][35]_i_2_n_2
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][39]_i_2_n_2
    SLICE_X47Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.426    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][43]_i_2_n_2
    SLICE_X47Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][47]_i_2_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.654    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][51]_i_2_n_2
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][55]_i_2_n_2
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.882    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][59]_i_2_n_2
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.195 f  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].remd_tmp_reg[28][61]_i_2/O[3]
                         net (fo=63, routed)          2.270    10.465    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/cal_tmp[27]_27[63]
    SLICE_X88Y122        LUT1 (Prop_lut1_I0_O)        0.306    10.771 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].dividend_tmp[28][0]__0_i_1/O
                         net (fo=1, routed)           0.000    10.771    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].dividend_tmp[28][0]__0_i_1_n_2
    SLICE_X88Y122        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].dividend_tmp_reg[28][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.706    12.885    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/ap_clk
    SLICE_X88Y122        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].dividend_tmp_reg[28][0]__0/C
                         clock pessimism              0.129    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X88Y122        FDRE (Setup_fdre_C_D)        0.031    12.891    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[27].dividend_tmp_reg[28][0]__0
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp_reg[26][62]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp_reg[27][0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 3.389ns (43.306%)  route 4.437ns (56.694%))
  Logic Levels:           18  (CARRY4=16 LUT1=1 LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.639     2.933    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/ap_clk
    SLICE_X50Y93         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp_reg[26][62]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp_reg[26][62]__0/Q
                         net (fo=3, routed)           2.096     5.547    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[25].dividend_tmp_reg[26][62]__0_n_2
    SLICE_X33Y122        LUT2 (Prop_lut2_I0_O)        0.124     5.671 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp[27][3]_i_6/O
                         net (fo=1, routed)           0.000     5.671    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp[27][3]_i_6_n_2
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.203 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.203    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][3]_i_2_n_2
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][7]_i_2_n_2
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.440    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][11]_i_2_n_2
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.554 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.554    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][15]_i_2_n_2
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.668 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.668    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][19]_i_2_n_2
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.782    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][23]_i_2_n_2
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.896    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][27]_i_2_n_2
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.010    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][31]_i_2_n_2
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][35]_i_2_n_2
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.238    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][39]_i_2_n_2
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.352    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][43]_i_2_n_2
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.466    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][47]_i_2_n_2
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.580    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][51]_i_2_n_2
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.694    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][55]_i_2_n_2
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.808    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][59]_i_2_n_2
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 f  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].remd_tmp_reg[27][61]_i_2/O[3]
                         net (fo=63, routed)          2.332    10.453    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/cal_tmp[26]_26[63]
    SLICE_X88Y122        LUT1 (Prop_lut1_I0_O)        0.306    10.759 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp[27][0]__0_i_1/O
                         net (fo=1, routed)           0.000    10.759    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp[27][0]__0_i_1_n_2
    SLICE_X88Y122        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp_reg[27][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       1.706    12.885    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/ap_clk
    SLICE_X88Y122        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp_reg[27][0]__0/C
                         clock pessimism              0.129    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X88Y122        FDRE (Setup_fdre_C_D)        0.029    12.889    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[26].dividend_tmp_reg[27][0]__0
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  2.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_52sibs_U6/bmeDriver_mul_52sibs_Mul6S_0_U/buff3_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/tmp_31_reg_2195_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.617%)  route 0.167ns (50.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.614     0.950    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_52sibs_U6/bmeDriver_mul_52sibs_Mul6S_0_U/ap_clk
    SLICE_X94Y49         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_52sibs_U6/bmeDriver_mul_52sibs_Mul6S_0_U/buff3_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y49         FDRE (Prop_fdre_C_Q)         0.164     1.114 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_52sibs_U6/bmeDriver_mul_52sibs_Mul6S_0_U/buff3_reg[45]/Q
                         net (fo=1, routed)           0.167     1.280    bmeDriverOverlay_i/bmeDriver_0/inst/buff3[45]
    SLICE_X95Y50         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/tmp_31_reg_2195_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.878     1.244    bmeDriverOverlay_i/bmeDriver_0/inst/ap_clk
    SLICE_X95Y50         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/tmp_31_reg_2195_reg[34]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDRE (Hold_fdre_C_D)         0.047     1.261    bmeDriverOverlay_i/bmeDriver_0/inst/tmp_31_reg_2195_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.494%)  route 0.254ns (66.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.574     0.910    bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y98         FDRE                                         r  bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.254     1.292    bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][30]
    SLICE_X30Y102        FDRE                                         r  bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.931     1.297    bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y102        FDRE                                         r  bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.005     1.267    bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[20].remd_tmp_reg[21][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[21].remd_tmp_reg[22][55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.881%)  route 0.210ns (50.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.634     0.970    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/ap_clk
    SLICE_X50Y144        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[20].remd_tmp_reg[21][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[20].remd_tmp_reg[21][54]/Q
                         net (fo=3, routed)           0.210     1.344    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[20].remd_tmp_reg[21]__0__0[54]
    SLICE_X46Y143        LUT3 (Prop_lut3_I0_O)        0.045     1.389 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[21].remd_tmp[22][55]_i_1__0/O
                         net (fo=1, routed)           0.000     1.389    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[21].remd_tmp[22][55]_i_1__0_n_2
    SLICE_X46Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[21].remd_tmp_reg[22][55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.910     1.276    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/ap_clk
    SLICE_X46Y143        FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[21].remd_tmp_reg[22][55]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X46Y143        FDRE (Hold_fdre_C_D)         0.121     1.358    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[21].remd_tmp_reg[22][55]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.574     0.910    bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.167    bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y99         SRL16E                                       r  bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.845     1.211    bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.264     0.947    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.130    bmeDriverOverlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.582%)  route 0.205ns (52.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.548     0.884    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/ap_clk
    SLICE_X45Y69         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[25]/Q
                         net (fo=2, routed)           0.205     1.230    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[31][25]
    SLICE_X51Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.275 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.275    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p1[25]_i_1_n_2
    SLICE_X51Y65         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.814     1.180    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[25]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.092     1.237    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/tmp_51_reg_2339_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[6].dividend_tmp_reg[7][62]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.573     0.909    bmeDriverOverlay_i/bmeDriver_0/inst/ap_clk
    SLICE_X59Y86         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/tmp_51_reg_2339_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  bmeDriverOverlay_i/bmeDriver_0/inst/tmp_51_reg_2339_reg[55]/Q
                         net (fo=1, routed)           0.120     1.170    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/Q[55]
    SLICE_X54Y86         SRL16E                                       r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[6].dividend_tmp_reg[7][62]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.840     1.206    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/ap_clk
    SLICE_X54Y86         SRL16E                                       r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[6].dividend_tmp_reg[7][62]_srl9/CLK
                         clock pessimism             -0.264     0.942    
    SLICE_X54Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.125    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_64sc4_U16/bmeDriver_udiv_64sc4_div_U/bmeDriver_udiv_64sc4_div_u_0/loop[6].dividend_tmp_reg[7][62]_srl9
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/pressure_reg_2301_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[29].dividend_tmp_reg[30][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.575     0.911    bmeDriverOverlay_i/bmeDriver_0/inst/ap_clk
    SLICE_X88Y69         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/pressure_reg_2301_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  bmeDriverOverlay_i/bmeDriver_0/inst/pressure_reg_2301_reg[0]/Q
                         net (fo=1, routed)           0.104     1.155    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/pressure_reg_2301[0]
    SLICE_X86Y68         SRLC32E                                      r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[29].dividend_tmp_reg[30][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.844     1.210    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/ap_clk
    SLICE_X86Y68         SRLC32E                                      r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[29].dividend_tmp_reg[30][30]_srl32/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X86Y68         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_udiv_63rcU_U15/bmeDriver_udiv_63rcU_div_U/bmeDriver_udiv_63rcU_div_u_0/loop[29].dividend_tmp_reg[30][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/tmp_31_reg_2195_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_13nmb6_U10/bmeDriver_mul_13nmb6_Mul6S_2_U/b_reg0_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.436%)  route 0.197ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.608     0.944    bmeDriverOverlay_i/bmeDriver_0/inst/ap_clk
    SLICE_X95Y50         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/tmp_31_reg_2195_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y50         FDRE (Prop_fdre_C_Q)         0.128     1.072 r  bmeDriverOverlay_i/bmeDriver_0/inst/tmp_31_reg_2195_reg[39]/Q
                         net (fo=2, routed)           0.197     1.268    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_13nmb6_U10/bmeDriver_mul_13nmb6_Mul6S_2_U/in0[37]
    SLICE_X94Y49         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_13nmb6_U10/bmeDriver_mul_13nmb6_Mul6S_2_U/b_reg0_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.884     1.250    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_13nmb6_U10/bmeDriver_mul_13nmb6_Mul6S_2_U/ap_clk
    SLICE_X94Y49         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_13nmb6_U10/bmeDriver_mul_13nmb6_Mul6S_2_U/b_reg0_reg[37]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X94Y49         FDRE (Hold_fdre_C_D)         0.000     1.220    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_13nmb6_U10/bmeDriver_mul_13nmb6_Mul6S_2_U/b_reg0_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.277%)  route 0.227ns (61.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.548     0.884    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/ap_clk
    SLICE_X45Y69         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[27]/Q
                         net (fo=2, routed)           0.227     1.252    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[31][27]
    SLICE_X50Y68         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.811     1.177    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X50Y68         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.060     1.202    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.357%)  route 0.247ns (63.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.546     0.882    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/ap_clk
    SLICE_X44Y72         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[17]/Q
                         net (fo=2, routed)           0.247     1.269    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[31][17]
    SLICE_X50Y67         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeDriverOverlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21983, routed)       0.812     1.178    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X50Y67         FDRE                                         r  bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.076     1.219    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bmeDriverOverlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26    bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bmeDriverOverlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y50     bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_14nvdy_U19/bmeDriver_mul_14nvdy_MulnS_8_U/buff3_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y27     bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_17nocq_U12/bmeDriver_mul_17nocq_MulnS_5_U/buff4_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y24     bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_29sfYi_U3/bmeDriver_mul_29sfYi_MulnS_0_U/buff2_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y35     bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_32nyd2_U22/bmeDriver_mul_32nyd2_MulnS_9_U/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y12     bmeDriverOverlay_i/bmeDriver_0/inst/bmeDriver_mul_52sibs_U6/bmeDriver_mul_52sibs_Mul6S_0_U/buff0_reg__0/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93    bmeDriverOverlay_i/bmeDriver_0/inst/basepointData_U/bmeDriver_basepoibkb_ram_U/ram_reg_0_15_21_21/SP/CLK



