# RiSC-16
RIdiculously Simple Computer Implementation in Verilog HDL

Read the report file for more information.
