
NodeN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a93c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000092c  0800aa00  0800aa00  0001aa00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b32c  0800b32c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b32c  0800b32c  0001b32c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b334  0800b334  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b334  0800b334  0001b334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b338  0800b338  0001b338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800b33c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  200001f4  0800b530  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000052c  0800b530  0002052c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e419  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b0a  00000000  00000000  0003e635  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000c8fc  00000000  00000000  0004313f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001150  00000000  00000000  0004fa40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001408  00000000  00000000  00050b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016b76  00000000  00000000  00051f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cf54  00000000  00000000  00068b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007dd40  00000000  00000000  00085a62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001037a2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000046f8  00000000  00000000  001037f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f4 	.word	0x200001f4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a9e4 	.word	0x0800a9e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f8 	.word	0x200001f8
 8000104:	0800a9e4 	.word	0x0800a9e4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	1c10      	adds	r0, r2, #0
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	1c19      	adds	r1, r3, #0
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 ff3d 	bl	80022bc <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fe87 	bl	8002160 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 ff2f 	bl	80022bc <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 ff25 	bl	80022bc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fea9 	bl	80021d8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fe9f 	bl	80021d8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	1c08      	adds	r0, r1, #0
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fc7b 	bl	8000dac <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fbff 	bl	8000cc4 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fc6d 	bl	8000dac <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fc63 	bl	8000dac <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fc0d 	bl	8000d14 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc03 	bl	8000d14 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	1c08      	adds	r0, r1, #0
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	; (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f846 	bl	80005dc <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	0415      	lsls	r5, r2, #16
 8000560:	0c2d      	lsrs	r5, r5, #16
 8000562:	000f      	movs	r7, r1
 8000564:	0001      	movs	r1, r0
 8000566:	002e      	movs	r6, r5
 8000568:	46c6      	mov	lr, r8
 800056a:	4684      	mov	ip, r0
 800056c:	0400      	lsls	r0, r0, #16
 800056e:	0c14      	lsrs	r4, r2, #16
 8000570:	0c00      	lsrs	r0, r0, #16
 8000572:	0c09      	lsrs	r1, r1, #16
 8000574:	4346      	muls	r6, r0
 8000576:	434d      	muls	r5, r1
 8000578:	4360      	muls	r0, r4
 800057a:	4361      	muls	r1, r4
 800057c:	1940      	adds	r0, r0, r5
 800057e:	0c34      	lsrs	r4, r6, #16
 8000580:	1824      	adds	r4, r4, r0
 8000582:	b500      	push	{lr}
 8000584:	42a5      	cmp	r5, r4
 8000586:	d903      	bls.n	8000590 <__aeabi_lmul+0x34>
 8000588:	2080      	movs	r0, #128	; 0x80
 800058a:	0240      	lsls	r0, r0, #9
 800058c:	4680      	mov	r8, r0
 800058e:	4441      	add	r1, r8
 8000590:	0c25      	lsrs	r5, r4, #16
 8000592:	186d      	adds	r5, r5, r1
 8000594:	4661      	mov	r1, ip
 8000596:	4359      	muls	r1, r3
 8000598:	437a      	muls	r2, r7
 800059a:	0430      	lsls	r0, r6, #16
 800059c:	1949      	adds	r1, r1, r5
 800059e:	0424      	lsls	r4, r4, #16
 80005a0:	0c00      	lsrs	r0, r0, #16
 80005a2:	1820      	adds	r0, r4, r0
 80005a4:	1889      	adds	r1, r1, r2
 80005a6:	bc80      	pop	{r7}
 80005a8:	46b8      	mov	r8, r7
 80005aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080005ac <__aeabi_f2uiz>:
 80005ac:	219e      	movs	r1, #158	; 0x9e
 80005ae:	b510      	push	{r4, lr}
 80005b0:	05c9      	lsls	r1, r1, #23
 80005b2:	1c04      	adds	r4, r0, #0
 80005b4:	f7ff ffa8 	bl	8000508 <__aeabi_fcmpge>
 80005b8:	2800      	cmp	r0, #0
 80005ba:	d103      	bne.n	80005c4 <__aeabi_f2uiz+0x18>
 80005bc:	1c20      	adds	r0, r4, #0
 80005be:	f000 ff21 	bl	8001404 <__aeabi_f2iz>
 80005c2:	bd10      	pop	{r4, pc}
 80005c4:	219e      	movs	r1, #158	; 0x9e
 80005c6:	1c20      	adds	r0, r4, #0
 80005c8:	05c9      	lsls	r1, r1, #23
 80005ca:	f000 fd53 	bl	8001074 <__aeabi_fsub>
 80005ce:	f000 ff19 	bl	8001404 <__aeabi_f2iz>
 80005d2:	2380      	movs	r3, #128	; 0x80
 80005d4:	061b      	lsls	r3, r3, #24
 80005d6:	469c      	mov	ip, r3
 80005d8:	4460      	add	r0, ip
 80005da:	e7f2      	b.n	80005c2 <__aeabi_f2uiz+0x16>

080005dc <__udivmoddi4>:
 80005dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005de:	4657      	mov	r7, sl
 80005e0:	464e      	mov	r6, r9
 80005e2:	4645      	mov	r5, r8
 80005e4:	46de      	mov	lr, fp
 80005e6:	b5e0      	push	{r5, r6, r7, lr}
 80005e8:	0004      	movs	r4, r0
 80005ea:	000d      	movs	r5, r1
 80005ec:	4692      	mov	sl, r2
 80005ee:	4699      	mov	r9, r3
 80005f0:	b083      	sub	sp, #12
 80005f2:	428b      	cmp	r3, r1
 80005f4:	d830      	bhi.n	8000658 <__udivmoddi4+0x7c>
 80005f6:	d02d      	beq.n	8000654 <__udivmoddi4+0x78>
 80005f8:	4649      	mov	r1, r9
 80005fa:	4650      	mov	r0, sl
 80005fc:	f002 fe64 	bl	80032c8 <__clzdi2>
 8000600:	0029      	movs	r1, r5
 8000602:	0006      	movs	r6, r0
 8000604:	0020      	movs	r0, r4
 8000606:	f002 fe5f 	bl	80032c8 <__clzdi2>
 800060a:	1a33      	subs	r3, r6, r0
 800060c:	4698      	mov	r8, r3
 800060e:	3b20      	subs	r3, #32
 8000610:	469b      	mov	fp, r3
 8000612:	d433      	bmi.n	800067c <__udivmoddi4+0xa0>
 8000614:	465a      	mov	r2, fp
 8000616:	4653      	mov	r3, sl
 8000618:	4093      	lsls	r3, r2
 800061a:	4642      	mov	r2, r8
 800061c:	001f      	movs	r7, r3
 800061e:	4653      	mov	r3, sl
 8000620:	4093      	lsls	r3, r2
 8000622:	001e      	movs	r6, r3
 8000624:	42af      	cmp	r7, r5
 8000626:	d83a      	bhi.n	800069e <__udivmoddi4+0xc2>
 8000628:	42af      	cmp	r7, r5
 800062a:	d100      	bne.n	800062e <__udivmoddi4+0x52>
 800062c:	e078      	b.n	8000720 <__udivmoddi4+0x144>
 800062e:	465b      	mov	r3, fp
 8000630:	1ba4      	subs	r4, r4, r6
 8000632:	41bd      	sbcs	r5, r7
 8000634:	2b00      	cmp	r3, #0
 8000636:	da00      	bge.n	800063a <__udivmoddi4+0x5e>
 8000638:	e075      	b.n	8000726 <__udivmoddi4+0x14a>
 800063a:	2200      	movs	r2, #0
 800063c:	2300      	movs	r3, #0
 800063e:	9200      	str	r2, [sp, #0]
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	2301      	movs	r3, #1
 8000644:	465a      	mov	r2, fp
 8000646:	4093      	lsls	r3, r2
 8000648:	9301      	str	r3, [sp, #4]
 800064a:	2301      	movs	r3, #1
 800064c:	4642      	mov	r2, r8
 800064e:	4093      	lsls	r3, r2
 8000650:	9300      	str	r3, [sp, #0]
 8000652:	e028      	b.n	80006a6 <__udivmoddi4+0xca>
 8000654:	4282      	cmp	r2, r0
 8000656:	d9cf      	bls.n	80005f8 <__udivmoddi4+0x1c>
 8000658:	2200      	movs	r2, #0
 800065a:	2300      	movs	r3, #0
 800065c:	9200      	str	r2, [sp, #0]
 800065e:	9301      	str	r3, [sp, #4]
 8000660:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <__udivmoddi4+0x8e>
 8000666:	601c      	str	r4, [r3, #0]
 8000668:	605d      	str	r5, [r3, #4]
 800066a:	9800      	ldr	r0, [sp, #0]
 800066c:	9901      	ldr	r1, [sp, #4]
 800066e:	b003      	add	sp, #12
 8000670:	bcf0      	pop	{r4, r5, r6, r7}
 8000672:	46bb      	mov	fp, r7
 8000674:	46b2      	mov	sl, r6
 8000676:	46a9      	mov	r9, r5
 8000678:	46a0      	mov	r8, r4
 800067a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800067c:	4642      	mov	r2, r8
 800067e:	2320      	movs	r3, #32
 8000680:	1a9b      	subs	r3, r3, r2
 8000682:	4652      	mov	r2, sl
 8000684:	40da      	lsrs	r2, r3
 8000686:	4641      	mov	r1, r8
 8000688:	0013      	movs	r3, r2
 800068a:	464a      	mov	r2, r9
 800068c:	408a      	lsls	r2, r1
 800068e:	0017      	movs	r7, r2
 8000690:	4642      	mov	r2, r8
 8000692:	431f      	orrs	r7, r3
 8000694:	4653      	mov	r3, sl
 8000696:	4093      	lsls	r3, r2
 8000698:	001e      	movs	r6, r3
 800069a:	42af      	cmp	r7, r5
 800069c:	d9c4      	bls.n	8000628 <__udivmoddi4+0x4c>
 800069e:	2200      	movs	r2, #0
 80006a0:	2300      	movs	r3, #0
 80006a2:	9200      	str	r2, [sp, #0]
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	4643      	mov	r3, r8
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d0d9      	beq.n	8000660 <__udivmoddi4+0x84>
 80006ac:	07fb      	lsls	r3, r7, #31
 80006ae:	0872      	lsrs	r2, r6, #1
 80006b0:	431a      	orrs	r2, r3
 80006b2:	4646      	mov	r6, r8
 80006b4:	087b      	lsrs	r3, r7, #1
 80006b6:	e00e      	b.n	80006d6 <__udivmoddi4+0xfa>
 80006b8:	42ab      	cmp	r3, r5
 80006ba:	d101      	bne.n	80006c0 <__udivmoddi4+0xe4>
 80006bc:	42a2      	cmp	r2, r4
 80006be:	d80c      	bhi.n	80006da <__udivmoddi4+0xfe>
 80006c0:	1aa4      	subs	r4, r4, r2
 80006c2:	419d      	sbcs	r5, r3
 80006c4:	2001      	movs	r0, #1
 80006c6:	1924      	adds	r4, r4, r4
 80006c8:	416d      	adcs	r5, r5
 80006ca:	2100      	movs	r1, #0
 80006cc:	3e01      	subs	r6, #1
 80006ce:	1824      	adds	r4, r4, r0
 80006d0:	414d      	adcs	r5, r1
 80006d2:	2e00      	cmp	r6, #0
 80006d4:	d006      	beq.n	80006e4 <__udivmoddi4+0x108>
 80006d6:	42ab      	cmp	r3, r5
 80006d8:	d9ee      	bls.n	80006b8 <__udivmoddi4+0xdc>
 80006da:	3e01      	subs	r6, #1
 80006dc:	1924      	adds	r4, r4, r4
 80006de:	416d      	adcs	r5, r5
 80006e0:	2e00      	cmp	r6, #0
 80006e2:	d1f8      	bne.n	80006d6 <__udivmoddi4+0xfa>
 80006e4:	9800      	ldr	r0, [sp, #0]
 80006e6:	9901      	ldr	r1, [sp, #4]
 80006e8:	465b      	mov	r3, fp
 80006ea:	1900      	adds	r0, r0, r4
 80006ec:	4169      	adcs	r1, r5
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	db24      	blt.n	800073c <__udivmoddi4+0x160>
 80006f2:	002b      	movs	r3, r5
 80006f4:	465a      	mov	r2, fp
 80006f6:	4644      	mov	r4, r8
 80006f8:	40d3      	lsrs	r3, r2
 80006fa:	002a      	movs	r2, r5
 80006fc:	40e2      	lsrs	r2, r4
 80006fe:	001c      	movs	r4, r3
 8000700:	465b      	mov	r3, fp
 8000702:	0015      	movs	r5, r2
 8000704:	2b00      	cmp	r3, #0
 8000706:	db2a      	blt.n	800075e <__udivmoddi4+0x182>
 8000708:	0026      	movs	r6, r4
 800070a:	409e      	lsls	r6, r3
 800070c:	0033      	movs	r3, r6
 800070e:	0026      	movs	r6, r4
 8000710:	4647      	mov	r7, r8
 8000712:	40be      	lsls	r6, r7
 8000714:	0032      	movs	r2, r6
 8000716:	1a80      	subs	r0, r0, r2
 8000718:	4199      	sbcs	r1, r3
 800071a:	9000      	str	r0, [sp, #0]
 800071c:	9101      	str	r1, [sp, #4]
 800071e:	e79f      	b.n	8000660 <__udivmoddi4+0x84>
 8000720:	42a3      	cmp	r3, r4
 8000722:	d8bc      	bhi.n	800069e <__udivmoddi4+0xc2>
 8000724:	e783      	b.n	800062e <__udivmoddi4+0x52>
 8000726:	4642      	mov	r2, r8
 8000728:	2320      	movs	r3, #32
 800072a:	2100      	movs	r1, #0
 800072c:	1a9b      	subs	r3, r3, r2
 800072e:	2200      	movs	r2, #0
 8000730:	9100      	str	r1, [sp, #0]
 8000732:	9201      	str	r2, [sp, #4]
 8000734:	2201      	movs	r2, #1
 8000736:	40da      	lsrs	r2, r3
 8000738:	9201      	str	r2, [sp, #4]
 800073a:	e786      	b.n	800064a <__udivmoddi4+0x6e>
 800073c:	4642      	mov	r2, r8
 800073e:	2320      	movs	r3, #32
 8000740:	1a9b      	subs	r3, r3, r2
 8000742:	002a      	movs	r2, r5
 8000744:	4646      	mov	r6, r8
 8000746:	409a      	lsls	r2, r3
 8000748:	0023      	movs	r3, r4
 800074a:	40f3      	lsrs	r3, r6
 800074c:	4644      	mov	r4, r8
 800074e:	4313      	orrs	r3, r2
 8000750:	002a      	movs	r2, r5
 8000752:	40e2      	lsrs	r2, r4
 8000754:	001c      	movs	r4, r3
 8000756:	465b      	mov	r3, fp
 8000758:	0015      	movs	r5, r2
 800075a:	2b00      	cmp	r3, #0
 800075c:	dad4      	bge.n	8000708 <__udivmoddi4+0x12c>
 800075e:	4642      	mov	r2, r8
 8000760:	002f      	movs	r7, r5
 8000762:	2320      	movs	r3, #32
 8000764:	0026      	movs	r6, r4
 8000766:	4097      	lsls	r7, r2
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	40de      	lsrs	r6, r3
 800076c:	003b      	movs	r3, r7
 800076e:	4333      	orrs	r3, r6
 8000770:	e7cd      	b.n	800070e <__udivmoddi4+0x132>
 8000772:	46c0      	nop			; (mov r8, r8)

08000774 <__aeabi_fadd>:
 8000774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000776:	4646      	mov	r6, r8
 8000778:	46d6      	mov	lr, sl
 800077a:	464f      	mov	r7, r9
 800077c:	024d      	lsls	r5, r1, #9
 800077e:	0242      	lsls	r2, r0, #9
 8000780:	b5c0      	push	{r6, r7, lr}
 8000782:	0a52      	lsrs	r2, r2, #9
 8000784:	0a6e      	lsrs	r6, r5, #9
 8000786:	0047      	lsls	r7, r0, #1
 8000788:	46b0      	mov	r8, r6
 800078a:	0e3f      	lsrs	r7, r7, #24
 800078c:	004e      	lsls	r6, r1, #1
 800078e:	0fc4      	lsrs	r4, r0, #31
 8000790:	00d0      	lsls	r0, r2, #3
 8000792:	4694      	mov	ip, r2
 8000794:	003b      	movs	r3, r7
 8000796:	4682      	mov	sl, r0
 8000798:	0e36      	lsrs	r6, r6, #24
 800079a:	0fc9      	lsrs	r1, r1, #31
 800079c:	09ad      	lsrs	r5, r5, #6
 800079e:	428c      	cmp	r4, r1
 80007a0:	d06d      	beq.n	800087e <__aeabi_fadd+0x10a>
 80007a2:	1bb8      	subs	r0, r7, r6
 80007a4:	4681      	mov	r9, r0
 80007a6:	2800      	cmp	r0, #0
 80007a8:	dd4d      	ble.n	8000846 <__aeabi_fadd+0xd2>
 80007aa:	2e00      	cmp	r6, #0
 80007ac:	d100      	bne.n	80007b0 <__aeabi_fadd+0x3c>
 80007ae:	e088      	b.n	80008c2 <__aeabi_fadd+0x14e>
 80007b0:	2fff      	cmp	r7, #255	; 0xff
 80007b2:	d05a      	beq.n	800086a <__aeabi_fadd+0xf6>
 80007b4:	2380      	movs	r3, #128	; 0x80
 80007b6:	04db      	lsls	r3, r3, #19
 80007b8:	431d      	orrs	r5, r3
 80007ba:	464b      	mov	r3, r9
 80007bc:	2201      	movs	r2, #1
 80007be:	2b1b      	cmp	r3, #27
 80007c0:	dc0a      	bgt.n	80007d8 <__aeabi_fadd+0x64>
 80007c2:	002b      	movs	r3, r5
 80007c4:	464a      	mov	r2, r9
 80007c6:	4649      	mov	r1, r9
 80007c8:	40d3      	lsrs	r3, r2
 80007ca:	2220      	movs	r2, #32
 80007cc:	1a52      	subs	r2, r2, r1
 80007ce:	4095      	lsls	r5, r2
 80007d0:	002a      	movs	r2, r5
 80007d2:	1e55      	subs	r5, r2, #1
 80007d4:	41aa      	sbcs	r2, r5
 80007d6:	431a      	orrs	r2, r3
 80007d8:	4653      	mov	r3, sl
 80007da:	1a9a      	subs	r2, r3, r2
 80007dc:	0153      	lsls	r3, r2, #5
 80007de:	d400      	bmi.n	80007e2 <__aeabi_fadd+0x6e>
 80007e0:	e0b9      	b.n	8000956 <__aeabi_fadd+0x1e2>
 80007e2:	0192      	lsls	r2, r2, #6
 80007e4:	0996      	lsrs	r6, r2, #6
 80007e6:	0030      	movs	r0, r6
 80007e8:	f002 fd50 	bl	800328c <__clzsi2>
 80007ec:	3805      	subs	r0, #5
 80007ee:	4086      	lsls	r6, r0
 80007f0:	4287      	cmp	r7, r0
 80007f2:	dd00      	ble.n	80007f6 <__aeabi_fadd+0x82>
 80007f4:	e0d4      	b.n	80009a0 <__aeabi_fadd+0x22c>
 80007f6:	0033      	movs	r3, r6
 80007f8:	1bc7      	subs	r7, r0, r7
 80007fa:	2020      	movs	r0, #32
 80007fc:	3701      	adds	r7, #1
 80007fe:	40fb      	lsrs	r3, r7
 8000800:	1bc7      	subs	r7, r0, r7
 8000802:	40be      	lsls	r6, r7
 8000804:	0032      	movs	r2, r6
 8000806:	1e56      	subs	r6, r2, #1
 8000808:	41b2      	sbcs	r2, r6
 800080a:	2700      	movs	r7, #0
 800080c:	431a      	orrs	r2, r3
 800080e:	0753      	lsls	r3, r2, #29
 8000810:	d004      	beq.n	800081c <__aeabi_fadd+0xa8>
 8000812:	230f      	movs	r3, #15
 8000814:	4013      	ands	r3, r2
 8000816:	2b04      	cmp	r3, #4
 8000818:	d000      	beq.n	800081c <__aeabi_fadd+0xa8>
 800081a:	3204      	adds	r2, #4
 800081c:	0153      	lsls	r3, r2, #5
 800081e:	d400      	bmi.n	8000822 <__aeabi_fadd+0xae>
 8000820:	e09c      	b.n	800095c <__aeabi_fadd+0x1e8>
 8000822:	1c7b      	adds	r3, r7, #1
 8000824:	2ffe      	cmp	r7, #254	; 0xfe
 8000826:	d100      	bne.n	800082a <__aeabi_fadd+0xb6>
 8000828:	e09a      	b.n	8000960 <__aeabi_fadd+0x1ec>
 800082a:	0192      	lsls	r2, r2, #6
 800082c:	0a52      	lsrs	r2, r2, #9
 800082e:	4694      	mov	ip, r2
 8000830:	b2db      	uxtb	r3, r3
 8000832:	05d8      	lsls	r0, r3, #23
 8000834:	4663      	mov	r3, ip
 8000836:	07e4      	lsls	r4, r4, #31
 8000838:	4318      	orrs	r0, r3
 800083a:	4320      	orrs	r0, r4
 800083c:	bce0      	pop	{r5, r6, r7}
 800083e:	46ba      	mov	sl, r7
 8000840:	46b1      	mov	r9, r6
 8000842:	46a8      	mov	r8, r5
 8000844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000846:	2800      	cmp	r0, #0
 8000848:	d049      	beq.n	80008de <__aeabi_fadd+0x16a>
 800084a:	1bf3      	subs	r3, r6, r7
 800084c:	2f00      	cmp	r7, #0
 800084e:	d000      	beq.n	8000852 <__aeabi_fadd+0xde>
 8000850:	e0b6      	b.n	80009c0 <__aeabi_fadd+0x24c>
 8000852:	4652      	mov	r2, sl
 8000854:	2a00      	cmp	r2, #0
 8000856:	d060      	beq.n	800091a <__aeabi_fadd+0x1a6>
 8000858:	3b01      	subs	r3, #1
 800085a:	2b00      	cmp	r3, #0
 800085c:	d100      	bne.n	8000860 <__aeabi_fadd+0xec>
 800085e:	e0fc      	b.n	8000a5a <__aeabi_fadd+0x2e6>
 8000860:	2eff      	cmp	r6, #255	; 0xff
 8000862:	d000      	beq.n	8000866 <__aeabi_fadd+0xf2>
 8000864:	e0b4      	b.n	80009d0 <__aeabi_fadd+0x25c>
 8000866:	000c      	movs	r4, r1
 8000868:	4642      	mov	r2, r8
 800086a:	2a00      	cmp	r2, #0
 800086c:	d078      	beq.n	8000960 <__aeabi_fadd+0x1ec>
 800086e:	2080      	movs	r0, #128	; 0x80
 8000870:	03c0      	lsls	r0, r0, #15
 8000872:	4310      	orrs	r0, r2
 8000874:	0242      	lsls	r2, r0, #9
 8000876:	0a53      	lsrs	r3, r2, #9
 8000878:	469c      	mov	ip, r3
 800087a:	23ff      	movs	r3, #255	; 0xff
 800087c:	e7d9      	b.n	8000832 <__aeabi_fadd+0xbe>
 800087e:	1bb9      	subs	r1, r7, r6
 8000880:	2900      	cmp	r1, #0
 8000882:	dd71      	ble.n	8000968 <__aeabi_fadd+0x1f4>
 8000884:	2e00      	cmp	r6, #0
 8000886:	d03f      	beq.n	8000908 <__aeabi_fadd+0x194>
 8000888:	2fff      	cmp	r7, #255	; 0xff
 800088a:	d0ee      	beq.n	800086a <__aeabi_fadd+0xf6>
 800088c:	2380      	movs	r3, #128	; 0x80
 800088e:	04db      	lsls	r3, r3, #19
 8000890:	431d      	orrs	r5, r3
 8000892:	2201      	movs	r2, #1
 8000894:	291b      	cmp	r1, #27
 8000896:	dc07      	bgt.n	80008a8 <__aeabi_fadd+0x134>
 8000898:	002a      	movs	r2, r5
 800089a:	2320      	movs	r3, #32
 800089c:	40ca      	lsrs	r2, r1
 800089e:	1a59      	subs	r1, r3, r1
 80008a0:	408d      	lsls	r5, r1
 80008a2:	1e6b      	subs	r3, r5, #1
 80008a4:	419d      	sbcs	r5, r3
 80008a6:	432a      	orrs	r2, r5
 80008a8:	4452      	add	r2, sl
 80008aa:	0153      	lsls	r3, r2, #5
 80008ac:	d553      	bpl.n	8000956 <__aeabi_fadd+0x1e2>
 80008ae:	3701      	adds	r7, #1
 80008b0:	2fff      	cmp	r7, #255	; 0xff
 80008b2:	d055      	beq.n	8000960 <__aeabi_fadd+0x1ec>
 80008b4:	2301      	movs	r3, #1
 80008b6:	497b      	ldr	r1, [pc, #492]	; (8000aa4 <__aeabi_fadd+0x330>)
 80008b8:	4013      	ands	r3, r2
 80008ba:	0852      	lsrs	r2, r2, #1
 80008bc:	400a      	ands	r2, r1
 80008be:	431a      	orrs	r2, r3
 80008c0:	e7a5      	b.n	800080e <__aeabi_fadd+0x9a>
 80008c2:	2d00      	cmp	r5, #0
 80008c4:	d02c      	beq.n	8000920 <__aeabi_fadd+0x1ac>
 80008c6:	2301      	movs	r3, #1
 80008c8:	425b      	negs	r3, r3
 80008ca:	469c      	mov	ip, r3
 80008cc:	44e1      	add	r9, ip
 80008ce:	464b      	mov	r3, r9
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d100      	bne.n	80008d6 <__aeabi_fadd+0x162>
 80008d4:	e0ad      	b.n	8000a32 <__aeabi_fadd+0x2be>
 80008d6:	2fff      	cmp	r7, #255	; 0xff
 80008d8:	d000      	beq.n	80008dc <__aeabi_fadd+0x168>
 80008da:	e76e      	b.n	80007ba <__aeabi_fadd+0x46>
 80008dc:	e7c5      	b.n	800086a <__aeabi_fadd+0xf6>
 80008de:	20fe      	movs	r0, #254	; 0xfe
 80008e0:	1c7e      	adds	r6, r7, #1
 80008e2:	4230      	tst	r0, r6
 80008e4:	d160      	bne.n	80009a8 <__aeabi_fadd+0x234>
 80008e6:	2f00      	cmp	r7, #0
 80008e8:	d000      	beq.n	80008ec <__aeabi_fadd+0x178>
 80008ea:	e093      	b.n	8000a14 <__aeabi_fadd+0x2a0>
 80008ec:	4652      	mov	r2, sl
 80008ee:	2a00      	cmp	r2, #0
 80008f0:	d100      	bne.n	80008f4 <__aeabi_fadd+0x180>
 80008f2:	e0b6      	b.n	8000a62 <__aeabi_fadd+0x2ee>
 80008f4:	2d00      	cmp	r5, #0
 80008f6:	d09c      	beq.n	8000832 <__aeabi_fadd+0xbe>
 80008f8:	1b52      	subs	r2, r2, r5
 80008fa:	0150      	lsls	r0, r2, #5
 80008fc:	d400      	bmi.n	8000900 <__aeabi_fadd+0x18c>
 80008fe:	e0c3      	b.n	8000a88 <__aeabi_fadd+0x314>
 8000900:	4653      	mov	r3, sl
 8000902:	000c      	movs	r4, r1
 8000904:	1aea      	subs	r2, r5, r3
 8000906:	e782      	b.n	800080e <__aeabi_fadd+0x9a>
 8000908:	2d00      	cmp	r5, #0
 800090a:	d009      	beq.n	8000920 <__aeabi_fadd+0x1ac>
 800090c:	3901      	subs	r1, #1
 800090e:	2900      	cmp	r1, #0
 8000910:	d100      	bne.n	8000914 <__aeabi_fadd+0x1a0>
 8000912:	e08b      	b.n	8000a2c <__aeabi_fadd+0x2b8>
 8000914:	2fff      	cmp	r7, #255	; 0xff
 8000916:	d1bc      	bne.n	8000892 <__aeabi_fadd+0x11e>
 8000918:	e7a7      	b.n	800086a <__aeabi_fadd+0xf6>
 800091a:	000c      	movs	r4, r1
 800091c:	4642      	mov	r2, r8
 800091e:	0037      	movs	r7, r6
 8000920:	2fff      	cmp	r7, #255	; 0xff
 8000922:	d0a2      	beq.n	800086a <__aeabi_fadd+0xf6>
 8000924:	0252      	lsls	r2, r2, #9
 8000926:	0a53      	lsrs	r3, r2, #9
 8000928:	469c      	mov	ip, r3
 800092a:	b2fb      	uxtb	r3, r7
 800092c:	e781      	b.n	8000832 <__aeabi_fadd+0xbe>
 800092e:	21fe      	movs	r1, #254	; 0xfe
 8000930:	3701      	adds	r7, #1
 8000932:	4239      	tst	r1, r7
 8000934:	d165      	bne.n	8000a02 <__aeabi_fadd+0x28e>
 8000936:	2b00      	cmp	r3, #0
 8000938:	d17e      	bne.n	8000a38 <__aeabi_fadd+0x2c4>
 800093a:	2800      	cmp	r0, #0
 800093c:	d100      	bne.n	8000940 <__aeabi_fadd+0x1cc>
 800093e:	e0aa      	b.n	8000a96 <__aeabi_fadd+0x322>
 8000940:	2d00      	cmp	r5, #0
 8000942:	d100      	bne.n	8000946 <__aeabi_fadd+0x1d2>
 8000944:	e775      	b.n	8000832 <__aeabi_fadd+0xbe>
 8000946:	002a      	movs	r2, r5
 8000948:	4452      	add	r2, sl
 800094a:	2700      	movs	r7, #0
 800094c:	0153      	lsls	r3, r2, #5
 800094e:	d502      	bpl.n	8000956 <__aeabi_fadd+0x1e2>
 8000950:	4b55      	ldr	r3, [pc, #340]	; (8000aa8 <__aeabi_fadd+0x334>)
 8000952:	3701      	adds	r7, #1
 8000954:	401a      	ands	r2, r3
 8000956:	0753      	lsls	r3, r2, #29
 8000958:	d000      	beq.n	800095c <__aeabi_fadd+0x1e8>
 800095a:	e75a      	b.n	8000812 <__aeabi_fadd+0x9e>
 800095c:	08d2      	lsrs	r2, r2, #3
 800095e:	e7df      	b.n	8000920 <__aeabi_fadd+0x1ac>
 8000960:	2200      	movs	r2, #0
 8000962:	23ff      	movs	r3, #255	; 0xff
 8000964:	4694      	mov	ip, r2
 8000966:	e764      	b.n	8000832 <__aeabi_fadd+0xbe>
 8000968:	2900      	cmp	r1, #0
 800096a:	d0e0      	beq.n	800092e <__aeabi_fadd+0x1ba>
 800096c:	1bf3      	subs	r3, r6, r7
 800096e:	2f00      	cmp	r7, #0
 8000970:	d03e      	beq.n	80009f0 <__aeabi_fadd+0x27c>
 8000972:	2eff      	cmp	r6, #255	; 0xff
 8000974:	d100      	bne.n	8000978 <__aeabi_fadd+0x204>
 8000976:	e777      	b.n	8000868 <__aeabi_fadd+0xf4>
 8000978:	2280      	movs	r2, #128	; 0x80
 800097a:	0001      	movs	r1, r0
 800097c:	04d2      	lsls	r2, r2, #19
 800097e:	4311      	orrs	r1, r2
 8000980:	468a      	mov	sl, r1
 8000982:	2201      	movs	r2, #1
 8000984:	2b1b      	cmp	r3, #27
 8000986:	dc08      	bgt.n	800099a <__aeabi_fadd+0x226>
 8000988:	4652      	mov	r2, sl
 800098a:	2120      	movs	r1, #32
 800098c:	4650      	mov	r0, sl
 800098e:	40da      	lsrs	r2, r3
 8000990:	1acb      	subs	r3, r1, r3
 8000992:	4098      	lsls	r0, r3
 8000994:	1e43      	subs	r3, r0, #1
 8000996:	4198      	sbcs	r0, r3
 8000998:	4302      	orrs	r2, r0
 800099a:	0037      	movs	r7, r6
 800099c:	1952      	adds	r2, r2, r5
 800099e:	e784      	b.n	80008aa <__aeabi_fadd+0x136>
 80009a0:	4a41      	ldr	r2, [pc, #260]	; (8000aa8 <__aeabi_fadd+0x334>)
 80009a2:	1a3f      	subs	r7, r7, r0
 80009a4:	4032      	ands	r2, r6
 80009a6:	e732      	b.n	800080e <__aeabi_fadd+0x9a>
 80009a8:	4653      	mov	r3, sl
 80009aa:	1b5e      	subs	r6, r3, r5
 80009ac:	0173      	lsls	r3, r6, #5
 80009ae:	d42d      	bmi.n	8000a0c <__aeabi_fadd+0x298>
 80009b0:	2e00      	cmp	r6, #0
 80009b2:	d000      	beq.n	80009b6 <__aeabi_fadd+0x242>
 80009b4:	e717      	b.n	80007e6 <__aeabi_fadd+0x72>
 80009b6:	2200      	movs	r2, #0
 80009b8:	2400      	movs	r4, #0
 80009ba:	2300      	movs	r3, #0
 80009bc:	4694      	mov	ip, r2
 80009be:	e738      	b.n	8000832 <__aeabi_fadd+0xbe>
 80009c0:	2eff      	cmp	r6, #255	; 0xff
 80009c2:	d100      	bne.n	80009c6 <__aeabi_fadd+0x252>
 80009c4:	e74f      	b.n	8000866 <__aeabi_fadd+0xf2>
 80009c6:	2280      	movs	r2, #128	; 0x80
 80009c8:	4650      	mov	r0, sl
 80009ca:	04d2      	lsls	r2, r2, #19
 80009cc:	4310      	orrs	r0, r2
 80009ce:	4682      	mov	sl, r0
 80009d0:	2201      	movs	r2, #1
 80009d2:	2b1b      	cmp	r3, #27
 80009d4:	dc08      	bgt.n	80009e8 <__aeabi_fadd+0x274>
 80009d6:	4652      	mov	r2, sl
 80009d8:	2420      	movs	r4, #32
 80009da:	4650      	mov	r0, sl
 80009dc:	40da      	lsrs	r2, r3
 80009de:	1ae3      	subs	r3, r4, r3
 80009e0:	4098      	lsls	r0, r3
 80009e2:	1e43      	subs	r3, r0, #1
 80009e4:	4198      	sbcs	r0, r3
 80009e6:	4302      	orrs	r2, r0
 80009e8:	000c      	movs	r4, r1
 80009ea:	0037      	movs	r7, r6
 80009ec:	1aaa      	subs	r2, r5, r2
 80009ee:	e6f5      	b.n	80007dc <__aeabi_fadd+0x68>
 80009f0:	2800      	cmp	r0, #0
 80009f2:	d093      	beq.n	800091c <__aeabi_fadd+0x1a8>
 80009f4:	3b01      	subs	r3, #1
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d04f      	beq.n	8000a9a <__aeabi_fadd+0x326>
 80009fa:	2eff      	cmp	r6, #255	; 0xff
 80009fc:	d1c1      	bne.n	8000982 <__aeabi_fadd+0x20e>
 80009fe:	4642      	mov	r2, r8
 8000a00:	e733      	b.n	800086a <__aeabi_fadd+0xf6>
 8000a02:	2fff      	cmp	r7, #255	; 0xff
 8000a04:	d0ac      	beq.n	8000960 <__aeabi_fadd+0x1ec>
 8000a06:	4455      	add	r5, sl
 8000a08:	086a      	lsrs	r2, r5, #1
 8000a0a:	e7a4      	b.n	8000956 <__aeabi_fadd+0x1e2>
 8000a0c:	4653      	mov	r3, sl
 8000a0e:	000c      	movs	r4, r1
 8000a10:	1aee      	subs	r6, r5, r3
 8000a12:	e6e8      	b.n	80007e6 <__aeabi_fadd+0x72>
 8000a14:	4653      	mov	r3, sl
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d128      	bne.n	8000a6c <__aeabi_fadd+0x2f8>
 8000a1a:	2d00      	cmp	r5, #0
 8000a1c:	d000      	beq.n	8000a20 <__aeabi_fadd+0x2ac>
 8000a1e:	e722      	b.n	8000866 <__aeabi_fadd+0xf2>
 8000a20:	2380      	movs	r3, #128	; 0x80
 8000a22:	03db      	lsls	r3, r3, #15
 8000a24:	469c      	mov	ip, r3
 8000a26:	2400      	movs	r4, #0
 8000a28:	23ff      	movs	r3, #255	; 0xff
 8000a2a:	e702      	b.n	8000832 <__aeabi_fadd+0xbe>
 8000a2c:	002a      	movs	r2, r5
 8000a2e:	4452      	add	r2, sl
 8000a30:	e73b      	b.n	80008aa <__aeabi_fadd+0x136>
 8000a32:	4653      	mov	r3, sl
 8000a34:	1b5a      	subs	r2, r3, r5
 8000a36:	e6d1      	b.n	80007dc <__aeabi_fadd+0x68>
 8000a38:	2800      	cmp	r0, #0
 8000a3a:	d100      	bne.n	8000a3e <__aeabi_fadd+0x2ca>
 8000a3c:	e714      	b.n	8000868 <__aeabi_fadd+0xf4>
 8000a3e:	2d00      	cmp	r5, #0
 8000a40:	d100      	bne.n	8000a44 <__aeabi_fadd+0x2d0>
 8000a42:	e712      	b.n	800086a <__aeabi_fadd+0xf6>
 8000a44:	2380      	movs	r3, #128	; 0x80
 8000a46:	03db      	lsls	r3, r3, #15
 8000a48:	421a      	tst	r2, r3
 8000a4a:	d100      	bne.n	8000a4e <__aeabi_fadd+0x2da>
 8000a4c:	e70d      	b.n	800086a <__aeabi_fadd+0xf6>
 8000a4e:	4641      	mov	r1, r8
 8000a50:	4219      	tst	r1, r3
 8000a52:	d000      	beq.n	8000a56 <__aeabi_fadd+0x2e2>
 8000a54:	e709      	b.n	800086a <__aeabi_fadd+0xf6>
 8000a56:	4642      	mov	r2, r8
 8000a58:	e707      	b.n	800086a <__aeabi_fadd+0xf6>
 8000a5a:	000c      	movs	r4, r1
 8000a5c:	0037      	movs	r7, r6
 8000a5e:	1aaa      	subs	r2, r5, r2
 8000a60:	e6bc      	b.n	80007dc <__aeabi_fadd+0x68>
 8000a62:	2d00      	cmp	r5, #0
 8000a64:	d013      	beq.n	8000a8e <__aeabi_fadd+0x31a>
 8000a66:	000c      	movs	r4, r1
 8000a68:	46c4      	mov	ip, r8
 8000a6a:	e6e2      	b.n	8000832 <__aeabi_fadd+0xbe>
 8000a6c:	2d00      	cmp	r5, #0
 8000a6e:	d100      	bne.n	8000a72 <__aeabi_fadd+0x2fe>
 8000a70:	e6fb      	b.n	800086a <__aeabi_fadd+0xf6>
 8000a72:	2380      	movs	r3, #128	; 0x80
 8000a74:	03db      	lsls	r3, r3, #15
 8000a76:	421a      	tst	r2, r3
 8000a78:	d100      	bne.n	8000a7c <__aeabi_fadd+0x308>
 8000a7a:	e6f6      	b.n	800086a <__aeabi_fadd+0xf6>
 8000a7c:	4640      	mov	r0, r8
 8000a7e:	4218      	tst	r0, r3
 8000a80:	d000      	beq.n	8000a84 <__aeabi_fadd+0x310>
 8000a82:	e6f2      	b.n	800086a <__aeabi_fadd+0xf6>
 8000a84:	000c      	movs	r4, r1
 8000a86:	e6ef      	b.n	8000868 <__aeabi_fadd+0xf4>
 8000a88:	2a00      	cmp	r2, #0
 8000a8a:	d000      	beq.n	8000a8e <__aeabi_fadd+0x31a>
 8000a8c:	e763      	b.n	8000956 <__aeabi_fadd+0x1e2>
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2400      	movs	r4, #0
 8000a92:	4694      	mov	ip, r2
 8000a94:	e6cd      	b.n	8000832 <__aeabi_fadd+0xbe>
 8000a96:	46c4      	mov	ip, r8
 8000a98:	e6cb      	b.n	8000832 <__aeabi_fadd+0xbe>
 8000a9a:	002a      	movs	r2, r5
 8000a9c:	0037      	movs	r7, r6
 8000a9e:	4452      	add	r2, sl
 8000aa0:	e703      	b.n	80008aa <__aeabi_fadd+0x136>
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	7dffffff 	.word	0x7dffffff
 8000aa8:	fbffffff 	.word	0xfbffffff

08000aac <__aeabi_fdiv>:
 8000aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aae:	464f      	mov	r7, r9
 8000ab0:	4646      	mov	r6, r8
 8000ab2:	46d6      	mov	lr, sl
 8000ab4:	0245      	lsls	r5, r0, #9
 8000ab6:	b5c0      	push	{r6, r7, lr}
 8000ab8:	0047      	lsls	r7, r0, #1
 8000aba:	1c0c      	adds	r4, r1, #0
 8000abc:	0a6d      	lsrs	r5, r5, #9
 8000abe:	0e3f      	lsrs	r7, r7, #24
 8000ac0:	0fc6      	lsrs	r6, r0, #31
 8000ac2:	2f00      	cmp	r7, #0
 8000ac4:	d066      	beq.n	8000b94 <__aeabi_fdiv+0xe8>
 8000ac6:	2fff      	cmp	r7, #255	; 0xff
 8000ac8:	d06c      	beq.n	8000ba4 <__aeabi_fdiv+0xf8>
 8000aca:	2300      	movs	r3, #0
 8000acc:	00ea      	lsls	r2, r5, #3
 8000ace:	2580      	movs	r5, #128	; 0x80
 8000ad0:	4699      	mov	r9, r3
 8000ad2:	469a      	mov	sl, r3
 8000ad4:	04ed      	lsls	r5, r5, #19
 8000ad6:	4315      	orrs	r5, r2
 8000ad8:	3f7f      	subs	r7, #127	; 0x7f
 8000ada:	0260      	lsls	r0, r4, #9
 8000adc:	0061      	lsls	r1, r4, #1
 8000ade:	0a43      	lsrs	r3, r0, #9
 8000ae0:	4698      	mov	r8, r3
 8000ae2:	0e09      	lsrs	r1, r1, #24
 8000ae4:	0fe4      	lsrs	r4, r4, #31
 8000ae6:	2900      	cmp	r1, #0
 8000ae8:	d048      	beq.n	8000b7c <__aeabi_fdiv+0xd0>
 8000aea:	29ff      	cmp	r1, #255	; 0xff
 8000aec:	d010      	beq.n	8000b10 <__aeabi_fdiv+0x64>
 8000aee:	2280      	movs	r2, #128	; 0x80
 8000af0:	00d8      	lsls	r0, r3, #3
 8000af2:	04d2      	lsls	r2, r2, #19
 8000af4:	4302      	orrs	r2, r0
 8000af6:	4690      	mov	r8, r2
 8000af8:	2000      	movs	r0, #0
 8000afa:	397f      	subs	r1, #127	; 0x7f
 8000afc:	464a      	mov	r2, r9
 8000afe:	0033      	movs	r3, r6
 8000b00:	1a7f      	subs	r7, r7, r1
 8000b02:	4302      	orrs	r2, r0
 8000b04:	496c      	ldr	r1, [pc, #432]	; (8000cb8 <__aeabi_fdiv+0x20c>)
 8000b06:	0092      	lsls	r2, r2, #2
 8000b08:	588a      	ldr	r2, [r1, r2]
 8000b0a:	4063      	eors	r3, r4
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	4697      	mov	pc, r2
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d16d      	bne.n	8000bf0 <__aeabi_fdiv+0x144>
 8000b14:	2002      	movs	r0, #2
 8000b16:	3fff      	subs	r7, #255	; 0xff
 8000b18:	e033      	b.n	8000b82 <__aeabi_fdiv+0xd6>
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	4698      	mov	r8, r3
 8000b1e:	0026      	movs	r6, r4
 8000b20:	4645      	mov	r5, r8
 8000b22:	4682      	mov	sl, r0
 8000b24:	4653      	mov	r3, sl
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fdiv+0x80>
 8000b2a:	e07f      	b.n	8000c2c <__aeabi_fdiv+0x180>
 8000b2c:	2b03      	cmp	r3, #3
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_fdiv+0x86>
 8000b30:	e094      	b.n	8000c5c <__aeabi_fdiv+0x1b0>
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d017      	beq.n	8000b66 <__aeabi_fdiv+0xba>
 8000b36:	0038      	movs	r0, r7
 8000b38:	307f      	adds	r0, #127	; 0x7f
 8000b3a:	2800      	cmp	r0, #0
 8000b3c:	dd5f      	ble.n	8000bfe <__aeabi_fdiv+0x152>
 8000b3e:	076b      	lsls	r3, r5, #29
 8000b40:	d004      	beq.n	8000b4c <__aeabi_fdiv+0xa0>
 8000b42:	230f      	movs	r3, #15
 8000b44:	402b      	ands	r3, r5
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	d000      	beq.n	8000b4c <__aeabi_fdiv+0xa0>
 8000b4a:	3504      	adds	r5, #4
 8000b4c:	012b      	lsls	r3, r5, #4
 8000b4e:	d503      	bpl.n	8000b58 <__aeabi_fdiv+0xac>
 8000b50:	0038      	movs	r0, r7
 8000b52:	4b5a      	ldr	r3, [pc, #360]	; (8000cbc <__aeabi_fdiv+0x210>)
 8000b54:	3080      	adds	r0, #128	; 0x80
 8000b56:	401d      	ands	r5, r3
 8000b58:	28fe      	cmp	r0, #254	; 0xfe
 8000b5a:	dc67      	bgt.n	8000c2c <__aeabi_fdiv+0x180>
 8000b5c:	01ad      	lsls	r5, r5, #6
 8000b5e:	0a6d      	lsrs	r5, r5, #9
 8000b60:	b2c0      	uxtb	r0, r0
 8000b62:	e002      	b.n	8000b6a <__aeabi_fdiv+0xbe>
 8000b64:	001e      	movs	r6, r3
 8000b66:	2000      	movs	r0, #0
 8000b68:	2500      	movs	r5, #0
 8000b6a:	05c0      	lsls	r0, r0, #23
 8000b6c:	4328      	orrs	r0, r5
 8000b6e:	07f6      	lsls	r6, r6, #31
 8000b70:	4330      	orrs	r0, r6
 8000b72:	bce0      	pop	{r5, r6, r7}
 8000b74:	46ba      	mov	sl, r7
 8000b76:	46b1      	mov	r9, r6
 8000b78:	46a8      	mov	r8, r5
 8000b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d12b      	bne.n	8000bd8 <__aeabi_fdiv+0x12c>
 8000b80:	2001      	movs	r0, #1
 8000b82:	464a      	mov	r2, r9
 8000b84:	0033      	movs	r3, r6
 8000b86:	494e      	ldr	r1, [pc, #312]	; (8000cc0 <__aeabi_fdiv+0x214>)
 8000b88:	4302      	orrs	r2, r0
 8000b8a:	0092      	lsls	r2, r2, #2
 8000b8c:	588a      	ldr	r2, [r1, r2]
 8000b8e:	4063      	eors	r3, r4
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	4697      	mov	pc, r2
 8000b94:	2d00      	cmp	r5, #0
 8000b96:	d113      	bne.n	8000bc0 <__aeabi_fdiv+0x114>
 8000b98:	2304      	movs	r3, #4
 8000b9a:	4699      	mov	r9, r3
 8000b9c:	3b03      	subs	r3, #3
 8000b9e:	2700      	movs	r7, #0
 8000ba0:	469a      	mov	sl, r3
 8000ba2:	e79a      	b.n	8000ada <__aeabi_fdiv+0x2e>
 8000ba4:	2d00      	cmp	r5, #0
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_fdiv+0x108>
 8000ba8:	2308      	movs	r3, #8
 8000baa:	4699      	mov	r9, r3
 8000bac:	3b06      	subs	r3, #6
 8000bae:	27ff      	movs	r7, #255	; 0xff
 8000bb0:	469a      	mov	sl, r3
 8000bb2:	e792      	b.n	8000ada <__aeabi_fdiv+0x2e>
 8000bb4:	230c      	movs	r3, #12
 8000bb6:	4699      	mov	r9, r3
 8000bb8:	3b09      	subs	r3, #9
 8000bba:	27ff      	movs	r7, #255	; 0xff
 8000bbc:	469a      	mov	sl, r3
 8000bbe:	e78c      	b.n	8000ada <__aeabi_fdiv+0x2e>
 8000bc0:	0028      	movs	r0, r5
 8000bc2:	f002 fb63 	bl	800328c <__clzsi2>
 8000bc6:	2776      	movs	r7, #118	; 0x76
 8000bc8:	1f43      	subs	r3, r0, #5
 8000bca:	409d      	lsls	r5, r3
 8000bcc:	2300      	movs	r3, #0
 8000bce:	427f      	negs	r7, r7
 8000bd0:	4699      	mov	r9, r3
 8000bd2:	469a      	mov	sl, r3
 8000bd4:	1a3f      	subs	r7, r7, r0
 8000bd6:	e780      	b.n	8000ada <__aeabi_fdiv+0x2e>
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f002 fb57 	bl	800328c <__clzsi2>
 8000bde:	4642      	mov	r2, r8
 8000be0:	1f43      	subs	r3, r0, #5
 8000be2:	2176      	movs	r1, #118	; 0x76
 8000be4:	409a      	lsls	r2, r3
 8000be6:	4249      	negs	r1, r1
 8000be8:	1a09      	subs	r1, r1, r0
 8000bea:	4690      	mov	r8, r2
 8000bec:	2000      	movs	r0, #0
 8000bee:	e785      	b.n	8000afc <__aeabi_fdiv+0x50>
 8000bf0:	21ff      	movs	r1, #255	; 0xff
 8000bf2:	2003      	movs	r0, #3
 8000bf4:	e782      	b.n	8000afc <__aeabi_fdiv+0x50>
 8000bf6:	001e      	movs	r6, r3
 8000bf8:	20ff      	movs	r0, #255	; 0xff
 8000bfa:	2500      	movs	r5, #0
 8000bfc:	e7b5      	b.n	8000b6a <__aeabi_fdiv+0xbe>
 8000bfe:	2301      	movs	r3, #1
 8000c00:	1a1b      	subs	r3, r3, r0
 8000c02:	2b1b      	cmp	r3, #27
 8000c04:	dcaf      	bgt.n	8000b66 <__aeabi_fdiv+0xba>
 8000c06:	379e      	adds	r7, #158	; 0x9e
 8000c08:	0029      	movs	r1, r5
 8000c0a:	40bd      	lsls	r5, r7
 8000c0c:	40d9      	lsrs	r1, r3
 8000c0e:	1e6a      	subs	r2, r5, #1
 8000c10:	4195      	sbcs	r5, r2
 8000c12:	430d      	orrs	r5, r1
 8000c14:	076b      	lsls	r3, r5, #29
 8000c16:	d004      	beq.n	8000c22 <__aeabi_fdiv+0x176>
 8000c18:	230f      	movs	r3, #15
 8000c1a:	402b      	ands	r3, r5
 8000c1c:	2b04      	cmp	r3, #4
 8000c1e:	d000      	beq.n	8000c22 <__aeabi_fdiv+0x176>
 8000c20:	3504      	adds	r5, #4
 8000c22:	016b      	lsls	r3, r5, #5
 8000c24:	d544      	bpl.n	8000cb0 <__aeabi_fdiv+0x204>
 8000c26:	2001      	movs	r0, #1
 8000c28:	2500      	movs	r5, #0
 8000c2a:	e79e      	b.n	8000b6a <__aeabi_fdiv+0xbe>
 8000c2c:	20ff      	movs	r0, #255	; 0xff
 8000c2e:	2500      	movs	r5, #0
 8000c30:	e79b      	b.n	8000b6a <__aeabi_fdiv+0xbe>
 8000c32:	2580      	movs	r5, #128	; 0x80
 8000c34:	2600      	movs	r6, #0
 8000c36:	20ff      	movs	r0, #255	; 0xff
 8000c38:	03ed      	lsls	r5, r5, #15
 8000c3a:	e796      	b.n	8000b6a <__aeabi_fdiv+0xbe>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	4698      	mov	r8, r3
 8000c40:	2080      	movs	r0, #128	; 0x80
 8000c42:	03c0      	lsls	r0, r0, #15
 8000c44:	4205      	tst	r5, r0
 8000c46:	d009      	beq.n	8000c5c <__aeabi_fdiv+0x1b0>
 8000c48:	4643      	mov	r3, r8
 8000c4a:	4203      	tst	r3, r0
 8000c4c:	d106      	bne.n	8000c5c <__aeabi_fdiv+0x1b0>
 8000c4e:	4645      	mov	r5, r8
 8000c50:	4305      	orrs	r5, r0
 8000c52:	026d      	lsls	r5, r5, #9
 8000c54:	0026      	movs	r6, r4
 8000c56:	20ff      	movs	r0, #255	; 0xff
 8000c58:	0a6d      	lsrs	r5, r5, #9
 8000c5a:	e786      	b.n	8000b6a <__aeabi_fdiv+0xbe>
 8000c5c:	2080      	movs	r0, #128	; 0x80
 8000c5e:	03c0      	lsls	r0, r0, #15
 8000c60:	4305      	orrs	r5, r0
 8000c62:	026d      	lsls	r5, r5, #9
 8000c64:	20ff      	movs	r0, #255	; 0xff
 8000c66:	0a6d      	lsrs	r5, r5, #9
 8000c68:	e77f      	b.n	8000b6a <__aeabi_fdiv+0xbe>
 8000c6a:	4641      	mov	r1, r8
 8000c6c:	016a      	lsls	r2, r5, #5
 8000c6e:	0148      	lsls	r0, r1, #5
 8000c70:	4282      	cmp	r2, r0
 8000c72:	d219      	bcs.n	8000ca8 <__aeabi_fdiv+0x1fc>
 8000c74:	211b      	movs	r1, #27
 8000c76:	2500      	movs	r5, #0
 8000c78:	3f01      	subs	r7, #1
 8000c7a:	2601      	movs	r6, #1
 8000c7c:	0014      	movs	r4, r2
 8000c7e:	006d      	lsls	r5, r5, #1
 8000c80:	0052      	lsls	r2, r2, #1
 8000c82:	2c00      	cmp	r4, #0
 8000c84:	db01      	blt.n	8000c8a <__aeabi_fdiv+0x1de>
 8000c86:	4290      	cmp	r0, r2
 8000c88:	d801      	bhi.n	8000c8e <__aeabi_fdiv+0x1e2>
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	4335      	orrs	r5, r6
 8000c8e:	3901      	subs	r1, #1
 8000c90:	2900      	cmp	r1, #0
 8000c92:	d1f3      	bne.n	8000c7c <__aeabi_fdiv+0x1d0>
 8000c94:	1e50      	subs	r0, r2, #1
 8000c96:	4182      	sbcs	r2, r0
 8000c98:	0038      	movs	r0, r7
 8000c9a:	307f      	adds	r0, #127	; 0x7f
 8000c9c:	001e      	movs	r6, r3
 8000c9e:	4315      	orrs	r5, r2
 8000ca0:	2800      	cmp	r0, #0
 8000ca2:	dd00      	ble.n	8000ca6 <__aeabi_fdiv+0x1fa>
 8000ca4:	e74b      	b.n	8000b3e <__aeabi_fdiv+0x92>
 8000ca6:	e7aa      	b.n	8000bfe <__aeabi_fdiv+0x152>
 8000ca8:	211a      	movs	r1, #26
 8000caa:	2501      	movs	r5, #1
 8000cac:	1a12      	subs	r2, r2, r0
 8000cae:	e7e4      	b.n	8000c7a <__aeabi_fdiv+0x1ce>
 8000cb0:	01ad      	lsls	r5, r5, #6
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	0a6d      	lsrs	r5, r5, #9
 8000cb6:	e758      	b.n	8000b6a <__aeabi_fdiv+0xbe>
 8000cb8:	0800aa00 	.word	0x0800aa00
 8000cbc:	f7ffffff 	.word	0xf7ffffff
 8000cc0:	0800aa40 	.word	0x0800aa40

08000cc4 <__eqsf2>:
 8000cc4:	b570      	push	{r4, r5, r6, lr}
 8000cc6:	0042      	lsls	r2, r0, #1
 8000cc8:	024e      	lsls	r6, r1, #9
 8000cca:	004c      	lsls	r4, r1, #1
 8000ccc:	0245      	lsls	r5, r0, #9
 8000cce:	0a6d      	lsrs	r5, r5, #9
 8000cd0:	0e12      	lsrs	r2, r2, #24
 8000cd2:	0fc3      	lsrs	r3, r0, #31
 8000cd4:	0a76      	lsrs	r6, r6, #9
 8000cd6:	0e24      	lsrs	r4, r4, #24
 8000cd8:	0fc9      	lsrs	r1, r1, #31
 8000cda:	2aff      	cmp	r2, #255	; 0xff
 8000cdc:	d00f      	beq.n	8000cfe <__eqsf2+0x3a>
 8000cde:	2cff      	cmp	r4, #255	; 0xff
 8000ce0:	d011      	beq.n	8000d06 <__eqsf2+0x42>
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	42a2      	cmp	r2, r4
 8000ce6:	d000      	beq.n	8000cea <__eqsf2+0x26>
 8000ce8:	bd70      	pop	{r4, r5, r6, pc}
 8000cea:	42b5      	cmp	r5, r6
 8000cec:	d1fc      	bne.n	8000ce8 <__eqsf2+0x24>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d00d      	beq.n	8000d0e <__eqsf2+0x4a>
 8000cf2:	2a00      	cmp	r2, #0
 8000cf4:	d1f8      	bne.n	8000ce8 <__eqsf2+0x24>
 8000cf6:	0028      	movs	r0, r5
 8000cf8:	1e45      	subs	r5, r0, #1
 8000cfa:	41a8      	sbcs	r0, r5
 8000cfc:	e7f4      	b.n	8000ce8 <__eqsf2+0x24>
 8000cfe:	2001      	movs	r0, #1
 8000d00:	2d00      	cmp	r5, #0
 8000d02:	d1f1      	bne.n	8000ce8 <__eqsf2+0x24>
 8000d04:	e7eb      	b.n	8000cde <__eqsf2+0x1a>
 8000d06:	2001      	movs	r0, #1
 8000d08:	2e00      	cmp	r6, #0
 8000d0a:	d1ed      	bne.n	8000ce8 <__eqsf2+0x24>
 8000d0c:	e7e9      	b.n	8000ce2 <__eqsf2+0x1e>
 8000d0e:	2000      	movs	r0, #0
 8000d10:	e7ea      	b.n	8000ce8 <__eqsf2+0x24>
 8000d12:	46c0      	nop			; (mov r8, r8)

08000d14 <__gesf2>:
 8000d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d16:	0042      	lsls	r2, r0, #1
 8000d18:	0246      	lsls	r6, r0, #9
 8000d1a:	024d      	lsls	r5, r1, #9
 8000d1c:	004c      	lsls	r4, r1, #1
 8000d1e:	0fc3      	lsrs	r3, r0, #31
 8000d20:	0a76      	lsrs	r6, r6, #9
 8000d22:	0e12      	lsrs	r2, r2, #24
 8000d24:	0a6d      	lsrs	r5, r5, #9
 8000d26:	0e24      	lsrs	r4, r4, #24
 8000d28:	0fc8      	lsrs	r0, r1, #31
 8000d2a:	2aff      	cmp	r2, #255	; 0xff
 8000d2c:	d01f      	beq.n	8000d6e <__gesf2+0x5a>
 8000d2e:	2cff      	cmp	r4, #255	; 0xff
 8000d30:	d010      	beq.n	8000d54 <__gesf2+0x40>
 8000d32:	2a00      	cmp	r2, #0
 8000d34:	d11f      	bne.n	8000d76 <__gesf2+0x62>
 8000d36:	4271      	negs	r1, r6
 8000d38:	4171      	adcs	r1, r6
 8000d3a:	2c00      	cmp	r4, #0
 8000d3c:	d101      	bne.n	8000d42 <__gesf2+0x2e>
 8000d3e:	2d00      	cmp	r5, #0
 8000d40:	d01e      	beq.n	8000d80 <__gesf2+0x6c>
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d10e      	bne.n	8000d64 <__gesf2+0x50>
 8000d46:	4283      	cmp	r3, r0
 8000d48:	d01e      	beq.n	8000d88 <__gesf2+0x74>
 8000d4a:	2102      	movs	r1, #2
 8000d4c:	1e58      	subs	r0, r3, #1
 8000d4e:	4008      	ands	r0, r1
 8000d50:	3801      	subs	r0, #1
 8000d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d54:	2d00      	cmp	r5, #0
 8000d56:	d126      	bne.n	8000da6 <__gesf2+0x92>
 8000d58:	2a00      	cmp	r2, #0
 8000d5a:	d1f4      	bne.n	8000d46 <__gesf2+0x32>
 8000d5c:	4271      	negs	r1, r6
 8000d5e:	4171      	adcs	r1, r6
 8000d60:	2900      	cmp	r1, #0
 8000d62:	d0f0      	beq.n	8000d46 <__gesf2+0x32>
 8000d64:	2800      	cmp	r0, #0
 8000d66:	d1f4      	bne.n	8000d52 <__gesf2+0x3e>
 8000d68:	2001      	movs	r0, #1
 8000d6a:	4240      	negs	r0, r0
 8000d6c:	e7f1      	b.n	8000d52 <__gesf2+0x3e>
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d119      	bne.n	8000da6 <__gesf2+0x92>
 8000d72:	2cff      	cmp	r4, #255	; 0xff
 8000d74:	d0ee      	beq.n	8000d54 <__gesf2+0x40>
 8000d76:	2c00      	cmp	r4, #0
 8000d78:	d1e5      	bne.n	8000d46 <__gesf2+0x32>
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d1e3      	bne.n	8000d46 <__gesf2+0x32>
 8000d7e:	e7e4      	b.n	8000d4a <__gesf2+0x36>
 8000d80:	2000      	movs	r0, #0
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	d0e5      	beq.n	8000d52 <__gesf2+0x3e>
 8000d86:	e7e0      	b.n	8000d4a <__gesf2+0x36>
 8000d88:	42a2      	cmp	r2, r4
 8000d8a:	dc05      	bgt.n	8000d98 <__gesf2+0x84>
 8000d8c:	dbea      	blt.n	8000d64 <__gesf2+0x50>
 8000d8e:	42ae      	cmp	r6, r5
 8000d90:	d802      	bhi.n	8000d98 <__gesf2+0x84>
 8000d92:	d3e7      	bcc.n	8000d64 <__gesf2+0x50>
 8000d94:	2000      	movs	r0, #0
 8000d96:	e7dc      	b.n	8000d52 <__gesf2+0x3e>
 8000d98:	4241      	negs	r1, r0
 8000d9a:	4141      	adcs	r1, r0
 8000d9c:	4248      	negs	r0, r1
 8000d9e:	2102      	movs	r1, #2
 8000da0:	4008      	ands	r0, r1
 8000da2:	3801      	subs	r0, #1
 8000da4:	e7d5      	b.n	8000d52 <__gesf2+0x3e>
 8000da6:	2002      	movs	r0, #2
 8000da8:	4240      	negs	r0, r0
 8000daa:	e7d2      	b.n	8000d52 <__gesf2+0x3e>

08000dac <__lesf2>:
 8000dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dae:	0042      	lsls	r2, r0, #1
 8000db0:	0246      	lsls	r6, r0, #9
 8000db2:	024d      	lsls	r5, r1, #9
 8000db4:	004c      	lsls	r4, r1, #1
 8000db6:	0fc3      	lsrs	r3, r0, #31
 8000db8:	0a76      	lsrs	r6, r6, #9
 8000dba:	0e12      	lsrs	r2, r2, #24
 8000dbc:	0a6d      	lsrs	r5, r5, #9
 8000dbe:	0e24      	lsrs	r4, r4, #24
 8000dc0:	0fc8      	lsrs	r0, r1, #31
 8000dc2:	2aff      	cmp	r2, #255	; 0xff
 8000dc4:	d00d      	beq.n	8000de2 <__lesf2+0x36>
 8000dc6:	2cff      	cmp	r4, #255	; 0xff
 8000dc8:	d00f      	beq.n	8000dea <__lesf2+0x3e>
 8000dca:	2a00      	cmp	r2, #0
 8000dcc:	d123      	bne.n	8000e16 <__lesf2+0x6a>
 8000dce:	4271      	negs	r1, r6
 8000dd0:	4171      	adcs	r1, r6
 8000dd2:	2c00      	cmp	r4, #0
 8000dd4:	d10f      	bne.n	8000df6 <__lesf2+0x4a>
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d10d      	bne.n	8000df6 <__lesf2+0x4a>
 8000dda:	2000      	movs	r0, #0
 8000ddc:	2e00      	cmp	r6, #0
 8000dde:	d014      	beq.n	8000e0a <__lesf2+0x5e>
 8000de0:	e00d      	b.n	8000dfe <__lesf2+0x52>
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	d110      	bne.n	8000e08 <__lesf2+0x5c>
 8000de6:	2cff      	cmp	r4, #255	; 0xff
 8000de8:	d115      	bne.n	8000e16 <__lesf2+0x6a>
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d10c      	bne.n	8000e08 <__lesf2+0x5c>
 8000dee:	2a00      	cmp	r2, #0
 8000df0:	d103      	bne.n	8000dfa <__lesf2+0x4e>
 8000df2:	4271      	negs	r1, r6
 8000df4:	4171      	adcs	r1, r6
 8000df6:	2900      	cmp	r1, #0
 8000df8:	d108      	bne.n	8000e0c <__lesf2+0x60>
 8000dfa:	4283      	cmp	r3, r0
 8000dfc:	d010      	beq.n	8000e20 <__lesf2+0x74>
 8000dfe:	2102      	movs	r1, #2
 8000e00:	1e58      	subs	r0, r3, #1
 8000e02:	4008      	ands	r0, r1
 8000e04:	3801      	subs	r0, #1
 8000e06:	e000      	b.n	8000e0a <__lesf2+0x5e>
 8000e08:	2002      	movs	r0, #2
 8000e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e0c:	2800      	cmp	r0, #0
 8000e0e:	d1fc      	bne.n	8000e0a <__lesf2+0x5e>
 8000e10:	2001      	movs	r0, #1
 8000e12:	4240      	negs	r0, r0
 8000e14:	e7f9      	b.n	8000e0a <__lesf2+0x5e>
 8000e16:	2c00      	cmp	r4, #0
 8000e18:	d1ef      	bne.n	8000dfa <__lesf2+0x4e>
 8000e1a:	2d00      	cmp	r5, #0
 8000e1c:	d1ed      	bne.n	8000dfa <__lesf2+0x4e>
 8000e1e:	e7ee      	b.n	8000dfe <__lesf2+0x52>
 8000e20:	42a2      	cmp	r2, r4
 8000e22:	dc05      	bgt.n	8000e30 <__lesf2+0x84>
 8000e24:	dbf2      	blt.n	8000e0c <__lesf2+0x60>
 8000e26:	42ae      	cmp	r6, r5
 8000e28:	d802      	bhi.n	8000e30 <__lesf2+0x84>
 8000e2a:	d3ef      	bcc.n	8000e0c <__lesf2+0x60>
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	e7ec      	b.n	8000e0a <__lesf2+0x5e>
 8000e30:	4241      	negs	r1, r0
 8000e32:	4141      	adcs	r1, r0
 8000e34:	4248      	negs	r0, r1
 8000e36:	2102      	movs	r1, #2
 8000e38:	4008      	ands	r0, r1
 8000e3a:	3801      	subs	r0, #1
 8000e3c:	e7e5      	b.n	8000e0a <__lesf2+0x5e>
 8000e3e:	46c0      	nop			; (mov r8, r8)

08000e40 <__aeabi_fmul>:
 8000e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e42:	4657      	mov	r7, sl
 8000e44:	464e      	mov	r6, r9
 8000e46:	4645      	mov	r5, r8
 8000e48:	46de      	mov	lr, fp
 8000e4a:	0244      	lsls	r4, r0, #9
 8000e4c:	b5e0      	push	{r5, r6, r7, lr}
 8000e4e:	0045      	lsls	r5, r0, #1
 8000e50:	1c0f      	adds	r7, r1, #0
 8000e52:	0a64      	lsrs	r4, r4, #9
 8000e54:	0e2d      	lsrs	r5, r5, #24
 8000e56:	0fc6      	lsrs	r6, r0, #31
 8000e58:	2d00      	cmp	r5, #0
 8000e5a:	d047      	beq.n	8000eec <__aeabi_fmul+0xac>
 8000e5c:	2dff      	cmp	r5, #255	; 0xff
 8000e5e:	d04d      	beq.n	8000efc <__aeabi_fmul+0xbc>
 8000e60:	2300      	movs	r3, #0
 8000e62:	2080      	movs	r0, #128	; 0x80
 8000e64:	469a      	mov	sl, r3
 8000e66:	469b      	mov	fp, r3
 8000e68:	00e4      	lsls	r4, r4, #3
 8000e6a:	04c0      	lsls	r0, r0, #19
 8000e6c:	4304      	orrs	r4, r0
 8000e6e:	3d7f      	subs	r5, #127	; 0x7f
 8000e70:	0278      	lsls	r0, r7, #9
 8000e72:	0a43      	lsrs	r3, r0, #9
 8000e74:	4699      	mov	r9, r3
 8000e76:	007a      	lsls	r2, r7, #1
 8000e78:	0ffb      	lsrs	r3, r7, #31
 8000e7a:	4698      	mov	r8, r3
 8000e7c:	0e12      	lsrs	r2, r2, #24
 8000e7e:	464b      	mov	r3, r9
 8000e80:	d044      	beq.n	8000f0c <__aeabi_fmul+0xcc>
 8000e82:	2aff      	cmp	r2, #255	; 0xff
 8000e84:	d011      	beq.n	8000eaa <__aeabi_fmul+0x6a>
 8000e86:	00d8      	lsls	r0, r3, #3
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	04db      	lsls	r3, r3, #19
 8000e8c:	4303      	orrs	r3, r0
 8000e8e:	4699      	mov	r9, r3
 8000e90:	2000      	movs	r0, #0
 8000e92:	3a7f      	subs	r2, #127	; 0x7f
 8000e94:	18ad      	adds	r5, r5, r2
 8000e96:	4647      	mov	r7, r8
 8000e98:	4653      	mov	r3, sl
 8000e9a:	4077      	eors	r7, r6
 8000e9c:	1c69      	adds	r1, r5, #1
 8000e9e:	2b0f      	cmp	r3, #15
 8000ea0:	d83f      	bhi.n	8000f22 <__aeabi_fmul+0xe2>
 8000ea2:	4a72      	ldr	r2, [pc, #456]	; (800106c <__aeabi_fmul+0x22c>)
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	58d3      	ldr	r3, [r2, r3]
 8000ea8:	469f      	mov	pc, r3
 8000eaa:	35ff      	adds	r5, #255	; 0xff
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d000      	beq.n	8000eb2 <__aeabi_fmul+0x72>
 8000eb0:	e079      	b.n	8000fa6 <__aeabi_fmul+0x166>
 8000eb2:	4652      	mov	r2, sl
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	4692      	mov	sl, r2
 8000eba:	2002      	movs	r0, #2
 8000ebc:	e7eb      	b.n	8000e96 <__aeabi_fmul+0x56>
 8000ebe:	4647      	mov	r7, r8
 8000ec0:	464c      	mov	r4, r9
 8000ec2:	4683      	mov	fp, r0
 8000ec4:	465b      	mov	r3, fp
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d028      	beq.n	8000f1c <__aeabi_fmul+0xdc>
 8000eca:	2b03      	cmp	r3, #3
 8000ecc:	d100      	bne.n	8000ed0 <__aeabi_fmul+0x90>
 8000ece:	e0c6      	b.n	800105e <__aeabi_fmul+0x21e>
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d14f      	bne.n	8000f74 <__aeabi_fmul+0x134>
 8000ed4:	2000      	movs	r0, #0
 8000ed6:	2400      	movs	r4, #0
 8000ed8:	05c0      	lsls	r0, r0, #23
 8000eda:	07ff      	lsls	r7, r7, #31
 8000edc:	4320      	orrs	r0, r4
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	bcf0      	pop	{r4, r5, r6, r7}
 8000ee2:	46bb      	mov	fp, r7
 8000ee4:	46b2      	mov	sl, r6
 8000ee6:	46a9      	mov	r9, r5
 8000ee8:	46a0      	mov	r8, r4
 8000eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000eec:	2c00      	cmp	r4, #0
 8000eee:	d171      	bne.n	8000fd4 <__aeabi_fmul+0x194>
 8000ef0:	2304      	movs	r3, #4
 8000ef2:	469a      	mov	sl, r3
 8000ef4:	3b03      	subs	r3, #3
 8000ef6:	2500      	movs	r5, #0
 8000ef8:	469b      	mov	fp, r3
 8000efa:	e7b9      	b.n	8000e70 <__aeabi_fmul+0x30>
 8000efc:	2c00      	cmp	r4, #0
 8000efe:	d163      	bne.n	8000fc8 <__aeabi_fmul+0x188>
 8000f00:	2308      	movs	r3, #8
 8000f02:	469a      	mov	sl, r3
 8000f04:	3b06      	subs	r3, #6
 8000f06:	25ff      	movs	r5, #255	; 0xff
 8000f08:	469b      	mov	fp, r3
 8000f0a:	e7b1      	b.n	8000e70 <__aeabi_fmul+0x30>
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d150      	bne.n	8000fb2 <__aeabi_fmul+0x172>
 8000f10:	4652      	mov	r2, sl
 8000f12:	3301      	adds	r3, #1
 8000f14:	431a      	orrs	r2, r3
 8000f16:	4692      	mov	sl, r2
 8000f18:	2001      	movs	r0, #1
 8000f1a:	e7bc      	b.n	8000e96 <__aeabi_fmul+0x56>
 8000f1c:	20ff      	movs	r0, #255	; 0xff
 8000f1e:	2400      	movs	r4, #0
 8000f20:	e7da      	b.n	8000ed8 <__aeabi_fmul+0x98>
 8000f22:	4648      	mov	r0, r9
 8000f24:	0c26      	lsrs	r6, r4, #16
 8000f26:	0424      	lsls	r4, r4, #16
 8000f28:	0c22      	lsrs	r2, r4, #16
 8000f2a:	0404      	lsls	r4, r0, #16
 8000f2c:	0c24      	lsrs	r4, r4, #16
 8000f2e:	464b      	mov	r3, r9
 8000f30:	0020      	movs	r0, r4
 8000f32:	0c1b      	lsrs	r3, r3, #16
 8000f34:	4350      	muls	r0, r2
 8000f36:	4374      	muls	r4, r6
 8000f38:	435a      	muls	r2, r3
 8000f3a:	435e      	muls	r6, r3
 8000f3c:	1912      	adds	r2, r2, r4
 8000f3e:	0c03      	lsrs	r3, r0, #16
 8000f40:	189b      	adds	r3, r3, r2
 8000f42:	429c      	cmp	r4, r3
 8000f44:	d903      	bls.n	8000f4e <__aeabi_fmul+0x10e>
 8000f46:	2280      	movs	r2, #128	; 0x80
 8000f48:	0252      	lsls	r2, r2, #9
 8000f4a:	4694      	mov	ip, r2
 8000f4c:	4466      	add	r6, ip
 8000f4e:	0400      	lsls	r0, r0, #16
 8000f50:	041a      	lsls	r2, r3, #16
 8000f52:	0c00      	lsrs	r0, r0, #16
 8000f54:	1812      	adds	r2, r2, r0
 8000f56:	0194      	lsls	r4, r2, #6
 8000f58:	1e60      	subs	r0, r4, #1
 8000f5a:	4184      	sbcs	r4, r0
 8000f5c:	0c1b      	lsrs	r3, r3, #16
 8000f5e:	0e92      	lsrs	r2, r2, #26
 8000f60:	199b      	adds	r3, r3, r6
 8000f62:	4314      	orrs	r4, r2
 8000f64:	019b      	lsls	r3, r3, #6
 8000f66:	431c      	orrs	r4, r3
 8000f68:	011b      	lsls	r3, r3, #4
 8000f6a:	d572      	bpl.n	8001052 <__aeabi_fmul+0x212>
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	0863      	lsrs	r3, r4, #1
 8000f70:	4004      	ands	r4, r0
 8000f72:	431c      	orrs	r4, r3
 8000f74:	0008      	movs	r0, r1
 8000f76:	307f      	adds	r0, #127	; 0x7f
 8000f78:	2800      	cmp	r0, #0
 8000f7a:	dd3c      	ble.n	8000ff6 <__aeabi_fmul+0x1b6>
 8000f7c:	0763      	lsls	r3, r4, #29
 8000f7e:	d004      	beq.n	8000f8a <__aeabi_fmul+0x14a>
 8000f80:	230f      	movs	r3, #15
 8000f82:	4023      	ands	r3, r4
 8000f84:	2b04      	cmp	r3, #4
 8000f86:	d000      	beq.n	8000f8a <__aeabi_fmul+0x14a>
 8000f88:	3404      	adds	r4, #4
 8000f8a:	0123      	lsls	r3, r4, #4
 8000f8c:	d503      	bpl.n	8000f96 <__aeabi_fmul+0x156>
 8000f8e:	3180      	adds	r1, #128	; 0x80
 8000f90:	0008      	movs	r0, r1
 8000f92:	4b37      	ldr	r3, [pc, #220]	; (8001070 <__aeabi_fmul+0x230>)
 8000f94:	401c      	ands	r4, r3
 8000f96:	28fe      	cmp	r0, #254	; 0xfe
 8000f98:	dcc0      	bgt.n	8000f1c <__aeabi_fmul+0xdc>
 8000f9a:	01a4      	lsls	r4, r4, #6
 8000f9c:	0a64      	lsrs	r4, r4, #9
 8000f9e:	b2c0      	uxtb	r0, r0
 8000fa0:	e79a      	b.n	8000ed8 <__aeabi_fmul+0x98>
 8000fa2:	0037      	movs	r7, r6
 8000fa4:	e78e      	b.n	8000ec4 <__aeabi_fmul+0x84>
 8000fa6:	4652      	mov	r2, sl
 8000fa8:	2303      	movs	r3, #3
 8000faa:	431a      	orrs	r2, r3
 8000fac:	4692      	mov	sl, r2
 8000fae:	2003      	movs	r0, #3
 8000fb0:	e771      	b.n	8000e96 <__aeabi_fmul+0x56>
 8000fb2:	4648      	mov	r0, r9
 8000fb4:	f002 f96a 	bl	800328c <__clzsi2>
 8000fb8:	464a      	mov	r2, r9
 8000fba:	1f43      	subs	r3, r0, #5
 8000fbc:	409a      	lsls	r2, r3
 8000fbe:	1a2d      	subs	r5, r5, r0
 8000fc0:	4691      	mov	r9, r2
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	3d76      	subs	r5, #118	; 0x76
 8000fc6:	e766      	b.n	8000e96 <__aeabi_fmul+0x56>
 8000fc8:	230c      	movs	r3, #12
 8000fca:	469a      	mov	sl, r3
 8000fcc:	3b09      	subs	r3, #9
 8000fce:	25ff      	movs	r5, #255	; 0xff
 8000fd0:	469b      	mov	fp, r3
 8000fd2:	e74d      	b.n	8000e70 <__aeabi_fmul+0x30>
 8000fd4:	0020      	movs	r0, r4
 8000fd6:	f002 f959 	bl	800328c <__clzsi2>
 8000fda:	2576      	movs	r5, #118	; 0x76
 8000fdc:	1f43      	subs	r3, r0, #5
 8000fde:	409c      	lsls	r4, r3
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	426d      	negs	r5, r5
 8000fe4:	469a      	mov	sl, r3
 8000fe6:	469b      	mov	fp, r3
 8000fe8:	1a2d      	subs	r5, r5, r0
 8000fea:	e741      	b.n	8000e70 <__aeabi_fmul+0x30>
 8000fec:	2480      	movs	r4, #128	; 0x80
 8000fee:	2700      	movs	r7, #0
 8000ff0:	20ff      	movs	r0, #255	; 0xff
 8000ff2:	03e4      	lsls	r4, r4, #15
 8000ff4:	e770      	b.n	8000ed8 <__aeabi_fmul+0x98>
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	1a1b      	subs	r3, r3, r0
 8000ffa:	2b1b      	cmp	r3, #27
 8000ffc:	dd00      	ble.n	8001000 <__aeabi_fmul+0x1c0>
 8000ffe:	e769      	b.n	8000ed4 <__aeabi_fmul+0x94>
 8001000:	319e      	adds	r1, #158	; 0x9e
 8001002:	0020      	movs	r0, r4
 8001004:	408c      	lsls	r4, r1
 8001006:	40d8      	lsrs	r0, r3
 8001008:	1e63      	subs	r3, r4, #1
 800100a:	419c      	sbcs	r4, r3
 800100c:	4304      	orrs	r4, r0
 800100e:	0763      	lsls	r3, r4, #29
 8001010:	d004      	beq.n	800101c <__aeabi_fmul+0x1dc>
 8001012:	230f      	movs	r3, #15
 8001014:	4023      	ands	r3, r4
 8001016:	2b04      	cmp	r3, #4
 8001018:	d000      	beq.n	800101c <__aeabi_fmul+0x1dc>
 800101a:	3404      	adds	r4, #4
 800101c:	0163      	lsls	r3, r4, #5
 800101e:	d51a      	bpl.n	8001056 <__aeabi_fmul+0x216>
 8001020:	2001      	movs	r0, #1
 8001022:	2400      	movs	r4, #0
 8001024:	e758      	b.n	8000ed8 <__aeabi_fmul+0x98>
 8001026:	2080      	movs	r0, #128	; 0x80
 8001028:	03c0      	lsls	r0, r0, #15
 800102a:	4204      	tst	r4, r0
 800102c:	d009      	beq.n	8001042 <__aeabi_fmul+0x202>
 800102e:	464b      	mov	r3, r9
 8001030:	4203      	tst	r3, r0
 8001032:	d106      	bne.n	8001042 <__aeabi_fmul+0x202>
 8001034:	464c      	mov	r4, r9
 8001036:	4304      	orrs	r4, r0
 8001038:	0264      	lsls	r4, r4, #9
 800103a:	4647      	mov	r7, r8
 800103c:	20ff      	movs	r0, #255	; 0xff
 800103e:	0a64      	lsrs	r4, r4, #9
 8001040:	e74a      	b.n	8000ed8 <__aeabi_fmul+0x98>
 8001042:	2080      	movs	r0, #128	; 0x80
 8001044:	03c0      	lsls	r0, r0, #15
 8001046:	4304      	orrs	r4, r0
 8001048:	0264      	lsls	r4, r4, #9
 800104a:	0037      	movs	r7, r6
 800104c:	20ff      	movs	r0, #255	; 0xff
 800104e:	0a64      	lsrs	r4, r4, #9
 8001050:	e742      	b.n	8000ed8 <__aeabi_fmul+0x98>
 8001052:	0029      	movs	r1, r5
 8001054:	e78e      	b.n	8000f74 <__aeabi_fmul+0x134>
 8001056:	01a4      	lsls	r4, r4, #6
 8001058:	2000      	movs	r0, #0
 800105a:	0a64      	lsrs	r4, r4, #9
 800105c:	e73c      	b.n	8000ed8 <__aeabi_fmul+0x98>
 800105e:	2080      	movs	r0, #128	; 0x80
 8001060:	03c0      	lsls	r0, r0, #15
 8001062:	4304      	orrs	r4, r0
 8001064:	0264      	lsls	r4, r4, #9
 8001066:	20ff      	movs	r0, #255	; 0xff
 8001068:	0a64      	lsrs	r4, r4, #9
 800106a:	e735      	b.n	8000ed8 <__aeabi_fmul+0x98>
 800106c:	0800aa80 	.word	0x0800aa80
 8001070:	f7ffffff 	.word	0xf7ffffff

08001074 <__aeabi_fsub>:
 8001074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001076:	4646      	mov	r6, r8
 8001078:	46d6      	mov	lr, sl
 800107a:	464f      	mov	r7, r9
 800107c:	0243      	lsls	r3, r0, #9
 800107e:	0a5b      	lsrs	r3, r3, #9
 8001080:	00da      	lsls	r2, r3, #3
 8001082:	4694      	mov	ip, r2
 8001084:	024a      	lsls	r2, r1, #9
 8001086:	b5c0      	push	{r6, r7, lr}
 8001088:	0044      	lsls	r4, r0, #1
 800108a:	0a56      	lsrs	r6, r2, #9
 800108c:	1c05      	adds	r5, r0, #0
 800108e:	46b0      	mov	r8, r6
 8001090:	0e24      	lsrs	r4, r4, #24
 8001092:	004e      	lsls	r6, r1, #1
 8001094:	0992      	lsrs	r2, r2, #6
 8001096:	001f      	movs	r7, r3
 8001098:	0020      	movs	r0, r4
 800109a:	4692      	mov	sl, r2
 800109c:	0fed      	lsrs	r5, r5, #31
 800109e:	0e36      	lsrs	r6, r6, #24
 80010a0:	0fc9      	lsrs	r1, r1, #31
 80010a2:	2eff      	cmp	r6, #255	; 0xff
 80010a4:	d100      	bne.n	80010a8 <__aeabi_fsub+0x34>
 80010a6:	e07f      	b.n	80011a8 <__aeabi_fsub+0x134>
 80010a8:	2201      	movs	r2, #1
 80010aa:	4051      	eors	r1, r2
 80010ac:	428d      	cmp	r5, r1
 80010ae:	d051      	beq.n	8001154 <__aeabi_fsub+0xe0>
 80010b0:	1ba2      	subs	r2, r4, r6
 80010b2:	4691      	mov	r9, r2
 80010b4:	2a00      	cmp	r2, #0
 80010b6:	dc00      	bgt.n	80010ba <__aeabi_fsub+0x46>
 80010b8:	e07e      	b.n	80011b8 <__aeabi_fsub+0x144>
 80010ba:	2e00      	cmp	r6, #0
 80010bc:	d100      	bne.n	80010c0 <__aeabi_fsub+0x4c>
 80010be:	e099      	b.n	80011f4 <__aeabi_fsub+0x180>
 80010c0:	2cff      	cmp	r4, #255	; 0xff
 80010c2:	d100      	bne.n	80010c6 <__aeabi_fsub+0x52>
 80010c4:	e08c      	b.n	80011e0 <__aeabi_fsub+0x16c>
 80010c6:	2380      	movs	r3, #128	; 0x80
 80010c8:	4652      	mov	r2, sl
 80010ca:	04db      	lsls	r3, r3, #19
 80010cc:	431a      	orrs	r2, r3
 80010ce:	4692      	mov	sl, r2
 80010d0:	464a      	mov	r2, r9
 80010d2:	2301      	movs	r3, #1
 80010d4:	2a1b      	cmp	r2, #27
 80010d6:	dc08      	bgt.n	80010ea <__aeabi_fsub+0x76>
 80010d8:	4653      	mov	r3, sl
 80010da:	2120      	movs	r1, #32
 80010dc:	40d3      	lsrs	r3, r2
 80010de:	1a89      	subs	r1, r1, r2
 80010e0:	4652      	mov	r2, sl
 80010e2:	408a      	lsls	r2, r1
 80010e4:	1e51      	subs	r1, r2, #1
 80010e6:	418a      	sbcs	r2, r1
 80010e8:	4313      	orrs	r3, r2
 80010ea:	4662      	mov	r2, ip
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	015a      	lsls	r2, r3, #5
 80010f0:	d400      	bmi.n	80010f4 <__aeabi_fsub+0x80>
 80010f2:	e0f3      	b.n	80012dc <__aeabi_fsub+0x268>
 80010f4:	019b      	lsls	r3, r3, #6
 80010f6:	099e      	lsrs	r6, r3, #6
 80010f8:	0030      	movs	r0, r6
 80010fa:	f002 f8c7 	bl	800328c <__clzsi2>
 80010fe:	3805      	subs	r0, #5
 8001100:	4086      	lsls	r6, r0
 8001102:	4284      	cmp	r4, r0
 8001104:	dd00      	ble.n	8001108 <__aeabi_fsub+0x94>
 8001106:	e0f7      	b.n	80012f8 <__aeabi_fsub+0x284>
 8001108:	0032      	movs	r2, r6
 800110a:	1b04      	subs	r4, r0, r4
 800110c:	2020      	movs	r0, #32
 800110e:	3401      	adds	r4, #1
 8001110:	40e2      	lsrs	r2, r4
 8001112:	1b04      	subs	r4, r0, r4
 8001114:	40a6      	lsls	r6, r4
 8001116:	0033      	movs	r3, r6
 8001118:	1e5e      	subs	r6, r3, #1
 800111a:	41b3      	sbcs	r3, r6
 800111c:	2400      	movs	r4, #0
 800111e:	4313      	orrs	r3, r2
 8001120:	075a      	lsls	r2, r3, #29
 8001122:	d004      	beq.n	800112e <__aeabi_fsub+0xba>
 8001124:	220f      	movs	r2, #15
 8001126:	401a      	ands	r2, r3
 8001128:	2a04      	cmp	r2, #4
 800112a:	d000      	beq.n	800112e <__aeabi_fsub+0xba>
 800112c:	3304      	adds	r3, #4
 800112e:	015a      	lsls	r2, r3, #5
 8001130:	d400      	bmi.n	8001134 <__aeabi_fsub+0xc0>
 8001132:	e0d6      	b.n	80012e2 <__aeabi_fsub+0x26e>
 8001134:	1c62      	adds	r2, r4, #1
 8001136:	2cfe      	cmp	r4, #254	; 0xfe
 8001138:	d100      	bne.n	800113c <__aeabi_fsub+0xc8>
 800113a:	e0da      	b.n	80012f2 <__aeabi_fsub+0x27e>
 800113c:	019b      	lsls	r3, r3, #6
 800113e:	0a5f      	lsrs	r7, r3, #9
 8001140:	b2d0      	uxtb	r0, r2
 8001142:	05c0      	lsls	r0, r0, #23
 8001144:	4338      	orrs	r0, r7
 8001146:	07ed      	lsls	r5, r5, #31
 8001148:	4328      	orrs	r0, r5
 800114a:	bce0      	pop	{r5, r6, r7}
 800114c:	46ba      	mov	sl, r7
 800114e:	46b1      	mov	r9, r6
 8001150:	46a8      	mov	r8, r5
 8001152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001154:	1ba2      	subs	r2, r4, r6
 8001156:	4691      	mov	r9, r2
 8001158:	2a00      	cmp	r2, #0
 800115a:	dd63      	ble.n	8001224 <__aeabi_fsub+0x1b0>
 800115c:	2e00      	cmp	r6, #0
 800115e:	d100      	bne.n	8001162 <__aeabi_fsub+0xee>
 8001160:	e099      	b.n	8001296 <__aeabi_fsub+0x222>
 8001162:	2cff      	cmp	r4, #255	; 0xff
 8001164:	d03c      	beq.n	80011e0 <__aeabi_fsub+0x16c>
 8001166:	2380      	movs	r3, #128	; 0x80
 8001168:	4652      	mov	r2, sl
 800116a:	04db      	lsls	r3, r3, #19
 800116c:	431a      	orrs	r2, r3
 800116e:	4692      	mov	sl, r2
 8001170:	464a      	mov	r2, r9
 8001172:	2301      	movs	r3, #1
 8001174:	2a1b      	cmp	r2, #27
 8001176:	dc08      	bgt.n	800118a <__aeabi_fsub+0x116>
 8001178:	4653      	mov	r3, sl
 800117a:	2120      	movs	r1, #32
 800117c:	40d3      	lsrs	r3, r2
 800117e:	1a89      	subs	r1, r1, r2
 8001180:	4652      	mov	r2, sl
 8001182:	408a      	lsls	r2, r1
 8001184:	1e51      	subs	r1, r2, #1
 8001186:	418a      	sbcs	r2, r1
 8001188:	4313      	orrs	r3, r2
 800118a:	4463      	add	r3, ip
 800118c:	015a      	lsls	r2, r3, #5
 800118e:	d400      	bmi.n	8001192 <__aeabi_fsub+0x11e>
 8001190:	e0a4      	b.n	80012dc <__aeabi_fsub+0x268>
 8001192:	3401      	adds	r4, #1
 8001194:	2cff      	cmp	r4, #255	; 0xff
 8001196:	d100      	bne.n	800119a <__aeabi_fsub+0x126>
 8001198:	e0ab      	b.n	80012f2 <__aeabi_fsub+0x27e>
 800119a:	2201      	movs	r2, #1
 800119c:	4997      	ldr	r1, [pc, #604]	; (80013fc <__aeabi_fsub+0x388>)
 800119e:	401a      	ands	r2, r3
 80011a0:	085b      	lsrs	r3, r3, #1
 80011a2:	400b      	ands	r3, r1
 80011a4:	4313      	orrs	r3, r2
 80011a6:	e7bb      	b.n	8001120 <__aeabi_fsub+0xac>
 80011a8:	2a00      	cmp	r2, #0
 80011aa:	d032      	beq.n	8001212 <__aeabi_fsub+0x19e>
 80011ac:	428d      	cmp	r5, r1
 80011ae:	d035      	beq.n	800121c <__aeabi_fsub+0x1a8>
 80011b0:	22ff      	movs	r2, #255	; 0xff
 80011b2:	4252      	negs	r2, r2
 80011b4:	4691      	mov	r9, r2
 80011b6:	44a1      	add	r9, r4
 80011b8:	464a      	mov	r2, r9
 80011ba:	2a00      	cmp	r2, #0
 80011bc:	d051      	beq.n	8001262 <__aeabi_fsub+0x1ee>
 80011be:	1b30      	subs	r0, r6, r4
 80011c0:	2c00      	cmp	r4, #0
 80011c2:	d000      	beq.n	80011c6 <__aeabi_fsub+0x152>
 80011c4:	e09c      	b.n	8001300 <__aeabi_fsub+0x28c>
 80011c6:	4663      	mov	r3, ip
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d100      	bne.n	80011ce <__aeabi_fsub+0x15a>
 80011cc:	e0df      	b.n	800138e <__aeabi_fsub+0x31a>
 80011ce:	3801      	subs	r0, #1
 80011d0:	2800      	cmp	r0, #0
 80011d2:	d100      	bne.n	80011d6 <__aeabi_fsub+0x162>
 80011d4:	e0f7      	b.n	80013c6 <__aeabi_fsub+0x352>
 80011d6:	2eff      	cmp	r6, #255	; 0xff
 80011d8:	d000      	beq.n	80011dc <__aeabi_fsub+0x168>
 80011da:	e099      	b.n	8001310 <__aeabi_fsub+0x29c>
 80011dc:	000d      	movs	r5, r1
 80011de:	4643      	mov	r3, r8
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d100      	bne.n	80011e6 <__aeabi_fsub+0x172>
 80011e4:	e085      	b.n	80012f2 <__aeabi_fsub+0x27e>
 80011e6:	2780      	movs	r7, #128	; 0x80
 80011e8:	03ff      	lsls	r7, r7, #15
 80011ea:	431f      	orrs	r7, r3
 80011ec:	027f      	lsls	r7, r7, #9
 80011ee:	20ff      	movs	r0, #255	; 0xff
 80011f0:	0a7f      	lsrs	r7, r7, #9
 80011f2:	e7a6      	b.n	8001142 <__aeabi_fsub+0xce>
 80011f4:	4652      	mov	r2, sl
 80011f6:	2a00      	cmp	r2, #0
 80011f8:	d074      	beq.n	80012e4 <__aeabi_fsub+0x270>
 80011fa:	2201      	movs	r2, #1
 80011fc:	4252      	negs	r2, r2
 80011fe:	4690      	mov	r8, r2
 8001200:	44c1      	add	r9, r8
 8001202:	464a      	mov	r2, r9
 8001204:	2a00      	cmp	r2, #0
 8001206:	d100      	bne.n	800120a <__aeabi_fsub+0x196>
 8001208:	e0c8      	b.n	800139c <__aeabi_fsub+0x328>
 800120a:	2cff      	cmp	r4, #255	; 0xff
 800120c:	d000      	beq.n	8001210 <__aeabi_fsub+0x19c>
 800120e:	e75f      	b.n	80010d0 <__aeabi_fsub+0x5c>
 8001210:	e7e6      	b.n	80011e0 <__aeabi_fsub+0x16c>
 8001212:	2201      	movs	r2, #1
 8001214:	4051      	eors	r1, r2
 8001216:	42a9      	cmp	r1, r5
 8001218:	d000      	beq.n	800121c <__aeabi_fsub+0x1a8>
 800121a:	e749      	b.n	80010b0 <__aeabi_fsub+0x3c>
 800121c:	22ff      	movs	r2, #255	; 0xff
 800121e:	4252      	negs	r2, r2
 8001220:	4691      	mov	r9, r2
 8001222:	44a1      	add	r9, r4
 8001224:	464a      	mov	r2, r9
 8001226:	2a00      	cmp	r2, #0
 8001228:	d043      	beq.n	80012b2 <__aeabi_fsub+0x23e>
 800122a:	1b31      	subs	r1, r6, r4
 800122c:	2c00      	cmp	r4, #0
 800122e:	d100      	bne.n	8001232 <__aeabi_fsub+0x1be>
 8001230:	e08c      	b.n	800134c <__aeabi_fsub+0x2d8>
 8001232:	2eff      	cmp	r6, #255	; 0xff
 8001234:	d100      	bne.n	8001238 <__aeabi_fsub+0x1c4>
 8001236:	e092      	b.n	800135e <__aeabi_fsub+0x2ea>
 8001238:	2380      	movs	r3, #128	; 0x80
 800123a:	4662      	mov	r2, ip
 800123c:	04db      	lsls	r3, r3, #19
 800123e:	431a      	orrs	r2, r3
 8001240:	4694      	mov	ip, r2
 8001242:	2301      	movs	r3, #1
 8001244:	291b      	cmp	r1, #27
 8001246:	dc09      	bgt.n	800125c <__aeabi_fsub+0x1e8>
 8001248:	2020      	movs	r0, #32
 800124a:	4663      	mov	r3, ip
 800124c:	4662      	mov	r2, ip
 800124e:	40cb      	lsrs	r3, r1
 8001250:	1a41      	subs	r1, r0, r1
 8001252:	408a      	lsls	r2, r1
 8001254:	0011      	movs	r1, r2
 8001256:	1e48      	subs	r0, r1, #1
 8001258:	4181      	sbcs	r1, r0
 800125a:	430b      	orrs	r3, r1
 800125c:	0034      	movs	r4, r6
 800125e:	4453      	add	r3, sl
 8001260:	e794      	b.n	800118c <__aeabi_fsub+0x118>
 8001262:	22fe      	movs	r2, #254	; 0xfe
 8001264:	1c66      	adds	r6, r4, #1
 8001266:	4232      	tst	r2, r6
 8001268:	d164      	bne.n	8001334 <__aeabi_fsub+0x2c0>
 800126a:	2c00      	cmp	r4, #0
 800126c:	d000      	beq.n	8001270 <__aeabi_fsub+0x1fc>
 800126e:	e082      	b.n	8001376 <__aeabi_fsub+0x302>
 8001270:	4663      	mov	r3, ip
 8001272:	2b00      	cmp	r3, #0
 8001274:	d100      	bne.n	8001278 <__aeabi_fsub+0x204>
 8001276:	e0ab      	b.n	80013d0 <__aeabi_fsub+0x35c>
 8001278:	4653      	mov	r3, sl
 800127a:	2b00      	cmp	r3, #0
 800127c:	d100      	bne.n	8001280 <__aeabi_fsub+0x20c>
 800127e:	e760      	b.n	8001142 <__aeabi_fsub+0xce>
 8001280:	4663      	mov	r3, ip
 8001282:	4652      	mov	r2, sl
 8001284:	1a9b      	subs	r3, r3, r2
 8001286:	015a      	lsls	r2, r3, #5
 8001288:	d400      	bmi.n	800128c <__aeabi_fsub+0x218>
 800128a:	e0aa      	b.n	80013e2 <__aeabi_fsub+0x36e>
 800128c:	4663      	mov	r3, ip
 800128e:	4652      	mov	r2, sl
 8001290:	000d      	movs	r5, r1
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	e744      	b.n	8001120 <__aeabi_fsub+0xac>
 8001296:	4652      	mov	r2, sl
 8001298:	2a00      	cmp	r2, #0
 800129a:	d023      	beq.n	80012e4 <__aeabi_fsub+0x270>
 800129c:	2201      	movs	r2, #1
 800129e:	4252      	negs	r2, r2
 80012a0:	4690      	mov	r8, r2
 80012a2:	44c1      	add	r9, r8
 80012a4:	464a      	mov	r2, r9
 80012a6:	2a00      	cmp	r2, #0
 80012a8:	d075      	beq.n	8001396 <__aeabi_fsub+0x322>
 80012aa:	2cff      	cmp	r4, #255	; 0xff
 80012ac:	d000      	beq.n	80012b0 <__aeabi_fsub+0x23c>
 80012ae:	e75f      	b.n	8001170 <__aeabi_fsub+0xfc>
 80012b0:	e796      	b.n	80011e0 <__aeabi_fsub+0x16c>
 80012b2:	26fe      	movs	r6, #254	; 0xfe
 80012b4:	3401      	adds	r4, #1
 80012b6:	4226      	tst	r6, r4
 80012b8:	d153      	bne.n	8001362 <__aeabi_fsub+0x2ee>
 80012ba:	2800      	cmp	r0, #0
 80012bc:	d172      	bne.n	80013a4 <__aeabi_fsub+0x330>
 80012be:	4663      	mov	r3, ip
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_fsub+0x252>
 80012c4:	e093      	b.n	80013ee <__aeabi_fsub+0x37a>
 80012c6:	4653      	mov	r3, sl
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d100      	bne.n	80012ce <__aeabi_fsub+0x25a>
 80012cc:	e739      	b.n	8001142 <__aeabi_fsub+0xce>
 80012ce:	4463      	add	r3, ip
 80012d0:	2400      	movs	r4, #0
 80012d2:	015a      	lsls	r2, r3, #5
 80012d4:	d502      	bpl.n	80012dc <__aeabi_fsub+0x268>
 80012d6:	4a4a      	ldr	r2, [pc, #296]	; (8001400 <__aeabi_fsub+0x38c>)
 80012d8:	3401      	adds	r4, #1
 80012da:	4013      	ands	r3, r2
 80012dc:	075a      	lsls	r2, r3, #29
 80012de:	d000      	beq.n	80012e2 <__aeabi_fsub+0x26e>
 80012e0:	e720      	b.n	8001124 <__aeabi_fsub+0xb0>
 80012e2:	08db      	lsrs	r3, r3, #3
 80012e4:	2cff      	cmp	r4, #255	; 0xff
 80012e6:	d100      	bne.n	80012ea <__aeabi_fsub+0x276>
 80012e8:	e77a      	b.n	80011e0 <__aeabi_fsub+0x16c>
 80012ea:	025b      	lsls	r3, r3, #9
 80012ec:	0a5f      	lsrs	r7, r3, #9
 80012ee:	b2e0      	uxtb	r0, r4
 80012f0:	e727      	b.n	8001142 <__aeabi_fsub+0xce>
 80012f2:	20ff      	movs	r0, #255	; 0xff
 80012f4:	2700      	movs	r7, #0
 80012f6:	e724      	b.n	8001142 <__aeabi_fsub+0xce>
 80012f8:	4b41      	ldr	r3, [pc, #260]	; (8001400 <__aeabi_fsub+0x38c>)
 80012fa:	1a24      	subs	r4, r4, r0
 80012fc:	4033      	ands	r3, r6
 80012fe:	e70f      	b.n	8001120 <__aeabi_fsub+0xac>
 8001300:	2eff      	cmp	r6, #255	; 0xff
 8001302:	d100      	bne.n	8001306 <__aeabi_fsub+0x292>
 8001304:	e76a      	b.n	80011dc <__aeabi_fsub+0x168>
 8001306:	2380      	movs	r3, #128	; 0x80
 8001308:	4662      	mov	r2, ip
 800130a:	04db      	lsls	r3, r3, #19
 800130c:	431a      	orrs	r2, r3
 800130e:	4694      	mov	ip, r2
 8001310:	2301      	movs	r3, #1
 8001312:	281b      	cmp	r0, #27
 8001314:	dc09      	bgt.n	800132a <__aeabi_fsub+0x2b6>
 8001316:	2420      	movs	r4, #32
 8001318:	4663      	mov	r3, ip
 800131a:	4662      	mov	r2, ip
 800131c:	40c3      	lsrs	r3, r0
 800131e:	1a20      	subs	r0, r4, r0
 8001320:	4082      	lsls	r2, r0
 8001322:	0010      	movs	r0, r2
 8001324:	1e44      	subs	r4, r0, #1
 8001326:	41a0      	sbcs	r0, r4
 8001328:	4303      	orrs	r3, r0
 800132a:	4652      	mov	r2, sl
 800132c:	000d      	movs	r5, r1
 800132e:	0034      	movs	r4, r6
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	e6dc      	b.n	80010ee <__aeabi_fsub+0x7a>
 8001334:	4663      	mov	r3, ip
 8001336:	4652      	mov	r2, sl
 8001338:	1a9e      	subs	r6, r3, r2
 800133a:	0173      	lsls	r3, r6, #5
 800133c:	d417      	bmi.n	800136e <__aeabi_fsub+0x2fa>
 800133e:	2e00      	cmp	r6, #0
 8001340:	d000      	beq.n	8001344 <__aeabi_fsub+0x2d0>
 8001342:	e6d9      	b.n	80010f8 <__aeabi_fsub+0x84>
 8001344:	2500      	movs	r5, #0
 8001346:	2000      	movs	r0, #0
 8001348:	2700      	movs	r7, #0
 800134a:	e6fa      	b.n	8001142 <__aeabi_fsub+0xce>
 800134c:	4663      	mov	r3, ip
 800134e:	2b00      	cmp	r3, #0
 8001350:	d044      	beq.n	80013dc <__aeabi_fsub+0x368>
 8001352:	3901      	subs	r1, #1
 8001354:	2900      	cmp	r1, #0
 8001356:	d04c      	beq.n	80013f2 <__aeabi_fsub+0x37e>
 8001358:	2eff      	cmp	r6, #255	; 0xff
 800135a:	d000      	beq.n	800135e <__aeabi_fsub+0x2ea>
 800135c:	e771      	b.n	8001242 <__aeabi_fsub+0x1ce>
 800135e:	4643      	mov	r3, r8
 8001360:	e73e      	b.n	80011e0 <__aeabi_fsub+0x16c>
 8001362:	2cff      	cmp	r4, #255	; 0xff
 8001364:	d0c5      	beq.n	80012f2 <__aeabi_fsub+0x27e>
 8001366:	4652      	mov	r2, sl
 8001368:	4462      	add	r2, ip
 800136a:	0853      	lsrs	r3, r2, #1
 800136c:	e7b6      	b.n	80012dc <__aeabi_fsub+0x268>
 800136e:	4663      	mov	r3, ip
 8001370:	000d      	movs	r5, r1
 8001372:	1ad6      	subs	r6, r2, r3
 8001374:	e6c0      	b.n	80010f8 <__aeabi_fsub+0x84>
 8001376:	4662      	mov	r2, ip
 8001378:	2a00      	cmp	r2, #0
 800137a:	d116      	bne.n	80013aa <__aeabi_fsub+0x336>
 800137c:	4653      	mov	r3, sl
 800137e:	2b00      	cmp	r3, #0
 8001380:	d000      	beq.n	8001384 <__aeabi_fsub+0x310>
 8001382:	e72b      	b.n	80011dc <__aeabi_fsub+0x168>
 8001384:	2780      	movs	r7, #128	; 0x80
 8001386:	2500      	movs	r5, #0
 8001388:	20ff      	movs	r0, #255	; 0xff
 800138a:	03ff      	lsls	r7, r7, #15
 800138c:	e6d9      	b.n	8001142 <__aeabi_fsub+0xce>
 800138e:	000d      	movs	r5, r1
 8001390:	4643      	mov	r3, r8
 8001392:	0034      	movs	r4, r6
 8001394:	e7a6      	b.n	80012e4 <__aeabi_fsub+0x270>
 8001396:	4653      	mov	r3, sl
 8001398:	4463      	add	r3, ip
 800139a:	e6f7      	b.n	800118c <__aeabi_fsub+0x118>
 800139c:	4663      	mov	r3, ip
 800139e:	4652      	mov	r2, sl
 80013a0:	1a9b      	subs	r3, r3, r2
 80013a2:	e6a4      	b.n	80010ee <__aeabi_fsub+0x7a>
 80013a4:	4662      	mov	r2, ip
 80013a6:	2a00      	cmp	r2, #0
 80013a8:	d0d9      	beq.n	800135e <__aeabi_fsub+0x2ea>
 80013aa:	4652      	mov	r2, sl
 80013ac:	2a00      	cmp	r2, #0
 80013ae:	d100      	bne.n	80013b2 <__aeabi_fsub+0x33e>
 80013b0:	e716      	b.n	80011e0 <__aeabi_fsub+0x16c>
 80013b2:	2280      	movs	r2, #128	; 0x80
 80013b4:	03d2      	lsls	r2, r2, #15
 80013b6:	4213      	tst	r3, r2
 80013b8:	d100      	bne.n	80013bc <__aeabi_fsub+0x348>
 80013ba:	e711      	b.n	80011e0 <__aeabi_fsub+0x16c>
 80013bc:	4640      	mov	r0, r8
 80013be:	4210      	tst	r0, r2
 80013c0:	d000      	beq.n	80013c4 <__aeabi_fsub+0x350>
 80013c2:	e70d      	b.n	80011e0 <__aeabi_fsub+0x16c>
 80013c4:	e70a      	b.n	80011dc <__aeabi_fsub+0x168>
 80013c6:	4652      	mov	r2, sl
 80013c8:	000d      	movs	r5, r1
 80013ca:	0034      	movs	r4, r6
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	e68e      	b.n	80010ee <__aeabi_fsub+0x7a>
 80013d0:	4653      	mov	r3, sl
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d008      	beq.n	80013e8 <__aeabi_fsub+0x374>
 80013d6:	000d      	movs	r5, r1
 80013d8:	4647      	mov	r7, r8
 80013da:	e6b2      	b.n	8001142 <__aeabi_fsub+0xce>
 80013dc:	4643      	mov	r3, r8
 80013de:	0034      	movs	r4, r6
 80013e0:	e780      	b.n	80012e4 <__aeabi_fsub+0x270>
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d000      	beq.n	80013e8 <__aeabi_fsub+0x374>
 80013e6:	e779      	b.n	80012dc <__aeabi_fsub+0x268>
 80013e8:	2500      	movs	r5, #0
 80013ea:	2700      	movs	r7, #0
 80013ec:	e6a9      	b.n	8001142 <__aeabi_fsub+0xce>
 80013ee:	4647      	mov	r7, r8
 80013f0:	e6a7      	b.n	8001142 <__aeabi_fsub+0xce>
 80013f2:	4653      	mov	r3, sl
 80013f4:	0034      	movs	r4, r6
 80013f6:	4463      	add	r3, ip
 80013f8:	e6c8      	b.n	800118c <__aeabi_fsub+0x118>
 80013fa:	46c0      	nop			; (mov r8, r8)
 80013fc:	7dffffff 	.word	0x7dffffff
 8001400:	fbffffff 	.word	0xfbffffff

08001404 <__aeabi_f2iz>:
 8001404:	0241      	lsls	r1, r0, #9
 8001406:	0042      	lsls	r2, r0, #1
 8001408:	0fc3      	lsrs	r3, r0, #31
 800140a:	0a49      	lsrs	r1, r1, #9
 800140c:	2000      	movs	r0, #0
 800140e:	0e12      	lsrs	r2, r2, #24
 8001410:	2a7e      	cmp	r2, #126	; 0x7e
 8001412:	d903      	bls.n	800141c <__aeabi_f2iz+0x18>
 8001414:	2a9d      	cmp	r2, #157	; 0x9d
 8001416:	d902      	bls.n	800141e <__aeabi_f2iz+0x1a>
 8001418:	4a09      	ldr	r2, [pc, #36]	; (8001440 <__aeabi_f2iz+0x3c>)
 800141a:	1898      	adds	r0, r3, r2
 800141c:	4770      	bx	lr
 800141e:	2080      	movs	r0, #128	; 0x80
 8001420:	0400      	lsls	r0, r0, #16
 8001422:	4301      	orrs	r1, r0
 8001424:	2a95      	cmp	r2, #149	; 0x95
 8001426:	dc07      	bgt.n	8001438 <__aeabi_f2iz+0x34>
 8001428:	2096      	movs	r0, #150	; 0x96
 800142a:	1a82      	subs	r2, r0, r2
 800142c:	40d1      	lsrs	r1, r2
 800142e:	4248      	negs	r0, r1
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1f3      	bne.n	800141c <__aeabi_f2iz+0x18>
 8001434:	0008      	movs	r0, r1
 8001436:	e7f1      	b.n	800141c <__aeabi_f2iz+0x18>
 8001438:	3a96      	subs	r2, #150	; 0x96
 800143a:	4091      	lsls	r1, r2
 800143c:	e7f7      	b.n	800142e <__aeabi_f2iz+0x2a>
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	7fffffff 	.word	0x7fffffff

08001444 <__aeabi_ui2f>:
 8001444:	b570      	push	{r4, r5, r6, lr}
 8001446:	1e05      	subs	r5, r0, #0
 8001448:	d00e      	beq.n	8001468 <__aeabi_ui2f+0x24>
 800144a:	f001 ff1f 	bl	800328c <__clzsi2>
 800144e:	239e      	movs	r3, #158	; 0x9e
 8001450:	0004      	movs	r4, r0
 8001452:	1a1b      	subs	r3, r3, r0
 8001454:	2b96      	cmp	r3, #150	; 0x96
 8001456:	dc0c      	bgt.n	8001472 <__aeabi_ui2f+0x2e>
 8001458:	2808      	cmp	r0, #8
 800145a:	dd01      	ble.n	8001460 <__aeabi_ui2f+0x1c>
 800145c:	3c08      	subs	r4, #8
 800145e:	40a5      	lsls	r5, r4
 8001460:	026d      	lsls	r5, r5, #9
 8001462:	0a6d      	lsrs	r5, r5, #9
 8001464:	b2d8      	uxtb	r0, r3
 8001466:	e001      	b.n	800146c <__aeabi_ui2f+0x28>
 8001468:	2000      	movs	r0, #0
 800146a:	2500      	movs	r5, #0
 800146c:	05c0      	lsls	r0, r0, #23
 800146e:	4328      	orrs	r0, r5
 8001470:	bd70      	pop	{r4, r5, r6, pc}
 8001472:	2b99      	cmp	r3, #153	; 0x99
 8001474:	dd09      	ble.n	800148a <__aeabi_ui2f+0x46>
 8001476:	0002      	movs	r2, r0
 8001478:	0029      	movs	r1, r5
 800147a:	321b      	adds	r2, #27
 800147c:	4091      	lsls	r1, r2
 800147e:	1e4a      	subs	r2, r1, #1
 8001480:	4191      	sbcs	r1, r2
 8001482:	2205      	movs	r2, #5
 8001484:	1a12      	subs	r2, r2, r0
 8001486:	40d5      	lsrs	r5, r2
 8001488:	430d      	orrs	r5, r1
 800148a:	2c05      	cmp	r4, #5
 800148c:	dd01      	ble.n	8001492 <__aeabi_ui2f+0x4e>
 800148e:	1f62      	subs	r2, r4, #5
 8001490:	4095      	lsls	r5, r2
 8001492:	0029      	movs	r1, r5
 8001494:	4e08      	ldr	r6, [pc, #32]	; (80014b8 <__aeabi_ui2f+0x74>)
 8001496:	4031      	ands	r1, r6
 8001498:	076a      	lsls	r2, r5, #29
 800149a:	d009      	beq.n	80014b0 <__aeabi_ui2f+0x6c>
 800149c:	200f      	movs	r0, #15
 800149e:	4028      	ands	r0, r5
 80014a0:	2804      	cmp	r0, #4
 80014a2:	d005      	beq.n	80014b0 <__aeabi_ui2f+0x6c>
 80014a4:	3104      	adds	r1, #4
 80014a6:	014a      	lsls	r2, r1, #5
 80014a8:	d502      	bpl.n	80014b0 <__aeabi_ui2f+0x6c>
 80014aa:	239f      	movs	r3, #159	; 0x9f
 80014ac:	4031      	ands	r1, r6
 80014ae:	1b1b      	subs	r3, r3, r4
 80014b0:	0189      	lsls	r1, r1, #6
 80014b2:	0a4d      	lsrs	r5, r1, #9
 80014b4:	b2d8      	uxtb	r0, r3
 80014b6:	e7d9      	b.n	800146c <__aeabi_ui2f+0x28>
 80014b8:	fbffffff 	.word	0xfbffffff

080014bc <__aeabi_dadd>:
 80014bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014be:	464f      	mov	r7, r9
 80014c0:	46d6      	mov	lr, sl
 80014c2:	4646      	mov	r6, r8
 80014c4:	000d      	movs	r5, r1
 80014c6:	0001      	movs	r1, r0
 80014c8:	0018      	movs	r0, r3
 80014ca:	b5c0      	push	{r6, r7, lr}
 80014cc:	0017      	movs	r7, r2
 80014ce:	032b      	lsls	r3, r5, #12
 80014d0:	0a5a      	lsrs	r2, r3, #9
 80014d2:	0f4b      	lsrs	r3, r1, #29
 80014d4:	4313      	orrs	r3, r2
 80014d6:	00ca      	lsls	r2, r1, #3
 80014d8:	4691      	mov	r9, r2
 80014da:	0302      	lsls	r2, r0, #12
 80014dc:	006e      	lsls	r6, r5, #1
 80014de:	0041      	lsls	r1, r0, #1
 80014e0:	0a52      	lsrs	r2, r2, #9
 80014e2:	0fec      	lsrs	r4, r5, #31
 80014e4:	0f7d      	lsrs	r5, r7, #29
 80014e6:	4315      	orrs	r5, r2
 80014e8:	0d76      	lsrs	r6, r6, #21
 80014ea:	0d49      	lsrs	r1, r1, #21
 80014ec:	0fc0      	lsrs	r0, r0, #31
 80014ee:	4682      	mov	sl, r0
 80014f0:	46ac      	mov	ip, r5
 80014f2:	00ff      	lsls	r7, r7, #3
 80014f4:	1a72      	subs	r2, r6, r1
 80014f6:	4284      	cmp	r4, r0
 80014f8:	d100      	bne.n	80014fc <__aeabi_dadd+0x40>
 80014fa:	e098      	b.n	800162e <__aeabi_dadd+0x172>
 80014fc:	2a00      	cmp	r2, #0
 80014fe:	dc00      	bgt.n	8001502 <__aeabi_dadd+0x46>
 8001500:	e081      	b.n	8001606 <__aeabi_dadd+0x14a>
 8001502:	2900      	cmp	r1, #0
 8001504:	d100      	bne.n	8001508 <__aeabi_dadd+0x4c>
 8001506:	e0b6      	b.n	8001676 <__aeabi_dadd+0x1ba>
 8001508:	49c9      	ldr	r1, [pc, #804]	; (8001830 <__aeabi_dadd+0x374>)
 800150a:	428e      	cmp	r6, r1
 800150c:	d100      	bne.n	8001510 <__aeabi_dadd+0x54>
 800150e:	e172      	b.n	80017f6 <__aeabi_dadd+0x33a>
 8001510:	2180      	movs	r1, #128	; 0x80
 8001512:	0028      	movs	r0, r5
 8001514:	0409      	lsls	r1, r1, #16
 8001516:	4308      	orrs	r0, r1
 8001518:	4684      	mov	ip, r0
 800151a:	2a38      	cmp	r2, #56	; 0x38
 800151c:	dd00      	ble.n	8001520 <__aeabi_dadd+0x64>
 800151e:	e15e      	b.n	80017de <__aeabi_dadd+0x322>
 8001520:	2a1f      	cmp	r2, #31
 8001522:	dd00      	ble.n	8001526 <__aeabi_dadd+0x6a>
 8001524:	e1ee      	b.n	8001904 <__aeabi_dadd+0x448>
 8001526:	2020      	movs	r0, #32
 8001528:	0039      	movs	r1, r7
 800152a:	4665      	mov	r5, ip
 800152c:	1a80      	subs	r0, r0, r2
 800152e:	4087      	lsls	r7, r0
 8001530:	40d1      	lsrs	r1, r2
 8001532:	4085      	lsls	r5, r0
 8001534:	430d      	orrs	r5, r1
 8001536:	0039      	movs	r1, r7
 8001538:	1e4f      	subs	r7, r1, #1
 800153a:	41b9      	sbcs	r1, r7
 800153c:	4667      	mov	r7, ip
 800153e:	40d7      	lsrs	r7, r2
 8001540:	4329      	orrs	r1, r5
 8001542:	1bdb      	subs	r3, r3, r7
 8001544:	464a      	mov	r2, r9
 8001546:	1a55      	subs	r5, r2, r1
 8001548:	45a9      	cmp	r9, r5
 800154a:	4189      	sbcs	r1, r1
 800154c:	4249      	negs	r1, r1
 800154e:	1a5b      	subs	r3, r3, r1
 8001550:	4698      	mov	r8, r3
 8001552:	4643      	mov	r3, r8
 8001554:	021b      	lsls	r3, r3, #8
 8001556:	d400      	bmi.n	800155a <__aeabi_dadd+0x9e>
 8001558:	e0cc      	b.n	80016f4 <__aeabi_dadd+0x238>
 800155a:	4643      	mov	r3, r8
 800155c:	025b      	lsls	r3, r3, #9
 800155e:	0a5b      	lsrs	r3, r3, #9
 8001560:	4698      	mov	r8, r3
 8001562:	4643      	mov	r3, r8
 8001564:	2b00      	cmp	r3, #0
 8001566:	d100      	bne.n	800156a <__aeabi_dadd+0xae>
 8001568:	e12c      	b.n	80017c4 <__aeabi_dadd+0x308>
 800156a:	4640      	mov	r0, r8
 800156c:	f001 fe8e 	bl	800328c <__clzsi2>
 8001570:	0001      	movs	r1, r0
 8001572:	3908      	subs	r1, #8
 8001574:	2220      	movs	r2, #32
 8001576:	0028      	movs	r0, r5
 8001578:	4643      	mov	r3, r8
 800157a:	1a52      	subs	r2, r2, r1
 800157c:	408b      	lsls	r3, r1
 800157e:	40d0      	lsrs	r0, r2
 8001580:	408d      	lsls	r5, r1
 8001582:	4303      	orrs	r3, r0
 8001584:	428e      	cmp	r6, r1
 8001586:	dd00      	ble.n	800158a <__aeabi_dadd+0xce>
 8001588:	e117      	b.n	80017ba <__aeabi_dadd+0x2fe>
 800158a:	1b8e      	subs	r6, r1, r6
 800158c:	1c72      	adds	r2, r6, #1
 800158e:	2a1f      	cmp	r2, #31
 8001590:	dd00      	ble.n	8001594 <__aeabi_dadd+0xd8>
 8001592:	e1a7      	b.n	80018e4 <__aeabi_dadd+0x428>
 8001594:	2120      	movs	r1, #32
 8001596:	0018      	movs	r0, r3
 8001598:	002e      	movs	r6, r5
 800159a:	1a89      	subs	r1, r1, r2
 800159c:	408d      	lsls	r5, r1
 800159e:	4088      	lsls	r0, r1
 80015a0:	40d6      	lsrs	r6, r2
 80015a2:	40d3      	lsrs	r3, r2
 80015a4:	1e69      	subs	r1, r5, #1
 80015a6:	418d      	sbcs	r5, r1
 80015a8:	4330      	orrs	r0, r6
 80015aa:	4698      	mov	r8, r3
 80015ac:	2600      	movs	r6, #0
 80015ae:	4305      	orrs	r5, r0
 80015b0:	076b      	lsls	r3, r5, #29
 80015b2:	d009      	beq.n	80015c8 <__aeabi_dadd+0x10c>
 80015b4:	230f      	movs	r3, #15
 80015b6:	402b      	ands	r3, r5
 80015b8:	2b04      	cmp	r3, #4
 80015ba:	d005      	beq.n	80015c8 <__aeabi_dadd+0x10c>
 80015bc:	1d2b      	adds	r3, r5, #4
 80015be:	42ab      	cmp	r3, r5
 80015c0:	41ad      	sbcs	r5, r5
 80015c2:	426d      	negs	r5, r5
 80015c4:	44a8      	add	r8, r5
 80015c6:	001d      	movs	r5, r3
 80015c8:	4643      	mov	r3, r8
 80015ca:	021b      	lsls	r3, r3, #8
 80015cc:	d400      	bmi.n	80015d0 <__aeabi_dadd+0x114>
 80015ce:	e094      	b.n	80016fa <__aeabi_dadd+0x23e>
 80015d0:	4b97      	ldr	r3, [pc, #604]	; (8001830 <__aeabi_dadd+0x374>)
 80015d2:	1c72      	adds	r2, r6, #1
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d100      	bne.n	80015da <__aeabi_dadd+0x11e>
 80015d8:	e09d      	b.n	8001716 <__aeabi_dadd+0x25a>
 80015da:	4641      	mov	r1, r8
 80015dc:	4b95      	ldr	r3, [pc, #596]	; (8001834 <__aeabi_dadd+0x378>)
 80015de:	08ed      	lsrs	r5, r5, #3
 80015e0:	4019      	ands	r1, r3
 80015e2:	000b      	movs	r3, r1
 80015e4:	0552      	lsls	r2, r2, #21
 80015e6:	0749      	lsls	r1, r1, #29
 80015e8:	025b      	lsls	r3, r3, #9
 80015ea:	4329      	orrs	r1, r5
 80015ec:	0b1b      	lsrs	r3, r3, #12
 80015ee:	0d52      	lsrs	r2, r2, #21
 80015f0:	0512      	lsls	r2, r2, #20
 80015f2:	4313      	orrs	r3, r2
 80015f4:	07e4      	lsls	r4, r4, #31
 80015f6:	4323      	orrs	r3, r4
 80015f8:	0008      	movs	r0, r1
 80015fa:	0019      	movs	r1, r3
 80015fc:	bce0      	pop	{r5, r6, r7}
 80015fe:	46ba      	mov	sl, r7
 8001600:	46b1      	mov	r9, r6
 8001602:	46a8      	mov	r8, r5
 8001604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001606:	2a00      	cmp	r2, #0
 8001608:	d043      	beq.n	8001692 <__aeabi_dadd+0x1d6>
 800160a:	1b8a      	subs	r2, r1, r6
 800160c:	2e00      	cmp	r6, #0
 800160e:	d000      	beq.n	8001612 <__aeabi_dadd+0x156>
 8001610:	e12a      	b.n	8001868 <__aeabi_dadd+0x3ac>
 8001612:	464c      	mov	r4, r9
 8001614:	431c      	orrs	r4, r3
 8001616:	d100      	bne.n	800161a <__aeabi_dadd+0x15e>
 8001618:	e1d1      	b.n	80019be <__aeabi_dadd+0x502>
 800161a:	1e54      	subs	r4, r2, #1
 800161c:	2a01      	cmp	r2, #1
 800161e:	d100      	bne.n	8001622 <__aeabi_dadd+0x166>
 8001620:	e21f      	b.n	8001a62 <__aeabi_dadd+0x5a6>
 8001622:	4d83      	ldr	r5, [pc, #524]	; (8001830 <__aeabi_dadd+0x374>)
 8001624:	42aa      	cmp	r2, r5
 8001626:	d100      	bne.n	800162a <__aeabi_dadd+0x16e>
 8001628:	e272      	b.n	8001b10 <__aeabi_dadd+0x654>
 800162a:	0022      	movs	r2, r4
 800162c:	e123      	b.n	8001876 <__aeabi_dadd+0x3ba>
 800162e:	2a00      	cmp	r2, #0
 8001630:	dc00      	bgt.n	8001634 <__aeabi_dadd+0x178>
 8001632:	e098      	b.n	8001766 <__aeabi_dadd+0x2aa>
 8001634:	2900      	cmp	r1, #0
 8001636:	d042      	beq.n	80016be <__aeabi_dadd+0x202>
 8001638:	497d      	ldr	r1, [pc, #500]	; (8001830 <__aeabi_dadd+0x374>)
 800163a:	428e      	cmp	r6, r1
 800163c:	d100      	bne.n	8001640 <__aeabi_dadd+0x184>
 800163e:	e0da      	b.n	80017f6 <__aeabi_dadd+0x33a>
 8001640:	2180      	movs	r1, #128	; 0x80
 8001642:	0028      	movs	r0, r5
 8001644:	0409      	lsls	r1, r1, #16
 8001646:	4308      	orrs	r0, r1
 8001648:	4684      	mov	ip, r0
 800164a:	2a38      	cmp	r2, #56	; 0x38
 800164c:	dd00      	ble.n	8001650 <__aeabi_dadd+0x194>
 800164e:	e129      	b.n	80018a4 <__aeabi_dadd+0x3e8>
 8001650:	2a1f      	cmp	r2, #31
 8001652:	dc00      	bgt.n	8001656 <__aeabi_dadd+0x19a>
 8001654:	e187      	b.n	8001966 <__aeabi_dadd+0x4aa>
 8001656:	0011      	movs	r1, r2
 8001658:	4665      	mov	r5, ip
 800165a:	3920      	subs	r1, #32
 800165c:	40cd      	lsrs	r5, r1
 800165e:	2a20      	cmp	r2, #32
 8001660:	d004      	beq.n	800166c <__aeabi_dadd+0x1b0>
 8001662:	2040      	movs	r0, #64	; 0x40
 8001664:	4661      	mov	r1, ip
 8001666:	1a82      	subs	r2, r0, r2
 8001668:	4091      	lsls	r1, r2
 800166a:	430f      	orrs	r7, r1
 800166c:	0039      	movs	r1, r7
 800166e:	1e4f      	subs	r7, r1, #1
 8001670:	41b9      	sbcs	r1, r7
 8001672:	430d      	orrs	r5, r1
 8001674:	e11b      	b.n	80018ae <__aeabi_dadd+0x3f2>
 8001676:	0029      	movs	r1, r5
 8001678:	4339      	orrs	r1, r7
 800167a:	d100      	bne.n	800167e <__aeabi_dadd+0x1c2>
 800167c:	e0b5      	b.n	80017ea <__aeabi_dadd+0x32e>
 800167e:	1e51      	subs	r1, r2, #1
 8001680:	2a01      	cmp	r2, #1
 8001682:	d100      	bne.n	8001686 <__aeabi_dadd+0x1ca>
 8001684:	e1ab      	b.n	80019de <__aeabi_dadd+0x522>
 8001686:	486a      	ldr	r0, [pc, #424]	; (8001830 <__aeabi_dadd+0x374>)
 8001688:	4282      	cmp	r2, r0
 800168a:	d100      	bne.n	800168e <__aeabi_dadd+0x1d2>
 800168c:	e1b2      	b.n	80019f4 <__aeabi_dadd+0x538>
 800168e:	000a      	movs	r2, r1
 8001690:	e743      	b.n	800151a <__aeabi_dadd+0x5e>
 8001692:	4969      	ldr	r1, [pc, #420]	; (8001838 <__aeabi_dadd+0x37c>)
 8001694:	1c75      	adds	r5, r6, #1
 8001696:	420d      	tst	r5, r1
 8001698:	d000      	beq.n	800169c <__aeabi_dadd+0x1e0>
 800169a:	e0cf      	b.n	800183c <__aeabi_dadd+0x380>
 800169c:	2e00      	cmp	r6, #0
 800169e:	d000      	beq.n	80016a2 <__aeabi_dadd+0x1e6>
 80016a0:	e193      	b.n	80019ca <__aeabi_dadd+0x50e>
 80016a2:	4649      	mov	r1, r9
 80016a4:	4319      	orrs	r1, r3
 80016a6:	d100      	bne.n	80016aa <__aeabi_dadd+0x1ee>
 80016a8:	e1d1      	b.n	8001a4e <__aeabi_dadd+0x592>
 80016aa:	4661      	mov	r1, ip
 80016ac:	4339      	orrs	r1, r7
 80016ae:	d000      	beq.n	80016b2 <__aeabi_dadd+0x1f6>
 80016b0:	e1e3      	b.n	8001a7a <__aeabi_dadd+0x5be>
 80016b2:	4649      	mov	r1, r9
 80016b4:	0758      	lsls	r0, r3, #29
 80016b6:	08c9      	lsrs	r1, r1, #3
 80016b8:	4301      	orrs	r1, r0
 80016ba:	08db      	lsrs	r3, r3, #3
 80016bc:	e026      	b.n	800170c <__aeabi_dadd+0x250>
 80016be:	0029      	movs	r1, r5
 80016c0:	4339      	orrs	r1, r7
 80016c2:	d100      	bne.n	80016c6 <__aeabi_dadd+0x20a>
 80016c4:	e091      	b.n	80017ea <__aeabi_dadd+0x32e>
 80016c6:	1e51      	subs	r1, r2, #1
 80016c8:	2a01      	cmp	r2, #1
 80016ca:	d005      	beq.n	80016d8 <__aeabi_dadd+0x21c>
 80016cc:	4858      	ldr	r0, [pc, #352]	; (8001830 <__aeabi_dadd+0x374>)
 80016ce:	4282      	cmp	r2, r0
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dadd+0x218>
 80016d2:	e18f      	b.n	80019f4 <__aeabi_dadd+0x538>
 80016d4:	000a      	movs	r2, r1
 80016d6:	e7b8      	b.n	800164a <__aeabi_dadd+0x18e>
 80016d8:	003d      	movs	r5, r7
 80016da:	444d      	add	r5, r9
 80016dc:	454d      	cmp	r5, r9
 80016de:	4189      	sbcs	r1, r1
 80016e0:	4463      	add	r3, ip
 80016e2:	4698      	mov	r8, r3
 80016e4:	4249      	negs	r1, r1
 80016e6:	4488      	add	r8, r1
 80016e8:	4643      	mov	r3, r8
 80016ea:	2602      	movs	r6, #2
 80016ec:	021b      	lsls	r3, r3, #8
 80016ee:	d500      	bpl.n	80016f2 <__aeabi_dadd+0x236>
 80016f0:	e0eb      	b.n	80018ca <__aeabi_dadd+0x40e>
 80016f2:	3e01      	subs	r6, #1
 80016f4:	076b      	lsls	r3, r5, #29
 80016f6:	d000      	beq.n	80016fa <__aeabi_dadd+0x23e>
 80016f8:	e75c      	b.n	80015b4 <__aeabi_dadd+0xf8>
 80016fa:	4643      	mov	r3, r8
 80016fc:	08e9      	lsrs	r1, r5, #3
 80016fe:	075a      	lsls	r2, r3, #29
 8001700:	4311      	orrs	r1, r2
 8001702:	0032      	movs	r2, r6
 8001704:	08db      	lsrs	r3, r3, #3
 8001706:	484a      	ldr	r0, [pc, #296]	; (8001830 <__aeabi_dadd+0x374>)
 8001708:	4282      	cmp	r2, r0
 800170a:	d021      	beq.n	8001750 <__aeabi_dadd+0x294>
 800170c:	031b      	lsls	r3, r3, #12
 800170e:	0552      	lsls	r2, r2, #21
 8001710:	0b1b      	lsrs	r3, r3, #12
 8001712:	0d52      	lsrs	r2, r2, #21
 8001714:	e76c      	b.n	80015f0 <__aeabi_dadd+0x134>
 8001716:	2300      	movs	r3, #0
 8001718:	2100      	movs	r1, #0
 800171a:	e769      	b.n	80015f0 <__aeabi_dadd+0x134>
 800171c:	002a      	movs	r2, r5
 800171e:	433a      	orrs	r2, r7
 8001720:	d069      	beq.n	80017f6 <__aeabi_dadd+0x33a>
 8001722:	464a      	mov	r2, r9
 8001724:	0758      	lsls	r0, r3, #29
 8001726:	08d1      	lsrs	r1, r2, #3
 8001728:	08da      	lsrs	r2, r3, #3
 800172a:	2380      	movs	r3, #128	; 0x80
 800172c:	031b      	lsls	r3, r3, #12
 800172e:	4308      	orrs	r0, r1
 8001730:	421a      	tst	r2, r3
 8001732:	d007      	beq.n	8001744 <__aeabi_dadd+0x288>
 8001734:	0029      	movs	r1, r5
 8001736:	08ed      	lsrs	r5, r5, #3
 8001738:	421d      	tst	r5, r3
 800173a:	d103      	bne.n	8001744 <__aeabi_dadd+0x288>
 800173c:	002a      	movs	r2, r5
 800173e:	08ff      	lsrs	r7, r7, #3
 8001740:	0748      	lsls	r0, r1, #29
 8001742:	4338      	orrs	r0, r7
 8001744:	0f43      	lsrs	r3, r0, #29
 8001746:	00c1      	lsls	r1, r0, #3
 8001748:	075b      	lsls	r3, r3, #29
 800174a:	08c9      	lsrs	r1, r1, #3
 800174c:	4319      	orrs	r1, r3
 800174e:	0013      	movs	r3, r2
 8001750:	000a      	movs	r2, r1
 8001752:	431a      	orrs	r2, r3
 8001754:	d100      	bne.n	8001758 <__aeabi_dadd+0x29c>
 8001756:	e213      	b.n	8001b80 <__aeabi_dadd+0x6c4>
 8001758:	2280      	movs	r2, #128	; 0x80
 800175a:	0312      	lsls	r2, r2, #12
 800175c:	4313      	orrs	r3, r2
 800175e:	031b      	lsls	r3, r3, #12
 8001760:	4a33      	ldr	r2, [pc, #204]	; (8001830 <__aeabi_dadd+0x374>)
 8001762:	0b1b      	lsrs	r3, r3, #12
 8001764:	e744      	b.n	80015f0 <__aeabi_dadd+0x134>
 8001766:	2a00      	cmp	r2, #0
 8001768:	d04b      	beq.n	8001802 <__aeabi_dadd+0x346>
 800176a:	1b8a      	subs	r2, r1, r6
 800176c:	2e00      	cmp	r6, #0
 800176e:	d100      	bne.n	8001772 <__aeabi_dadd+0x2b6>
 8001770:	e0e7      	b.n	8001942 <__aeabi_dadd+0x486>
 8001772:	482f      	ldr	r0, [pc, #188]	; (8001830 <__aeabi_dadd+0x374>)
 8001774:	4281      	cmp	r1, r0
 8001776:	d100      	bne.n	800177a <__aeabi_dadd+0x2be>
 8001778:	e195      	b.n	8001aa6 <__aeabi_dadd+0x5ea>
 800177a:	2080      	movs	r0, #128	; 0x80
 800177c:	0400      	lsls	r0, r0, #16
 800177e:	4303      	orrs	r3, r0
 8001780:	2a38      	cmp	r2, #56	; 0x38
 8001782:	dd00      	ble.n	8001786 <__aeabi_dadd+0x2ca>
 8001784:	e143      	b.n	8001a0e <__aeabi_dadd+0x552>
 8001786:	2a1f      	cmp	r2, #31
 8001788:	dd00      	ble.n	800178c <__aeabi_dadd+0x2d0>
 800178a:	e1db      	b.n	8001b44 <__aeabi_dadd+0x688>
 800178c:	2020      	movs	r0, #32
 800178e:	001d      	movs	r5, r3
 8001790:	464e      	mov	r6, r9
 8001792:	1a80      	subs	r0, r0, r2
 8001794:	4085      	lsls	r5, r0
 8001796:	40d6      	lsrs	r6, r2
 8001798:	4335      	orrs	r5, r6
 800179a:	464e      	mov	r6, r9
 800179c:	4086      	lsls	r6, r0
 800179e:	0030      	movs	r0, r6
 80017a0:	40d3      	lsrs	r3, r2
 80017a2:	1e46      	subs	r6, r0, #1
 80017a4:	41b0      	sbcs	r0, r6
 80017a6:	449c      	add	ip, r3
 80017a8:	4305      	orrs	r5, r0
 80017aa:	19ed      	adds	r5, r5, r7
 80017ac:	42bd      	cmp	r5, r7
 80017ae:	419b      	sbcs	r3, r3
 80017b0:	425b      	negs	r3, r3
 80017b2:	4463      	add	r3, ip
 80017b4:	4698      	mov	r8, r3
 80017b6:	000e      	movs	r6, r1
 80017b8:	e07f      	b.n	80018ba <__aeabi_dadd+0x3fe>
 80017ba:	4a1e      	ldr	r2, [pc, #120]	; (8001834 <__aeabi_dadd+0x378>)
 80017bc:	1a76      	subs	r6, r6, r1
 80017be:	4013      	ands	r3, r2
 80017c0:	4698      	mov	r8, r3
 80017c2:	e6f5      	b.n	80015b0 <__aeabi_dadd+0xf4>
 80017c4:	0028      	movs	r0, r5
 80017c6:	f001 fd61 	bl	800328c <__clzsi2>
 80017ca:	0001      	movs	r1, r0
 80017cc:	3118      	adds	r1, #24
 80017ce:	291f      	cmp	r1, #31
 80017d0:	dc00      	bgt.n	80017d4 <__aeabi_dadd+0x318>
 80017d2:	e6cf      	b.n	8001574 <__aeabi_dadd+0xb8>
 80017d4:	002b      	movs	r3, r5
 80017d6:	3808      	subs	r0, #8
 80017d8:	4083      	lsls	r3, r0
 80017da:	2500      	movs	r5, #0
 80017dc:	e6d2      	b.n	8001584 <__aeabi_dadd+0xc8>
 80017de:	4662      	mov	r2, ip
 80017e0:	433a      	orrs	r2, r7
 80017e2:	0011      	movs	r1, r2
 80017e4:	1e4f      	subs	r7, r1, #1
 80017e6:	41b9      	sbcs	r1, r7
 80017e8:	e6ac      	b.n	8001544 <__aeabi_dadd+0x88>
 80017ea:	4649      	mov	r1, r9
 80017ec:	0758      	lsls	r0, r3, #29
 80017ee:	08c9      	lsrs	r1, r1, #3
 80017f0:	4301      	orrs	r1, r0
 80017f2:	08db      	lsrs	r3, r3, #3
 80017f4:	e787      	b.n	8001706 <__aeabi_dadd+0x24a>
 80017f6:	4649      	mov	r1, r9
 80017f8:	075a      	lsls	r2, r3, #29
 80017fa:	08c9      	lsrs	r1, r1, #3
 80017fc:	4311      	orrs	r1, r2
 80017fe:	08db      	lsrs	r3, r3, #3
 8001800:	e7a6      	b.n	8001750 <__aeabi_dadd+0x294>
 8001802:	490d      	ldr	r1, [pc, #52]	; (8001838 <__aeabi_dadd+0x37c>)
 8001804:	1c70      	adds	r0, r6, #1
 8001806:	4208      	tst	r0, r1
 8001808:	d000      	beq.n	800180c <__aeabi_dadd+0x350>
 800180a:	e0bb      	b.n	8001984 <__aeabi_dadd+0x4c8>
 800180c:	2e00      	cmp	r6, #0
 800180e:	d000      	beq.n	8001812 <__aeabi_dadd+0x356>
 8001810:	e114      	b.n	8001a3c <__aeabi_dadd+0x580>
 8001812:	4649      	mov	r1, r9
 8001814:	4319      	orrs	r1, r3
 8001816:	d100      	bne.n	800181a <__aeabi_dadd+0x35e>
 8001818:	e175      	b.n	8001b06 <__aeabi_dadd+0x64a>
 800181a:	0029      	movs	r1, r5
 800181c:	4339      	orrs	r1, r7
 800181e:	d000      	beq.n	8001822 <__aeabi_dadd+0x366>
 8001820:	e17e      	b.n	8001b20 <__aeabi_dadd+0x664>
 8001822:	4649      	mov	r1, r9
 8001824:	0758      	lsls	r0, r3, #29
 8001826:	08c9      	lsrs	r1, r1, #3
 8001828:	4301      	orrs	r1, r0
 800182a:	08db      	lsrs	r3, r3, #3
 800182c:	e76e      	b.n	800170c <__aeabi_dadd+0x250>
 800182e:	46c0      	nop			; (mov r8, r8)
 8001830:	000007ff 	.word	0x000007ff
 8001834:	ff7fffff 	.word	0xff7fffff
 8001838:	000007fe 	.word	0x000007fe
 800183c:	4649      	mov	r1, r9
 800183e:	1bcd      	subs	r5, r1, r7
 8001840:	4661      	mov	r1, ip
 8001842:	1a58      	subs	r0, r3, r1
 8001844:	45a9      	cmp	r9, r5
 8001846:	4189      	sbcs	r1, r1
 8001848:	4249      	negs	r1, r1
 800184a:	4688      	mov	r8, r1
 800184c:	0001      	movs	r1, r0
 800184e:	4640      	mov	r0, r8
 8001850:	1a09      	subs	r1, r1, r0
 8001852:	4688      	mov	r8, r1
 8001854:	0209      	lsls	r1, r1, #8
 8001856:	d500      	bpl.n	800185a <__aeabi_dadd+0x39e>
 8001858:	e0a6      	b.n	80019a8 <__aeabi_dadd+0x4ec>
 800185a:	4641      	mov	r1, r8
 800185c:	4329      	orrs	r1, r5
 800185e:	d000      	beq.n	8001862 <__aeabi_dadd+0x3a6>
 8001860:	e67f      	b.n	8001562 <__aeabi_dadd+0xa6>
 8001862:	2300      	movs	r3, #0
 8001864:	2400      	movs	r4, #0
 8001866:	e751      	b.n	800170c <__aeabi_dadd+0x250>
 8001868:	4cc7      	ldr	r4, [pc, #796]	; (8001b88 <__aeabi_dadd+0x6cc>)
 800186a:	42a1      	cmp	r1, r4
 800186c:	d100      	bne.n	8001870 <__aeabi_dadd+0x3b4>
 800186e:	e0c7      	b.n	8001a00 <__aeabi_dadd+0x544>
 8001870:	2480      	movs	r4, #128	; 0x80
 8001872:	0424      	lsls	r4, r4, #16
 8001874:	4323      	orrs	r3, r4
 8001876:	2a38      	cmp	r2, #56	; 0x38
 8001878:	dc54      	bgt.n	8001924 <__aeabi_dadd+0x468>
 800187a:	2a1f      	cmp	r2, #31
 800187c:	dd00      	ble.n	8001880 <__aeabi_dadd+0x3c4>
 800187e:	e0cc      	b.n	8001a1a <__aeabi_dadd+0x55e>
 8001880:	2420      	movs	r4, #32
 8001882:	4648      	mov	r0, r9
 8001884:	1aa4      	subs	r4, r4, r2
 8001886:	001d      	movs	r5, r3
 8001888:	464e      	mov	r6, r9
 800188a:	40a0      	lsls	r0, r4
 800188c:	40d6      	lsrs	r6, r2
 800188e:	40a5      	lsls	r5, r4
 8001890:	0004      	movs	r4, r0
 8001892:	40d3      	lsrs	r3, r2
 8001894:	4662      	mov	r2, ip
 8001896:	4335      	orrs	r5, r6
 8001898:	1e66      	subs	r6, r4, #1
 800189a:	41b4      	sbcs	r4, r6
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	469c      	mov	ip, r3
 80018a0:	4325      	orrs	r5, r4
 80018a2:	e044      	b.n	800192e <__aeabi_dadd+0x472>
 80018a4:	4662      	mov	r2, ip
 80018a6:	433a      	orrs	r2, r7
 80018a8:	0015      	movs	r5, r2
 80018aa:	1e6f      	subs	r7, r5, #1
 80018ac:	41bd      	sbcs	r5, r7
 80018ae:	444d      	add	r5, r9
 80018b0:	454d      	cmp	r5, r9
 80018b2:	4189      	sbcs	r1, r1
 80018b4:	4249      	negs	r1, r1
 80018b6:	4688      	mov	r8, r1
 80018b8:	4498      	add	r8, r3
 80018ba:	4643      	mov	r3, r8
 80018bc:	021b      	lsls	r3, r3, #8
 80018be:	d400      	bmi.n	80018c2 <__aeabi_dadd+0x406>
 80018c0:	e718      	b.n	80016f4 <__aeabi_dadd+0x238>
 80018c2:	4bb1      	ldr	r3, [pc, #708]	; (8001b88 <__aeabi_dadd+0x6cc>)
 80018c4:	3601      	adds	r6, #1
 80018c6:	429e      	cmp	r6, r3
 80018c8:	d049      	beq.n	800195e <__aeabi_dadd+0x4a2>
 80018ca:	4642      	mov	r2, r8
 80018cc:	4baf      	ldr	r3, [pc, #700]	; (8001b8c <__aeabi_dadd+0x6d0>)
 80018ce:	2101      	movs	r1, #1
 80018d0:	401a      	ands	r2, r3
 80018d2:	0013      	movs	r3, r2
 80018d4:	086a      	lsrs	r2, r5, #1
 80018d6:	400d      	ands	r5, r1
 80018d8:	4315      	orrs	r5, r2
 80018da:	07d9      	lsls	r1, r3, #31
 80018dc:	085b      	lsrs	r3, r3, #1
 80018de:	4698      	mov	r8, r3
 80018e0:	430d      	orrs	r5, r1
 80018e2:	e665      	b.n	80015b0 <__aeabi_dadd+0xf4>
 80018e4:	0018      	movs	r0, r3
 80018e6:	3e1f      	subs	r6, #31
 80018e8:	40f0      	lsrs	r0, r6
 80018ea:	2a20      	cmp	r2, #32
 80018ec:	d003      	beq.n	80018f6 <__aeabi_dadd+0x43a>
 80018ee:	2140      	movs	r1, #64	; 0x40
 80018f0:	1a8a      	subs	r2, r1, r2
 80018f2:	4093      	lsls	r3, r2
 80018f4:	431d      	orrs	r5, r3
 80018f6:	1e69      	subs	r1, r5, #1
 80018f8:	418d      	sbcs	r5, r1
 80018fa:	2300      	movs	r3, #0
 80018fc:	2600      	movs	r6, #0
 80018fe:	4698      	mov	r8, r3
 8001900:	4305      	orrs	r5, r0
 8001902:	e6f7      	b.n	80016f4 <__aeabi_dadd+0x238>
 8001904:	0011      	movs	r1, r2
 8001906:	4665      	mov	r5, ip
 8001908:	3920      	subs	r1, #32
 800190a:	40cd      	lsrs	r5, r1
 800190c:	2a20      	cmp	r2, #32
 800190e:	d004      	beq.n	800191a <__aeabi_dadd+0x45e>
 8001910:	2040      	movs	r0, #64	; 0x40
 8001912:	4661      	mov	r1, ip
 8001914:	1a82      	subs	r2, r0, r2
 8001916:	4091      	lsls	r1, r2
 8001918:	430f      	orrs	r7, r1
 800191a:	0039      	movs	r1, r7
 800191c:	1e4f      	subs	r7, r1, #1
 800191e:	41b9      	sbcs	r1, r7
 8001920:	4329      	orrs	r1, r5
 8001922:	e60f      	b.n	8001544 <__aeabi_dadd+0x88>
 8001924:	464a      	mov	r2, r9
 8001926:	4313      	orrs	r3, r2
 8001928:	001d      	movs	r5, r3
 800192a:	1e6b      	subs	r3, r5, #1
 800192c:	419d      	sbcs	r5, r3
 800192e:	1b7d      	subs	r5, r7, r5
 8001930:	42af      	cmp	r7, r5
 8001932:	419b      	sbcs	r3, r3
 8001934:	4662      	mov	r2, ip
 8001936:	425b      	negs	r3, r3
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	4698      	mov	r8, r3
 800193c:	4654      	mov	r4, sl
 800193e:	000e      	movs	r6, r1
 8001940:	e607      	b.n	8001552 <__aeabi_dadd+0x96>
 8001942:	4648      	mov	r0, r9
 8001944:	4318      	orrs	r0, r3
 8001946:	d100      	bne.n	800194a <__aeabi_dadd+0x48e>
 8001948:	e0b3      	b.n	8001ab2 <__aeabi_dadd+0x5f6>
 800194a:	1e50      	subs	r0, r2, #1
 800194c:	2a01      	cmp	r2, #1
 800194e:	d100      	bne.n	8001952 <__aeabi_dadd+0x496>
 8001950:	e10d      	b.n	8001b6e <__aeabi_dadd+0x6b2>
 8001952:	4d8d      	ldr	r5, [pc, #564]	; (8001b88 <__aeabi_dadd+0x6cc>)
 8001954:	42aa      	cmp	r2, r5
 8001956:	d100      	bne.n	800195a <__aeabi_dadd+0x49e>
 8001958:	e0a5      	b.n	8001aa6 <__aeabi_dadd+0x5ea>
 800195a:	0002      	movs	r2, r0
 800195c:	e710      	b.n	8001780 <__aeabi_dadd+0x2c4>
 800195e:	0032      	movs	r2, r6
 8001960:	2300      	movs	r3, #0
 8001962:	2100      	movs	r1, #0
 8001964:	e644      	b.n	80015f0 <__aeabi_dadd+0x134>
 8001966:	2120      	movs	r1, #32
 8001968:	0038      	movs	r0, r7
 800196a:	1a89      	subs	r1, r1, r2
 800196c:	4665      	mov	r5, ip
 800196e:	408f      	lsls	r7, r1
 8001970:	408d      	lsls	r5, r1
 8001972:	40d0      	lsrs	r0, r2
 8001974:	1e79      	subs	r1, r7, #1
 8001976:	418f      	sbcs	r7, r1
 8001978:	4305      	orrs	r5, r0
 800197a:	433d      	orrs	r5, r7
 800197c:	4667      	mov	r7, ip
 800197e:	40d7      	lsrs	r7, r2
 8001980:	19db      	adds	r3, r3, r7
 8001982:	e794      	b.n	80018ae <__aeabi_dadd+0x3f2>
 8001984:	4a80      	ldr	r2, [pc, #512]	; (8001b88 <__aeabi_dadd+0x6cc>)
 8001986:	4290      	cmp	r0, r2
 8001988:	d100      	bne.n	800198c <__aeabi_dadd+0x4d0>
 800198a:	e0ec      	b.n	8001b66 <__aeabi_dadd+0x6aa>
 800198c:	0039      	movs	r1, r7
 800198e:	4449      	add	r1, r9
 8001990:	4549      	cmp	r1, r9
 8001992:	4192      	sbcs	r2, r2
 8001994:	4463      	add	r3, ip
 8001996:	4252      	negs	r2, r2
 8001998:	189b      	adds	r3, r3, r2
 800199a:	07dd      	lsls	r5, r3, #31
 800199c:	0849      	lsrs	r1, r1, #1
 800199e:	085b      	lsrs	r3, r3, #1
 80019a0:	4698      	mov	r8, r3
 80019a2:	0006      	movs	r6, r0
 80019a4:	430d      	orrs	r5, r1
 80019a6:	e6a5      	b.n	80016f4 <__aeabi_dadd+0x238>
 80019a8:	464a      	mov	r2, r9
 80019aa:	1abd      	subs	r5, r7, r2
 80019ac:	42af      	cmp	r7, r5
 80019ae:	4189      	sbcs	r1, r1
 80019b0:	4662      	mov	r2, ip
 80019b2:	4249      	negs	r1, r1
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	1a5b      	subs	r3, r3, r1
 80019b8:	4698      	mov	r8, r3
 80019ba:	4654      	mov	r4, sl
 80019bc:	e5d1      	b.n	8001562 <__aeabi_dadd+0xa6>
 80019be:	076c      	lsls	r4, r5, #29
 80019c0:	08f9      	lsrs	r1, r7, #3
 80019c2:	4321      	orrs	r1, r4
 80019c4:	08eb      	lsrs	r3, r5, #3
 80019c6:	0004      	movs	r4, r0
 80019c8:	e69d      	b.n	8001706 <__aeabi_dadd+0x24a>
 80019ca:	464a      	mov	r2, r9
 80019cc:	431a      	orrs	r2, r3
 80019ce:	d175      	bne.n	8001abc <__aeabi_dadd+0x600>
 80019d0:	4661      	mov	r1, ip
 80019d2:	4339      	orrs	r1, r7
 80019d4:	d114      	bne.n	8001a00 <__aeabi_dadd+0x544>
 80019d6:	2380      	movs	r3, #128	; 0x80
 80019d8:	2400      	movs	r4, #0
 80019da:	031b      	lsls	r3, r3, #12
 80019dc:	e6bc      	b.n	8001758 <__aeabi_dadd+0x29c>
 80019de:	464a      	mov	r2, r9
 80019e0:	1bd5      	subs	r5, r2, r7
 80019e2:	45a9      	cmp	r9, r5
 80019e4:	4189      	sbcs	r1, r1
 80019e6:	4662      	mov	r2, ip
 80019e8:	4249      	negs	r1, r1
 80019ea:	1a9b      	subs	r3, r3, r2
 80019ec:	1a5b      	subs	r3, r3, r1
 80019ee:	4698      	mov	r8, r3
 80019f0:	2601      	movs	r6, #1
 80019f2:	e5ae      	b.n	8001552 <__aeabi_dadd+0x96>
 80019f4:	464a      	mov	r2, r9
 80019f6:	08d1      	lsrs	r1, r2, #3
 80019f8:	075a      	lsls	r2, r3, #29
 80019fa:	4311      	orrs	r1, r2
 80019fc:	08db      	lsrs	r3, r3, #3
 80019fe:	e6a7      	b.n	8001750 <__aeabi_dadd+0x294>
 8001a00:	4663      	mov	r3, ip
 8001a02:	08f9      	lsrs	r1, r7, #3
 8001a04:	075a      	lsls	r2, r3, #29
 8001a06:	4654      	mov	r4, sl
 8001a08:	4311      	orrs	r1, r2
 8001a0a:	08db      	lsrs	r3, r3, #3
 8001a0c:	e6a0      	b.n	8001750 <__aeabi_dadd+0x294>
 8001a0e:	464a      	mov	r2, r9
 8001a10:	4313      	orrs	r3, r2
 8001a12:	001d      	movs	r5, r3
 8001a14:	1e6b      	subs	r3, r5, #1
 8001a16:	419d      	sbcs	r5, r3
 8001a18:	e6c7      	b.n	80017aa <__aeabi_dadd+0x2ee>
 8001a1a:	0014      	movs	r4, r2
 8001a1c:	001e      	movs	r6, r3
 8001a1e:	3c20      	subs	r4, #32
 8001a20:	40e6      	lsrs	r6, r4
 8001a22:	2a20      	cmp	r2, #32
 8001a24:	d005      	beq.n	8001a32 <__aeabi_dadd+0x576>
 8001a26:	2440      	movs	r4, #64	; 0x40
 8001a28:	1aa2      	subs	r2, r4, r2
 8001a2a:	4093      	lsls	r3, r2
 8001a2c:	464a      	mov	r2, r9
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	4691      	mov	r9, r2
 8001a32:	464d      	mov	r5, r9
 8001a34:	1e6b      	subs	r3, r5, #1
 8001a36:	419d      	sbcs	r5, r3
 8001a38:	4335      	orrs	r5, r6
 8001a3a:	e778      	b.n	800192e <__aeabi_dadd+0x472>
 8001a3c:	464a      	mov	r2, r9
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	d000      	beq.n	8001a44 <__aeabi_dadd+0x588>
 8001a42:	e66b      	b.n	800171c <__aeabi_dadd+0x260>
 8001a44:	076b      	lsls	r3, r5, #29
 8001a46:	08f9      	lsrs	r1, r7, #3
 8001a48:	4319      	orrs	r1, r3
 8001a4a:	08eb      	lsrs	r3, r5, #3
 8001a4c:	e680      	b.n	8001750 <__aeabi_dadd+0x294>
 8001a4e:	4661      	mov	r1, ip
 8001a50:	4339      	orrs	r1, r7
 8001a52:	d054      	beq.n	8001afe <__aeabi_dadd+0x642>
 8001a54:	4663      	mov	r3, ip
 8001a56:	08f9      	lsrs	r1, r7, #3
 8001a58:	075c      	lsls	r4, r3, #29
 8001a5a:	4321      	orrs	r1, r4
 8001a5c:	08db      	lsrs	r3, r3, #3
 8001a5e:	0004      	movs	r4, r0
 8001a60:	e654      	b.n	800170c <__aeabi_dadd+0x250>
 8001a62:	464a      	mov	r2, r9
 8001a64:	1abd      	subs	r5, r7, r2
 8001a66:	42af      	cmp	r7, r5
 8001a68:	4189      	sbcs	r1, r1
 8001a6a:	4662      	mov	r2, ip
 8001a6c:	4249      	negs	r1, r1
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	1a5b      	subs	r3, r3, r1
 8001a72:	4698      	mov	r8, r3
 8001a74:	0004      	movs	r4, r0
 8001a76:	2601      	movs	r6, #1
 8001a78:	e56b      	b.n	8001552 <__aeabi_dadd+0x96>
 8001a7a:	464a      	mov	r2, r9
 8001a7c:	1bd5      	subs	r5, r2, r7
 8001a7e:	45a9      	cmp	r9, r5
 8001a80:	4189      	sbcs	r1, r1
 8001a82:	4662      	mov	r2, ip
 8001a84:	4249      	negs	r1, r1
 8001a86:	1a9a      	subs	r2, r3, r2
 8001a88:	1a52      	subs	r2, r2, r1
 8001a8a:	4690      	mov	r8, r2
 8001a8c:	0212      	lsls	r2, r2, #8
 8001a8e:	d532      	bpl.n	8001af6 <__aeabi_dadd+0x63a>
 8001a90:	464a      	mov	r2, r9
 8001a92:	1abd      	subs	r5, r7, r2
 8001a94:	42af      	cmp	r7, r5
 8001a96:	4189      	sbcs	r1, r1
 8001a98:	4662      	mov	r2, ip
 8001a9a:	4249      	negs	r1, r1
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	1a5b      	subs	r3, r3, r1
 8001aa0:	4698      	mov	r8, r3
 8001aa2:	0004      	movs	r4, r0
 8001aa4:	e584      	b.n	80015b0 <__aeabi_dadd+0xf4>
 8001aa6:	4663      	mov	r3, ip
 8001aa8:	08f9      	lsrs	r1, r7, #3
 8001aaa:	075a      	lsls	r2, r3, #29
 8001aac:	4311      	orrs	r1, r2
 8001aae:	08db      	lsrs	r3, r3, #3
 8001ab0:	e64e      	b.n	8001750 <__aeabi_dadd+0x294>
 8001ab2:	08f9      	lsrs	r1, r7, #3
 8001ab4:	0768      	lsls	r0, r5, #29
 8001ab6:	4301      	orrs	r1, r0
 8001ab8:	08eb      	lsrs	r3, r5, #3
 8001aba:	e624      	b.n	8001706 <__aeabi_dadd+0x24a>
 8001abc:	4662      	mov	r2, ip
 8001abe:	433a      	orrs	r2, r7
 8001ac0:	d100      	bne.n	8001ac4 <__aeabi_dadd+0x608>
 8001ac2:	e698      	b.n	80017f6 <__aeabi_dadd+0x33a>
 8001ac4:	464a      	mov	r2, r9
 8001ac6:	08d1      	lsrs	r1, r2, #3
 8001ac8:	075a      	lsls	r2, r3, #29
 8001aca:	4311      	orrs	r1, r2
 8001acc:	08da      	lsrs	r2, r3, #3
 8001ace:	2380      	movs	r3, #128	; 0x80
 8001ad0:	031b      	lsls	r3, r3, #12
 8001ad2:	421a      	tst	r2, r3
 8001ad4:	d008      	beq.n	8001ae8 <__aeabi_dadd+0x62c>
 8001ad6:	4660      	mov	r0, ip
 8001ad8:	08c5      	lsrs	r5, r0, #3
 8001ada:	421d      	tst	r5, r3
 8001adc:	d104      	bne.n	8001ae8 <__aeabi_dadd+0x62c>
 8001ade:	4654      	mov	r4, sl
 8001ae0:	002a      	movs	r2, r5
 8001ae2:	08f9      	lsrs	r1, r7, #3
 8001ae4:	0743      	lsls	r3, r0, #29
 8001ae6:	4319      	orrs	r1, r3
 8001ae8:	0f4b      	lsrs	r3, r1, #29
 8001aea:	00c9      	lsls	r1, r1, #3
 8001aec:	075b      	lsls	r3, r3, #29
 8001aee:	08c9      	lsrs	r1, r1, #3
 8001af0:	4319      	orrs	r1, r3
 8001af2:	0013      	movs	r3, r2
 8001af4:	e62c      	b.n	8001750 <__aeabi_dadd+0x294>
 8001af6:	4641      	mov	r1, r8
 8001af8:	4329      	orrs	r1, r5
 8001afa:	d000      	beq.n	8001afe <__aeabi_dadd+0x642>
 8001afc:	e5fa      	b.n	80016f4 <__aeabi_dadd+0x238>
 8001afe:	2300      	movs	r3, #0
 8001b00:	000a      	movs	r2, r1
 8001b02:	2400      	movs	r4, #0
 8001b04:	e602      	b.n	800170c <__aeabi_dadd+0x250>
 8001b06:	076b      	lsls	r3, r5, #29
 8001b08:	08f9      	lsrs	r1, r7, #3
 8001b0a:	4319      	orrs	r1, r3
 8001b0c:	08eb      	lsrs	r3, r5, #3
 8001b0e:	e5fd      	b.n	800170c <__aeabi_dadd+0x250>
 8001b10:	4663      	mov	r3, ip
 8001b12:	08f9      	lsrs	r1, r7, #3
 8001b14:	075b      	lsls	r3, r3, #29
 8001b16:	4319      	orrs	r1, r3
 8001b18:	4663      	mov	r3, ip
 8001b1a:	0004      	movs	r4, r0
 8001b1c:	08db      	lsrs	r3, r3, #3
 8001b1e:	e617      	b.n	8001750 <__aeabi_dadd+0x294>
 8001b20:	003d      	movs	r5, r7
 8001b22:	444d      	add	r5, r9
 8001b24:	4463      	add	r3, ip
 8001b26:	454d      	cmp	r5, r9
 8001b28:	4189      	sbcs	r1, r1
 8001b2a:	4698      	mov	r8, r3
 8001b2c:	4249      	negs	r1, r1
 8001b2e:	4488      	add	r8, r1
 8001b30:	4643      	mov	r3, r8
 8001b32:	021b      	lsls	r3, r3, #8
 8001b34:	d400      	bmi.n	8001b38 <__aeabi_dadd+0x67c>
 8001b36:	e5dd      	b.n	80016f4 <__aeabi_dadd+0x238>
 8001b38:	4642      	mov	r2, r8
 8001b3a:	4b14      	ldr	r3, [pc, #80]	; (8001b8c <__aeabi_dadd+0x6d0>)
 8001b3c:	2601      	movs	r6, #1
 8001b3e:	401a      	ands	r2, r3
 8001b40:	4690      	mov	r8, r2
 8001b42:	e5d7      	b.n	80016f4 <__aeabi_dadd+0x238>
 8001b44:	0010      	movs	r0, r2
 8001b46:	001e      	movs	r6, r3
 8001b48:	3820      	subs	r0, #32
 8001b4a:	40c6      	lsrs	r6, r0
 8001b4c:	2a20      	cmp	r2, #32
 8001b4e:	d005      	beq.n	8001b5c <__aeabi_dadd+0x6a0>
 8001b50:	2040      	movs	r0, #64	; 0x40
 8001b52:	1a82      	subs	r2, r0, r2
 8001b54:	4093      	lsls	r3, r2
 8001b56:	464a      	mov	r2, r9
 8001b58:	431a      	orrs	r2, r3
 8001b5a:	4691      	mov	r9, r2
 8001b5c:	464d      	mov	r5, r9
 8001b5e:	1e6b      	subs	r3, r5, #1
 8001b60:	419d      	sbcs	r5, r3
 8001b62:	4335      	orrs	r5, r6
 8001b64:	e621      	b.n	80017aa <__aeabi_dadd+0x2ee>
 8001b66:	0002      	movs	r2, r0
 8001b68:	2300      	movs	r3, #0
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	e540      	b.n	80015f0 <__aeabi_dadd+0x134>
 8001b6e:	464a      	mov	r2, r9
 8001b70:	19d5      	adds	r5, r2, r7
 8001b72:	42bd      	cmp	r5, r7
 8001b74:	4189      	sbcs	r1, r1
 8001b76:	4463      	add	r3, ip
 8001b78:	4698      	mov	r8, r3
 8001b7a:	4249      	negs	r1, r1
 8001b7c:	4488      	add	r8, r1
 8001b7e:	e5b3      	b.n	80016e8 <__aeabi_dadd+0x22c>
 8001b80:	2100      	movs	r1, #0
 8001b82:	4a01      	ldr	r2, [pc, #4]	; (8001b88 <__aeabi_dadd+0x6cc>)
 8001b84:	000b      	movs	r3, r1
 8001b86:	e533      	b.n	80015f0 <__aeabi_dadd+0x134>
 8001b88:	000007ff 	.word	0x000007ff
 8001b8c:	ff7fffff 	.word	0xff7fffff

08001b90 <__aeabi_ddiv>:
 8001b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b92:	4657      	mov	r7, sl
 8001b94:	464e      	mov	r6, r9
 8001b96:	4645      	mov	r5, r8
 8001b98:	46de      	mov	lr, fp
 8001b9a:	b5e0      	push	{r5, r6, r7, lr}
 8001b9c:	4681      	mov	r9, r0
 8001b9e:	0005      	movs	r5, r0
 8001ba0:	030c      	lsls	r4, r1, #12
 8001ba2:	0048      	lsls	r0, r1, #1
 8001ba4:	4692      	mov	sl, r2
 8001ba6:	001f      	movs	r7, r3
 8001ba8:	b085      	sub	sp, #20
 8001baa:	0b24      	lsrs	r4, r4, #12
 8001bac:	0d40      	lsrs	r0, r0, #21
 8001bae:	0fce      	lsrs	r6, r1, #31
 8001bb0:	2800      	cmp	r0, #0
 8001bb2:	d059      	beq.n	8001c68 <__aeabi_ddiv+0xd8>
 8001bb4:	4b87      	ldr	r3, [pc, #540]	; (8001dd4 <__aeabi_ddiv+0x244>)
 8001bb6:	4298      	cmp	r0, r3
 8001bb8:	d100      	bne.n	8001bbc <__aeabi_ddiv+0x2c>
 8001bba:	e098      	b.n	8001cee <__aeabi_ddiv+0x15e>
 8001bbc:	0f6b      	lsrs	r3, r5, #29
 8001bbe:	00e4      	lsls	r4, r4, #3
 8001bc0:	431c      	orrs	r4, r3
 8001bc2:	2380      	movs	r3, #128	; 0x80
 8001bc4:	041b      	lsls	r3, r3, #16
 8001bc6:	4323      	orrs	r3, r4
 8001bc8:	4698      	mov	r8, r3
 8001bca:	4b83      	ldr	r3, [pc, #524]	; (8001dd8 <__aeabi_ddiv+0x248>)
 8001bcc:	00ed      	lsls	r5, r5, #3
 8001bce:	469b      	mov	fp, r3
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	4699      	mov	r9, r3
 8001bd4:	4483      	add	fp, r0
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	033c      	lsls	r4, r7, #12
 8001bda:	007b      	lsls	r3, r7, #1
 8001bdc:	4650      	mov	r0, sl
 8001bde:	0b24      	lsrs	r4, r4, #12
 8001be0:	0d5b      	lsrs	r3, r3, #21
 8001be2:	0fff      	lsrs	r7, r7, #31
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d067      	beq.n	8001cb8 <__aeabi_ddiv+0x128>
 8001be8:	4a7a      	ldr	r2, [pc, #488]	; (8001dd4 <__aeabi_ddiv+0x244>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d018      	beq.n	8001c20 <__aeabi_ddiv+0x90>
 8001bee:	497a      	ldr	r1, [pc, #488]	; (8001dd8 <__aeabi_ddiv+0x248>)
 8001bf0:	0f42      	lsrs	r2, r0, #29
 8001bf2:	468c      	mov	ip, r1
 8001bf4:	00e4      	lsls	r4, r4, #3
 8001bf6:	4659      	mov	r1, fp
 8001bf8:	4314      	orrs	r4, r2
 8001bfa:	2280      	movs	r2, #128	; 0x80
 8001bfc:	4463      	add	r3, ip
 8001bfe:	0412      	lsls	r2, r2, #16
 8001c00:	1acb      	subs	r3, r1, r3
 8001c02:	4314      	orrs	r4, r2
 8001c04:	469b      	mov	fp, r3
 8001c06:	00c2      	lsls	r2, r0, #3
 8001c08:	2000      	movs	r0, #0
 8001c0a:	0033      	movs	r3, r6
 8001c0c:	407b      	eors	r3, r7
 8001c0e:	469a      	mov	sl, r3
 8001c10:	464b      	mov	r3, r9
 8001c12:	2b0f      	cmp	r3, #15
 8001c14:	d900      	bls.n	8001c18 <__aeabi_ddiv+0x88>
 8001c16:	e0ef      	b.n	8001df8 <__aeabi_ddiv+0x268>
 8001c18:	4970      	ldr	r1, [pc, #448]	; (8001ddc <__aeabi_ddiv+0x24c>)
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	58cb      	ldr	r3, [r1, r3]
 8001c1e:	469f      	mov	pc, r3
 8001c20:	4b6f      	ldr	r3, [pc, #444]	; (8001de0 <__aeabi_ddiv+0x250>)
 8001c22:	4652      	mov	r2, sl
 8001c24:	469c      	mov	ip, r3
 8001c26:	4322      	orrs	r2, r4
 8001c28:	44e3      	add	fp, ip
 8001c2a:	2a00      	cmp	r2, #0
 8001c2c:	d000      	beq.n	8001c30 <__aeabi_ddiv+0xa0>
 8001c2e:	e095      	b.n	8001d5c <__aeabi_ddiv+0x1cc>
 8001c30:	4649      	mov	r1, r9
 8001c32:	2302      	movs	r3, #2
 8001c34:	4319      	orrs	r1, r3
 8001c36:	4689      	mov	r9, r1
 8001c38:	2400      	movs	r4, #0
 8001c3a:	2002      	movs	r0, #2
 8001c3c:	e7e5      	b.n	8001c0a <__aeabi_ddiv+0x7a>
 8001c3e:	2300      	movs	r3, #0
 8001c40:	2400      	movs	r4, #0
 8001c42:	2500      	movs	r5, #0
 8001c44:	4652      	mov	r2, sl
 8001c46:	051b      	lsls	r3, r3, #20
 8001c48:	4323      	orrs	r3, r4
 8001c4a:	07d2      	lsls	r2, r2, #31
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	0028      	movs	r0, r5
 8001c50:	0019      	movs	r1, r3
 8001c52:	b005      	add	sp, #20
 8001c54:	bcf0      	pop	{r4, r5, r6, r7}
 8001c56:	46bb      	mov	fp, r7
 8001c58:	46b2      	mov	sl, r6
 8001c5a:	46a9      	mov	r9, r5
 8001c5c:	46a0      	mov	r8, r4
 8001c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c60:	2400      	movs	r4, #0
 8001c62:	2500      	movs	r5, #0
 8001c64:	4b5b      	ldr	r3, [pc, #364]	; (8001dd4 <__aeabi_ddiv+0x244>)
 8001c66:	e7ed      	b.n	8001c44 <__aeabi_ddiv+0xb4>
 8001c68:	464b      	mov	r3, r9
 8001c6a:	4323      	orrs	r3, r4
 8001c6c:	4698      	mov	r8, r3
 8001c6e:	d100      	bne.n	8001c72 <__aeabi_ddiv+0xe2>
 8001c70:	e089      	b.n	8001d86 <__aeabi_ddiv+0x1f6>
 8001c72:	2c00      	cmp	r4, #0
 8001c74:	d100      	bne.n	8001c78 <__aeabi_ddiv+0xe8>
 8001c76:	e1e0      	b.n	800203a <__aeabi_ddiv+0x4aa>
 8001c78:	0020      	movs	r0, r4
 8001c7a:	f001 fb07 	bl	800328c <__clzsi2>
 8001c7e:	0001      	movs	r1, r0
 8001c80:	0002      	movs	r2, r0
 8001c82:	390b      	subs	r1, #11
 8001c84:	231d      	movs	r3, #29
 8001c86:	1a5b      	subs	r3, r3, r1
 8001c88:	4649      	mov	r1, r9
 8001c8a:	0010      	movs	r0, r2
 8001c8c:	40d9      	lsrs	r1, r3
 8001c8e:	3808      	subs	r0, #8
 8001c90:	4084      	lsls	r4, r0
 8001c92:	000b      	movs	r3, r1
 8001c94:	464d      	mov	r5, r9
 8001c96:	4323      	orrs	r3, r4
 8001c98:	4698      	mov	r8, r3
 8001c9a:	4085      	lsls	r5, r0
 8001c9c:	4851      	ldr	r0, [pc, #324]	; (8001de4 <__aeabi_ddiv+0x254>)
 8001c9e:	033c      	lsls	r4, r7, #12
 8001ca0:	1a83      	subs	r3, r0, r2
 8001ca2:	469b      	mov	fp, r3
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	4699      	mov	r9, r3
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	007b      	lsls	r3, r7, #1
 8001cac:	4650      	mov	r0, sl
 8001cae:	0b24      	lsrs	r4, r4, #12
 8001cb0:	0d5b      	lsrs	r3, r3, #21
 8001cb2:	0fff      	lsrs	r7, r7, #31
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d197      	bne.n	8001be8 <__aeabi_ddiv+0x58>
 8001cb8:	4652      	mov	r2, sl
 8001cba:	4322      	orrs	r2, r4
 8001cbc:	d055      	beq.n	8001d6a <__aeabi_ddiv+0x1da>
 8001cbe:	2c00      	cmp	r4, #0
 8001cc0:	d100      	bne.n	8001cc4 <__aeabi_ddiv+0x134>
 8001cc2:	e1ca      	b.n	800205a <__aeabi_ddiv+0x4ca>
 8001cc4:	0020      	movs	r0, r4
 8001cc6:	f001 fae1 	bl	800328c <__clzsi2>
 8001cca:	0002      	movs	r2, r0
 8001ccc:	3a0b      	subs	r2, #11
 8001cce:	231d      	movs	r3, #29
 8001cd0:	0001      	movs	r1, r0
 8001cd2:	1a9b      	subs	r3, r3, r2
 8001cd4:	4652      	mov	r2, sl
 8001cd6:	3908      	subs	r1, #8
 8001cd8:	40da      	lsrs	r2, r3
 8001cda:	408c      	lsls	r4, r1
 8001cdc:	4314      	orrs	r4, r2
 8001cde:	4652      	mov	r2, sl
 8001ce0:	408a      	lsls	r2, r1
 8001ce2:	4b41      	ldr	r3, [pc, #260]	; (8001de8 <__aeabi_ddiv+0x258>)
 8001ce4:	4458      	add	r0, fp
 8001ce6:	469b      	mov	fp, r3
 8001ce8:	4483      	add	fp, r0
 8001cea:	2000      	movs	r0, #0
 8001cec:	e78d      	b.n	8001c0a <__aeabi_ddiv+0x7a>
 8001cee:	464b      	mov	r3, r9
 8001cf0:	4323      	orrs	r3, r4
 8001cf2:	4698      	mov	r8, r3
 8001cf4:	d140      	bne.n	8001d78 <__aeabi_ddiv+0x1e8>
 8001cf6:	2308      	movs	r3, #8
 8001cf8:	4699      	mov	r9, r3
 8001cfa:	3b06      	subs	r3, #6
 8001cfc:	2500      	movs	r5, #0
 8001cfe:	4683      	mov	fp, r0
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	e769      	b.n	8001bd8 <__aeabi_ddiv+0x48>
 8001d04:	46b2      	mov	sl, r6
 8001d06:	9b00      	ldr	r3, [sp, #0]
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d0a9      	beq.n	8001c60 <__aeabi_ddiv+0xd0>
 8001d0c:	2b03      	cmp	r3, #3
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_ddiv+0x182>
 8001d10:	e211      	b.n	8002136 <__aeabi_ddiv+0x5a6>
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d093      	beq.n	8001c3e <__aeabi_ddiv+0xae>
 8001d16:	4a35      	ldr	r2, [pc, #212]	; (8001dec <__aeabi_ddiv+0x25c>)
 8001d18:	445a      	add	r2, fp
 8001d1a:	2a00      	cmp	r2, #0
 8001d1c:	dc00      	bgt.n	8001d20 <__aeabi_ddiv+0x190>
 8001d1e:	e13c      	b.n	8001f9a <__aeabi_ddiv+0x40a>
 8001d20:	076b      	lsls	r3, r5, #29
 8001d22:	d000      	beq.n	8001d26 <__aeabi_ddiv+0x196>
 8001d24:	e1a7      	b.n	8002076 <__aeabi_ddiv+0x4e6>
 8001d26:	08ed      	lsrs	r5, r5, #3
 8001d28:	4643      	mov	r3, r8
 8001d2a:	01db      	lsls	r3, r3, #7
 8001d2c:	d506      	bpl.n	8001d3c <__aeabi_ddiv+0x1ac>
 8001d2e:	4642      	mov	r2, r8
 8001d30:	4b2f      	ldr	r3, [pc, #188]	; (8001df0 <__aeabi_ddiv+0x260>)
 8001d32:	401a      	ands	r2, r3
 8001d34:	4690      	mov	r8, r2
 8001d36:	2280      	movs	r2, #128	; 0x80
 8001d38:	00d2      	lsls	r2, r2, #3
 8001d3a:	445a      	add	r2, fp
 8001d3c:	4b2d      	ldr	r3, [pc, #180]	; (8001df4 <__aeabi_ddiv+0x264>)
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	dc8e      	bgt.n	8001c60 <__aeabi_ddiv+0xd0>
 8001d42:	4643      	mov	r3, r8
 8001d44:	0552      	lsls	r2, r2, #21
 8001d46:	0758      	lsls	r0, r3, #29
 8001d48:	025c      	lsls	r4, r3, #9
 8001d4a:	4305      	orrs	r5, r0
 8001d4c:	0b24      	lsrs	r4, r4, #12
 8001d4e:	0d53      	lsrs	r3, r2, #21
 8001d50:	e778      	b.n	8001c44 <__aeabi_ddiv+0xb4>
 8001d52:	46ba      	mov	sl, r7
 8001d54:	46a0      	mov	r8, r4
 8001d56:	0015      	movs	r5, r2
 8001d58:	9000      	str	r0, [sp, #0]
 8001d5a:	e7d4      	b.n	8001d06 <__aeabi_ddiv+0x176>
 8001d5c:	464a      	mov	r2, r9
 8001d5e:	2303      	movs	r3, #3
 8001d60:	431a      	orrs	r2, r3
 8001d62:	4691      	mov	r9, r2
 8001d64:	2003      	movs	r0, #3
 8001d66:	4652      	mov	r2, sl
 8001d68:	e74f      	b.n	8001c0a <__aeabi_ddiv+0x7a>
 8001d6a:	4649      	mov	r1, r9
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	4319      	orrs	r1, r3
 8001d70:	4689      	mov	r9, r1
 8001d72:	2400      	movs	r4, #0
 8001d74:	2001      	movs	r0, #1
 8001d76:	e748      	b.n	8001c0a <__aeabi_ddiv+0x7a>
 8001d78:	230c      	movs	r3, #12
 8001d7a:	4699      	mov	r9, r3
 8001d7c:	3b09      	subs	r3, #9
 8001d7e:	46a0      	mov	r8, r4
 8001d80:	4683      	mov	fp, r0
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	e728      	b.n	8001bd8 <__aeabi_ddiv+0x48>
 8001d86:	2304      	movs	r3, #4
 8001d88:	4699      	mov	r9, r3
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	469b      	mov	fp, r3
 8001d8e:	3301      	adds	r3, #1
 8001d90:	2500      	movs	r5, #0
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	e720      	b.n	8001bd8 <__aeabi_ddiv+0x48>
 8001d96:	2300      	movs	r3, #0
 8001d98:	2480      	movs	r4, #128	; 0x80
 8001d9a:	469a      	mov	sl, r3
 8001d9c:	2500      	movs	r5, #0
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	; (8001dd4 <__aeabi_ddiv+0x244>)
 8001da0:	0324      	lsls	r4, r4, #12
 8001da2:	e74f      	b.n	8001c44 <__aeabi_ddiv+0xb4>
 8001da4:	2380      	movs	r3, #128	; 0x80
 8001da6:	4641      	mov	r1, r8
 8001da8:	031b      	lsls	r3, r3, #12
 8001daa:	4219      	tst	r1, r3
 8001dac:	d008      	beq.n	8001dc0 <__aeabi_ddiv+0x230>
 8001dae:	421c      	tst	r4, r3
 8001db0:	d106      	bne.n	8001dc0 <__aeabi_ddiv+0x230>
 8001db2:	431c      	orrs	r4, r3
 8001db4:	0324      	lsls	r4, r4, #12
 8001db6:	46ba      	mov	sl, r7
 8001db8:	0015      	movs	r5, r2
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <__aeabi_ddiv+0x244>)
 8001dbc:	0b24      	lsrs	r4, r4, #12
 8001dbe:	e741      	b.n	8001c44 <__aeabi_ddiv+0xb4>
 8001dc0:	2480      	movs	r4, #128	; 0x80
 8001dc2:	4643      	mov	r3, r8
 8001dc4:	0324      	lsls	r4, r4, #12
 8001dc6:	431c      	orrs	r4, r3
 8001dc8:	0324      	lsls	r4, r4, #12
 8001dca:	46b2      	mov	sl, r6
 8001dcc:	4b01      	ldr	r3, [pc, #4]	; (8001dd4 <__aeabi_ddiv+0x244>)
 8001dce:	0b24      	lsrs	r4, r4, #12
 8001dd0:	e738      	b.n	8001c44 <__aeabi_ddiv+0xb4>
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	000007ff 	.word	0x000007ff
 8001dd8:	fffffc01 	.word	0xfffffc01
 8001ddc:	0800aac0 	.word	0x0800aac0
 8001de0:	fffff801 	.word	0xfffff801
 8001de4:	fffffc0d 	.word	0xfffffc0d
 8001de8:	000003f3 	.word	0x000003f3
 8001dec:	000003ff 	.word	0x000003ff
 8001df0:	feffffff 	.word	0xfeffffff
 8001df4:	000007fe 	.word	0x000007fe
 8001df8:	4544      	cmp	r4, r8
 8001dfa:	d200      	bcs.n	8001dfe <__aeabi_ddiv+0x26e>
 8001dfc:	e116      	b.n	800202c <__aeabi_ddiv+0x49c>
 8001dfe:	d100      	bne.n	8001e02 <__aeabi_ddiv+0x272>
 8001e00:	e111      	b.n	8002026 <__aeabi_ddiv+0x496>
 8001e02:	2301      	movs	r3, #1
 8001e04:	425b      	negs	r3, r3
 8001e06:	469c      	mov	ip, r3
 8001e08:	002e      	movs	r6, r5
 8001e0a:	4640      	mov	r0, r8
 8001e0c:	2500      	movs	r5, #0
 8001e0e:	44e3      	add	fp, ip
 8001e10:	0223      	lsls	r3, r4, #8
 8001e12:	0e14      	lsrs	r4, r2, #24
 8001e14:	431c      	orrs	r4, r3
 8001e16:	0c1b      	lsrs	r3, r3, #16
 8001e18:	4699      	mov	r9, r3
 8001e1a:	0423      	lsls	r3, r4, #16
 8001e1c:	0c1f      	lsrs	r7, r3, #16
 8001e1e:	0212      	lsls	r2, r2, #8
 8001e20:	4649      	mov	r1, r9
 8001e22:	9200      	str	r2, [sp, #0]
 8001e24:	9701      	str	r7, [sp, #4]
 8001e26:	f7fe fa11 	bl	800024c <__aeabi_uidivmod>
 8001e2a:	0002      	movs	r2, r0
 8001e2c:	437a      	muls	r2, r7
 8001e2e:	040b      	lsls	r3, r1, #16
 8001e30:	0c31      	lsrs	r1, r6, #16
 8001e32:	4680      	mov	r8, r0
 8001e34:	4319      	orrs	r1, r3
 8001e36:	428a      	cmp	r2, r1
 8001e38:	d90b      	bls.n	8001e52 <__aeabi_ddiv+0x2c2>
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	425b      	negs	r3, r3
 8001e3e:	469c      	mov	ip, r3
 8001e40:	1909      	adds	r1, r1, r4
 8001e42:	44e0      	add	r8, ip
 8001e44:	428c      	cmp	r4, r1
 8001e46:	d804      	bhi.n	8001e52 <__aeabi_ddiv+0x2c2>
 8001e48:	428a      	cmp	r2, r1
 8001e4a:	d902      	bls.n	8001e52 <__aeabi_ddiv+0x2c2>
 8001e4c:	1e83      	subs	r3, r0, #2
 8001e4e:	4698      	mov	r8, r3
 8001e50:	1909      	adds	r1, r1, r4
 8001e52:	1a88      	subs	r0, r1, r2
 8001e54:	4649      	mov	r1, r9
 8001e56:	f7fe f9f9 	bl	800024c <__aeabi_uidivmod>
 8001e5a:	0409      	lsls	r1, r1, #16
 8001e5c:	468c      	mov	ip, r1
 8001e5e:	0431      	lsls	r1, r6, #16
 8001e60:	4666      	mov	r6, ip
 8001e62:	9a01      	ldr	r2, [sp, #4]
 8001e64:	0c09      	lsrs	r1, r1, #16
 8001e66:	4342      	muls	r2, r0
 8001e68:	0003      	movs	r3, r0
 8001e6a:	4331      	orrs	r1, r6
 8001e6c:	428a      	cmp	r2, r1
 8001e6e:	d904      	bls.n	8001e7a <__aeabi_ddiv+0x2ea>
 8001e70:	1909      	adds	r1, r1, r4
 8001e72:	3b01      	subs	r3, #1
 8001e74:	428c      	cmp	r4, r1
 8001e76:	d800      	bhi.n	8001e7a <__aeabi_ddiv+0x2ea>
 8001e78:	e111      	b.n	800209e <__aeabi_ddiv+0x50e>
 8001e7a:	1a89      	subs	r1, r1, r2
 8001e7c:	4642      	mov	r2, r8
 8001e7e:	9e00      	ldr	r6, [sp, #0]
 8001e80:	0412      	lsls	r2, r2, #16
 8001e82:	431a      	orrs	r2, r3
 8001e84:	0c33      	lsrs	r3, r6, #16
 8001e86:	001f      	movs	r7, r3
 8001e88:	0c10      	lsrs	r0, r2, #16
 8001e8a:	4690      	mov	r8, r2
 8001e8c:	9302      	str	r3, [sp, #8]
 8001e8e:	0413      	lsls	r3, r2, #16
 8001e90:	0432      	lsls	r2, r6, #16
 8001e92:	0c16      	lsrs	r6, r2, #16
 8001e94:	0032      	movs	r2, r6
 8001e96:	0c1b      	lsrs	r3, r3, #16
 8001e98:	435a      	muls	r2, r3
 8001e9a:	9603      	str	r6, [sp, #12]
 8001e9c:	437b      	muls	r3, r7
 8001e9e:	4346      	muls	r6, r0
 8001ea0:	4378      	muls	r0, r7
 8001ea2:	0c17      	lsrs	r7, r2, #16
 8001ea4:	46bc      	mov	ip, r7
 8001ea6:	199b      	adds	r3, r3, r6
 8001ea8:	4463      	add	r3, ip
 8001eaa:	429e      	cmp	r6, r3
 8001eac:	d903      	bls.n	8001eb6 <__aeabi_ddiv+0x326>
 8001eae:	2680      	movs	r6, #128	; 0x80
 8001eb0:	0276      	lsls	r6, r6, #9
 8001eb2:	46b4      	mov	ip, r6
 8001eb4:	4460      	add	r0, ip
 8001eb6:	0c1e      	lsrs	r6, r3, #16
 8001eb8:	1830      	adds	r0, r6, r0
 8001eba:	0416      	lsls	r6, r2, #16
 8001ebc:	041b      	lsls	r3, r3, #16
 8001ebe:	0c36      	lsrs	r6, r6, #16
 8001ec0:	199e      	adds	r6, r3, r6
 8001ec2:	4281      	cmp	r1, r0
 8001ec4:	d200      	bcs.n	8001ec8 <__aeabi_ddiv+0x338>
 8001ec6:	e09c      	b.n	8002002 <__aeabi_ddiv+0x472>
 8001ec8:	d100      	bne.n	8001ecc <__aeabi_ddiv+0x33c>
 8001eca:	e097      	b.n	8001ffc <__aeabi_ddiv+0x46c>
 8001ecc:	1bae      	subs	r6, r5, r6
 8001ece:	1a09      	subs	r1, r1, r0
 8001ed0:	42b5      	cmp	r5, r6
 8001ed2:	4180      	sbcs	r0, r0
 8001ed4:	4240      	negs	r0, r0
 8001ed6:	1a08      	subs	r0, r1, r0
 8001ed8:	4284      	cmp	r4, r0
 8001eda:	d100      	bne.n	8001ede <__aeabi_ddiv+0x34e>
 8001edc:	e111      	b.n	8002102 <__aeabi_ddiv+0x572>
 8001ede:	4649      	mov	r1, r9
 8001ee0:	f7fe f9b4 	bl	800024c <__aeabi_uidivmod>
 8001ee4:	9a01      	ldr	r2, [sp, #4]
 8001ee6:	040b      	lsls	r3, r1, #16
 8001ee8:	4342      	muls	r2, r0
 8001eea:	0c31      	lsrs	r1, r6, #16
 8001eec:	0005      	movs	r5, r0
 8001eee:	4319      	orrs	r1, r3
 8001ef0:	428a      	cmp	r2, r1
 8001ef2:	d907      	bls.n	8001f04 <__aeabi_ddiv+0x374>
 8001ef4:	1909      	adds	r1, r1, r4
 8001ef6:	3d01      	subs	r5, #1
 8001ef8:	428c      	cmp	r4, r1
 8001efa:	d803      	bhi.n	8001f04 <__aeabi_ddiv+0x374>
 8001efc:	428a      	cmp	r2, r1
 8001efe:	d901      	bls.n	8001f04 <__aeabi_ddiv+0x374>
 8001f00:	1e85      	subs	r5, r0, #2
 8001f02:	1909      	adds	r1, r1, r4
 8001f04:	1a88      	subs	r0, r1, r2
 8001f06:	4649      	mov	r1, r9
 8001f08:	f7fe f9a0 	bl	800024c <__aeabi_uidivmod>
 8001f0c:	0409      	lsls	r1, r1, #16
 8001f0e:	468c      	mov	ip, r1
 8001f10:	0431      	lsls	r1, r6, #16
 8001f12:	4666      	mov	r6, ip
 8001f14:	9a01      	ldr	r2, [sp, #4]
 8001f16:	0c09      	lsrs	r1, r1, #16
 8001f18:	4342      	muls	r2, r0
 8001f1a:	0003      	movs	r3, r0
 8001f1c:	4331      	orrs	r1, r6
 8001f1e:	428a      	cmp	r2, r1
 8001f20:	d907      	bls.n	8001f32 <__aeabi_ddiv+0x3a2>
 8001f22:	1909      	adds	r1, r1, r4
 8001f24:	3b01      	subs	r3, #1
 8001f26:	428c      	cmp	r4, r1
 8001f28:	d803      	bhi.n	8001f32 <__aeabi_ddiv+0x3a2>
 8001f2a:	428a      	cmp	r2, r1
 8001f2c:	d901      	bls.n	8001f32 <__aeabi_ddiv+0x3a2>
 8001f2e:	1e83      	subs	r3, r0, #2
 8001f30:	1909      	adds	r1, r1, r4
 8001f32:	9e03      	ldr	r6, [sp, #12]
 8001f34:	1a89      	subs	r1, r1, r2
 8001f36:	0032      	movs	r2, r6
 8001f38:	042d      	lsls	r5, r5, #16
 8001f3a:	431d      	orrs	r5, r3
 8001f3c:	9f02      	ldr	r7, [sp, #8]
 8001f3e:	042b      	lsls	r3, r5, #16
 8001f40:	0c1b      	lsrs	r3, r3, #16
 8001f42:	435a      	muls	r2, r3
 8001f44:	437b      	muls	r3, r7
 8001f46:	469c      	mov	ip, r3
 8001f48:	0c28      	lsrs	r0, r5, #16
 8001f4a:	4346      	muls	r6, r0
 8001f4c:	0c13      	lsrs	r3, r2, #16
 8001f4e:	44b4      	add	ip, r6
 8001f50:	4463      	add	r3, ip
 8001f52:	4378      	muls	r0, r7
 8001f54:	429e      	cmp	r6, r3
 8001f56:	d903      	bls.n	8001f60 <__aeabi_ddiv+0x3d0>
 8001f58:	2680      	movs	r6, #128	; 0x80
 8001f5a:	0276      	lsls	r6, r6, #9
 8001f5c:	46b4      	mov	ip, r6
 8001f5e:	4460      	add	r0, ip
 8001f60:	0c1e      	lsrs	r6, r3, #16
 8001f62:	0412      	lsls	r2, r2, #16
 8001f64:	041b      	lsls	r3, r3, #16
 8001f66:	0c12      	lsrs	r2, r2, #16
 8001f68:	1830      	adds	r0, r6, r0
 8001f6a:	189b      	adds	r3, r3, r2
 8001f6c:	4281      	cmp	r1, r0
 8001f6e:	d306      	bcc.n	8001f7e <__aeabi_ddiv+0x3ee>
 8001f70:	d002      	beq.n	8001f78 <__aeabi_ddiv+0x3e8>
 8001f72:	2301      	movs	r3, #1
 8001f74:	431d      	orrs	r5, r3
 8001f76:	e6ce      	b.n	8001d16 <__aeabi_ddiv+0x186>
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d100      	bne.n	8001f7e <__aeabi_ddiv+0x3ee>
 8001f7c:	e6cb      	b.n	8001d16 <__aeabi_ddiv+0x186>
 8001f7e:	1861      	adds	r1, r4, r1
 8001f80:	1e6e      	subs	r6, r5, #1
 8001f82:	42a1      	cmp	r1, r4
 8001f84:	d200      	bcs.n	8001f88 <__aeabi_ddiv+0x3f8>
 8001f86:	e0a4      	b.n	80020d2 <__aeabi_ddiv+0x542>
 8001f88:	4281      	cmp	r1, r0
 8001f8a:	d200      	bcs.n	8001f8e <__aeabi_ddiv+0x3fe>
 8001f8c:	e0c9      	b.n	8002122 <__aeabi_ddiv+0x592>
 8001f8e:	d100      	bne.n	8001f92 <__aeabi_ddiv+0x402>
 8001f90:	e0d9      	b.n	8002146 <__aeabi_ddiv+0x5b6>
 8001f92:	0035      	movs	r5, r6
 8001f94:	e7ed      	b.n	8001f72 <__aeabi_ddiv+0x3e2>
 8001f96:	2501      	movs	r5, #1
 8001f98:	426d      	negs	r5, r5
 8001f9a:	2101      	movs	r1, #1
 8001f9c:	1a89      	subs	r1, r1, r2
 8001f9e:	2938      	cmp	r1, #56	; 0x38
 8001fa0:	dd00      	ble.n	8001fa4 <__aeabi_ddiv+0x414>
 8001fa2:	e64c      	b.n	8001c3e <__aeabi_ddiv+0xae>
 8001fa4:	291f      	cmp	r1, #31
 8001fa6:	dc00      	bgt.n	8001faa <__aeabi_ddiv+0x41a>
 8001fa8:	e07f      	b.n	80020aa <__aeabi_ddiv+0x51a>
 8001faa:	231f      	movs	r3, #31
 8001fac:	425b      	negs	r3, r3
 8001fae:	1a9a      	subs	r2, r3, r2
 8001fb0:	4643      	mov	r3, r8
 8001fb2:	40d3      	lsrs	r3, r2
 8001fb4:	2920      	cmp	r1, #32
 8001fb6:	d004      	beq.n	8001fc2 <__aeabi_ddiv+0x432>
 8001fb8:	4644      	mov	r4, r8
 8001fba:	4a65      	ldr	r2, [pc, #404]	; (8002150 <__aeabi_ddiv+0x5c0>)
 8001fbc:	445a      	add	r2, fp
 8001fbe:	4094      	lsls	r4, r2
 8001fc0:	4325      	orrs	r5, r4
 8001fc2:	1e6a      	subs	r2, r5, #1
 8001fc4:	4195      	sbcs	r5, r2
 8001fc6:	2207      	movs	r2, #7
 8001fc8:	432b      	orrs	r3, r5
 8001fca:	0015      	movs	r5, r2
 8001fcc:	2400      	movs	r4, #0
 8001fce:	401d      	ands	r5, r3
 8001fd0:	421a      	tst	r2, r3
 8001fd2:	d100      	bne.n	8001fd6 <__aeabi_ddiv+0x446>
 8001fd4:	e0a1      	b.n	800211a <__aeabi_ddiv+0x58a>
 8001fd6:	220f      	movs	r2, #15
 8001fd8:	2400      	movs	r4, #0
 8001fda:	401a      	ands	r2, r3
 8001fdc:	2a04      	cmp	r2, #4
 8001fde:	d100      	bne.n	8001fe2 <__aeabi_ddiv+0x452>
 8001fe0:	e098      	b.n	8002114 <__aeabi_ddiv+0x584>
 8001fe2:	1d1a      	adds	r2, r3, #4
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	419b      	sbcs	r3, r3
 8001fe8:	425b      	negs	r3, r3
 8001fea:	18e4      	adds	r4, r4, r3
 8001fec:	0013      	movs	r3, r2
 8001fee:	0222      	lsls	r2, r4, #8
 8001ff0:	d400      	bmi.n	8001ff4 <__aeabi_ddiv+0x464>
 8001ff2:	e08f      	b.n	8002114 <__aeabi_ddiv+0x584>
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	2400      	movs	r4, #0
 8001ff8:	2500      	movs	r5, #0
 8001ffa:	e623      	b.n	8001c44 <__aeabi_ddiv+0xb4>
 8001ffc:	42b5      	cmp	r5, r6
 8001ffe:	d300      	bcc.n	8002002 <__aeabi_ddiv+0x472>
 8002000:	e764      	b.n	8001ecc <__aeabi_ddiv+0x33c>
 8002002:	4643      	mov	r3, r8
 8002004:	1e5a      	subs	r2, r3, #1
 8002006:	9b00      	ldr	r3, [sp, #0]
 8002008:	469c      	mov	ip, r3
 800200a:	4465      	add	r5, ip
 800200c:	001f      	movs	r7, r3
 800200e:	429d      	cmp	r5, r3
 8002010:	419b      	sbcs	r3, r3
 8002012:	425b      	negs	r3, r3
 8002014:	191b      	adds	r3, r3, r4
 8002016:	18c9      	adds	r1, r1, r3
 8002018:	428c      	cmp	r4, r1
 800201a:	d23a      	bcs.n	8002092 <__aeabi_ddiv+0x502>
 800201c:	4288      	cmp	r0, r1
 800201e:	d863      	bhi.n	80020e8 <__aeabi_ddiv+0x558>
 8002020:	d060      	beq.n	80020e4 <__aeabi_ddiv+0x554>
 8002022:	4690      	mov	r8, r2
 8002024:	e752      	b.n	8001ecc <__aeabi_ddiv+0x33c>
 8002026:	42aa      	cmp	r2, r5
 8002028:	d900      	bls.n	800202c <__aeabi_ddiv+0x49c>
 800202a:	e6ea      	b.n	8001e02 <__aeabi_ddiv+0x272>
 800202c:	4643      	mov	r3, r8
 800202e:	07de      	lsls	r6, r3, #31
 8002030:	0858      	lsrs	r0, r3, #1
 8002032:	086b      	lsrs	r3, r5, #1
 8002034:	431e      	orrs	r6, r3
 8002036:	07ed      	lsls	r5, r5, #31
 8002038:	e6ea      	b.n	8001e10 <__aeabi_ddiv+0x280>
 800203a:	4648      	mov	r0, r9
 800203c:	f001 f926 	bl	800328c <__clzsi2>
 8002040:	0001      	movs	r1, r0
 8002042:	0002      	movs	r2, r0
 8002044:	3115      	adds	r1, #21
 8002046:	3220      	adds	r2, #32
 8002048:	291c      	cmp	r1, #28
 800204a:	dc00      	bgt.n	800204e <__aeabi_ddiv+0x4be>
 800204c:	e61a      	b.n	8001c84 <__aeabi_ddiv+0xf4>
 800204e:	464b      	mov	r3, r9
 8002050:	3808      	subs	r0, #8
 8002052:	4083      	lsls	r3, r0
 8002054:	2500      	movs	r5, #0
 8002056:	4698      	mov	r8, r3
 8002058:	e620      	b.n	8001c9c <__aeabi_ddiv+0x10c>
 800205a:	f001 f917 	bl	800328c <__clzsi2>
 800205e:	0003      	movs	r3, r0
 8002060:	001a      	movs	r2, r3
 8002062:	3215      	adds	r2, #21
 8002064:	3020      	adds	r0, #32
 8002066:	2a1c      	cmp	r2, #28
 8002068:	dc00      	bgt.n	800206c <__aeabi_ddiv+0x4dc>
 800206a:	e630      	b.n	8001cce <__aeabi_ddiv+0x13e>
 800206c:	4654      	mov	r4, sl
 800206e:	3b08      	subs	r3, #8
 8002070:	2200      	movs	r2, #0
 8002072:	409c      	lsls	r4, r3
 8002074:	e635      	b.n	8001ce2 <__aeabi_ddiv+0x152>
 8002076:	230f      	movs	r3, #15
 8002078:	402b      	ands	r3, r5
 800207a:	2b04      	cmp	r3, #4
 800207c:	d100      	bne.n	8002080 <__aeabi_ddiv+0x4f0>
 800207e:	e652      	b.n	8001d26 <__aeabi_ddiv+0x196>
 8002080:	2305      	movs	r3, #5
 8002082:	425b      	negs	r3, r3
 8002084:	42ab      	cmp	r3, r5
 8002086:	419b      	sbcs	r3, r3
 8002088:	3504      	adds	r5, #4
 800208a:	425b      	negs	r3, r3
 800208c:	08ed      	lsrs	r5, r5, #3
 800208e:	4498      	add	r8, r3
 8002090:	e64a      	b.n	8001d28 <__aeabi_ddiv+0x198>
 8002092:	428c      	cmp	r4, r1
 8002094:	d1c5      	bne.n	8002022 <__aeabi_ddiv+0x492>
 8002096:	42af      	cmp	r7, r5
 8002098:	d9c0      	bls.n	800201c <__aeabi_ddiv+0x48c>
 800209a:	4690      	mov	r8, r2
 800209c:	e716      	b.n	8001ecc <__aeabi_ddiv+0x33c>
 800209e:	428a      	cmp	r2, r1
 80020a0:	d800      	bhi.n	80020a4 <__aeabi_ddiv+0x514>
 80020a2:	e6ea      	b.n	8001e7a <__aeabi_ddiv+0x2ea>
 80020a4:	1e83      	subs	r3, r0, #2
 80020a6:	1909      	adds	r1, r1, r4
 80020a8:	e6e7      	b.n	8001e7a <__aeabi_ddiv+0x2ea>
 80020aa:	4a2a      	ldr	r2, [pc, #168]	; (8002154 <__aeabi_ddiv+0x5c4>)
 80020ac:	0028      	movs	r0, r5
 80020ae:	445a      	add	r2, fp
 80020b0:	4643      	mov	r3, r8
 80020b2:	4095      	lsls	r5, r2
 80020b4:	4093      	lsls	r3, r2
 80020b6:	40c8      	lsrs	r0, r1
 80020b8:	1e6a      	subs	r2, r5, #1
 80020ba:	4195      	sbcs	r5, r2
 80020bc:	4644      	mov	r4, r8
 80020be:	4303      	orrs	r3, r0
 80020c0:	432b      	orrs	r3, r5
 80020c2:	40cc      	lsrs	r4, r1
 80020c4:	075a      	lsls	r2, r3, #29
 80020c6:	d092      	beq.n	8001fee <__aeabi_ddiv+0x45e>
 80020c8:	220f      	movs	r2, #15
 80020ca:	401a      	ands	r2, r3
 80020cc:	2a04      	cmp	r2, #4
 80020ce:	d188      	bne.n	8001fe2 <__aeabi_ddiv+0x452>
 80020d0:	e78d      	b.n	8001fee <__aeabi_ddiv+0x45e>
 80020d2:	0035      	movs	r5, r6
 80020d4:	4281      	cmp	r1, r0
 80020d6:	d000      	beq.n	80020da <__aeabi_ddiv+0x54a>
 80020d8:	e74b      	b.n	8001f72 <__aeabi_ddiv+0x3e2>
 80020da:	9a00      	ldr	r2, [sp, #0]
 80020dc:	4293      	cmp	r3, r2
 80020de:	d000      	beq.n	80020e2 <__aeabi_ddiv+0x552>
 80020e0:	e747      	b.n	8001f72 <__aeabi_ddiv+0x3e2>
 80020e2:	e618      	b.n	8001d16 <__aeabi_ddiv+0x186>
 80020e4:	42ae      	cmp	r6, r5
 80020e6:	d99c      	bls.n	8002022 <__aeabi_ddiv+0x492>
 80020e8:	2302      	movs	r3, #2
 80020ea:	425b      	negs	r3, r3
 80020ec:	469c      	mov	ip, r3
 80020ee:	9b00      	ldr	r3, [sp, #0]
 80020f0:	44e0      	add	r8, ip
 80020f2:	469c      	mov	ip, r3
 80020f4:	4465      	add	r5, ip
 80020f6:	429d      	cmp	r5, r3
 80020f8:	419b      	sbcs	r3, r3
 80020fa:	425b      	negs	r3, r3
 80020fc:	191b      	adds	r3, r3, r4
 80020fe:	18c9      	adds	r1, r1, r3
 8002100:	e6e4      	b.n	8001ecc <__aeabi_ddiv+0x33c>
 8002102:	4a15      	ldr	r2, [pc, #84]	; (8002158 <__aeabi_ddiv+0x5c8>)
 8002104:	445a      	add	r2, fp
 8002106:	2a00      	cmp	r2, #0
 8002108:	dc00      	bgt.n	800210c <__aeabi_ddiv+0x57c>
 800210a:	e744      	b.n	8001f96 <__aeabi_ddiv+0x406>
 800210c:	2301      	movs	r3, #1
 800210e:	2500      	movs	r5, #0
 8002110:	4498      	add	r8, r3
 8002112:	e609      	b.n	8001d28 <__aeabi_ddiv+0x198>
 8002114:	0765      	lsls	r5, r4, #29
 8002116:	0264      	lsls	r4, r4, #9
 8002118:	0b24      	lsrs	r4, r4, #12
 800211a:	08db      	lsrs	r3, r3, #3
 800211c:	431d      	orrs	r5, r3
 800211e:	2300      	movs	r3, #0
 8002120:	e590      	b.n	8001c44 <__aeabi_ddiv+0xb4>
 8002122:	9e00      	ldr	r6, [sp, #0]
 8002124:	3d02      	subs	r5, #2
 8002126:	0072      	lsls	r2, r6, #1
 8002128:	42b2      	cmp	r2, r6
 800212a:	41bf      	sbcs	r7, r7
 800212c:	427f      	negs	r7, r7
 800212e:	193c      	adds	r4, r7, r4
 8002130:	1909      	adds	r1, r1, r4
 8002132:	9200      	str	r2, [sp, #0]
 8002134:	e7ce      	b.n	80020d4 <__aeabi_ddiv+0x544>
 8002136:	2480      	movs	r4, #128	; 0x80
 8002138:	4643      	mov	r3, r8
 800213a:	0324      	lsls	r4, r4, #12
 800213c:	431c      	orrs	r4, r3
 800213e:	0324      	lsls	r4, r4, #12
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <__aeabi_ddiv+0x5cc>)
 8002142:	0b24      	lsrs	r4, r4, #12
 8002144:	e57e      	b.n	8001c44 <__aeabi_ddiv+0xb4>
 8002146:	9a00      	ldr	r2, [sp, #0]
 8002148:	429a      	cmp	r2, r3
 800214a:	d3ea      	bcc.n	8002122 <__aeabi_ddiv+0x592>
 800214c:	0035      	movs	r5, r6
 800214e:	e7c4      	b.n	80020da <__aeabi_ddiv+0x54a>
 8002150:	0000043e 	.word	0x0000043e
 8002154:	0000041e 	.word	0x0000041e
 8002158:	000003ff 	.word	0x000003ff
 800215c:	000007ff 	.word	0x000007ff

08002160 <__eqdf2>:
 8002160:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002162:	464f      	mov	r7, r9
 8002164:	4646      	mov	r6, r8
 8002166:	46d6      	mov	lr, sl
 8002168:	4694      	mov	ip, r2
 800216a:	4691      	mov	r9, r2
 800216c:	031a      	lsls	r2, r3, #12
 800216e:	0b12      	lsrs	r2, r2, #12
 8002170:	4d18      	ldr	r5, [pc, #96]	; (80021d4 <__eqdf2+0x74>)
 8002172:	b5c0      	push	{r6, r7, lr}
 8002174:	004c      	lsls	r4, r1, #1
 8002176:	030f      	lsls	r7, r1, #12
 8002178:	4692      	mov	sl, r2
 800217a:	005a      	lsls	r2, r3, #1
 800217c:	0006      	movs	r6, r0
 800217e:	4680      	mov	r8, r0
 8002180:	0b3f      	lsrs	r7, r7, #12
 8002182:	2001      	movs	r0, #1
 8002184:	0d64      	lsrs	r4, r4, #21
 8002186:	0fc9      	lsrs	r1, r1, #31
 8002188:	0d52      	lsrs	r2, r2, #21
 800218a:	0fdb      	lsrs	r3, r3, #31
 800218c:	42ac      	cmp	r4, r5
 800218e:	d00a      	beq.n	80021a6 <__eqdf2+0x46>
 8002190:	42aa      	cmp	r2, r5
 8002192:	d003      	beq.n	800219c <__eqdf2+0x3c>
 8002194:	4294      	cmp	r4, r2
 8002196:	d101      	bne.n	800219c <__eqdf2+0x3c>
 8002198:	4557      	cmp	r7, sl
 800219a:	d00d      	beq.n	80021b8 <__eqdf2+0x58>
 800219c:	bce0      	pop	{r5, r6, r7}
 800219e:	46ba      	mov	sl, r7
 80021a0:	46b1      	mov	r9, r6
 80021a2:	46a8      	mov	r8, r5
 80021a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021a6:	003d      	movs	r5, r7
 80021a8:	4335      	orrs	r5, r6
 80021aa:	d1f7      	bne.n	800219c <__eqdf2+0x3c>
 80021ac:	42a2      	cmp	r2, r4
 80021ae:	d1f5      	bne.n	800219c <__eqdf2+0x3c>
 80021b0:	4652      	mov	r2, sl
 80021b2:	4665      	mov	r5, ip
 80021b4:	432a      	orrs	r2, r5
 80021b6:	d1f1      	bne.n	800219c <__eqdf2+0x3c>
 80021b8:	2001      	movs	r0, #1
 80021ba:	45c8      	cmp	r8, r9
 80021bc:	d1ee      	bne.n	800219c <__eqdf2+0x3c>
 80021be:	4299      	cmp	r1, r3
 80021c0:	d006      	beq.n	80021d0 <__eqdf2+0x70>
 80021c2:	2c00      	cmp	r4, #0
 80021c4:	d1ea      	bne.n	800219c <__eqdf2+0x3c>
 80021c6:	433e      	orrs	r6, r7
 80021c8:	0030      	movs	r0, r6
 80021ca:	1e46      	subs	r6, r0, #1
 80021cc:	41b0      	sbcs	r0, r6
 80021ce:	e7e5      	b.n	800219c <__eqdf2+0x3c>
 80021d0:	2000      	movs	r0, #0
 80021d2:	e7e3      	b.n	800219c <__eqdf2+0x3c>
 80021d4:	000007ff 	.word	0x000007ff

080021d8 <__gedf2>:
 80021d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021da:	464e      	mov	r6, r9
 80021dc:	4645      	mov	r5, r8
 80021de:	4657      	mov	r7, sl
 80021e0:	46de      	mov	lr, fp
 80021e2:	0004      	movs	r4, r0
 80021e4:	0018      	movs	r0, r3
 80021e6:	b5e0      	push	{r5, r6, r7, lr}
 80021e8:	0016      	movs	r6, r2
 80021ea:	031b      	lsls	r3, r3, #12
 80021ec:	0b1b      	lsrs	r3, r3, #12
 80021ee:	4d32      	ldr	r5, [pc, #200]	; (80022b8 <__gedf2+0xe0>)
 80021f0:	030f      	lsls	r7, r1, #12
 80021f2:	004a      	lsls	r2, r1, #1
 80021f4:	4699      	mov	r9, r3
 80021f6:	0043      	lsls	r3, r0, #1
 80021f8:	46a4      	mov	ip, r4
 80021fa:	46b0      	mov	r8, r6
 80021fc:	0b3f      	lsrs	r7, r7, #12
 80021fe:	0d52      	lsrs	r2, r2, #21
 8002200:	0fc9      	lsrs	r1, r1, #31
 8002202:	0d5b      	lsrs	r3, r3, #21
 8002204:	0fc0      	lsrs	r0, r0, #31
 8002206:	42aa      	cmp	r2, r5
 8002208:	d029      	beq.n	800225e <__gedf2+0x86>
 800220a:	42ab      	cmp	r3, r5
 800220c:	d018      	beq.n	8002240 <__gedf2+0x68>
 800220e:	2a00      	cmp	r2, #0
 8002210:	d12a      	bne.n	8002268 <__gedf2+0x90>
 8002212:	433c      	orrs	r4, r7
 8002214:	46a3      	mov	fp, r4
 8002216:	4265      	negs	r5, r4
 8002218:	4165      	adcs	r5, r4
 800221a:	2b00      	cmp	r3, #0
 800221c:	d102      	bne.n	8002224 <__gedf2+0x4c>
 800221e:	464c      	mov	r4, r9
 8002220:	4326      	orrs	r6, r4
 8002222:	d027      	beq.n	8002274 <__gedf2+0x9c>
 8002224:	2d00      	cmp	r5, #0
 8002226:	d115      	bne.n	8002254 <__gedf2+0x7c>
 8002228:	4281      	cmp	r1, r0
 800222a:	d028      	beq.n	800227e <__gedf2+0xa6>
 800222c:	2002      	movs	r0, #2
 800222e:	3901      	subs	r1, #1
 8002230:	4008      	ands	r0, r1
 8002232:	3801      	subs	r0, #1
 8002234:	bcf0      	pop	{r4, r5, r6, r7}
 8002236:	46bb      	mov	fp, r7
 8002238:	46b2      	mov	sl, r6
 800223a:	46a9      	mov	r9, r5
 800223c:	46a0      	mov	r8, r4
 800223e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002240:	464d      	mov	r5, r9
 8002242:	432e      	orrs	r6, r5
 8002244:	d12f      	bne.n	80022a6 <__gedf2+0xce>
 8002246:	2a00      	cmp	r2, #0
 8002248:	d1ee      	bne.n	8002228 <__gedf2+0x50>
 800224a:	433c      	orrs	r4, r7
 800224c:	4265      	negs	r5, r4
 800224e:	4165      	adcs	r5, r4
 8002250:	2d00      	cmp	r5, #0
 8002252:	d0e9      	beq.n	8002228 <__gedf2+0x50>
 8002254:	2800      	cmp	r0, #0
 8002256:	d1ed      	bne.n	8002234 <__gedf2+0x5c>
 8002258:	2001      	movs	r0, #1
 800225a:	4240      	negs	r0, r0
 800225c:	e7ea      	b.n	8002234 <__gedf2+0x5c>
 800225e:	003d      	movs	r5, r7
 8002260:	4325      	orrs	r5, r4
 8002262:	d120      	bne.n	80022a6 <__gedf2+0xce>
 8002264:	4293      	cmp	r3, r2
 8002266:	d0eb      	beq.n	8002240 <__gedf2+0x68>
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1dd      	bne.n	8002228 <__gedf2+0x50>
 800226c:	464c      	mov	r4, r9
 800226e:	4326      	orrs	r6, r4
 8002270:	d1da      	bne.n	8002228 <__gedf2+0x50>
 8002272:	e7db      	b.n	800222c <__gedf2+0x54>
 8002274:	465b      	mov	r3, fp
 8002276:	2000      	movs	r0, #0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0db      	beq.n	8002234 <__gedf2+0x5c>
 800227c:	e7d6      	b.n	800222c <__gedf2+0x54>
 800227e:	429a      	cmp	r2, r3
 8002280:	dc0a      	bgt.n	8002298 <__gedf2+0xc0>
 8002282:	dbe7      	blt.n	8002254 <__gedf2+0x7c>
 8002284:	454f      	cmp	r7, r9
 8002286:	d8d1      	bhi.n	800222c <__gedf2+0x54>
 8002288:	d010      	beq.n	80022ac <__gedf2+0xd4>
 800228a:	2000      	movs	r0, #0
 800228c:	454f      	cmp	r7, r9
 800228e:	d2d1      	bcs.n	8002234 <__gedf2+0x5c>
 8002290:	2900      	cmp	r1, #0
 8002292:	d0e1      	beq.n	8002258 <__gedf2+0x80>
 8002294:	0008      	movs	r0, r1
 8002296:	e7cd      	b.n	8002234 <__gedf2+0x5c>
 8002298:	4243      	negs	r3, r0
 800229a:	4158      	adcs	r0, r3
 800229c:	2302      	movs	r3, #2
 800229e:	4240      	negs	r0, r0
 80022a0:	4018      	ands	r0, r3
 80022a2:	3801      	subs	r0, #1
 80022a4:	e7c6      	b.n	8002234 <__gedf2+0x5c>
 80022a6:	2002      	movs	r0, #2
 80022a8:	4240      	negs	r0, r0
 80022aa:	e7c3      	b.n	8002234 <__gedf2+0x5c>
 80022ac:	45c4      	cmp	ip, r8
 80022ae:	d8bd      	bhi.n	800222c <__gedf2+0x54>
 80022b0:	2000      	movs	r0, #0
 80022b2:	45c4      	cmp	ip, r8
 80022b4:	d2be      	bcs.n	8002234 <__gedf2+0x5c>
 80022b6:	e7eb      	b.n	8002290 <__gedf2+0xb8>
 80022b8:	000007ff 	.word	0x000007ff

080022bc <__ledf2>:
 80022bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022be:	464e      	mov	r6, r9
 80022c0:	4645      	mov	r5, r8
 80022c2:	4657      	mov	r7, sl
 80022c4:	46de      	mov	lr, fp
 80022c6:	0004      	movs	r4, r0
 80022c8:	0018      	movs	r0, r3
 80022ca:	b5e0      	push	{r5, r6, r7, lr}
 80022cc:	0016      	movs	r6, r2
 80022ce:	031b      	lsls	r3, r3, #12
 80022d0:	0b1b      	lsrs	r3, r3, #12
 80022d2:	4d31      	ldr	r5, [pc, #196]	; (8002398 <__ledf2+0xdc>)
 80022d4:	030f      	lsls	r7, r1, #12
 80022d6:	004a      	lsls	r2, r1, #1
 80022d8:	4699      	mov	r9, r3
 80022da:	0043      	lsls	r3, r0, #1
 80022dc:	46a4      	mov	ip, r4
 80022de:	46b0      	mov	r8, r6
 80022e0:	0b3f      	lsrs	r7, r7, #12
 80022e2:	0d52      	lsrs	r2, r2, #21
 80022e4:	0fc9      	lsrs	r1, r1, #31
 80022e6:	0d5b      	lsrs	r3, r3, #21
 80022e8:	0fc0      	lsrs	r0, r0, #31
 80022ea:	42aa      	cmp	r2, r5
 80022ec:	d011      	beq.n	8002312 <__ledf2+0x56>
 80022ee:	42ab      	cmp	r3, r5
 80022f0:	d014      	beq.n	800231c <__ledf2+0x60>
 80022f2:	2a00      	cmp	r2, #0
 80022f4:	d12f      	bne.n	8002356 <__ledf2+0x9a>
 80022f6:	433c      	orrs	r4, r7
 80022f8:	46a3      	mov	fp, r4
 80022fa:	4265      	negs	r5, r4
 80022fc:	4165      	adcs	r5, r4
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d114      	bne.n	800232c <__ledf2+0x70>
 8002302:	464c      	mov	r4, r9
 8002304:	4326      	orrs	r6, r4
 8002306:	d111      	bne.n	800232c <__ledf2+0x70>
 8002308:	465b      	mov	r3, fp
 800230a:	2000      	movs	r0, #0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d017      	beq.n	8002340 <__ledf2+0x84>
 8002310:	e010      	b.n	8002334 <__ledf2+0x78>
 8002312:	003d      	movs	r5, r7
 8002314:	4325      	orrs	r5, r4
 8002316:	d112      	bne.n	800233e <__ledf2+0x82>
 8002318:	4293      	cmp	r3, r2
 800231a:	d11c      	bne.n	8002356 <__ledf2+0x9a>
 800231c:	464d      	mov	r5, r9
 800231e:	432e      	orrs	r6, r5
 8002320:	d10d      	bne.n	800233e <__ledf2+0x82>
 8002322:	2a00      	cmp	r2, #0
 8002324:	d104      	bne.n	8002330 <__ledf2+0x74>
 8002326:	433c      	orrs	r4, r7
 8002328:	4265      	negs	r5, r4
 800232a:	4165      	adcs	r5, r4
 800232c:	2d00      	cmp	r5, #0
 800232e:	d10d      	bne.n	800234c <__ledf2+0x90>
 8002330:	4281      	cmp	r1, r0
 8002332:	d016      	beq.n	8002362 <__ledf2+0xa6>
 8002334:	2002      	movs	r0, #2
 8002336:	3901      	subs	r1, #1
 8002338:	4008      	ands	r0, r1
 800233a:	3801      	subs	r0, #1
 800233c:	e000      	b.n	8002340 <__ledf2+0x84>
 800233e:	2002      	movs	r0, #2
 8002340:	bcf0      	pop	{r4, r5, r6, r7}
 8002342:	46bb      	mov	fp, r7
 8002344:	46b2      	mov	sl, r6
 8002346:	46a9      	mov	r9, r5
 8002348:	46a0      	mov	r8, r4
 800234a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800234c:	2800      	cmp	r0, #0
 800234e:	d1f7      	bne.n	8002340 <__ledf2+0x84>
 8002350:	2001      	movs	r0, #1
 8002352:	4240      	negs	r0, r0
 8002354:	e7f4      	b.n	8002340 <__ledf2+0x84>
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1ea      	bne.n	8002330 <__ledf2+0x74>
 800235a:	464c      	mov	r4, r9
 800235c:	4326      	orrs	r6, r4
 800235e:	d1e7      	bne.n	8002330 <__ledf2+0x74>
 8002360:	e7e8      	b.n	8002334 <__ledf2+0x78>
 8002362:	429a      	cmp	r2, r3
 8002364:	dd06      	ble.n	8002374 <__ledf2+0xb8>
 8002366:	4243      	negs	r3, r0
 8002368:	4158      	adcs	r0, r3
 800236a:	2302      	movs	r3, #2
 800236c:	4240      	negs	r0, r0
 800236e:	4018      	ands	r0, r3
 8002370:	3801      	subs	r0, #1
 8002372:	e7e5      	b.n	8002340 <__ledf2+0x84>
 8002374:	429a      	cmp	r2, r3
 8002376:	dbe9      	blt.n	800234c <__ledf2+0x90>
 8002378:	454f      	cmp	r7, r9
 800237a:	d8db      	bhi.n	8002334 <__ledf2+0x78>
 800237c:	d006      	beq.n	800238c <__ledf2+0xd0>
 800237e:	2000      	movs	r0, #0
 8002380:	454f      	cmp	r7, r9
 8002382:	d2dd      	bcs.n	8002340 <__ledf2+0x84>
 8002384:	2900      	cmp	r1, #0
 8002386:	d0e3      	beq.n	8002350 <__ledf2+0x94>
 8002388:	0008      	movs	r0, r1
 800238a:	e7d9      	b.n	8002340 <__ledf2+0x84>
 800238c:	45c4      	cmp	ip, r8
 800238e:	d8d1      	bhi.n	8002334 <__ledf2+0x78>
 8002390:	2000      	movs	r0, #0
 8002392:	45c4      	cmp	ip, r8
 8002394:	d2d4      	bcs.n	8002340 <__ledf2+0x84>
 8002396:	e7f5      	b.n	8002384 <__ledf2+0xc8>
 8002398:	000007ff 	.word	0x000007ff

0800239c <__aeabi_dmul>:
 800239c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800239e:	4657      	mov	r7, sl
 80023a0:	464e      	mov	r6, r9
 80023a2:	4645      	mov	r5, r8
 80023a4:	46de      	mov	lr, fp
 80023a6:	b5e0      	push	{r5, r6, r7, lr}
 80023a8:	4698      	mov	r8, r3
 80023aa:	030c      	lsls	r4, r1, #12
 80023ac:	004b      	lsls	r3, r1, #1
 80023ae:	0006      	movs	r6, r0
 80023b0:	4692      	mov	sl, r2
 80023b2:	b087      	sub	sp, #28
 80023b4:	0b24      	lsrs	r4, r4, #12
 80023b6:	0d5b      	lsrs	r3, r3, #21
 80023b8:	0fcf      	lsrs	r7, r1, #31
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d06c      	beq.n	8002498 <__aeabi_dmul+0xfc>
 80023be:	4add      	ldr	r2, [pc, #884]	; (8002734 <__aeabi_dmul+0x398>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d100      	bne.n	80023c6 <__aeabi_dmul+0x2a>
 80023c4:	e086      	b.n	80024d4 <__aeabi_dmul+0x138>
 80023c6:	0f42      	lsrs	r2, r0, #29
 80023c8:	00e4      	lsls	r4, r4, #3
 80023ca:	4314      	orrs	r4, r2
 80023cc:	2280      	movs	r2, #128	; 0x80
 80023ce:	0412      	lsls	r2, r2, #16
 80023d0:	4314      	orrs	r4, r2
 80023d2:	4ad9      	ldr	r2, [pc, #868]	; (8002738 <__aeabi_dmul+0x39c>)
 80023d4:	00c5      	lsls	r5, r0, #3
 80023d6:	4694      	mov	ip, r2
 80023d8:	4463      	add	r3, ip
 80023da:	9300      	str	r3, [sp, #0]
 80023dc:	2300      	movs	r3, #0
 80023de:	4699      	mov	r9, r3
 80023e0:	469b      	mov	fp, r3
 80023e2:	4643      	mov	r3, r8
 80023e4:	4642      	mov	r2, r8
 80023e6:	031e      	lsls	r6, r3, #12
 80023e8:	0fd2      	lsrs	r2, r2, #31
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	4650      	mov	r0, sl
 80023ee:	4690      	mov	r8, r2
 80023f0:	0b36      	lsrs	r6, r6, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	d100      	bne.n	80023f8 <__aeabi_dmul+0x5c>
 80023f6:	e078      	b.n	80024ea <__aeabi_dmul+0x14e>
 80023f8:	4ace      	ldr	r2, [pc, #824]	; (8002734 <__aeabi_dmul+0x398>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d01d      	beq.n	800243a <__aeabi_dmul+0x9e>
 80023fe:	49ce      	ldr	r1, [pc, #824]	; (8002738 <__aeabi_dmul+0x39c>)
 8002400:	0f42      	lsrs	r2, r0, #29
 8002402:	468c      	mov	ip, r1
 8002404:	9900      	ldr	r1, [sp, #0]
 8002406:	4463      	add	r3, ip
 8002408:	00f6      	lsls	r6, r6, #3
 800240a:	468c      	mov	ip, r1
 800240c:	4316      	orrs	r6, r2
 800240e:	2280      	movs	r2, #128	; 0x80
 8002410:	449c      	add	ip, r3
 8002412:	0412      	lsls	r2, r2, #16
 8002414:	4663      	mov	r3, ip
 8002416:	4316      	orrs	r6, r2
 8002418:	00c2      	lsls	r2, r0, #3
 800241a:	2000      	movs	r0, #0
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	9900      	ldr	r1, [sp, #0]
 8002420:	4643      	mov	r3, r8
 8002422:	3101      	adds	r1, #1
 8002424:	468c      	mov	ip, r1
 8002426:	4649      	mov	r1, r9
 8002428:	407b      	eors	r3, r7
 800242a:	9301      	str	r3, [sp, #4]
 800242c:	290f      	cmp	r1, #15
 800242e:	d900      	bls.n	8002432 <__aeabi_dmul+0x96>
 8002430:	e07e      	b.n	8002530 <__aeabi_dmul+0x194>
 8002432:	4bc2      	ldr	r3, [pc, #776]	; (800273c <__aeabi_dmul+0x3a0>)
 8002434:	0089      	lsls	r1, r1, #2
 8002436:	5859      	ldr	r1, [r3, r1]
 8002438:	468f      	mov	pc, r1
 800243a:	4652      	mov	r2, sl
 800243c:	9b00      	ldr	r3, [sp, #0]
 800243e:	4332      	orrs	r2, r6
 8002440:	d000      	beq.n	8002444 <__aeabi_dmul+0xa8>
 8002442:	e156      	b.n	80026f2 <__aeabi_dmul+0x356>
 8002444:	49bb      	ldr	r1, [pc, #748]	; (8002734 <__aeabi_dmul+0x398>)
 8002446:	2600      	movs	r6, #0
 8002448:	468c      	mov	ip, r1
 800244a:	4463      	add	r3, ip
 800244c:	4649      	mov	r1, r9
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	2302      	movs	r3, #2
 8002452:	4319      	orrs	r1, r3
 8002454:	4689      	mov	r9, r1
 8002456:	2002      	movs	r0, #2
 8002458:	e7e1      	b.n	800241e <__aeabi_dmul+0x82>
 800245a:	4643      	mov	r3, r8
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	0034      	movs	r4, r6
 8002460:	0015      	movs	r5, r2
 8002462:	4683      	mov	fp, r0
 8002464:	465b      	mov	r3, fp
 8002466:	2b02      	cmp	r3, #2
 8002468:	d05e      	beq.n	8002528 <__aeabi_dmul+0x18c>
 800246a:	2b03      	cmp	r3, #3
 800246c:	d100      	bne.n	8002470 <__aeabi_dmul+0xd4>
 800246e:	e1f3      	b.n	8002858 <__aeabi_dmul+0x4bc>
 8002470:	2b01      	cmp	r3, #1
 8002472:	d000      	beq.n	8002476 <__aeabi_dmul+0xda>
 8002474:	e118      	b.n	80026a8 <__aeabi_dmul+0x30c>
 8002476:	2200      	movs	r2, #0
 8002478:	2400      	movs	r4, #0
 800247a:	2500      	movs	r5, #0
 800247c:	9b01      	ldr	r3, [sp, #4]
 800247e:	0512      	lsls	r2, r2, #20
 8002480:	4322      	orrs	r2, r4
 8002482:	07db      	lsls	r3, r3, #31
 8002484:	431a      	orrs	r2, r3
 8002486:	0028      	movs	r0, r5
 8002488:	0011      	movs	r1, r2
 800248a:	b007      	add	sp, #28
 800248c:	bcf0      	pop	{r4, r5, r6, r7}
 800248e:	46bb      	mov	fp, r7
 8002490:	46b2      	mov	sl, r6
 8002492:	46a9      	mov	r9, r5
 8002494:	46a0      	mov	r8, r4
 8002496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002498:	0025      	movs	r5, r4
 800249a:	4305      	orrs	r5, r0
 800249c:	d100      	bne.n	80024a0 <__aeabi_dmul+0x104>
 800249e:	e141      	b.n	8002724 <__aeabi_dmul+0x388>
 80024a0:	2c00      	cmp	r4, #0
 80024a2:	d100      	bne.n	80024a6 <__aeabi_dmul+0x10a>
 80024a4:	e1ad      	b.n	8002802 <__aeabi_dmul+0x466>
 80024a6:	0020      	movs	r0, r4
 80024a8:	f000 fef0 	bl	800328c <__clzsi2>
 80024ac:	0001      	movs	r1, r0
 80024ae:	0002      	movs	r2, r0
 80024b0:	390b      	subs	r1, #11
 80024b2:	231d      	movs	r3, #29
 80024b4:	0010      	movs	r0, r2
 80024b6:	1a5b      	subs	r3, r3, r1
 80024b8:	0031      	movs	r1, r6
 80024ba:	0035      	movs	r5, r6
 80024bc:	3808      	subs	r0, #8
 80024be:	4084      	lsls	r4, r0
 80024c0:	40d9      	lsrs	r1, r3
 80024c2:	4085      	lsls	r5, r0
 80024c4:	430c      	orrs	r4, r1
 80024c6:	489e      	ldr	r0, [pc, #632]	; (8002740 <__aeabi_dmul+0x3a4>)
 80024c8:	1a83      	subs	r3, r0, r2
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	2300      	movs	r3, #0
 80024ce:	4699      	mov	r9, r3
 80024d0:	469b      	mov	fp, r3
 80024d2:	e786      	b.n	80023e2 <__aeabi_dmul+0x46>
 80024d4:	0005      	movs	r5, r0
 80024d6:	4325      	orrs	r5, r4
 80024d8:	d000      	beq.n	80024dc <__aeabi_dmul+0x140>
 80024da:	e11c      	b.n	8002716 <__aeabi_dmul+0x37a>
 80024dc:	2208      	movs	r2, #8
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	2302      	movs	r3, #2
 80024e2:	2400      	movs	r4, #0
 80024e4:	4691      	mov	r9, r2
 80024e6:	469b      	mov	fp, r3
 80024e8:	e77b      	b.n	80023e2 <__aeabi_dmul+0x46>
 80024ea:	4652      	mov	r2, sl
 80024ec:	4332      	orrs	r2, r6
 80024ee:	d100      	bne.n	80024f2 <__aeabi_dmul+0x156>
 80024f0:	e10a      	b.n	8002708 <__aeabi_dmul+0x36c>
 80024f2:	2e00      	cmp	r6, #0
 80024f4:	d100      	bne.n	80024f8 <__aeabi_dmul+0x15c>
 80024f6:	e176      	b.n	80027e6 <__aeabi_dmul+0x44a>
 80024f8:	0030      	movs	r0, r6
 80024fa:	f000 fec7 	bl	800328c <__clzsi2>
 80024fe:	0002      	movs	r2, r0
 8002500:	3a0b      	subs	r2, #11
 8002502:	231d      	movs	r3, #29
 8002504:	0001      	movs	r1, r0
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	4652      	mov	r2, sl
 800250a:	3908      	subs	r1, #8
 800250c:	40da      	lsrs	r2, r3
 800250e:	408e      	lsls	r6, r1
 8002510:	4316      	orrs	r6, r2
 8002512:	4652      	mov	r2, sl
 8002514:	408a      	lsls	r2, r1
 8002516:	9b00      	ldr	r3, [sp, #0]
 8002518:	4989      	ldr	r1, [pc, #548]	; (8002740 <__aeabi_dmul+0x3a4>)
 800251a:	1a18      	subs	r0, r3, r0
 800251c:	0003      	movs	r3, r0
 800251e:	468c      	mov	ip, r1
 8002520:	4463      	add	r3, ip
 8002522:	2000      	movs	r0, #0
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	e77a      	b.n	800241e <__aeabi_dmul+0x82>
 8002528:	2400      	movs	r4, #0
 800252a:	2500      	movs	r5, #0
 800252c:	4a81      	ldr	r2, [pc, #516]	; (8002734 <__aeabi_dmul+0x398>)
 800252e:	e7a5      	b.n	800247c <__aeabi_dmul+0xe0>
 8002530:	0c2f      	lsrs	r7, r5, #16
 8002532:	042d      	lsls	r5, r5, #16
 8002534:	0c2d      	lsrs	r5, r5, #16
 8002536:	002b      	movs	r3, r5
 8002538:	0c11      	lsrs	r1, r2, #16
 800253a:	0412      	lsls	r2, r2, #16
 800253c:	0c12      	lsrs	r2, r2, #16
 800253e:	4353      	muls	r3, r2
 8002540:	4698      	mov	r8, r3
 8002542:	0013      	movs	r3, r2
 8002544:	0028      	movs	r0, r5
 8002546:	437b      	muls	r3, r7
 8002548:	4699      	mov	r9, r3
 800254a:	4348      	muls	r0, r1
 800254c:	4448      	add	r0, r9
 800254e:	4683      	mov	fp, r0
 8002550:	4640      	mov	r0, r8
 8002552:	000b      	movs	r3, r1
 8002554:	0c00      	lsrs	r0, r0, #16
 8002556:	4682      	mov	sl, r0
 8002558:	4658      	mov	r0, fp
 800255a:	437b      	muls	r3, r7
 800255c:	4450      	add	r0, sl
 800255e:	9302      	str	r3, [sp, #8]
 8002560:	4581      	cmp	r9, r0
 8002562:	d906      	bls.n	8002572 <__aeabi_dmul+0x1d6>
 8002564:	469a      	mov	sl, r3
 8002566:	2380      	movs	r3, #128	; 0x80
 8002568:	025b      	lsls	r3, r3, #9
 800256a:	4699      	mov	r9, r3
 800256c:	44ca      	add	sl, r9
 800256e:	4653      	mov	r3, sl
 8002570:	9302      	str	r3, [sp, #8]
 8002572:	0c03      	lsrs	r3, r0, #16
 8002574:	469b      	mov	fp, r3
 8002576:	4643      	mov	r3, r8
 8002578:	041b      	lsls	r3, r3, #16
 800257a:	0400      	lsls	r0, r0, #16
 800257c:	0c1b      	lsrs	r3, r3, #16
 800257e:	4698      	mov	r8, r3
 8002580:	0003      	movs	r3, r0
 8002582:	4443      	add	r3, r8
 8002584:	9304      	str	r3, [sp, #16]
 8002586:	0c33      	lsrs	r3, r6, #16
 8002588:	4699      	mov	r9, r3
 800258a:	002b      	movs	r3, r5
 800258c:	0436      	lsls	r6, r6, #16
 800258e:	0c36      	lsrs	r6, r6, #16
 8002590:	4373      	muls	r3, r6
 8002592:	4698      	mov	r8, r3
 8002594:	0033      	movs	r3, r6
 8002596:	437b      	muls	r3, r7
 8002598:	469a      	mov	sl, r3
 800259a:	464b      	mov	r3, r9
 800259c:	435d      	muls	r5, r3
 800259e:	435f      	muls	r7, r3
 80025a0:	4643      	mov	r3, r8
 80025a2:	4455      	add	r5, sl
 80025a4:	0c18      	lsrs	r0, r3, #16
 80025a6:	1940      	adds	r0, r0, r5
 80025a8:	4582      	cmp	sl, r0
 80025aa:	d903      	bls.n	80025b4 <__aeabi_dmul+0x218>
 80025ac:	2380      	movs	r3, #128	; 0x80
 80025ae:	025b      	lsls	r3, r3, #9
 80025b0:	469a      	mov	sl, r3
 80025b2:	4457      	add	r7, sl
 80025b4:	0c05      	lsrs	r5, r0, #16
 80025b6:	19eb      	adds	r3, r5, r7
 80025b8:	9305      	str	r3, [sp, #20]
 80025ba:	4643      	mov	r3, r8
 80025bc:	041d      	lsls	r5, r3, #16
 80025be:	0c2d      	lsrs	r5, r5, #16
 80025c0:	0400      	lsls	r0, r0, #16
 80025c2:	1940      	adds	r0, r0, r5
 80025c4:	0c25      	lsrs	r5, r4, #16
 80025c6:	0424      	lsls	r4, r4, #16
 80025c8:	0c24      	lsrs	r4, r4, #16
 80025ca:	0027      	movs	r7, r4
 80025cc:	4357      	muls	r7, r2
 80025ce:	436a      	muls	r2, r5
 80025d0:	4690      	mov	r8, r2
 80025d2:	002a      	movs	r2, r5
 80025d4:	0c3b      	lsrs	r3, r7, #16
 80025d6:	469a      	mov	sl, r3
 80025d8:	434a      	muls	r2, r1
 80025da:	4361      	muls	r1, r4
 80025dc:	4441      	add	r1, r8
 80025de:	4451      	add	r1, sl
 80025e0:	4483      	add	fp, r0
 80025e2:	4588      	cmp	r8, r1
 80025e4:	d903      	bls.n	80025ee <__aeabi_dmul+0x252>
 80025e6:	2380      	movs	r3, #128	; 0x80
 80025e8:	025b      	lsls	r3, r3, #9
 80025ea:	4698      	mov	r8, r3
 80025ec:	4442      	add	r2, r8
 80025ee:	043f      	lsls	r7, r7, #16
 80025f0:	0c0b      	lsrs	r3, r1, #16
 80025f2:	0c3f      	lsrs	r7, r7, #16
 80025f4:	0409      	lsls	r1, r1, #16
 80025f6:	19c9      	adds	r1, r1, r7
 80025f8:	0027      	movs	r7, r4
 80025fa:	4698      	mov	r8, r3
 80025fc:	464b      	mov	r3, r9
 80025fe:	4377      	muls	r7, r6
 8002600:	435c      	muls	r4, r3
 8002602:	436e      	muls	r6, r5
 8002604:	435d      	muls	r5, r3
 8002606:	0c3b      	lsrs	r3, r7, #16
 8002608:	4699      	mov	r9, r3
 800260a:	19a4      	adds	r4, r4, r6
 800260c:	444c      	add	r4, r9
 800260e:	4442      	add	r2, r8
 8002610:	9503      	str	r5, [sp, #12]
 8002612:	42a6      	cmp	r6, r4
 8002614:	d904      	bls.n	8002620 <__aeabi_dmul+0x284>
 8002616:	2380      	movs	r3, #128	; 0x80
 8002618:	025b      	lsls	r3, r3, #9
 800261a:	4698      	mov	r8, r3
 800261c:	4445      	add	r5, r8
 800261e:	9503      	str	r5, [sp, #12]
 8002620:	9b02      	ldr	r3, [sp, #8]
 8002622:	043f      	lsls	r7, r7, #16
 8002624:	445b      	add	r3, fp
 8002626:	001e      	movs	r6, r3
 8002628:	4283      	cmp	r3, r0
 800262a:	4180      	sbcs	r0, r0
 800262c:	0423      	lsls	r3, r4, #16
 800262e:	4698      	mov	r8, r3
 8002630:	9b05      	ldr	r3, [sp, #20]
 8002632:	0c3f      	lsrs	r7, r7, #16
 8002634:	4447      	add	r7, r8
 8002636:	4698      	mov	r8, r3
 8002638:	1876      	adds	r6, r6, r1
 800263a:	428e      	cmp	r6, r1
 800263c:	4189      	sbcs	r1, r1
 800263e:	4447      	add	r7, r8
 8002640:	4240      	negs	r0, r0
 8002642:	183d      	adds	r5, r7, r0
 8002644:	46a8      	mov	r8, r5
 8002646:	4693      	mov	fp, r2
 8002648:	4249      	negs	r1, r1
 800264a:	468a      	mov	sl, r1
 800264c:	44c3      	add	fp, r8
 800264e:	429f      	cmp	r7, r3
 8002650:	41bf      	sbcs	r7, r7
 8002652:	4580      	cmp	r8, r0
 8002654:	4180      	sbcs	r0, r0
 8002656:	9b03      	ldr	r3, [sp, #12]
 8002658:	44da      	add	sl, fp
 800265a:	4698      	mov	r8, r3
 800265c:	4653      	mov	r3, sl
 800265e:	4240      	negs	r0, r0
 8002660:	427f      	negs	r7, r7
 8002662:	4307      	orrs	r7, r0
 8002664:	0c24      	lsrs	r4, r4, #16
 8002666:	4593      	cmp	fp, r2
 8002668:	4192      	sbcs	r2, r2
 800266a:	458a      	cmp	sl, r1
 800266c:	4189      	sbcs	r1, r1
 800266e:	193f      	adds	r7, r7, r4
 8002670:	0ddc      	lsrs	r4, r3, #23
 8002672:	9b04      	ldr	r3, [sp, #16]
 8002674:	0275      	lsls	r5, r6, #9
 8002676:	431d      	orrs	r5, r3
 8002678:	1e68      	subs	r0, r5, #1
 800267a:	4185      	sbcs	r5, r0
 800267c:	4653      	mov	r3, sl
 800267e:	4252      	negs	r2, r2
 8002680:	4249      	negs	r1, r1
 8002682:	430a      	orrs	r2, r1
 8002684:	18bf      	adds	r7, r7, r2
 8002686:	4447      	add	r7, r8
 8002688:	0df6      	lsrs	r6, r6, #23
 800268a:	027f      	lsls	r7, r7, #9
 800268c:	4335      	orrs	r5, r6
 800268e:	025a      	lsls	r2, r3, #9
 8002690:	433c      	orrs	r4, r7
 8002692:	4315      	orrs	r5, r2
 8002694:	01fb      	lsls	r3, r7, #7
 8002696:	d400      	bmi.n	800269a <__aeabi_dmul+0x2fe>
 8002698:	e0c1      	b.n	800281e <__aeabi_dmul+0x482>
 800269a:	2101      	movs	r1, #1
 800269c:	086a      	lsrs	r2, r5, #1
 800269e:	400d      	ands	r5, r1
 80026a0:	4315      	orrs	r5, r2
 80026a2:	07e2      	lsls	r2, r4, #31
 80026a4:	4315      	orrs	r5, r2
 80026a6:	0864      	lsrs	r4, r4, #1
 80026a8:	4926      	ldr	r1, [pc, #152]	; (8002744 <__aeabi_dmul+0x3a8>)
 80026aa:	4461      	add	r1, ip
 80026ac:	2900      	cmp	r1, #0
 80026ae:	dd56      	ble.n	800275e <__aeabi_dmul+0x3c2>
 80026b0:	076b      	lsls	r3, r5, #29
 80026b2:	d009      	beq.n	80026c8 <__aeabi_dmul+0x32c>
 80026b4:	220f      	movs	r2, #15
 80026b6:	402a      	ands	r2, r5
 80026b8:	2a04      	cmp	r2, #4
 80026ba:	d005      	beq.n	80026c8 <__aeabi_dmul+0x32c>
 80026bc:	1d2a      	adds	r2, r5, #4
 80026be:	42aa      	cmp	r2, r5
 80026c0:	41ad      	sbcs	r5, r5
 80026c2:	426d      	negs	r5, r5
 80026c4:	1964      	adds	r4, r4, r5
 80026c6:	0015      	movs	r5, r2
 80026c8:	01e3      	lsls	r3, r4, #7
 80026ca:	d504      	bpl.n	80026d6 <__aeabi_dmul+0x33a>
 80026cc:	2180      	movs	r1, #128	; 0x80
 80026ce:	4a1e      	ldr	r2, [pc, #120]	; (8002748 <__aeabi_dmul+0x3ac>)
 80026d0:	00c9      	lsls	r1, r1, #3
 80026d2:	4014      	ands	r4, r2
 80026d4:	4461      	add	r1, ip
 80026d6:	4a1d      	ldr	r2, [pc, #116]	; (800274c <__aeabi_dmul+0x3b0>)
 80026d8:	4291      	cmp	r1, r2
 80026da:	dd00      	ble.n	80026de <__aeabi_dmul+0x342>
 80026dc:	e724      	b.n	8002528 <__aeabi_dmul+0x18c>
 80026de:	0762      	lsls	r2, r4, #29
 80026e0:	08ed      	lsrs	r5, r5, #3
 80026e2:	0264      	lsls	r4, r4, #9
 80026e4:	0549      	lsls	r1, r1, #21
 80026e6:	4315      	orrs	r5, r2
 80026e8:	0b24      	lsrs	r4, r4, #12
 80026ea:	0d4a      	lsrs	r2, r1, #21
 80026ec:	e6c6      	b.n	800247c <__aeabi_dmul+0xe0>
 80026ee:	9701      	str	r7, [sp, #4]
 80026f0:	e6b8      	b.n	8002464 <__aeabi_dmul+0xc8>
 80026f2:	4a10      	ldr	r2, [pc, #64]	; (8002734 <__aeabi_dmul+0x398>)
 80026f4:	2003      	movs	r0, #3
 80026f6:	4694      	mov	ip, r2
 80026f8:	4463      	add	r3, ip
 80026fa:	464a      	mov	r2, r9
 80026fc:	9300      	str	r3, [sp, #0]
 80026fe:	2303      	movs	r3, #3
 8002700:	431a      	orrs	r2, r3
 8002702:	4691      	mov	r9, r2
 8002704:	4652      	mov	r2, sl
 8002706:	e68a      	b.n	800241e <__aeabi_dmul+0x82>
 8002708:	4649      	mov	r1, r9
 800270a:	2301      	movs	r3, #1
 800270c:	4319      	orrs	r1, r3
 800270e:	4689      	mov	r9, r1
 8002710:	2600      	movs	r6, #0
 8002712:	2001      	movs	r0, #1
 8002714:	e683      	b.n	800241e <__aeabi_dmul+0x82>
 8002716:	220c      	movs	r2, #12
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	2303      	movs	r3, #3
 800271c:	0005      	movs	r5, r0
 800271e:	4691      	mov	r9, r2
 8002720:	469b      	mov	fp, r3
 8002722:	e65e      	b.n	80023e2 <__aeabi_dmul+0x46>
 8002724:	2304      	movs	r3, #4
 8002726:	4699      	mov	r9, r3
 8002728:	2300      	movs	r3, #0
 800272a:	9300      	str	r3, [sp, #0]
 800272c:	3301      	adds	r3, #1
 800272e:	2400      	movs	r4, #0
 8002730:	469b      	mov	fp, r3
 8002732:	e656      	b.n	80023e2 <__aeabi_dmul+0x46>
 8002734:	000007ff 	.word	0x000007ff
 8002738:	fffffc01 	.word	0xfffffc01
 800273c:	0800ab00 	.word	0x0800ab00
 8002740:	fffffc0d 	.word	0xfffffc0d
 8002744:	000003ff 	.word	0x000003ff
 8002748:	feffffff 	.word	0xfeffffff
 800274c:	000007fe 	.word	0x000007fe
 8002750:	2300      	movs	r3, #0
 8002752:	2480      	movs	r4, #128	; 0x80
 8002754:	2500      	movs	r5, #0
 8002756:	4a44      	ldr	r2, [pc, #272]	; (8002868 <__aeabi_dmul+0x4cc>)
 8002758:	9301      	str	r3, [sp, #4]
 800275a:	0324      	lsls	r4, r4, #12
 800275c:	e68e      	b.n	800247c <__aeabi_dmul+0xe0>
 800275e:	2001      	movs	r0, #1
 8002760:	1a40      	subs	r0, r0, r1
 8002762:	2838      	cmp	r0, #56	; 0x38
 8002764:	dd00      	ble.n	8002768 <__aeabi_dmul+0x3cc>
 8002766:	e686      	b.n	8002476 <__aeabi_dmul+0xda>
 8002768:	281f      	cmp	r0, #31
 800276a:	dd5b      	ble.n	8002824 <__aeabi_dmul+0x488>
 800276c:	221f      	movs	r2, #31
 800276e:	0023      	movs	r3, r4
 8002770:	4252      	negs	r2, r2
 8002772:	1a51      	subs	r1, r2, r1
 8002774:	40cb      	lsrs	r3, r1
 8002776:	0019      	movs	r1, r3
 8002778:	2820      	cmp	r0, #32
 800277a:	d003      	beq.n	8002784 <__aeabi_dmul+0x3e8>
 800277c:	4a3b      	ldr	r2, [pc, #236]	; (800286c <__aeabi_dmul+0x4d0>)
 800277e:	4462      	add	r2, ip
 8002780:	4094      	lsls	r4, r2
 8002782:	4325      	orrs	r5, r4
 8002784:	1e6a      	subs	r2, r5, #1
 8002786:	4195      	sbcs	r5, r2
 8002788:	002a      	movs	r2, r5
 800278a:	430a      	orrs	r2, r1
 800278c:	2107      	movs	r1, #7
 800278e:	000d      	movs	r5, r1
 8002790:	2400      	movs	r4, #0
 8002792:	4015      	ands	r5, r2
 8002794:	4211      	tst	r1, r2
 8002796:	d05b      	beq.n	8002850 <__aeabi_dmul+0x4b4>
 8002798:	210f      	movs	r1, #15
 800279a:	2400      	movs	r4, #0
 800279c:	4011      	ands	r1, r2
 800279e:	2904      	cmp	r1, #4
 80027a0:	d053      	beq.n	800284a <__aeabi_dmul+0x4ae>
 80027a2:	1d11      	adds	r1, r2, #4
 80027a4:	4291      	cmp	r1, r2
 80027a6:	4192      	sbcs	r2, r2
 80027a8:	4252      	negs	r2, r2
 80027aa:	18a4      	adds	r4, r4, r2
 80027ac:	000a      	movs	r2, r1
 80027ae:	0223      	lsls	r3, r4, #8
 80027b0:	d54b      	bpl.n	800284a <__aeabi_dmul+0x4ae>
 80027b2:	2201      	movs	r2, #1
 80027b4:	2400      	movs	r4, #0
 80027b6:	2500      	movs	r5, #0
 80027b8:	e660      	b.n	800247c <__aeabi_dmul+0xe0>
 80027ba:	2380      	movs	r3, #128	; 0x80
 80027bc:	031b      	lsls	r3, r3, #12
 80027be:	421c      	tst	r4, r3
 80027c0:	d009      	beq.n	80027d6 <__aeabi_dmul+0x43a>
 80027c2:	421e      	tst	r6, r3
 80027c4:	d107      	bne.n	80027d6 <__aeabi_dmul+0x43a>
 80027c6:	4333      	orrs	r3, r6
 80027c8:	031c      	lsls	r4, r3, #12
 80027ca:	4643      	mov	r3, r8
 80027cc:	0015      	movs	r5, r2
 80027ce:	0b24      	lsrs	r4, r4, #12
 80027d0:	4a25      	ldr	r2, [pc, #148]	; (8002868 <__aeabi_dmul+0x4cc>)
 80027d2:	9301      	str	r3, [sp, #4]
 80027d4:	e652      	b.n	800247c <__aeabi_dmul+0xe0>
 80027d6:	2280      	movs	r2, #128	; 0x80
 80027d8:	0312      	lsls	r2, r2, #12
 80027da:	4314      	orrs	r4, r2
 80027dc:	0324      	lsls	r4, r4, #12
 80027de:	4a22      	ldr	r2, [pc, #136]	; (8002868 <__aeabi_dmul+0x4cc>)
 80027e0:	0b24      	lsrs	r4, r4, #12
 80027e2:	9701      	str	r7, [sp, #4]
 80027e4:	e64a      	b.n	800247c <__aeabi_dmul+0xe0>
 80027e6:	f000 fd51 	bl	800328c <__clzsi2>
 80027ea:	0003      	movs	r3, r0
 80027ec:	001a      	movs	r2, r3
 80027ee:	3215      	adds	r2, #21
 80027f0:	3020      	adds	r0, #32
 80027f2:	2a1c      	cmp	r2, #28
 80027f4:	dc00      	bgt.n	80027f8 <__aeabi_dmul+0x45c>
 80027f6:	e684      	b.n	8002502 <__aeabi_dmul+0x166>
 80027f8:	4656      	mov	r6, sl
 80027fa:	3b08      	subs	r3, #8
 80027fc:	2200      	movs	r2, #0
 80027fe:	409e      	lsls	r6, r3
 8002800:	e689      	b.n	8002516 <__aeabi_dmul+0x17a>
 8002802:	f000 fd43 	bl	800328c <__clzsi2>
 8002806:	0001      	movs	r1, r0
 8002808:	0002      	movs	r2, r0
 800280a:	3115      	adds	r1, #21
 800280c:	3220      	adds	r2, #32
 800280e:	291c      	cmp	r1, #28
 8002810:	dc00      	bgt.n	8002814 <__aeabi_dmul+0x478>
 8002812:	e64e      	b.n	80024b2 <__aeabi_dmul+0x116>
 8002814:	0034      	movs	r4, r6
 8002816:	3808      	subs	r0, #8
 8002818:	2500      	movs	r5, #0
 800281a:	4084      	lsls	r4, r0
 800281c:	e653      	b.n	80024c6 <__aeabi_dmul+0x12a>
 800281e:	9b00      	ldr	r3, [sp, #0]
 8002820:	469c      	mov	ip, r3
 8002822:	e741      	b.n	80026a8 <__aeabi_dmul+0x30c>
 8002824:	4912      	ldr	r1, [pc, #72]	; (8002870 <__aeabi_dmul+0x4d4>)
 8002826:	0022      	movs	r2, r4
 8002828:	4461      	add	r1, ip
 800282a:	002e      	movs	r6, r5
 800282c:	408d      	lsls	r5, r1
 800282e:	408a      	lsls	r2, r1
 8002830:	40c6      	lsrs	r6, r0
 8002832:	1e69      	subs	r1, r5, #1
 8002834:	418d      	sbcs	r5, r1
 8002836:	4332      	orrs	r2, r6
 8002838:	432a      	orrs	r2, r5
 800283a:	40c4      	lsrs	r4, r0
 800283c:	0753      	lsls	r3, r2, #29
 800283e:	d0b6      	beq.n	80027ae <__aeabi_dmul+0x412>
 8002840:	210f      	movs	r1, #15
 8002842:	4011      	ands	r1, r2
 8002844:	2904      	cmp	r1, #4
 8002846:	d1ac      	bne.n	80027a2 <__aeabi_dmul+0x406>
 8002848:	e7b1      	b.n	80027ae <__aeabi_dmul+0x412>
 800284a:	0765      	lsls	r5, r4, #29
 800284c:	0264      	lsls	r4, r4, #9
 800284e:	0b24      	lsrs	r4, r4, #12
 8002850:	08d2      	lsrs	r2, r2, #3
 8002852:	4315      	orrs	r5, r2
 8002854:	2200      	movs	r2, #0
 8002856:	e611      	b.n	800247c <__aeabi_dmul+0xe0>
 8002858:	2280      	movs	r2, #128	; 0x80
 800285a:	0312      	lsls	r2, r2, #12
 800285c:	4314      	orrs	r4, r2
 800285e:	0324      	lsls	r4, r4, #12
 8002860:	4a01      	ldr	r2, [pc, #4]	; (8002868 <__aeabi_dmul+0x4cc>)
 8002862:	0b24      	lsrs	r4, r4, #12
 8002864:	e60a      	b.n	800247c <__aeabi_dmul+0xe0>
 8002866:	46c0      	nop			; (mov r8, r8)
 8002868:	000007ff 	.word	0x000007ff
 800286c:	0000043e 	.word	0x0000043e
 8002870:	0000041e 	.word	0x0000041e

08002874 <__aeabi_dsub>:
 8002874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002876:	4657      	mov	r7, sl
 8002878:	464e      	mov	r6, r9
 800287a:	4645      	mov	r5, r8
 800287c:	46de      	mov	lr, fp
 800287e:	0004      	movs	r4, r0
 8002880:	b5e0      	push	{r5, r6, r7, lr}
 8002882:	001f      	movs	r7, r3
 8002884:	0010      	movs	r0, r2
 8002886:	030b      	lsls	r3, r1, #12
 8002888:	0f62      	lsrs	r2, r4, #29
 800288a:	004e      	lsls	r6, r1, #1
 800288c:	0fcd      	lsrs	r5, r1, #31
 800288e:	0a5b      	lsrs	r3, r3, #9
 8002890:	0339      	lsls	r1, r7, #12
 8002892:	4313      	orrs	r3, r2
 8002894:	0a49      	lsrs	r1, r1, #9
 8002896:	00e2      	lsls	r2, r4, #3
 8002898:	0f44      	lsrs	r4, r0, #29
 800289a:	4321      	orrs	r1, r4
 800289c:	4cc2      	ldr	r4, [pc, #776]	; (8002ba8 <__aeabi_dsub+0x334>)
 800289e:	4691      	mov	r9, r2
 80028a0:	4692      	mov	sl, r2
 80028a2:	00c0      	lsls	r0, r0, #3
 80028a4:	007a      	lsls	r2, r7, #1
 80028a6:	4680      	mov	r8, r0
 80028a8:	0d76      	lsrs	r6, r6, #21
 80028aa:	0d52      	lsrs	r2, r2, #21
 80028ac:	0fff      	lsrs	r7, r7, #31
 80028ae:	42a2      	cmp	r2, r4
 80028b0:	d100      	bne.n	80028b4 <__aeabi_dsub+0x40>
 80028b2:	e0b4      	b.n	8002a1e <__aeabi_dsub+0x1aa>
 80028b4:	2401      	movs	r4, #1
 80028b6:	4067      	eors	r7, r4
 80028b8:	46bb      	mov	fp, r7
 80028ba:	42bd      	cmp	r5, r7
 80028bc:	d100      	bne.n	80028c0 <__aeabi_dsub+0x4c>
 80028be:	e088      	b.n	80029d2 <__aeabi_dsub+0x15e>
 80028c0:	1ab4      	subs	r4, r6, r2
 80028c2:	46a4      	mov	ip, r4
 80028c4:	2c00      	cmp	r4, #0
 80028c6:	dc00      	bgt.n	80028ca <__aeabi_dsub+0x56>
 80028c8:	e0b2      	b.n	8002a30 <__aeabi_dsub+0x1bc>
 80028ca:	2a00      	cmp	r2, #0
 80028cc:	d100      	bne.n	80028d0 <__aeabi_dsub+0x5c>
 80028ce:	e0c5      	b.n	8002a5c <__aeabi_dsub+0x1e8>
 80028d0:	4ab5      	ldr	r2, [pc, #724]	; (8002ba8 <__aeabi_dsub+0x334>)
 80028d2:	4296      	cmp	r6, r2
 80028d4:	d100      	bne.n	80028d8 <__aeabi_dsub+0x64>
 80028d6:	e28b      	b.n	8002df0 <__aeabi_dsub+0x57c>
 80028d8:	2280      	movs	r2, #128	; 0x80
 80028da:	0412      	lsls	r2, r2, #16
 80028dc:	4311      	orrs	r1, r2
 80028de:	4662      	mov	r2, ip
 80028e0:	2a38      	cmp	r2, #56	; 0x38
 80028e2:	dd00      	ble.n	80028e6 <__aeabi_dsub+0x72>
 80028e4:	e1a1      	b.n	8002c2a <__aeabi_dsub+0x3b6>
 80028e6:	2a1f      	cmp	r2, #31
 80028e8:	dd00      	ble.n	80028ec <__aeabi_dsub+0x78>
 80028ea:	e216      	b.n	8002d1a <__aeabi_dsub+0x4a6>
 80028ec:	2720      	movs	r7, #32
 80028ee:	000c      	movs	r4, r1
 80028f0:	1abf      	subs	r7, r7, r2
 80028f2:	40bc      	lsls	r4, r7
 80028f4:	0002      	movs	r2, r0
 80028f6:	46a0      	mov	r8, r4
 80028f8:	4664      	mov	r4, ip
 80028fa:	40b8      	lsls	r0, r7
 80028fc:	40e2      	lsrs	r2, r4
 80028fe:	4644      	mov	r4, r8
 8002900:	4314      	orrs	r4, r2
 8002902:	0002      	movs	r2, r0
 8002904:	1e50      	subs	r0, r2, #1
 8002906:	4182      	sbcs	r2, r0
 8002908:	4660      	mov	r0, ip
 800290a:	40c1      	lsrs	r1, r0
 800290c:	4322      	orrs	r2, r4
 800290e:	1a5b      	subs	r3, r3, r1
 8002910:	4649      	mov	r1, r9
 8002912:	1a8c      	subs	r4, r1, r2
 8002914:	45a1      	cmp	r9, r4
 8002916:	4192      	sbcs	r2, r2
 8002918:	4252      	negs	r2, r2
 800291a:	1a9b      	subs	r3, r3, r2
 800291c:	4698      	mov	r8, r3
 800291e:	4643      	mov	r3, r8
 8002920:	021b      	lsls	r3, r3, #8
 8002922:	d400      	bmi.n	8002926 <__aeabi_dsub+0xb2>
 8002924:	e117      	b.n	8002b56 <__aeabi_dsub+0x2e2>
 8002926:	4643      	mov	r3, r8
 8002928:	025b      	lsls	r3, r3, #9
 800292a:	0a5b      	lsrs	r3, r3, #9
 800292c:	4698      	mov	r8, r3
 800292e:	4643      	mov	r3, r8
 8002930:	2b00      	cmp	r3, #0
 8002932:	d100      	bne.n	8002936 <__aeabi_dsub+0xc2>
 8002934:	e16c      	b.n	8002c10 <__aeabi_dsub+0x39c>
 8002936:	4640      	mov	r0, r8
 8002938:	f000 fca8 	bl	800328c <__clzsi2>
 800293c:	0002      	movs	r2, r0
 800293e:	3a08      	subs	r2, #8
 8002940:	2120      	movs	r1, #32
 8002942:	0020      	movs	r0, r4
 8002944:	4643      	mov	r3, r8
 8002946:	1a89      	subs	r1, r1, r2
 8002948:	4093      	lsls	r3, r2
 800294a:	40c8      	lsrs	r0, r1
 800294c:	4094      	lsls	r4, r2
 800294e:	4303      	orrs	r3, r0
 8002950:	4296      	cmp	r6, r2
 8002952:	dd00      	ble.n	8002956 <__aeabi_dsub+0xe2>
 8002954:	e157      	b.n	8002c06 <__aeabi_dsub+0x392>
 8002956:	1b96      	subs	r6, r2, r6
 8002958:	1c71      	adds	r1, r6, #1
 800295a:	291f      	cmp	r1, #31
 800295c:	dd00      	ble.n	8002960 <__aeabi_dsub+0xec>
 800295e:	e1cb      	b.n	8002cf8 <__aeabi_dsub+0x484>
 8002960:	2220      	movs	r2, #32
 8002962:	0018      	movs	r0, r3
 8002964:	0026      	movs	r6, r4
 8002966:	1a52      	subs	r2, r2, r1
 8002968:	4094      	lsls	r4, r2
 800296a:	4090      	lsls	r0, r2
 800296c:	40ce      	lsrs	r6, r1
 800296e:	40cb      	lsrs	r3, r1
 8002970:	1e62      	subs	r2, r4, #1
 8002972:	4194      	sbcs	r4, r2
 8002974:	4330      	orrs	r0, r6
 8002976:	4698      	mov	r8, r3
 8002978:	2600      	movs	r6, #0
 800297a:	4304      	orrs	r4, r0
 800297c:	0763      	lsls	r3, r4, #29
 800297e:	d009      	beq.n	8002994 <__aeabi_dsub+0x120>
 8002980:	230f      	movs	r3, #15
 8002982:	4023      	ands	r3, r4
 8002984:	2b04      	cmp	r3, #4
 8002986:	d005      	beq.n	8002994 <__aeabi_dsub+0x120>
 8002988:	1d23      	adds	r3, r4, #4
 800298a:	42a3      	cmp	r3, r4
 800298c:	41a4      	sbcs	r4, r4
 800298e:	4264      	negs	r4, r4
 8002990:	44a0      	add	r8, r4
 8002992:	001c      	movs	r4, r3
 8002994:	4643      	mov	r3, r8
 8002996:	021b      	lsls	r3, r3, #8
 8002998:	d400      	bmi.n	800299c <__aeabi_dsub+0x128>
 800299a:	e0df      	b.n	8002b5c <__aeabi_dsub+0x2e8>
 800299c:	4b82      	ldr	r3, [pc, #520]	; (8002ba8 <__aeabi_dsub+0x334>)
 800299e:	3601      	adds	r6, #1
 80029a0:	429e      	cmp	r6, r3
 80029a2:	d100      	bne.n	80029a6 <__aeabi_dsub+0x132>
 80029a4:	e0fb      	b.n	8002b9e <__aeabi_dsub+0x32a>
 80029a6:	4642      	mov	r2, r8
 80029a8:	4b80      	ldr	r3, [pc, #512]	; (8002bac <__aeabi_dsub+0x338>)
 80029aa:	08e4      	lsrs	r4, r4, #3
 80029ac:	401a      	ands	r2, r3
 80029ae:	0013      	movs	r3, r2
 80029b0:	0571      	lsls	r1, r6, #21
 80029b2:	0752      	lsls	r2, r2, #29
 80029b4:	025b      	lsls	r3, r3, #9
 80029b6:	4322      	orrs	r2, r4
 80029b8:	0b1b      	lsrs	r3, r3, #12
 80029ba:	0d49      	lsrs	r1, r1, #21
 80029bc:	0509      	lsls	r1, r1, #20
 80029be:	07ed      	lsls	r5, r5, #31
 80029c0:	4319      	orrs	r1, r3
 80029c2:	4329      	orrs	r1, r5
 80029c4:	0010      	movs	r0, r2
 80029c6:	bcf0      	pop	{r4, r5, r6, r7}
 80029c8:	46bb      	mov	fp, r7
 80029ca:	46b2      	mov	sl, r6
 80029cc:	46a9      	mov	r9, r5
 80029ce:	46a0      	mov	r8, r4
 80029d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029d2:	1ab4      	subs	r4, r6, r2
 80029d4:	46a4      	mov	ip, r4
 80029d6:	2c00      	cmp	r4, #0
 80029d8:	dd58      	ble.n	8002a8c <__aeabi_dsub+0x218>
 80029da:	2a00      	cmp	r2, #0
 80029dc:	d100      	bne.n	80029e0 <__aeabi_dsub+0x16c>
 80029de:	e09e      	b.n	8002b1e <__aeabi_dsub+0x2aa>
 80029e0:	4a71      	ldr	r2, [pc, #452]	; (8002ba8 <__aeabi_dsub+0x334>)
 80029e2:	4296      	cmp	r6, r2
 80029e4:	d100      	bne.n	80029e8 <__aeabi_dsub+0x174>
 80029e6:	e13b      	b.n	8002c60 <__aeabi_dsub+0x3ec>
 80029e8:	2280      	movs	r2, #128	; 0x80
 80029ea:	0412      	lsls	r2, r2, #16
 80029ec:	4311      	orrs	r1, r2
 80029ee:	4662      	mov	r2, ip
 80029f0:	2a38      	cmp	r2, #56	; 0x38
 80029f2:	dd00      	ble.n	80029f6 <__aeabi_dsub+0x182>
 80029f4:	e0c1      	b.n	8002b7a <__aeabi_dsub+0x306>
 80029f6:	2a1f      	cmp	r2, #31
 80029f8:	dc00      	bgt.n	80029fc <__aeabi_dsub+0x188>
 80029fa:	e1bb      	b.n	8002d74 <__aeabi_dsub+0x500>
 80029fc:	000c      	movs	r4, r1
 80029fe:	3a20      	subs	r2, #32
 8002a00:	40d4      	lsrs	r4, r2
 8002a02:	0022      	movs	r2, r4
 8002a04:	4664      	mov	r4, ip
 8002a06:	2c20      	cmp	r4, #32
 8002a08:	d004      	beq.n	8002a14 <__aeabi_dsub+0x1a0>
 8002a0a:	2740      	movs	r7, #64	; 0x40
 8002a0c:	1b3f      	subs	r7, r7, r4
 8002a0e:	40b9      	lsls	r1, r7
 8002a10:	4308      	orrs	r0, r1
 8002a12:	4680      	mov	r8, r0
 8002a14:	4644      	mov	r4, r8
 8002a16:	1e61      	subs	r1, r4, #1
 8002a18:	418c      	sbcs	r4, r1
 8002a1a:	4314      	orrs	r4, r2
 8002a1c:	e0b1      	b.n	8002b82 <__aeabi_dsub+0x30e>
 8002a1e:	000c      	movs	r4, r1
 8002a20:	4304      	orrs	r4, r0
 8002a22:	d02a      	beq.n	8002a7a <__aeabi_dsub+0x206>
 8002a24:	46bb      	mov	fp, r7
 8002a26:	42bd      	cmp	r5, r7
 8002a28:	d02d      	beq.n	8002a86 <__aeabi_dsub+0x212>
 8002a2a:	4c61      	ldr	r4, [pc, #388]	; (8002bb0 <__aeabi_dsub+0x33c>)
 8002a2c:	46a4      	mov	ip, r4
 8002a2e:	44b4      	add	ip, r6
 8002a30:	4664      	mov	r4, ip
 8002a32:	2c00      	cmp	r4, #0
 8002a34:	d05c      	beq.n	8002af0 <__aeabi_dsub+0x27c>
 8002a36:	1b94      	subs	r4, r2, r6
 8002a38:	46a4      	mov	ip, r4
 8002a3a:	2e00      	cmp	r6, #0
 8002a3c:	d000      	beq.n	8002a40 <__aeabi_dsub+0x1cc>
 8002a3e:	e115      	b.n	8002c6c <__aeabi_dsub+0x3f8>
 8002a40:	464d      	mov	r5, r9
 8002a42:	431d      	orrs	r5, r3
 8002a44:	d100      	bne.n	8002a48 <__aeabi_dsub+0x1d4>
 8002a46:	e1c3      	b.n	8002dd0 <__aeabi_dsub+0x55c>
 8002a48:	1e65      	subs	r5, r4, #1
 8002a4a:	2c01      	cmp	r4, #1
 8002a4c:	d100      	bne.n	8002a50 <__aeabi_dsub+0x1dc>
 8002a4e:	e20c      	b.n	8002e6a <__aeabi_dsub+0x5f6>
 8002a50:	4e55      	ldr	r6, [pc, #340]	; (8002ba8 <__aeabi_dsub+0x334>)
 8002a52:	42b4      	cmp	r4, r6
 8002a54:	d100      	bne.n	8002a58 <__aeabi_dsub+0x1e4>
 8002a56:	e1f8      	b.n	8002e4a <__aeabi_dsub+0x5d6>
 8002a58:	46ac      	mov	ip, r5
 8002a5a:	e10e      	b.n	8002c7a <__aeabi_dsub+0x406>
 8002a5c:	000a      	movs	r2, r1
 8002a5e:	4302      	orrs	r2, r0
 8002a60:	d100      	bne.n	8002a64 <__aeabi_dsub+0x1f0>
 8002a62:	e136      	b.n	8002cd2 <__aeabi_dsub+0x45e>
 8002a64:	0022      	movs	r2, r4
 8002a66:	3a01      	subs	r2, #1
 8002a68:	2c01      	cmp	r4, #1
 8002a6a:	d100      	bne.n	8002a6e <__aeabi_dsub+0x1fa>
 8002a6c:	e1c6      	b.n	8002dfc <__aeabi_dsub+0x588>
 8002a6e:	4c4e      	ldr	r4, [pc, #312]	; (8002ba8 <__aeabi_dsub+0x334>)
 8002a70:	45a4      	cmp	ip, r4
 8002a72:	d100      	bne.n	8002a76 <__aeabi_dsub+0x202>
 8002a74:	e0f4      	b.n	8002c60 <__aeabi_dsub+0x3ec>
 8002a76:	4694      	mov	ip, r2
 8002a78:	e731      	b.n	80028de <__aeabi_dsub+0x6a>
 8002a7a:	2401      	movs	r4, #1
 8002a7c:	4067      	eors	r7, r4
 8002a7e:	46bb      	mov	fp, r7
 8002a80:	42bd      	cmp	r5, r7
 8002a82:	d000      	beq.n	8002a86 <__aeabi_dsub+0x212>
 8002a84:	e71c      	b.n	80028c0 <__aeabi_dsub+0x4c>
 8002a86:	4c4a      	ldr	r4, [pc, #296]	; (8002bb0 <__aeabi_dsub+0x33c>)
 8002a88:	46a4      	mov	ip, r4
 8002a8a:	44b4      	add	ip, r6
 8002a8c:	4664      	mov	r4, ip
 8002a8e:	2c00      	cmp	r4, #0
 8002a90:	d100      	bne.n	8002a94 <__aeabi_dsub+0x220>
 8002a92:	e0cf      	b.n	8002c34 <__aeabi_dsub+0x3c0>
 8002a94:	1b94      	subs	r4, r2, r6
 8002a96:	46a4      	mov	ip, r4
 8002a98:	2e00      	cmp	r6, #0
 8002a9a:	d100      	bne.n	8002a9e <__aeabi_dsub+0x22a>
 8002a9c:	e15c      	b.n	8002d58 <__aeabi_dsub+0x4e4>
 8002a9e:	4e42      	ldr	r6, [pc, #264]	; (8002ba8 <__aeabi_dsub+0x334>)
 8002aa0:	42b2      	cmp	r2, r6
 8002aa2:	d100      	bne.n	8002aa6 <__aeabi_dsub+0x232>
 8002aa4:	e1ec      	b.n	8002e80 <__aeabi_dsub+0x60c>
 8002aa6:	2680      	movs	r6, #128	; 0x80
 8002aa8:	0436      	lsls	r6, r6, #16
 8002aaa:	4333      	orrs	r3, r6
 8002aac:	4664      	mov	r4, ip
 8002aae:	2c38      	cmp	r4, #56	; 0x38
 8002ab0:	dd00      	ble.n	8002ab4 <__aeabi_dsub+0x240>
 8002ab2:	e1b3      	b.n	8002e1c <__aeabi_dsub+0x5a8>
 8002ab4:	2c1f      	cmp	r4, #31
 8002ab6:	dd00      	ble.n	8002aba <__aeabi_dsub+0x246>
 8002ab8:	e238      	b.n	8002f2c <__aeabi_dsub+0x6b8>
 8002aba:	2620      	movs	r6, #32
 8002abc:	1b36      	subs	r6, r6, r4
 8002abe:	001c      	movs	r4, r3
 8002ac0:	40b4      	lsls	r4, r6
 8002ac2:	464f      	mov	r7, r9
 8002ac4:	46a0      	mov	r8, r4
 8002ac6:	4664      	mov	r4, ip
 8002ac8:	40e7      	lsrs	r7, r4
 8002aca:	4644      	mov	r4, r8
 8002acc:	433c      	orrs	r4, r7
 8002ace:	464f      	mov	r7, r9
 8002ad0:	40b7      	lsls	r7, r6
 8002ad2:	003e      	movs	r6, r7
 8002ad4:	1e77      	subs	r7, r6, #1
 8002ad6:	41be      	sbcs	r6, r7
 8002ad8:	4334      	orrs	r4, r6
 8002ada:	4666      	mov	r6, ip
 8002adc:	40f3      	lsrs	r3, r6
 8002ade:	18c9      	adds	r1, r1, r3
 8002ae0:	1824      	adds	r4, r4, r0
 8002ae2:	4284      	cmp	r4, r0
 8002ae4:	419b      	sbcs	r3, r3
 8002ae6:	425b      	negs	r3, r3
 8002ae8:	4698      	mov	r8, r3
 8002aea:	0016      	movs	r6, r2
 8002aec:	4488      	add	r8, r1
 8002aee:	e04e      	b.n	8002b8e <__aeabi_dsub+0x31a>
 8002af0:	4a30      	ldr	r2, [pc, #192]	; (8002bb4 <__aeabi_dsub+0x340>)
 8002af2:	1c74      	adds	r4, r6, #1
 8002af4:	4214      	tst	r4, r2
 8002af6:	d000      	beq.n	8002afa <__aeabi_dsub+0x286>
 8002af8:	e0d6      	b.n	8002ca8 <__aeabi_dsub+0x434>
 8002afa:	464a      	mov	r2, r9
 8002afc:	431a      	orrs	r2, r3
 8002afe:	2e00      	cmp	r6, #0
 8002b00:	d000      	beq.n	8002b04 <__aeabi_dsub+0x290>
 8002b02:	e15b      	b.n	8002dbc <__aeabi_dsub+0x548>
 8002b04:	2a00      	cmp	r2, #0
 8002b06:	d100      	bne.n	8002b0a <__aeabi_dsub+0x296>
 8002b08:	e1a5      	b.n	8002e56 <__aeabi_dsub+0x5e2>
 8002b0a:	000a      	movs	r2, r1
 8002b0c:	4302      	orrs	r2, r0
 8002b0e:	d000      	beq.n	8002b12 <__aeabi_dsub+0x29e>
 8002b10:	e1bb      	b.n	8002e8a <__aeabi_dsub+0x616>
 8002b12:	464a      	mov	r2, r9
 8002b14:	0759      	lsls	r1, r3, #29
 8002b16:	08d2      	lsrs	r2, r2, #3
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	08db      	lsrs	r3, r3, #3
 8002b1c:	e027      	b.n	8002b6e <__aeabi_dsub+0x2fa>
 8002b1e:	000a      	movs	r2, r1
 8002b20:	4302      	orrs	r2, r0
 8002b22:	d100      	bne.n	8002b26 <__aeabi_dsub+0x2b2>
 8002b24:	e174      	b.n	8002e10 <__aeabi_dsub+0x59c>
 8002b26:	0022      	movs	r2, r4
 8002b28:	3a01      	subs	r2, #1
 8002b2a:	2c01      	cmp	r4, #1
 8002b2c:	d005      	beq.n	8002b3a <__aeabi_dsub+0x2c6>
 8002b2e:	4c1e      	ldr	r4, [pc, #120]	; (8002ba8 <__aeabi_dsub+0x334>)
 8002b30:	45a4      	cmp	ip, r4
 8002b32:	d100      	bne.n	8002b36 <__aeabi_dsub+0x2c2>
 8002b34:	e094      	b.n	8002c60 <__aeabi_dsub+0x3ec>
 8002b36:	4694      	mov	ip, r2
 8002b38:	e759      	b.n	80029ee <__aeabi_dsub+0x17a>
 8002b3a:	4448      	add	r0, r9
 8002b3c:	4548      	cmp	r0, r9
 8002b3e:	4192      	sbcs	r2, r2
 8002b40:	185b      	adds	r3, r3, r1
 8002b42:	4698      	mov	r8, r3
 8002b44:	0004      	movs	r4, r0
 8002b46:	4252      	negs	r2, r2
 8002b48:	4490      	add	r8, r2
 8002b4a:	4643      	mov	r3, r8
 8002b4c:	2602      	movs	r6, #2
 8002b4e:	021b      	lsls	r3, r3, #8
 8002b50:	d500      	bpl.n	8002b54 <__aeabi_dsub+0x2e0>
 8002b52:	e0c4      	b.n	8002cde <__aeabi_dsub+0x46a>
 8002b54:	3e01      	subs	r6, #1
 8002b56:	0763      	lsls	r3, r4, #29
 8002b58:	d000      	beq.n	8002b5c <__aeabi_dsub+0x2e8>
 8002b5a:	e711      	b.n	8002980 <__aeabi_dsub+0x10c>
 8002b5c:	4643      	mov	r3, r8
 8002b5e:	46b4      	mov	ip, r6
 8002b60:	0759      	lsls	r1, r3, #29
 8002b62:	08e2      	lsrs	r2, r4, #3
 8002b64:	430a      	orrs	r2, r1
 8002b66:	08db      	lsrs	r3, r3, #3
 8002b68:	490f      	ldr	r1, [pc, #60]	; (8002ba8 <__aeabi_dsub+0x334>)
 8002b6a:	458c      	cmp	ip, r1
 8002b6c:	d040      	beq.n	8002bf0 <__aeabi_dsub+0x37c>
 8002b6e:	4661      	mov	r1, ip
 8002b70:	031b      	lsls	r3, r3, #12
 8002b72:	0549      	lsls	r1, r1, #21
 8002b74:	0b1b      	lsrs	r3, r3, #12
 8002b76:	0d49      	lsrs	r1, r1, #21
 8002b78:	e720      	b.n	80029bc <__aeabi_dsub+0x148>
 8002b7a:	4301      	orrs	r1, r0
 8002b7c:	000c      	movs	r4, r1
 8002b7e:	1e61      	subs	r1, r4, #1
 8002b80:	418c      	sbcs	r4, r1
 8002b82:	444c      	add	r4, r9
 8002b84:	454c      	cmp	r4, r9
 8002b86:	4192      	sbcs	r2, r2
 8002b88:	4252      	negs	r2, r2
 8002b8a:	4690      	mov	r8, r2
 8002b8c:	4498      	add	r8, r3
 8002b8e:	4643      	mov	r3, r8
 8002b90:	021b      	lsls	r3, r3, #8
 8002b92:	d5e0      	bpl.n	8002b56 <__aeabi_dsub+0x2e2>
 8002b94:	4b04      	ldr	r3, [pc, #16]	; (8002ba8 <__aeabi_dsub+0x334>)
 8002b96:	3601      	adds	r6, #1
 8002b98:	429e      	cmp	r6, r3
 8002b9a:	d000      	beq.n	8002b9e <__aeabi_dsub+0x32a>
 8002b9c:	e09f      	b.n	8002cde <__aeabi_dsub+0x46a>
 8002b9e:	0031      	movs	r1, r6
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	e70a      	b.n	80029bc <__aeabi_dsub+0x148>
 8002ba6:	46c0      	nop			; (mov r8, r8)
 8002ba8:	000007ff 	.word	0x000007ff
 8002bac:	ff7fffff 	.word	0xff7fffff
 8002bb0:	fffff801 	.word	0xfffff801
 8002bb4:	000007fe 	.word	0x000007fe
 8002bb8:	2a00      	cmp	r2, #0
 8002bba:	d100      	bne.n	8002bbe <__aeabi_dsub+0x34a>
 8002bbc:	e160      	b.n	8002e80 <__aeabi_dsub+0x60c>
 8002bbe:	000a      	movs	r2, r1
 8002bc0:	4302      	orrs	r2, r0
 8002bc2:	d04d      	beq.n	8002c60 <__aeabi_dsub+0x3ec>
 8002bc4:	464a      	mov	r2, r9
 8002bc6:	075c      	lsls	r4, r3, #29
 8002bc8:	08d2      	lsrs	r2, r2, #3
 8002bca:	4322      	orrs	r2, r4
 8002bcc:	2480      	movs	r4, #128	; 0x80
 8002bce:	08db      	lsrs	r3, r3, #3
 8002bd0:	0324      	lsls	r4, r4, #12
 8002bd2:	4223      	tst	r3, r4
 8002bd4:	d007      	beq.n	8002be6 <__aeabi_dsub+0x372>
 8002bd6:	08ce      	lsrs	r6, r1, #3
 8002bd8:	4226      	tst	r6, r4
 8002bda:	d104      	bne.n	8002be6 <__aeabi_dsub+0x372>
 8002bdc:	465d      	mov	r5, fp
 8002bde:	0033      	movs	r3, r6
 8002be0:	08c2      	lsrs	r2, r0, #3
 8002be2:	0749      	lsls	r1, r1, #29
 8002be4:	430a      	orrs	r2, r1
 8002be6:	0f51      	lsrs	r1, r2, #29
 8002be8:	00d2      	lsls	r2, r2, #3
 8002bea:	08d2      	lsrs	r2, r2, #3
 8002bec:	0749      	lsls	r1, r1, #29
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	0011      	movs	r1, r2
 8002bf2:	4319      	orrs	r1, r3
 8002bf4:	d100      	bne.n	8002bf8 <__aeabi_dsub+0x384>
 8002bf6:	e1c8      	b.n	8002f8a <__aeabi_dsub+0x716>
 8002bf8:	2180      	movs	r1, #128	; 0x80
 8002bfa:	0309      	lsls	r1, r1, #12
 8002bfc:	430b      	orrs	r3, r1
 8002bfe:	031b      	lsls	r3, r3, #12
 8002c00:	49d5      	ldr	r1, [pc, #852]	; (8002f58 <__aeabi_dsub+0x6e4>)
 8002c02:	0b1b      	lsrs	r3, r3, #12
 8002c04:	e6da      	b.n	80029bc <__aeabi_dsub+0x148>
 8002c06:	49d5      	ldr	r1, [pc, #852]	; (8002f5c <__aeabi_dsub+0x6e8>)
 8002c08:	1ab6      	subs	r6, r6, r2
 8002c0a:	400b      	ands	r3, r1
 8002c0c:	4698      	mov	r8, r3
 8002c0e:	e6b5      	b.n	800297c <__aeabi_dsub+0x108>
 8002c10:	0020      	movs	r0, r4
 8002c12:	f000 fb3b 	bl	800328c <__clzsi2>
 8002c16:	0002      	movs	r2, r0
 8002c18:	3218      	adds	r2, #24
 8002c1a:	2a1f      	cmp	r2, #31
 8002c1c:	dc00      	bgt.n	8002c20 <__aeabi_dsub+0x3ac>
 8002c1e:	e68f      	b.n	8002940 <__aeabi_dsub+0xcc>
 8002c20:	0023      	movs	r3, r4
 8002c22:	3808      	subs	r0, #8
 8002c24:	4083      	lsls	r3, r0
 8002c26:	2400      	movs	r4, #0
 8002c28:	e692      	b.n	8002950 <__aeabi_dsub+0xdc>
 8002c2a:	4308      	orrs	r0, r1
 8002c2c:	0002      	movs	r2, r0
 8002c2e:	1e50      	subs	r0, r2, #1
 8002c30:	4182      	sbcs	r2, r0
 8002c32:	e66d      	b.n	8002910 <__aeabi_dsub+0x9c>
 8002c34:	4cca      	ldr	r4, [pc, #808]	; (8002f60 <__aeabi_dsub+0x6ec>)
 8002c36:	1c72      	adds	r2, r6, #1
 8002c38:	4222      	tst	r2, r4
 8002c3a:	d000      	beq.n	8002c3e <__aeabi_dsub+0x3ca>
 8002c3c:	e0ad      	b.n	8002d9a <__aeabi_dsub+0x526>
 8002c3e:	464a      	mov	r2, r9
 8002c40:	431a      	orrs	r2, r3
 8002c42:	2e00      	cmp	r6, #0
 8002c44:	d1b8      	bne.n	8002bb8 <__aeabi_dsub+0x344>
 8002c46:	2a00      	cmp	r2, #0
 8002c48:	d100      	bne.n	8002c4c <__aeabi_dsub+0x3d8>
 8002c4a:	e158      	b.n	8002efe <__aeabi_dsub+0x68a>
 8002c4c:	000a      	movs	r2, r1
 8002c4e:	4302      	orrs	r2, r0
 8002c50:	d000      	beq.n	8002c54 <__aeabi_dsub+0x3e0>
 8002c52:	e159      	b.n	8002f08 <__aeabi_dsub+0x694>
 8002c54:	464a      	mov	r2, r9
 8002c56:	0759      	lsls	r1, r3, #29
 8002c58:	08d2      	lsrs	r2, r2, #3
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	08db      	lsrs	r3, r3, #3
 8002c5e:	e786      	b.n	8002b6e <__aeabi_dsub+0x2fa>
 8002c60:	464a      	mov	r2, r9
 8002c62:	0759      	lsls	r1, r3, #29
 8002c64:	08d2      	lsrs	r2, r2, #3
 8002c66:	430a      	orrs	r2, r1
 8002c68:	08db      	lsrs	r3, r3, #3
 8002c6a:	e7c1      	b.n	8002bf0 <__aeabi_dsub+0x37c>
 8002c6c:	4dba      	ldr	r5, [pc, #744]	; (8002f58 <__aeabi_dsub+0x6e4>)
 8002c6e:	42aa      	cmp	r2, r5
 8002c70:	d100      	bne.n	8002c74 <__aeabi_dsub+0x400>
 8002c72:	e11e      	b.n	8002eb2 <__aeabi_dsub+0x63e>
 8002c74:	2580      	movs	r5, #128	; 0x80
 8002c76:	042d      	lsls	r5, r5, #16
 8002c78:	432b      	orrs	r3, r5
 8002c7a:	4664      	mov	r4, ip
 8002c7c:	2c38      	cmp	r4, #56	; 0x38
 8002c7e:	dc5d      	bgt.n	8002d3c <__aeabi_dsub+0x4c8>
 8002c80:	2c1f      	cmp	r4, #31
 8002c82:	dd00      	ble.n	8002c86 <__aeabi_dsub+0x412>
 8002c84:	e0d0      	b.n	8002e28 <__aeabi_dsub+0x5b4>
 8002c86:	2520      	movs	r5, #32
 8002c88:	4667      	mov	r7, ip
 8002c8a:	1b2d      	subs	r5, r5, r4
 8002c8c:	464e      	mov	r6, r9
 8002c8e:	001c      	movs	r4, r3
 8002c90:	40fe      	lsrs	r6, r7
 8002c92:	40ac      	lsls	r4, r5
 8002c94:	4334      	orrs	r4, r6
 8002c96:	464e      	mov	r6, r9
 8002c98:	40ae      	lsls	r6, r5
 8002c9a:	0035      	movs	r5, r6
 8002c9c:	40fb      	lsrs	r3, r7
 8002c9e:	1e6e      	subs	r6, r5, #1
 8002ca0:	41b5      	sbcs	r5, r6
 8002ca2:	1ac9      	subs	r1, r1, r3
 8002ca4:	432c      	orrs	r4, r5
 8002ca6:	e04e      	b.n	8002d46 <__aeabi_dsub+0x4d2>
 8002ca8:	464a      	mov	r2, r9
 8002caa:	1a14      	subs	r4, r2, r0
 8002cac:	45a1      	cmp	r9, r4
 8002cae:	4192      	sbcs	r2, r2
 8002cb0:	4252      	negs	r2, r2
 8002cb2:	4690      	mov	r8, r2
 8002cb4:	1a5f      	subs	r7, r3, r1
 8002cb6:	003a      	movs	r2, r7
 8002cb8:	4647      	mov	r7, r8
 8002cba:	1bd2      	subs	r2, r2, r7
 8002cbc:	4690      	mov	r8, r2
 8002cbe:	0212      	lsls	r2, r2, #8
 8002cc0:	d500      	bpl.n	8002cc4 <__aeabi_dsub+0x450>
 8002cc2:	e08b      	b.n	8002ddc <__aeabi_dsub+0x568>
 8002cc4:	4642      	mov	r2, r8
 8002cc6:	4322      	orrs	r2, r4
 8002cc8:	d000      	beq.n	8002ccc <__aeabi_dsub+0x458>
 8002cca:	e630      	b.n	800292e <__aeabi_dsub+0xba>
 8002ccc:	2300      	movs	r3, #0
 8002cce:	2500      	movs	r5, #0
 8002cd0:	e74d      	b.n	8002b6e <__aeabi_dsub+0x2fa>
 8002cd2:	464a      	mov	r2, r9
 8002cd4:	0759      	lsls	r1, r3, #29
 8002cd6:	08d2      	lsrs	r2, r2, #3
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	08db      	lsrs	r3, r3, #3
 8002cdc:	e744      	b.n	8002b68 <__aeabi_dsub+0x2f4>
 8002cde:	4642      	mov	r2, r8
 8002ce0:	4b9e      	ldr	r3, [pc, #632]	; (8002f5c <__aeabi_dsub+0x6e8>)
 8002ce2:	0861      	lsrs	r1, r4, #1
 8002ce4:	401a      	ands	r2, r3
 8002ce6:	0013      	movs	r3, r2
 8002ce8:	2201      	movs	r2, #1
 8002cea:	4014      	ands	r4, r2
 8002cec:	430c      	orrs	r4, r1
 8002cee:	07da      	lsls	r2, r3, #31
 8002cf0:	085b      	lsrs	r3, r3, #1
 8002cf2:	4698      	mov	r8, r3
 8002cf4:	4314      	orrs	r4, r2
 8002cf6:	e641      	b.n	800297c <__aeabi_dsub+0x108>
 8002cf8:	001a      	movs	r2, r3
 8002cfa:	3e1f      	subs	r6, #31
 8002cfc:	40f2      	lsrs	r2, r6
 8002cfe:	0016      	movs	r6, r2
 8002d00:	2920      	cmp	r1, #32
 8002d02:	d003      	beq.n	8002d0c <__aeabi_dsub+0x498>
 8002d04:	2240      	movs	r2, #64	; 0x40
 8002d06:	1a51      	subs	r1, r2, r1
 8002d08:	408b      	lsls	r3, r1
 8002d0a:	431c      	orrs	r4, r3
 8002d0c:	1e62      	subs	r2, r4, #1
 8002d0e:	4194      	sbcs	r4, r2
 8002d10:	2300      	movs	r3, #0
 8002d12:	4334      	orrs	r4, r6
 8002d14:	4698      	mov	r8, r3
 8002d16:	2600      	movs	r6, #0
 8002d18:	e71d      	b.n	8002b56 <__aeabi_dsub+0x2e2>
 8002d1a:	000c      	movs	r4, r1
 8002d1c:	3a20      	subs	r2, #32
 8002d1e:	40d4      	lsrs	r4, r2
 8002d20:	0022      	movs	r2, r4
 8002d22:	4664      	mov	r4, ip
 8002d24:	2c20      	cmp	r4, #32
 8002d26:	d004      	beq.n	8002d32 <__aeabi_dsub+0x4be>
 8002d28:	2740      	movs	r7, #64	; 0x40
 8002d2a:	1b3f      	subs	r7, r7, r4
 8002d2c:	40b9      	lsls	r1, r7
 8002d2e:	4308      	orrs	r0, r1
 8002d30:	4680      	mov	r8, r0
 8002d32:	4644      	mov	r4, r8
 8002d34:	1e61      	subs	r1, r4, #1
 8002d36:	418c      	sbcs	r4, r1
 8002d38:	4322      	orrs	r2, r4
 8002d3a:	e5e9      	b.n	8002910 <__aeabi_dsub+0x9c>
 8002d3c:	464c      	mov	r4, r9
 8002d3e:	4323      	orrs	r3, r4
 8002d40:	001c      	movs	r4, r3
 8002d42:	1e63      	subs	r3, r4, #1
 8002d44:	419c      	sbcs	r4, r3
 8002d46:	1b04      	subs	r4, r0, r4
 8002d48:	42a0      	cmp	r0, r4
 8002d4a:	419b      	sbcs	r3, r3
 8002d4c:	425b      	negs	r3, r3
 8002d4e:	1acb      	subs	r3, r1, r3
 8002d50:	4698      	mov	r8, r3
 8002d52:	465d      	mov	r5, fp
 8002d54:	0016      	movs	r6, r2
 8002d56:	e5e2      	b.n	800291e <__aeabi_dsub+0xaa>
 8002d58:	464e      	mov	r6, r9
 8002d5a:	431e      	orrs	r6, r3
 8002d5c:	d100      	bne.n	8002d60 <__aeabi_dsub+0x4ec>
 8002d5e:	e0ae      	b.n	8002ebe <__aeabi_dsub+0x64a>
 8002d60:	1e66      	subs	r6, r4, #1
 8002d62:	2c01      	cmp	r4, #1
 8002d64:	d100      	bne.n	8002d68 <__aeabi_dsub+0x4f4>
 8002d66:	e0fd      	b.n	8002f64 <__aeabi_dsub+0x6f0>
 8002d68:	4f7b      	ldr	r7, [pc, #492]	; (8002f58 <__aeabi_dsub+0x6e4>)
 8002d6a:	42bc      	cmp	r4, r7
 8002d6c:	d100      	bne.n	8002d70 <__aeabi_dsub+0x4fc>
 8002d6e:	e107      	b.n	8002f80 <__aeabi_dsub+0x70c>
 8002d70:	46b4      	mov	ip, r6
 8002d72:	e69b      	b.n	8002aac <__aeabi_dsub+0x238>
 8002d74:	4664      	mov	r4, ip
 8002d76:	2220      	movs	r2, #32
 8002d78:	1b12      	subs	r2, r2, r4
 8002d7a:	000c      	movs	r4, r1
 8002d7c:	4094      	lsls	r4, r2
 8002d7e:	0007      	movs	r7, r0
 8002d80:	4090      	lsls	r0, r2
 8002d82:	46a0      	mov	r8, r4
 8002d84:	4664      	mov	r4, ip
 8002d86:	1e42      	subs	r2, r0, #1
 8002d88:	4190      	sbcs	r0, r2
 8002d8a:	4662      	mov	r2, ip
 8002d8c:	40e7      	lsrs	r7, r4
 8002d8e:	4644      	mov	r4, r8
 8002d90:	40d1      	lsrs	r1, r2
 8002d92:	433c      	orrs	r4, r7
 8002d94:	4304      	orrs	r4, r0
 8002d96:	185b      	adds	r3, r3, r1
 8002d98:	e6f3      	b.n	8002b82 <__aeabi_dsub+0x30e>
 8002d9a:	4c6f      	ldr	r4, [pc, #444]	; (8002f58 <__aeabi_dsub+0x6e4>)
 8002d9c:	42a2      	cmp	r2, r4
 8002d9e:	d100      	bne.n	8002da2 <__aeabi_dsub+0x52e>
 8002da0:	e0d5      	b.n	8002f4e <__aeabi_dsub+0x6da>
 8002da2:	4448      	add	r0, r9
 8002da4:	185b      	adds	r3, r3, r1
 8002da6:	4548      	cmp	r0, r9
 8002da8:	4189      	sbcs	r1, r1
 8002daa:	4249      	negs	r1, r1
 8002dac:	185b      	adds	r3, r3, r1
 8002dae:	07dc      	lsls	r4, r3, #31
 8002db0:	0840      	lsrs	r0, r0, #1
 8002db2:	085b      	lsrs	r3, r3, #1
 8002db4:	4698      	mov	r8, r3
 8002db6:	0016      	movs	r6, r2
 8002db8:	4304      	orrs	r4, r0
 8002dba:	e6cc      	b.n	8002b56 <__aeabi_dsub+0x2e2>
 8002dbc:	2a00      	cmp	r2, #0
 8002dbe:	d000      	beq.n	8002dc2 <__aeabi_dsub+0x54e>
 8002dc0:	e082      	b.n	8002ec8 <__aeabi_dsub+0x654>
 8002dc2:	000a      	movs	r2, r1
 8002dc4:	4302      	orrs	r2, r0
 8002dc6:	d140      	bne.n	8002e4a <__aeabi_dsub+0x5d6>
 8002dc8:	2380      	movs	r3, #128	; 0x80
 8002dca:	2500      	movs	r5, #0
 8002dcc:	031b      	lsls	r3, r3, #12
 8002dce:	e713      	b.n	8002bf8 <__aeabi_dsub+0x384>
 8002dd0:	074b      	lsls	r3, r1, #29
 8002dd2:	08c2      	lsrs	r2, r0, #3
 8002dd4:	431a      	orrs	r2, r3
 8002dd6:	465d      	mov	r5, fp
 8002dd8:	08cb      	lsrs	r3, r1, #3
 8002dda:	e6c5      	b.n	8002b68 <__aeabi_dsub+0x2f4>
 8002ddc:	464a      	mov	r2, r9
 8002dde:	1a84      	subs	r4, r0, r2
 8002de0:	42a0      	cmp	r0, r4
 8002de2:	4192      	sbcs	r2, r2
 8002de4:	1acb      	subs	r3, r1, r3
 8002de6:	4252      	negs	r2, r2
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	4698      	mov	r8, r3
 8002dec:	465d      	mov	r5, fp
 8002dee:	e59e      	b.n	800292e <__aeabi_dsub+0xba>
 8002df0:	464a      	mov	r2, r9
 8002df2:	0759      	lsls	r1, r3, #29
 8002df4:	08d2      	lsrs	r2, r2, #3
 8002df6:	430a      	orrs	r2, r1
 8002df8:	08db      	lsrs	r3, r3, #3
 8002dfa:	e6f9      	b.n	8002bf0 <__aeabi_dsub+0x37c>
 8002dfc:	464a      	mov	r2, r9
 8002dfe:	1a14      	subs	r4, r2, r0
 8002e00:	45a1      	cmp	r9, r4
 8002e02:	4192      	sbcs	r2, r2
 8002e04:	1a5b      	subs	r3, r3, r1
 8002e06:	4252      	negs	r2, r2
 8002e08:	1a9b      	subs	r3, r3, r2
 8002e0a:	4698      	mov	r8, r3
 8002e0c:	2601      	movs	r6, #1
 8002e0e:	e586      	b.n	800291e <__aeabi_dsub+0xaa>
 8002e10:	464a      	mov	r2, r9
 8002e12:	0759      	lsls	r1, r3, #29
 8002e14:	08d2      	lsrs	r2, r2, #3
 8002e16:	430a      	orrs	r2, r1
 8002e18:	08db      	lsrs	r3, r3, #3
 8002e1a:	e6a5      	b.n	8002b68 <__aeabi_dsub+0x2f4>
 8002e1c:	464c      	mov	r4, r9
 8002e1e:	4323      	orrs	r3, r4
 8002e20:	001c      	movs	r4, r3
 8002e22:	1e63      	subs	r3, r4, #1
 8002e24:	419c      	sbcs	r4, r3
 8002e26:	e65b      	b.n	8002ae0 <__aeabi_dsub+0x26c>
 8002e28:	4665      	mov	r5, ip
 8002e2a:	001e      	movs	r6, r3
 8002e2c:	3d20      	subs	r5, #32
 8002e2e:	40ee      	lsrs	r6, r5
 8002e30:	2c20      	cmp	r4, #32
 8002e32:	d005      	beq.n	8002e40 <__aeabi_dsub+0x5cc>
 8002e34:	2540      	movs	r5, #64	; 0x40
 8002e36:	1b2d      	subs	r5, r5, r4
 8002e38:	40ab      	lsls	r3, r5
 8002e3a:	464c      	mov	r4, r9
 8002e3c:	431c      	orrs	r4, r3
 8002e3e:	46a2      	mov	sl, r4
 8002e40:	4654      	mov	r4, sl
 8002e42:	1e63      	subs	r3, r4, #1
 8002e44:	419c      	sbcs	r4, r3
 8002e46:	4334      	orrs	r4, r6
 8002e48:	e77d      	b.n	8002d46 <__aeabi_dsub+0x4d2>
 8002e4a:	074b      	lsls	r3, r1, #29
 8002e4c:	08c2      	lsrs	r2, r0, #3
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	465d      	mov	r5, fp
 8002e52:	08cb      	lsrs	r3, r1, #3
 8002e54:	e6cc      	b.n	8002bf0 <__aeabi_dsub+0x37c>
 8002e56:	000a      	movs	r2, r1
 8002e58:	4302      	orrs	r2, r0
 8002e5a:	d100      	bne.n	8002e5e <__aeabi_dsub+0x5ea>
 8002e5c:	e736      	b.n	8002ccc <__aeabi_dsub+0x458>
 8002e5e:	074b      	lsls	r3, r1, #29
 8002e60:	08c2      	lsrs	r2, r0, #3
 8002e62:	431a      	orrs	r2, r3
 8002e64:	465d      	mov	r5, fp
 8002e66:	08cb      	lsrs	r3, r1, #3
 8002e68:	e681      	b.n	8002b6e <__aeabi_dsub+0x2fa>
 8002e6a:	464a      	mov	r2, r9
 8002e6c:	1a84      	subs	r4, r0, r2
 8002e6e:	42a0      	cmp	r0, r4
 8002e70:	4192      	sbcs	r2, r2
 8002e72:	1acb      	subs	r3, r1, r3
 8002e74:	4252      	negs	r2, r2
 8002e76:	1a9b      	subs	r3, r3, r2
 8002e78:	4698      	mov	r8, r3
 8002e7a:	465d      	mov	r5, fp
 8002e7c:	2601      	movs	r6, #1
 8002e7e:	e54e      	b.n	800291e <__aeabi_dsub+0xaa>
 8002e80:	074b      	lsls	r3, r1, #29
 8002e82:	08c2      	lsrs	r2, r0, #3
 8002e84:	431a      	orrs	r2, r3
 8002e86:	08cb      	lsrs	r3, r1, #3
 8002e88:	e6b2      	b.n	8002bf0 <__aeabi_dsub+0x37c>
 8002e8a:	464a      	mov	r2, r9
 8002e8c:	1a14      	subs	r4, r2, r0
 8002e8e:	45a1      	cmp	r9, r4
 8002e90:	4192      	sbcs	r2, r2
 8002e92:	1a5f      	subs	r7, r3, r1
 8002e94:	4252      	negs	r2, r2
 8002e96:	1aba      	subs	r2, r7, r2
 8002e98:	4690      	mov	r8, r2
 8002e9a:	0212      	lsls	r2, r2, #8
 8002e9c:	d56b      	bpl.n	8002f76 <__aeabi_dsub+0x702>
 8002e9e:	464a      	mov	r2, r9
 8002ea0:	1a84      	subs	r4, r0, r2
 8002ea2:	42a0      	cmp	r0, r4
 8002ea4:	4192      	sbcs	r2, r2
 8002ea6:	1acb      	subs	r3, r1, r3
 8002ea8:	4252      	negs	r2, r2
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	4698      	mov	r8, r3
 8002eae:	465d      	mov	r5, fp
 8002eb0:	e564      	b.n	800297c <__aeabi_dsub+0x108>
 8002eb2:	074b      	lsls	r3, r1, #29
 8002eb4:	08c2      	lsrs	r2, r0, #3
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	465d      	mov	r5, fp
 8002eba:	08cb      	lsrs	r3, r1, #3
 8002ebc:	e698      	b.n	8002bf0 <__aeabi_dsub+0x37c>
 8002ebe:	074b      	lsls	r3, r1, #29
 8002ec0:	08c2      	lsrs	r2, r0, #3
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	08cb      	lsrs	r3, r1, #3
 8002ec6:	e64f      	b.n	8002b68 <__aeabi_dsub+0x2f4>
 8002ec8:	000a      	movs	r2, r1
 8002eca:	4302      	orrs	r2, r0
 8002ecc:	d090      	beq.n	8002df0 <__aeabi_dsub+0x57c>
 8002ece:	464a      	mov	r2, r9
 8002ed0:	075c      	lsls	r4, r3, #29
 8002ed2:	08d2      	lsrs	r2, r2, #3
 8002ed4:	4314      	orrs	r4, r2
 8002ed6:	2280      	movs	r2, #128	; 0x80
 8002ed8:	08db      	lsrs	r3, r3, #3
 8002eda:	0312      	lsls	r2, r2, #12
 8002edc:	4213      	tst	r3, r2
 8002ede:	d008      	beq.n	8002ef2 <__aeabi_dsub+0x67e>
 8002ee0:	08ce      	lsrs	r6, r1, #3
 8002ee2:	4216      	tst	r6, r2
 8002ee4:	d105      	bne.n	8002ef2 <__aeabi_dsub+0x67e>
 8002ee6:	08c0      	lsrs	r0, r0, #3
 8002ee8:	0749      	lsls	r1, r1, #29
 8002eea:	4308      	orrs	r0, r1
 8002eec:	0004      	movs	r4, r0
 8002eee:	465d      	mov	r5, fp
 8002ef0:	0033      	movs	r3, r6
 8002ef2:	0f61      	lsrs	r1, r4, #29
 8002ef4:	00e2      	lsls	r2, r4, #3
 8002ef6:	0749      	lsls	r1, r1, #29
 8002ef8:	08d2      	lsrs	r2, r2, #3
 8002efa:	430a      	orrs	r2, r1
 8002efc:	e678      	b.n	8002bf0 <__aeabi_dsub+0x37c>
 8002efe:	074b      	lsls	r3, r1, #29
 8002f00:	08c2      	lsrs	r2, r0, #3
 8002f02:	431a      	orrs	r2, r3
 8002f04:	08cb      	lsrs	r3, r1, #3
 8002f06:	e632      	b.n	8002b6e <__aeabi_dsub+0x2fa>
 8002f08:	4448      	add	r0, r9
 8002f0a:	185b      	adds	r3, r3, r1
 8002f0c:	4548      	cmp	r0, r9
 8002f0e:	4192      	sbcs	r2, r2
 8002f10:	4698      	mov	r8, r3
 8002f12:	4252      	negs	r2, r2
 8002f14:	4490      	add	r8, r2
 8002f16:	4643      	mov	r3, r8
 8002f18:	0004      	movs	r4, r0
 8002f1a:	021b      	lsls	r3, r3, #8
 8002f1c:	d400      	bmi.n	8002f20 <__aeabi_dsub+0x6ac>
 8002f1e:	e61a      	b.n	8002b56 <__aeabi_dsub+0x2e2>
 8002f20:	4642      	mov	r2, r8
 8002f22:	4b0e      	ldr	r3, [pc, #56]	; (8002f5c <__aeabi_dsub+0x6e8>)
 8002f24:	2601      	movs	r6, #1
 8002f26:	401a      	ands	r2, r3
 8002f28:	4690      	mov	r8, r2
 8002f2a:	e614      	b.n	8002b56 <__aeabi_dsub+0x2e2>
 8002f2c:	4666      	mov	r6, ip
 8002f2e:	001f      	movs	r7, r3
 8002f30:	3e20      	subs	r6, #32
 8002f32:	40f7      	lsrs	r7, r6
 8002f34:	2c20      	cmp	r4, #32
 8002f36:	d005      	beq.n	8002f44 <__aeabi_dsub+0x6d0>
 8002f38:	2640      	movs	r6, #64	; 0x40
 8002f3a:	1b36      	subs	r6, r6, r4
 8002f3c:	40b3      	lsls	r3, r6
 8002f3e:	464c      	mov	r4, r9
 8002f40:	431c      	orrs	r4, r3
 8002f42:	46a2      	mov	sl, r4
 8002f44:	4654      	mov	r4, sl
 8002f46:	1e63      	subs	r3, r4, #1
 8002f48:	419c      	sbcs	r4, r3
 8002f4a:	433c      	orrs	r4, r7
 8002f4c:	e5c8      	b.n	8002ae0 <__aeabi_dsub+0x26c>
 8002f4e:	0011      	movs	r1, r2
 8002f50:	2300      	movs	r3, #0
 8002f52:	2200      	movs	r2, #0
 8002f54:	e532      	b.n	80029bc <__aeabi_dsub+0x148>
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	000007ff 	.word	0x000007ff
 8002f5c:	ff7fffff 	.word	0xff7fffff
 8002f60:	000007fe 	.word	0x000007fe
 8002f64:	464a      	mov	r2, r9
 8002f66:	1814      	adds	r4, r2, r0
 8002f68:	4284      	cmp	r4, r0
 8002f6a:	4192      	sbcs	r2, r2
 8002f6c:	185b      	adds	r3, r3, r1
 8002f6e:	4698      	mov	r8, r3
 8002f70:	4252      	negs	r2, r2
 8002f72:	4490      	add	r8, r2
 8002f74:	e5e9      	b.n	8002b4a <__aeabi_dsub+0x2d6>
 8002f76:	4642      	mov	r2, r8
 8002f78:	4322      	orrs	r2, r4
 8002f7a:	d100      	bne.n	8002f7e <__aeabi_dsub+0x70a>
 8002f7c:	e6a6      	b.n	8002ccc <__aeabi_dsub+0x458>
 8002f7e:	e5ea      	b.n	8002b56 <__aeabi_dsub+0x2e2>
 8002f80:	074b      	lsls	r3, r1, #29
 8002f82:	08c2      	lsrs	r2, r0, #3
 8002f84:	431a      	orrs	r2, r3
 8002f86:	08cb      	lsrs	r3, r1, #3
 8002f88:	e632      	b.n	8002bf0 <__aeabi_dsub+0x37c>
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	4901      	ldr	r1, [pc, #4]	; (8002f94 <__aeabi_dsub+0x720>)
 8002f8e:	0013      	movs	r3, r2
 8002f90:	e514      	b.n	80029bc <__aeabi_dsub+0x148>
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	000007ff 	.word	0x000007ff

08002f98 <__aeabi_dcmpun>:
 8002f98:	b570      	push	{r4, r5, r6, lr}
 8002f9a:	0005      	movs	r5, r0
 8002f9c:	480c      	ldr	r0, [pc, #48]	; (8002fd0 <__aeabi_dcmpun+0x38>)
 8002f9e:	030c      	lsls	r4, r1, #12
 8002fa0:	0016      	movs	r6, r2
 8002fa2:	0049      	lsls	r1, r1, #1
 8002fa4:	031a      	lsls	r2, r3, #12
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	0b24      	lsrs	r4, r4, #12
 8002faa:	0d49      	lsrs	r1, r1, #21
 8002fac:	0b12      	lsrs	r2, r2, #12
 8002fae:	0d5b      	lsrs	r3, r3, #21
 8002fb0:	4281      	cmp	r1, r0
 8002fb2:	d008      	beq.n	8002fc6 <__aeabi_dcmpun+0x2e>
 8002fb4:	4906      	ldr	r1, [pc, #24]	; (8002fd0 <__aeabi_dcmpun+0x38>)
 8002fb6:	2000      	movs	r0, #0
 8002fb8:	428b      	cmp	r3, r1
 8002fba:	d103      	bne.n	8002fc4 <__aeabi_dcmpun+0x2c>
 8002fbc:	4332      	orrs	r2, r6
 8002fbe:	0010      	movs	r0, r2
 8002fc0:	1e42      	subs	r2, r0, #1
 8002fc2:	4190      	sbcs	r0, r2
 8002fc4:	bd70      	pop	{r4, r5, r6, pc}
 8002fc6:	2001      	movs	r0, #1
 8002fc8:	432c      	orrs	r4, r5
 8002fca:	d1fb      	bne.n	8002fc4 <__aeabi_dcmpun+0x2c>
 8002fcc:	e7f2      	b.n	8002fb4 <__aeabi_dcmpun+0x1c>
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	000007ff 	.word	0x000007ff

08002fd4 <__aeabi_d2iz>:
 8002fd4:	000a      	movs	r2, r1
 8002fd6:	b530      	push	{r4, r5, lr}
 8002fd8:	4c13      	ldr	r4, [pc, #76]	; (8003028 <__aeabi_d2iz+0x54>)
 8002fda:	0053      	lsls	r3, r2, #1
 8002fdc:	0309      	lsls	r1, r1, #12
 8002fde:	0005      	movs	r5, r0
 8002fe0:	0b09      	lsrs	r1, r1, #12
 8002fe2:	2000      	movs	r0, #0
 8002fe4:	0d5b      	lsrs	r3, r3, #21
 8002fe6:	0fd2      	lsrs	r2, r2, #31
 8002fe8:	42a3      	cmp	r3, r4
 8002fea:	dd04      	ble.n	8002ff6 <__aeabi_d2iz+0x22>
 8002fec:	480f      	ldr	r0, [pc, #60]	; (800302c <__aeabi_d2iz+0x58>)
 8002fee:	4283      	cmp	r3, r0
 8002ff0:	dd02      	ble.n	8002ff8 <__aeabi_d2iz+0x24>
 8002ff2:	4b0f      	ldr	r3, [pc, #60]	; (8003030 <__aeabi_d2iz+0x5c>)
 8002ff4:	18d0      	adds	r0, r2, r3
 8002ff6:	bd30      	pop	{r4, r5, pc}
 8002ff8:	2080      	movs	r0, #128	; 0x80
 8002ffa:	0340      	lsls	r0, r0, #13
 8002ffc:	4301      	orrs	r1, r0
 8002ffe:	480d      	ldr	r0, [pc, #52]	; (8003034 <__aeabi_d2iz+0x60>)
 8003000:	1ac0      	subs	r0, r0, r3
 8003002:	281f      	cmp	r0, #31
 8003004:	dd08      	ble.n	8003018 <__aeabi_d2iz+0x44>
 8003006:	480c      	ldr	r0, [pc, #48]	; (8003038 <__aeabi_d2iz+0x64>)
 8003008:	1ac3      	subs	r3, r0, r3
 800300a:	40d9      	lsrs	r1, r3
 800300c:	000b      	movs	r3, r1
 800300e:	4258      	negs	r0, r3
 8003010:	2a00      	cmp	r2, #0
 8003012:	d1f0      	bne.n	8002ff6 <__aeabi_d2iz+0x22>
 8003014:	0018      	movs	r0, r3
 8003016:	e7ee      	b.n	8002ff6 <__aeabi_d2iz+0x22>
 8003018:	4c08      	ldr	r4, [pc, #32]	; (800303c <__aeabi_d2iz+0x68>)
 800301a:	40c5      	lsrs	r5, r0
 800301c:	46a4      	mov	ip, r4
 800301e:	4463      	add	r3, ip
 8003020:	4099      	lsls	r1, r3
 8003022:	000b      	movs	r3, r1
 8003024:	432b      	orrs	r3, r5
 8003026:	e7f2      	b.n	800300e <__aeabi_d2iz+0x3a>
 8003028:	000003fe 	.word	0x000003fe
 800302c:	0000041d 	.word	0x0000041d
 8003030:	7fffffff 	.word	0x7fffffff
 8003034:	00000433 	.word	0x00000433
 8003038:	00000413 	.word	0x00000413
 800303c:	fffffbed 	.word	0xfffffbed

08003040 <__aeabi_i2d>:
 8003040:	b570      	push	{r4, r5, r6, lr}
 8003042:	2800      	cmp	r0, #0
 8003044:	d016      	beq.n	8003074 <__aeabi_i2d+0x34>
 8003046:	17c3      	asrs	r3, r0, #31
 8003048:	18c5      	adds	r5, r0, r3
 800304a:	405d      	eors	r5, r3
 800304c:	0fc4      	lsrs	r4, r0, #31
 800304e:	0028      	movs	r0, r5
 8003050:	f000 f91c 	bl	800328c <__clzsi2>
 8003054:	4a11      	ldr	r2, [pc, #68]	; (800309c <__aeabi_i2d+0x5c>)
 8003056:	1a12      	subs	r2, r2, r0
 8003058:	280a      	cmp	r0, #10
 800305a:	dc16      	bgt.n	800308a <__aeabi_i2d+0x4a>
 800305c:	0003      	movs	r3, r0
 800305e:	002e      	movs	r6, r5
 8003060:	3315      	adds	r3, #21
 8003062:	409e      	lsls	r6, r3
 8003064:	230b      	movs	r3, #11
 8003066:	1a18      	subs	r0, r3, r0
 8003068:	40c5      	lsrs	r5, r0
 800306a:	0553      	lsls	r3, r2, #21
 800306c:	032d      	lsls	r5, r5, #12
 800306e:	0b2d      	lsrs	r5, r5, #12
 8003070:	0d5b      	lsrs	r3, r3, #21
 8003072:	e003      	b.n	800307c <__aeabi_i2d+0x3c>
 8003074:	2400      	movs	r4, #0
 8003076:	2300      	movs	r3, #0
 8003078:	2500      	movs	r5, #0
 800307a:	2600      	movs	r6, #0
 800307c:	051b      	lsls	r3, r3, #20
 800307e:	432b      	orrs	r3, r5
 8003080:	07e4      	lsls	r4, r4, #31
 8003082:	4323      	orrs	r3, r4
 8003084:	0030      	movs	r0, r6
 8003086:	0019      	movs	r1, r3
 8003088:	bd70      	pop	{r4, r5, r6, pc}
 800308a:	380b      	subs	r0, #11
 800308c:	4085      	lsls	r5, r0
 800308e:	0553      	lsls	r3, r2, #21
 8003090:	032d      	lsls	r5, r5, #12
 8003092:	2600      	movs	r6, #0
 8003094:	0b2d      	lsrs	r5, r5, #12
 8003096:	0d5b      	lsrs	r3, r3, #21
 8003098:	e7f0      	b.n	800307c <__aeabi_i2d+0x3c>
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	0000041e 	.word	0x0000041e

080030a0 <__aeabi_ui2d>:
 80030a0:	b510      	push	{r4, lr}
 80030a2:	1e04      	subs	r4, r0, #0
 80030a4:	d010      	beq.n	80030c8 <__aeabi_ui2d+0x28>
 80030a6:	f000 f8f1 	bl	800328c <__clzsi2>
 80030aa:	4b0f      	ldr	r3, [pc, #60]	; (80030e8 <__aeabi_ui2d+0x48>)
 80030ac:	1a1b      	subs	r3, r3, r0
 80030ae:	280a      	cmp	r0, #10
 80030b0:	dc11      	bgt.n	80030d6 <__aeabi_ui2d+0x36>
 80030b2:	220b      	movs	r2, #11
 80030b4:	0021      	movs	r1, r4
 80030b6:	1a12      	subs	r2, r2, r0
 80030b8:	40d1      	lsrs	r1, r2
 80030ba:	3015      	adds	r0, #21
 80030bc:	030a      	lsls	r2, r1, #12
 80030be:	055b      	lsls	r3, r3, #21
 80030c0:	4084      	lsls	r4, r0
 80030c2:	0b12      	lsrs	r2, r2, #12
 80030c4:	0d5b      	lsrs	r3, r3, #21
 80030c6:	e001      	b.n	80030cc <__aeabi_ui2d+0x2c>
 80030c8:	2300      	movs	r3, #0
 80030ca:	2200      	movs	r2, #0
 80030cc:	051b      	lsls	r3, r3, #20
 80030ce:	4313      	orrs	r3, r2
 80030d0:	0020      	movs	r0, r4
 80030d2:	0019      	movs	r1, r3
 80030d4:	bd10      	pop	{r4, pc}
 80030d6:	0022      	movs	r2, r4
 80030d8:	380b      	subs	r0, #11
 80030da:	4082      	lsls	r2, r0
 80030dc:	055b      	lsls	r3, r3, #21
 80030de:	0312      	lsls	r2, r2, #12
 80030e0:	2400      	movs	r4, #0
 80030e2:	0b12      	lsrs	r2, r2, #12
 80030e4:	0d5b      	lsrs	r3, r3, #21
 80030e6:	e7f1      	b.n	80030cc <__aeabi_ui2d+0x2c>
 80030e8:	0000041e 	.word	0x0000041e

080030ec <__aeabi_f2d>:
 80030ec:	b570      	push	{r4, r5, r6, lr}
 80030ee:	0043      	lsls	r3, r0, #1
 80030f0:	0246      	lsls	r6, r0, #9
 80030f2:	0fc4      	lsrs	r4, r0, #31
 80030f4:	20fe      	movs	r0, #254	; 0xfe
 80030f6:	0e1b      	lsrs	r3, r3, #24
 80030f8:	1c59      	adds	r1, r3, #1
 80030fa:	0a75      	lsrs	r5, r6, #9
 80030fc:	4208      	tst	r0, r1
 80030fe:	d00c      	beq.n	800311a <__aeabi_f2d+0x2e>
 8003100:	22e0      	movs	r2, #224	; 0xe0
 8003102:	0092      	lsls	r2, r2, #2
 8003104:	4694      	mov	ip, r2
 8003106:	076d      	lsls	r5, r5, #29
 8003108:	0b36      	lsrs	r6, r6, #12
 800310a:	4463      	add	r3, ip
 800310c:	051b      	lsls	r3, r3, #20
 800310e:	4333      	orrs	r3, r6
 8003110:	07e4      	lsls	r4, r4, #31
 8003112:	4323      	orrs	r3, r4
 8003114:	0028      	movs	r0, r5
 8003116:	0019      	movs	r1, r3
 8003118:	bd70      	pop	{r4, r5, r6, pc}
 800311a:	2b00      	cmp	r3, #0
 800311c:	d114      	bne.n	8003148 <__aeabi_f2d+0x5c>
 800311e:	2d00      	cmp	r5, #0
 8003120:	d01b      	beq.n	800315a <__aeabi_f2d+0x6e>
 8003122:	0028      	movs	r0, r5
 8003124:	f000 f8b2 	bl	800328c <__clzsi2>
 8003128:	280a      	cmp	r0, #10
 800312a:	dc1c      	bgt.n	8003166 <__aeabi_f2d+0x7a>
 800312c:	230b      	movs	r3, #11
 800312e:	002a      	movs	r2, r5
 8003130:	1a1b      	subs	r3, r3, r0
 8003132:	40da      	lsrs	r2, r3
 8003134:	0003      	movs	r3, r0
 8003136:	3315      	adds	r3, #21
 8003138:	409d      	lsls	r5, r3
 800313a:	4b0e      	ldr	r3, [pc, #56]	; (8003174 <__aeabi_f2d+0x88>)
 800313c:	0312      	lsls	r2, r2, #12
 800313e:	1a1b      	subs	r3, r3, r0
 8003140:	055b      	lsls	r3, r3, #21
 8003142:	0b16      	lsrs	r6, r2, #12
 8003144:	0d5b      	lsrs	r3, r3, #21
 8003146:	e7e1      	b.n	800310c <__aeabi_f2d+0x20>
 8003148:	2d00      	cmp	r5, #0
 800314a:	d009      	beq.n	8003160 <__aeabi_f2d+0x74>
 800314c:	0b32      	lsrs	r2, r6, #12
 800314e:	2680      	movs	r6, #128	; 0x80
 8003150:	0336      	lsls	r6, r6, #12
 8003152:	4b09      	ldr	r3, [pc, #36]	; (8003178 <__aeabi_f2d+0x8c>)
 8003154:	076d      	lsls	r5, r5, #29
 8003156:	4316      	orrs	r6, r2
 8003158:	e7d8      	b.n	800310c <__aeabi_f2d+0x20>
 800315a:	2300      	movs	r3, #0
 800315c:	2600      	movs	r6, #0
 800315e:	e7d5      	b.n	800310c <__aeabi_f2d+0x20>
 8003160:	2600      	movs	r6, #0
 8003162:	4b05      	ldr	r3, [pc, #20]	; (8003178 <__aeabi_f2d+0x8c>)
 8003164:	e7d2      	b.n	800310c <__aeabi_f2d+0x20>
 8003166:	0003      	movs	r3, r0
 8003168:	002a      	movs	r2, r5
 800316a:	3b0b      	subs	r3, #11
 800316c:	409a      	lsls	r2, r3
 800316e:	2500      	movs	r5, #0
 8003170:	e7e3      	b.n	800313a <__aeabi_f2d+0x4e>
 8003172:	46c0      	nop			; (mov r8, r8)
 8003174:	00000389 	.word	0x00000389
 8003178:	000007ff 	.word	0x000007ff

0800317c <__aeabi_d2f>:
 800317c:	0002      	movs	r2, r0
 800317e:	004b      	lsls	r3, r1, #1
 8003180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003182:	0308      	lsls	r0, r1, #12
 8003184:	0d5b      	lsrs	r3, r3, #21
 8003186:	4e3d      	ldr	r6, [pc, #244]	; (800327c <__aeabi_d2f+0x100>)
 8003188:	0fcc      	lsrs	r4, r1, #31
 800318a:	0a40      	lsrs	r0, r0, #9
 800318c:	0f51      	lsrs	r1, r2, #29
 800318e:	1c5f      	adds	r7, r3, #1
 8003190:	4308      	orrs	r0, r1
 8003192:	00d5      	lsls	r5, r2, #3
 8003194:	4237      	tst	r7, r6
 8003196:	d00a      	beq.n	80031ae <__aeabi_d2f+0x32>
 8003198:	4939      	ldr	r1, [pc, #228]	; (8003280 <__aeabi_d2f+0x104>)
 800319a:	185e      	adds	r6, r3, r1
 800319c:	2efe      	cmp	r6, #254	; 0xfe
 800319e:	dd16      	ble.n	80031ce <__aeabi_d2f+0x52>
 80031a0:	23ff      	movs	r3, #255	; 0xff
 80031a2:	2100      	movs	r1, #0
 80031a4:	05db      	lsls	r3, r3, #23
 80031a6:	430b      	orrs	r3, r1
 80031a8:	07e0      	lsls	r0, r4, #31
 80031aa:	4318      	orrs	r0, r3
 80031ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d106      	bne.n	80031c0 <__aeabi_d2f+0x44>
 80031b2:	4328      	orrs	r0, r5
 80031b4:	d027      	beq.n	8003206 <__aeabi_d2f+0x8a>
 80031b6:	2105      	movs	r1, #5
 80031b8:	0189      	lsls	r1, r1, #6
 80031ba:	0a49      	lsrs	r1, r1, #9
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	e7f1      	b.n	80031a4 <__aeabi_d2f+0x28>
 80031c0:	4305      	orrs	r5, r0
 80031c2:	d0ed      	beq.n	80031a0 <__aeabi_d2f+0x24>
 80031c4:	2180      	movs	r1, #128	; 0x80
 80031c6:	03c9      	lsls	r1, r1, #15
 80031c8:	23ff      	movs	r3, #255	; 0xff
 80031ca:	4301      	orrs	r1, r0
 80031cc:	e7ea      	b.n	80031a4 <__aeabi_d2f+0x28>
 80031ce:	2e00      	cmp	r6, #0
 80031d0:	dd1c      	ble.n	800320c <__aeabi_d2f+0x90>
 80031d2:	0192      	lsls	r2, r2, #6
 80031d4:	0011      	movs	r1, r2
 80031d6:	1e4a      	subs	r2, r1, #1
 80031d8:	4191      	sbcs	r1, r2
 80031da:	00c0      	lsls	r0, r0, #3
 80031dc:	0f6d      	lsrs	r5, r5, #29
 80031de:	4301      	orrs	r1, r0
 80031e0:	4329      	orrs	r1, r5
 80031e2:	074b      	lsls	r3, r1, #29
 80031e4:	d048      	beq.n	8003278 <__aeabi_d2f+0xfc>
 80031e6:	230f      	movs	r3, #15
 80031e8:	400b      	ands	r3, r1
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d000      	beq.n	80031f0 <__aeabi_d2f+0x74>
 80031ee:	3104      	adds	r1, #4
 80031f0:	2380      	movs	r3, #128	; 0x80
 80031f2:	04db      	lsls	r3, r3, #19
 80031f4:	400b      	ands	r3, r1
 80031f6:	d03f      	beq.n	8003278 <__aeabi_d2f+0xfc>
 80031f8:	1c72      	adds	r2, r6, #1
 80031fa:	2efe      	cmp	r6, #254	; 0xfe
 80031fc:	d0d0      	beq.n	80031a0 <__aeabi_d2f+0x24>
 80031fe:	0189      	lsls	r1, r1, #6
 8003200:	0a49      	lsrs	r1, r1, #9
 8003202:	b2d3      	uxtb	r3, r2
 8003204:	e7ce      	b.n	80031a4 <__aeabi_d2f+0x28>
 8003206:	2300      	movs	r3, #0
 8003208:	2100      	movs	r1, #0
 800320a:	e7cb      	b.n	80031a4 <__aeabi_d2f+0x28>
 800320c:	0032      	movs	r2, r6
 800320e:	3217      	adds	r2, #23
 8003210:	db22      	blt.n	8003258 <__aeabi_d2f+0xdc>
 8003212:	2180      	movs	r1, #128	; 0x80
 8003214:	221e      	movs	r2, #30
 8003216:	0409      	lsls	r1, r1, #16
 8003218:	4308      	orrs	r0, r1
 800321a:	1b92      	subs	r2, r2, r6
 800321c:	2a1f      	cmp	r2, #31
 800321e:	dd1d      	ble.n	800325c <__aeabi_d2f+0xe0>
 8003220:	2102      	movs	r1, #2
 8003222:	4249      	negs	r1, r1
 8003224:	1b8e      	subs	r6, r1, r6
 8003226:	0001      	movs	r1, r0
 8003228:	40f1      	lsrs	r1, r6
 800322a:	000e      	movs	r6, r1
 800322c:	2a20      	cmp	r2, #32
 800322e:	d004      	beq.n	800323a <__aeabi_d2f+0xbe>
 8003230:	4a14      	ldr	r2, [pc, #80]	; (8003284 <__aeabi_d2f+0x108>)
 8003232:	4694      	mov	ip, r2
 8003234:	4463      	add	r3, ip
 8003236:	4098      	lsls	r0, r3
 8003238:	4305      	orrs	r5, r0
 800323a:	0029      	movs	r1, r5
 800323c:	1e4d      	subs	r5, r1, #1
 800323e:	41a9      	sbcs	r1, r5
 8003240:	4331      	orrs	r1, r6
 8003242:	2600      	movs	r6, #0
 8003244:	074b      	lsls	r3, r1, #29
 8003246:	d1ce      	bne.n	80031e6 <__aeabi_d2f+0x6a>
 8003248:	2080      	movs	r0, #128	; 0x80
 800324a:	000b      	movs	r3, r1
 800324c:	04c0      	lsls	r0, r0, #19
 800324e:	2201      	movs	r2, #1
 8003250:	4003      	ands	r3, r0
 8003252:	4201      	tst	r1, r0
 8003254:	d1d3      	bne.n	80031fe <__aeabi_d2f+0x82>
 8003256:	e7af      	b.n	80031b8 <__aeabi_d2f+0x3c>
 8003258:	2300      	movs	r3, #0
 800325a:	e7ac      	b.n	80031b6 <__aeabi_d2f+0x3a>
 800325c:	490a      	ldr	r1, [pc, #40]	; (8003288 <__aeabi_d2f+0x10c>)
 800325e:	468c      	mov	ip, r1
 8003260:	0029      	movs	r1, r5
 8003262:	4463      	add	r3, ip
 8003264:	40d1      	lsrs	r1, r2
 8003266:	409d      	lsls	r5, r3
 8003268:	000a      	movs	r2, r1
 800326a:	0029      	movs	r1, r5
 800326c:	4098      	lsls	r0, r3
 800326e:	1e4d      	subs	r5, r1, #1
 8003270:	41a9      	sbcs	r1, r5
 8003272:	4301      	orrs	r1, r0
 8003274:	4311      	orrs	r1, r2
 8003276:	e7e4      	b.n	8003242 <__aeabi_d2f+0xc6>
 8003278:	0033      	movs	r3, r6
 800327a:	e79d      	b.n	80031b8 <__aeabi_d2f+0x3c>
 800327c:	000007fe 	.word	0x000007fe
 8003280:	fffffc80 	.word	0xfffffc80
 8003284:	fffffca2 	.word	0xfffffca2
 8003288:	fffffc82 	.word	0xfffffc82

0800328c <__clzsi2>:
 800328c:	211c      	movs	r1, #28
 800328e:	2301      	movs	r3, #1
 8003290:	041b      	lsls	r3, r3, #16
 8003292:	4298      	cmp	r0, r3
 8003294:	d301      	bcc.n	800329a <__clzsi2+0xe>
 8003296:	0c00      	lsrs	r0, r0, #16
 8003298:	3910      	subs	r1, #16
 800329a:	0a1b      	lsrs	r3, r3, #8
 800329c:	4298      	cmp	r0, r3
 800329e:	d301      	bcc.n	80032a4 <__clzsi2+0x18>
 80032a0:	0a00      	lsrs	r0, r0, #8
 80032a2:	3908      	subs	r1, #8
 80032a4:	091b      	lsrs	r3, r3, #4
 80032a6:	4298      	cmp	r0, r3
 80032a8:	d301      	bcc.n	80032ae <__clzsi2+0x22>
 80032aa:	0900      	lsrs	r0, r0, #4
 80032ac:	3904      	subs	r1, #4
 80032ae:	a202      	add	r2, pc, #8	; (adr r2, 80032b8 <__clzsi2+0x2c>)
 80032b0:	5c10      	ldrb	r0, [r2, r0]
 80032b2:	1840      	adds	r0, r0, r1
 80032b4:	4770      	bx	lr
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	02020304 	.word	0x02020304
 80032bc:	01010101 	.word	0x01010101
	...

080032c8 <__clzdi2>:
 80032c8:	b510      	push	{r4, lr}
 80032ca:	2900      	cmp	r1, #0
 80032cc:	d103      	bne.n	80032d6 <__clzdi2+0xe>
 80032ce:	f7ff ffdd 	bl	800328c <__clzsi2>
 80032d2:	3020      	adds	r0, #32
 80032d4:	e002      	b.n	80032dc <__clzdi2+0x14>
 80032d6:	1c08      	adds	r0, r1, #0
 80032d8:	f7ff ffd8 	bl	800328c <__clzsi2>
 80032dc:	bd10      	pop	{r4, pc}
 80032de:	46c0      	nop			; (mov r8, r8)

080032e0 <pow10_>:
	while(pos<255 && str[pos]!=sym)
		pos++;
	return pos;
}
uint32_t pow10_(uint8_t value)
{
 80032e0:	0003      	movs	r3, r0
 80032e2:	220a      	movs	r2, #10
 80032e4:	2001      	movs	r0, #1
  if (value>0)
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <pow10_+0x12>
  	return 10*pow10_(value-1);
 80032ea:	3b01      	subs	r3, #1
 80032ec:	4350      	muls	r0, r2
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	e7f9      	b.n	80032e6 <pow10_+0x6>
  else
  	return 1;
}
 80032f2:	4770      	bx	lr

080032f4 <DecToInt>:
}



uint32_t DecToInt(uint8_t * string, uint8_t len)
{
 80032f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint32_t value=0;
	uint8_t i=0;
	for(i=0;i<len;i++)
 80032f6:	2400      	movs	r4, #0
{
 80032f8:	000e      	movs	r6, r1
	uint32_t value=0;
 80032fa:	0025      	movs	r5, r4
{
 80032fc:	9001      	str	r0, [sp, #4]
	for(i=0;i<len;i++)
 80032fe:	42b4      	cmp	r4, r6
 8003300:	d011      	beq.n	8003326 <DecToInt+0x32>
	if (string[i]>='0' && string[i]<='9')
 8003302:	9b01      	ldr	r3, [sp, #4]
 8003304:	5d1f      	ldrb	r7, [r3, r4]
 8003306:	3401      	adds	r4, #1
 8003308:	3f30      	subs	r7, #48	; 0x30
 800330a:	b2fb      	uxtb	r3, r7
 800330c:	2b09      	cmp	r3, #9
 800330e:	d806      	bhi.n	800331e <DecToInt+0x2a>
	value+=(string[i]-'0')*pow10_(len-i-1);
 8003310:	1b30      	subs	r0, r6, r4
 8003312:	b2c0      	uxtb	r0, r0
 8003314:	f7ff ffe4 	bl	80032e0 <pow10_>
 8003318:	4347      	muls	r7, r0
 800331a:	19ed      	adds	r5, r5, r7
	for(i=0;i<len;i++)
 800331c:	e7ef      	b.n	80032fe <DecToInt+0xa>
	else
	{
		Error_Handler();
		return 0xFFFFFFFF;
 800331e:	2501      	movs	r5, #1
		Error_Handler();
 8003320:	f000 fc96 	bl	8003c50 <Error_Handler>
		return 0xFFFFFFFF;
 8003324:	426d      	negs	r5, r5
	}
	return value;
}
 8003326:	0028      	movs	r0, r5
 8003328:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800332a <HexToInt>:

uint32_t HexToInt(uint8_t * string, uint8_t len)
{
 800332a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t value=0;
 800332c:	2200      	movs	r2, #0
 800332e:	0003      	movs	r3, r0
		case 'D':
		case 'd': tmp=13; break;
		case 'E':
		case 'e': tmp=14; break;
		case 'F':
		case 'f': tmp=15; break;
 8003330:	250f      	movs	r5, #15
		case 'e': tmp=14; break;
 8003332:	260e      	movs	r6, #14
		case 'd': tmp=13; break;
 8003334:	270d      	movs	r7, #13
 8003336:	3901      	subs	r1, #1
 8003338:	b2c9      	uxtb	r1, r1
	for(i=0;i<len;i++)
 800333a:	29ff      	cmp	r1, #255	; 0xff
 800333c:	d047      	beq.n	80033ce <HexToInt+0xa4>
		switch (string[i])
 800333e:	7818      	ldrb	r0, [r3, #0]
 8003340:	3830      	subs	r0, #48	; 0x30
 8003342:	2836      	cmp	r0, #54	; 0x36
 8003344:	d83f      	bhi.n	80033c6 <HexToInt+0x9c>
 8003346:	f7fc fee7 	bl	8000118 <__gnu_thumb1_case_uqi>
 800334a:	1c44      	.short	0x1c44
 800334c:	28262446 	.word	0x28262446
 8003350:	302e2c2a 	.word	0x302e2c2a
 8003354:	3e3e3e3e 	.word	0x3e3e3e3e
 8003358:	323e3e3e 	.word	0x323e3e3e
 800335c:	3a383634 	.word	0x3a383634
 8003360:	3e3e3e3c 	.word	0x3e3e3e3c
 8003364:	3e3e3e3e 	.word	0x3e3e3e3e
 8003368:	3e3e3e3e 	.word	0x3e3e3e3e
 800336c:	3e3e3e3e 	.word	0x3e3e3e3e
 8003370:	3e3e3e3e 	.word	0x3e3e3e3e
 8003374:	3e3e3e3e 	.word	0x3e3e3e3e
 8003378:	323e3e3e 	.word	0x323e3e3e
 800337c:	3a383634 	.word	0x3a383634
 8003380:	3c          	.byte	0x3c
 8003381:	00          	.byte	0x00
 8003382:	2001      	movs	r0, #1
	return 1<<(value*4);
 8003384:	008c      	lsls	r4, r1, #2
		default:
			Error_Handler();
			return 0xFFFFFFFF;
		}
		value+=tmp*pow16(len-i-1);
 8003386:	40a0      	lsls	r0, r4
 8003388:	3901      	subs	r1, #1
 800338a:	1812      	adds	r2, r2, r0
	for(i=0;i<len;i++)
 800338c:	b2c9      	uxtb	r1, r1
 800338e:	3301      	adds	r3, #1
 8003390:	e7d3      	b.n	800333a <HexToInt+0x10>
		case '3': tmp=3; break;
 8003392:	2003      	movs	r0, #3
 8003394:	e7f6      	b.n	8003384 <HexToInt+0x5a>
		case '4': tmp=4; break;
 8003396:	2004      	movs	r0, #4
 8003398:	e7f4      	b.n	8003384 <HexToInt+0x5a>
		case '5': tmp=5; break;
 800339a:	2005      	movs	r0, #5
 800339c:	e7f2      	b.n	8003384 <HexToInt+0x5a>
		case '6': tmp=6; break;
 800339e:	2006      	movs	r0, #6
 80033a0:	e7f0      	b.n	8003384 <HexToInt+0x5a>
		case '7': tmp=7; break;
 80033a2:	2007      	movs	r0, #7
 80033a4:	e7ee      	b.n	8003384 <HexToInt+0x5a>
		case '8': tmp=8; break;
 80033a6:	2008      	movs	r0, #8
 80033a8:	e7ec      	b.n	8003384 <HexToInt+0x5a>
		case '9': tmp=9; break;
 80033aa:	2009      	movs	r0, #9
 80033ac:	e7ea      	b.n	8003384 <HexToInt+0x5a>
		case 'a': tmp=10; break;
 80033ae:	200a      	movs	r0, #10
 80033b0:	e7e8      	b.n	8003384 <HexToInt+0x5a>
		case 'b': tmp=11; break;
 80033b2:	200b      	movs	r0, #11
 80033b4:	e7e6      	b.n	8003384 <HexToInt+0x5a>
		case 'c': tmp=12; break;
 80033b6:	200c      	movs	r0, #12
 80033b8:	e7e4      	b.n	8003384 <HexToInt+0x5a>
		case 'd': tmp=13; break;
 80033ba:	0038      	movs	r0, r7
 80033bc:	e7e2      	b.n	8003384 <HexToInt+0x5a>
		case 'e': tmp=14; break;
 80033be:	0030      	movs	r0, r6
 80033c0:	e7e0      	b.n	8003384 <HexToInt+0x5a>
		case 'f': tmp=15; break;
 80033c2:	0028      	movs	r0, r5
 80033c4:	e7de      	b.n	8003384 <HexToInt+0x5a>
			Error_Handler();
 80033c6:	f000 fc43 	bl	8003c50 <Error_Handler>
			return 0xFFFFFFFF;
 80033ca:	2201      	movs	r2, #1
 80033cc:	4252      	negs	r2, r2
	}
	return value;
}
 80033ce:	0010      	movs	r0, r2
 80033d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		case '0': tmp=0; break;
 80033d2:	2000      	movs	r0, #0
 80033d4:	e7d6      	b.n	8003384 <HexToInt+0x5a>
		case '2': tmp=2; break;
 80033d6:	2002      	movs	r0, #2
 80033d8:	e7d4      	b.n	8003384 <HexToInt+0x5a>
	...

080033dc <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int fd, char *ptr, int len) {
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 1000L);
 80033dc:	23fa      	movs	r3, #250	; 0xfa
int _write(int fd, char *ptr, int len) {
 80033de:	b510      	push	{r4, lr}
 80033e0:	0014      	movs	r4, r2
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 1000L);
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	b292      	uxth	r2, r2
 80033e6:	4802      	ldr	r0, [pc, #8]	; (80033f0 <_write+0x14>)
 80033e8:	f004 f8f2 	bl	80075d0 <HAL_UART_Transmit>
	return len;
}
 80033ec:	0020      	movs	r0, r4
 80033ee:	bd10      	pop	{r4, pc}
 80033f0:	200002f4 	.word	0x200002f4

080033f4 <debugLogTime>:
	return ch;
}

void debugLogTime(char *string) {
#ifdef DEBUG
	uint32_t time = RTC->TR;
 80033f4:	4b0d      	ldr	r3, [pc, #52]	; (800342c <debugLogTime+0x38>)
void debugLogTime(char *string) {
 80033f6:	b570      	push	{r4, r5, r6, lr}
	uint32_t time = RTC->TR;
 80033f8:	681c      	ldr	r4, [r3, #0]
void debugLogTime(char *string) {
 80033fa:	0005      	movs	r5, r0
	printf("%08lu", HAL_GetTick());
 80033fc:	f001 fe16 	bl	800502c <HAL_GetTick>
 8003400:	0001      	movs	r1, r0
 8003402:	480b      	ldr	r0, [pc, #44]	; (8003430 <debugLogTime+0x3c>)
 8003404:	f004 ff02 	bl	800820c <iprintf>
	printf(" %02x:%02x:%02x ", (uint16_t) (time >> 16) & 0xFF,
 8003408:	21ff      	movs	r1, #255	; 0xff
 800340a:	0023      	movs	r3, r4
			(uint16_t) (time >> 8) & 0xFF, (uint16_t) time & 0xFF);
 800340c:	0a22      	lsrs	r2, r4, #8
	printf(" %02x:%02x:%02x ", (uint16_t) (time >> 16) & 0xFF,
 800340e:	0c24      	lsrs	r4, r4, #16
 8003410:	400b      	ands	r3, r1
 8003412:	400a      	ands	r2, r1
 8003414:	4807      	ldr	r0, [pc, #28]	; (8003434 <debugLogTime+0x40>)
 8003416:	4021      	ands	r1, r4
 8003418:	f004 fef8 	bl	800820c <iprintf>
	printf(string);
 800341c:	0028      	movs	r0, r5
 800341e:	f004 fef5 	bl	800820c <iprintf>
	printf("\n");
 8003422:	200a      	movs	r0, #10
 8003424:	f004 ff0c 	bl	8008240 <putchar>
#endif
}
 8003428:	bd70      	pop	{r4, r5, r6, pc}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	40002800 	.word	0x40002800
 8003430:	0800ab40 	.word	0x0800ab40
 8003434:	0800ab46 	.word	0x0800ab46

08003438 <debugLog>:

void debugLog(char *string, ...) {
 8003438:	b40f      	push	{r0, r1, r2, r3}
 800343a:	b510      	push	{r4, lr}
#ifdef DEBUG
	printf("                  ");
 800343c:	4806      	ldr	r0, [pc, #24]	; (8003458 <debugLog+0x20>)
 800343e:	f004 fee5 	bl	800820c <iprintf>
	printf(string);
 8003442:	9802      	ldr	r0, [sp, #8]
 8003444:	f004 fee2 	bl	800820c <iprintf>
	printf("\n");
 8003448:	200a      	movs	r0, #10
 800344a:	f004 fef9 	bl	8008240 <putchar>
#endif
}
 800344e:	bc10      	pop	{r4}
 8003450:	bc08      	pop	{r3}
 8003452:	b004      	add	sp, #16
 8003454:	4718      	bx	r3
 8003456:	46c0      	nop			; (mov r8, r8)
 8003458:	0800ab57 	.word	0x0800ab57

0800345c <getVoltage>:
 * @brief Gets voltage level of MCU Vdd pin
 * Calculates MCU Vdd voltage by internal reference
 * @param None
 * @retval  Volage
 */
float getVoltage() {
 800345c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint16_t adc[2];
	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adc, 2);
 800345e:	4c11      	ldr	r4, [pc, #68]	; (80034a4 <getVoltage+0x48>)
 8003460:	ad01      	add	r5, sp, #4
 8003462:	0029      	movs	r1, r5
 8003464:	2202      	movs	r2, #2
 8003466:	0020      	movs	r0, r4
 8003468:	f001 ff28 	bl	80052bc <HAL_ADC_Start_DMA>
	HAL_Delay(5);
 800346c:	2005      	movs	r0, #5
 800346e:	f001 fde3 	bl	8005038 <HAL_Delay>
	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adc, 2);
 8003472:	2202      	movs	r2, #2
 8003474:	0029      	movs	r1, r5
 8003476:	0020      	movs	r0, r4
 8003478:	f001 ff20 	bl	80052bc <HAL_ADC_Start_DMA>
	HAL_Delay(2);
 800347c:	2002      	movs	r0, #2
 800347e:	f001 fddb 	bl	8005038 <HAL_Delay>
	return 3.0f * (float) VREF_CAL_VALUE / (float) adc[1];
 8003482:	4b09      	ldr	r3, [pc, #36]	; (80034a8 <getVoltage+0x4c>)
 8003484:	8818      	ldrh	r0, [r3, #0]
 8003486:	f7fd ffdd 	bl	8001444 <__aeabi_ui2f>
 800348a:	4908      	ldr	r1, [pc, #32]	; (80034ac <getVoltage+0x50>)
 800348c:	f7fd fcd8 	bl	8000e40 <__aeabi_fmul>
 8003490:	1c04      	adds	r4, r0, #0
 8003492:	8868      	ldrh	r0, [r5, #2]
 8003494:	f7fd ffd6 	bl	8001444 <__aeabi_ui2f>
 8003498:	1c01      	adds	r1, r0, #0
 800349a:	1c20      	adds	r0, r4, #0
 800349c:	f7fd fb06 	bl	8000aac <__aeabi_fdiv>
}
 80034a0:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 80034a2:	46c0      	nop			; (mov r8, r8)
 80034a4:	20000480 	.word	0x20000480
 80034a8:	1ff80078 	.word	0x1ff80078
 80034ac:	40400000 	.word	0x40400000

080034b0 <getTemperature>:
 * @brief Gets Temperature of Node
 * Can be calculated through NTC thermistor or TI IC
 * @param None
 * @retval  Temperature in Celsius
 */
float getTemperature() {
 80034b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint16_t adc;
	float Rt = 0;
	float tKelvin = 0;
	float tCelsius = 0;
#ifdef USE_NTC
	HAL_GPIO_WritePin(TempPower_GPIO_Port, TempPower_Pin, 1);
 80034b2:	26a0      	movs	r6, #160	; 0xa0
 80034b4:	05f6      	lsls	r6, r6, #23
 80034b6:	0030      	movs	r0, r6
 80034b8:	2201      	movs	r2, #1
 80034ba:	2102      	movs	r1, #2
 80034bc:	f002 fb3a 	bl	8005b34 <HAL_GPIO_WritePin>
	HAL_ADC_Start_DMA(&hadc, (uint32_t*) &adc, 1);
 80034c0:	466b      	mov	r3, sp
 80034c2:	4d29      	ldr	r5, [pc, #164]	; (8003568 <getTemperature+0xb8>)
 80034c4:	1d9c      	adds	r4, r3, #6
 80034c6:	0021      	movs	r1, r4
 80034c8:	2201      	movs	r2, #1
 80034ca:	0028      	movs	r0, r5
 80034cc:	f001 fef6 	bl	80052bc <HAL_ADC_Start_DMA>
	HAL_Delay(5);
 80034d0:	2005      	movs	r0, #5
 80034d2:	f001 fdb1 	bl	8005038 <HAL_Delay>
	HAL_ADC_Start_DMA(&hadc, (uint32_t*) &adc, 1);
 80034d6:	2201      	movs	r2, #1
 80034d8:	0021      	movs	r1, r4
 80034da:	0028      	movs	r0, r5
 80034dc:	f001 feee 	bl	80052bc <HAL_ADC_Start_DMA>
	HAL_Delay(2);
 80034e0:	2002      	movs	r0, #2
 80034e2:	f001 fda9 	bl	8005038 <HAL_Delay>
	Rt = R_BALANCE * (4096.0 / (float) adc - 1.0F);
 80034e6:	8820      	ldrh	r0, [r4, #0]
 80034e8:	f7fd ffac 	bl	8001444 <__aeabi_ui2f>
 80034ec:	f7ff fdfe 	bl	80030ec <__aeabi_f2d>
 80034f0:	0002      	movs	r2, r0
 80034f2:	000b      	movs	r3, r1
 80034f4:	2000      	movs	r0, #0
 80034f6:	491d      	ldr	r1, [pc, #116]	; (800356c <getTemperature+0xbc>)
 80034f8:	f7fe fb4a 	bl	8001b90 <__aeabi_ddiv>
 80034fc:	2200      	movs	r2, #0
 80034fe:	4b1c      	ldr	r3, [pc, #112]	; (8003570 <getTemperature+0xc0>)
 8003500:	f7ff f9b8 	bl	8002874 <__aeabi_dsub>
 8003504:	4b1b      	ldr	r3, [pc, #108]	; (8003574 <getTemperature+0xc4>)
 8003506:	2200      	movs	r2, #0
 8003508:	f7fe ff48 	bl	800239c <__aeabi_dmul>
 800350c:	f7ff fe36 	bl	800317c <__aeabi_d2f>
	tKelvin = (BETA * HOME_TEMP)
			/ (BETA + (HOME_TEMP * log(Rt / R_THERMISTOR_DEFAULT)));
 8003510:	4919      	ldr	r1, [pc, #100]	; (8003578 <getTemperature+0xc8>)
 8003512:	f7fd facb 	bl	8000aac <__aeabi_fdiv>
 8003516:	f7ff fde9 	bl	80030ec <__aeabi_f2d>
 800351a:	f007 f86f 	bl	800a5fc <log>

	tCelsius = tKelvin - 273.15;
	HAL_GPIO_WritePin(TempPower_GPIO_Port, TempPower_Pin, 0);
 800351e:	2200      	movs	r2, #0
			/ (BETA + (HOME_TEMP * log(Rt / R_THERMISTOR_DEFAULT)));
 8003520:	000d      	movs	r5, r1
 8003522:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(TempPower_GPIO_Port, TempPower_Pin, 0);
 8003524:	2102      	movs	r1, #2
 8003526:	0030      	movs	r0, r6
 8003528:	f002 fb04 	bl	8005b34 <HAL_GPIO_WritePin>
			/ (BETA + (HOME_TEMP * log(Rt / R_THERMISTOR_DEFAULT)));
 800352c:	22c0      	movs	r2, #192	; 0xc0
 800352e:	0029      	movs	r1, r5
 8003530:	0020      	movs	r0, r4
 8003532:	4b12      	ldr	r3, [pc, #72]	; (800357c <getTemperature+0xcc>)
 8003534:	05d2      	lsls	r2, r2, #23
 8003536:	f7fe ff31 	bl	800239c <__aeabi_dmul>
 800353a:	2200      	movs	r2, #0
 800353c:	4b10      	ldr	r3, [pc, #64]	; (8003580 <getTemperature+0xd0>)
 800353e:	f7fd ffbd 	bl	80014bc <__aeabi_dadd>
 8003542:	0002      	movs	r2, r0
 8003544:	2080      	movs	r0, #128	; 0x80
 8003546:	000b      	movs	r3, r1
 8003548:	0600      	lsls	r0, r0, #24
 800354a:	490e      	ldr	r1, [pc, #56]	; (8003584 <getTemperature+0xd4>)
 800354c:	f7fe fb20 	bl	8001b90 <__aeabi_ddiv>
	tKelvin = (BETA * HOME_TEMP)
 8003550:	f7ff fe14 	bl	800317c <__aeabi_d2f>
	tCelsius = tKelvin - 273.15;
 8003554:	f7ff fdca 	bl	80030ec <__aeabi_f2d>
 8003558:	4a0b      	ldr	r2, [pc, #44]	; (8003588 <getTemperature+0xd8>)
 800355a:	4b0c      	ldr	r3, [pc, #48]	; (800358c <getTemperature+0xdc>)
 800355c:	f7ff f98a 	bl	8002874 <__aeabi_dsub>
 8003560:	f7ff fe0c 	bl	800317c <__aeabi_d2f>
#endif
	return tCelsius;
}
 8003564:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8003566:	46c0      	nop			; (mov r8, r8)
 8003568:	20000480 	.word	0x20000480
 800356c:	40b00000 	.word	0x40b00000
 8003570:	3ff00000 	.word	0x3ff00000
 8003574:	40b25c00 	.word	0x40b25c00
 8003578:	4592e000 	.word	0x4592e000
 800357c:	4072a266 	.word	0x4072a266
 8003580:	40aedc00 	.word	0x40aedc00
 8003584:	4131f85c 	.word	0x4131f85c
 8003588:	66666666 	.word	0x66666666
 800358c:	40711266 	.word	0x40711266

08003590 <HAL_RTCEx_WakeUpTimerEventCallback>:

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc) {
 8003590:	b510      	push	{r4, lr}
	debugLogTime("RTC Interrupt");
 8003592:	4806      	ldr	r0, [pc, #24]	; (80035ac <HAL_RTCEx_WakeUpTimerEventCallback+0x1c>)
 8003594:	f7ff ff2e 	bl	80033f4 <debugLogTime>
	lpTimWdCnt = 0;
 8003598:	2200      	movs	r2, #0
 800359a:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <HAL_RTCEx_WakeUpTimerEventCallback+0x20>)
 800359c:	701a      	strb	r2, [r3, #0]
	flag.rtcAlarm = 1;
 800359e:	2301      	movs	r3, #1
 80035a0:	4a04      	ldr	r2, [pc, #16]	; (80035b4 <HAL_RTCEx_WakeUpTimerEventCallback+0x24>)
 80035a2:	7811      	ldrb	r1, [r2, #0]
 80035a4:	430b      	orrs	r3, r1
 80035a6:	7013      	strb	r3, [r2, #0]
}
 80035a8:	bd10      	pop	{r4, pc}
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	0800ab6a 	.word	0x0800ab6a
 80035b0:	2000021c 	.word	0x2000021c
 80035b4:	20000210 	.word	0x20000210

080035b8 <HAL_LPTIM_AutoReloadMatchCallback>:

void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim) {
 80035b8:	b510      	push	{r4, lr}
	lpTimWdCnt++;
 80035ba:	4a0a      	ldr	r2, [pc, #40]	; (80035e4 <HAL_LPTIM_AutoReloadMatchCallback+0x2c>)
 80035bc:	7813      	ldrb	r3, [r2, #0]
 80035be:	3301      	adds	r3, #1
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	7013      	strb	r3, [r2, #0]
	if (lpTimWdCnt > 4) {
 80035c4:	2b04      	cmp	r3, #4
 80035c6:	d908      	bls.n	80035da <HAL_LPTIM_AutoReloadMatchCallback+0x22>
		debugLogTime("LP WatchDog activated!");
 80035c8:	4807      	ldr	r0, [pc, #28]	; (80035e8 <HAL_LPTIM_AutoReloadMatchCallback+0x30>)
 80035ca:	f7ff ff13 	bl	80033f4 <debugLogTime>
		SCB->AIRCR |= SCB_AIRCR_SYSRESETREQ_Msk;
 80035ce:	2304      	movs	r3, #4
 80035d0:	4a06      	ldr	r2, [pc, #24]	; (80035ec <HAL_LPTIM_AutoReloadMatchCallback+0x34>)
 80035d2:	68d1      	ldr	r1, [r2, #12]
 80035d4:	430b      	orrs	r3, r1
 80035d6:	60d3      	str	r3, [r2, #12]
	} else
		debugLogTime("LP Interrupt");
}
 80035d8:	bd10      	pop	{r4, pc}
		debugLogTime("LP Interrupt");
 80035da:	4805      	ldr	r0, [pc, #20]	; (80035f0 <HAL_LPTIM_AutoReloadMatchCallback+0x38>)
 80035dc:	f7ff ff0a 	bl	80033f4 <debugLogTime>
}
 80035e0:	e7fa      	b.n	80035d8 <HAL_LPTIM_AutoReloadMatchCallback+0x20>
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	2000021c 	.word	0x2000021c
 80035e8:	0800ab78 	.word	0x0800ab78
 80035ec:	e000ed00 	.word	0xe000ed00
 80035f0:	0800ab8f 	.word	0x0800ab8f

080035f4 <initiateSettings>:
/**
 * @brief Initialises radio handler structure
 * @param None
 * @retval  None
 */
void initiateSettings(nodeSettings_t *settingsPtr) {
 80035f4:	b570      	push	{r4, r5, r6, lr}
	myRadio.sf = settingsPtr->sf;
 80035f6:	4d0c      	ldr	r5, [pc, #48]	; (8003628 <initiateSettings+0x34>)
 80035f8:	7b03      	ldrb	r3, [r0, #12]
void initiateSettings(nodeSettings_t *settingsPtr) {
 80035fa:	0004      	movs	r4, r0
	myRadio.sf = settingsPtr->sf;
 80035fc:	716b      	strb	r3, [r5, #5]
	myRadio.bw = settingsPtr->bw;
 80035fe:	7b43      	ldrb	r3, [r0, #13]
 8003600:	71ab      	strb	r3, [r5, #6]
	myRadio.cr = settingsPtr->cr;
 8003602:	7ac3      	ldrb	r3, [r0, #11]
 8003604:	71eb      	strb	r3, [r5, #7]
	myRadio.syncWord = settingsPtr->sw;
 8003606:	7b83      	ldrb	r3, [r0, #14]
 8003608:	73ab      	strb	r3, [r5, #14]
	myRadio.frequency = settingsPtr->realFrequency / 61.035f;
 800360a:	6800      	ldr	r0, [r0, #0]
 800360c:	f7fd ff1a 	bl	8001444 <__aeabi_ui2f>
 8003610:	4906      	ldr	r1, [pc, #24]	; (800362c <initiateSettings+0x38>)
 8003612:	f7fd fa4b 	bl	8000aac <__aeabi_fdiv>
 8003616:	f7fc ffc9 	bl	80005ac <__aeabi_f2uiz>
 800361a:	6028      	str	r0, [r5, #0]
	myRadio.power = settingsPtr->power;
 800361c:	7be3      	ldrb	r3, [r4, #15]
 800361e:	712b      	strb	r3, [r5, #4]
	myRadio.preamble = settingsPtr->preamble;
 8003620:	8923      	ldrh	r3, [r4, #8]
 8003622:	81ab      	strh	r3, [r5, #12]
}
 8003624:	bd70      	pop	{r4, r5, r6, pc}
 8003626:	46c0      	nop			; (mov r8, r8)
 8003628:	20000230 	.word	0x20000230
 800362c:	427423d7 	.word	0x427423d7

08003630 <defaultSettings>:
 * @retval None
 */
void defaultSettings(nodeSettings_t *settingsPtr) {
	settingsPtr->nodeNum = 0;
	settingsPtr->workInterval = 600;
	settingsPtr->voltageTreshold = 2.0f;
 8003630:	2380      	movs	r3, #128	; 0x80
 8003632:	05db      	lsls	r3, r3, #23
 8003634:	6143      	str	r3, [r0, #20]
	settingsPtr->bw = SX127X_LORA_BW_125KHZ;
	settingsPtr->cr = SX127X_CR_4_8;
	settingsPtr->sf = SX127X_LORA_SF_12;
	settingsPtr->sw = 0x1;
	settingsPtr->power = SX127X_POWER_20DBM;
	settingsPtr->realFrequency = DEF_FREQUENCY;
 8003636:	4b07      	ldr	r3, [pc, #28]	; (8003654 <defaultSettings+0x24>)
void defaultSettings(nodeSettings_t *settingsPtr) {
 8003638:	b510      	push	{r4, lr}
	settingsPtr->realFrequency = DEF_FREQUENCY;
 800363a:	6003      	str	r3, [r0, #0]
	settingsPtr->workInterval = 600;
 800363c:	2396      	movs	r3, #150	; 0x96
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	6043      	str	r3, [r0, #4]
	settingsPtr->preamble = 5;
 8003642:	4b05      	ldr	r3, [pc, #20]	; (8003658 <defaultSettings+0x28>)
 8003644:	6083      	str	r3, [r0, #8]
	settingsPtr->sf = SX127X_LORA_SF_12;
 8003646:	4b05      	ldr	r3, [pc, #20]	; (800365c <defaultSettings+0x2c>)
 8003648:	60c3      	str	r3, [r0, #12]
	settingsPtr->useLed = true;
 800364a:	2301      	movs	r3, #1
 800364c:	7403      	strb	r3, [r0, #16]
	initiateSettings(settingsPtr);
 800364e:	f7ff ffd1 	bl	80035f4 <initiateSettings>
}
 8003652:	bd10      	pop	{r4, pc}
 8003654:	33c8d600 	.word	0x33c8d600
 8003658:	04000005 	.word	0x04000005
 800365c:	1401070c 	.word	0x1401070c

08003660 <tryEeprom>:
 * @brief Tries to initialize node from data stored in EEPROM
 * if data exist and valid
 * @param None
 * @retval HAL status
 */
HAL_StatusTypeDef tryEeprom(nodeSettings_t *settingsPtr) {
 8003660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	nodeSettings_t *eepromSettings = (nodeSettings_t*) FLASH_EEPROM_BASE;
	if (eepromSettings->realFrequency > MIN_FREQUENCY
 8003662:	4c24      	ldr	r4, [pc, #144]	; (80036f4 <tryEeprom+0x94>)
			&& eepromSettings->realFrequency < MAX_FREQUENCY
 8003664:	4a24      	ldr	r2, [pc, #144]	; (80036f8 <tryEeprom+0x98>)
 8003666:	6823      	ldr	r3, [r4, #0]
HAL_StatusTypeDef tryEeprom(nodeSettings_t *settingsPtr) {
 8003668:	0006      	movs	r6, r0
			&& eepromSettings->realFrequency < MAX_FREQUENCY
 800366a:	189b      	adds	r3, r3, r2
	if (eepromSettings->realFrequency > MIN_FREQUENCY
 800366c:	4a23      	ldr	r2, [pc, #140]	; (80036fc <tryEeprom+0x9c>)
		memcpy((uint8_t*) settingsPtr, (uint8_t*) eepromSettings,
				sizeof(*settingsPtr));
		initiateSettings(settingsPtr);
		return HAL_OK;
	}
	return HAL_ERROR;
 800366e:	2501      	movs	r5, #1
	if (eepromSettings->realFrequency > MIN_FREQUENCY
 8003670:	4293      	cmp	r3, r2
 8003672:	d83b      	bhi.n	80036ec <tryEeprom+0x8c>
			&& eepromSettings->bw < 10 && eepromSettings->cr < 5
 8003674:	7b63      	ldrb	r3, [r4, #13]
 8003676:	2b09      	cmp	r3, #9
 8003678:	d838      	bhi.n	80036ec <tryEeprom+0x8c>
			&& eepromSettings->cr > 0 && eepromSettings->sf > 6
 800367a:	7ae3      	ldrb	r3, [r4, #11]
 800367c:	3b01      	subs	r3, #1
 800367e:	2b03      	cmp	r3, #3
 8003680:	d834      	bhi.n	80036ec <tryEeprom+0x8c>
 8003682:	7b23      	ldrb	r3, [r4, #12]
 8003684:	3b07      	subs	r3, #7
 8003686:	2b05      	cmp	r3, #5
 8003688:	d830      	bhi.n	80036ec <tryEeprom+0x8c>
			&& eepromSettings->sf < 13 && eepromSettings->power > 9
 800368a:	7be3      	ldrb	r3, [r4, #15]
 800368c:	3b0a      	subs	r3, #10
 800368e:	2b0a      	cmp	r3, #10
 8003690:	d82c      	bhi.n	80036ec <tryEeprom+0x8c>
			&& eepromSettings->power < 21 && eepromSettings->sw != 0x34
 8003692:	7ba3      	ldrb	r3, [r4, #14]
 8003694:	2b34      	cmp	r3, #52	; 0x34
 8003696:	d029      	beq.n	80036ec <tryEeprom+0x8c>
			&& eepromSettings->voltageTreshold >= 1.7f
 8003698:	6967      	ldr	r7, [r4, #20]
 800369a:	4919      	ldr	r1, [pc, #100]	; (8003700 <tryEeprom+0xa0>)
 800369c:	1c38      	adds	r0, r7, #0
 800369e:	f7fc ff33 	bl	8000508 <__aeabi_fcmpge>
 80036a2:	2800      	cmp	r0, #0
 80036a4:	d022      	beq.n	80036ec <tryEeprom+0x8c>
			&& eepromSettings->voltageTreshold <= 3.0f
 80036a6:	4917      	ldr	r1, [pc, #92]	; (8003704 <tryEeprom+0xa4>)
 80036a8:	1c38      	adds	r0, r7, #0
 80036aa:	f7fc ff19 	bl	80004e0 <__aeabi_fcmple>
 80036ae:	2800      	cmp	r0, #0
 80036b0:	d01c      	beq.n	80036ec <tryEeprom+0x8c>
			&& eepromSettings->workInterval >= MIN_WORK_INTERVAL
 80036b2:	6863      	ldr	r3, [r4, #4]
 80036b4:	4a14      	ldr	r2, [pc, #80]	; (8003708 <tryEeprom+0xa8>)
 80036b6:	3b14      	subs	r3, #20
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d817      	bhi.n	80036ec <tryEeprom+0x8c>
			&& eepromSettings->preamble > 1
 80036bc:	8923      	ldrh	r3, [r4, #8]
 80036be:	42ab      	cmp	r3, r5
 80036c0:	d914      	bls.n	80036ec <tryEeprom+0x8c>
			&& eepromSettings->voltageTreshold >= 1.8f
 80036c2:	4912      	ldr	r1, [pc, #72]	; (800370c <tryEeprom+0xac>)
 80036c4:	1c38      	adds	r0, r7, #0
 80036c6:	f7fc ff1f 	bl	8000508 <__aeabi_fcmpge>
 80036ca:	2800      	cmp	r0, #0
 80036cc:	d010      	beq.n	80036f0 <tryEeprom+0x90>
			&& eepromSettings->voltageTreshold <= 3.1f) {
 80036ce:	4910      	ldr	r1, [pc, #64]	; (8003710 <tryEeprom+0xb0>)
 80036d0:	1c38      	adds	r0, r7, #0
 80036d2:	f7fc ff05 	bl	80004e0 <__aeabi_fcmple>
 80036d6:	2800      	cmp	r0, #0
 80036d8:	d00a      	beq.n	80036f0 <tryEeprom+0x90>
		memcpy((uint8_t*) settingsPtr, (uint8_t*) eepromSettings,
 80036da:	221c      	movs	r2, #28
 80036dc:	0021      	movs	r1, r4
 80036de:	0030      	movs	r0, r6
 80036e0:	f004 f908 	bl	80078f4 <memcpy>
		initiateSettings(settingsPtr);
 80036e4:	0030      	movs	r0, r6
 80036e6:	f7ff ff85 	bl	80035f4 <initiateSettings>
		return HAL_OK;
 80036ea:	2500      	movs	r5, #0
}
 80036ec:	0028      	movs	r0, r5
 80036ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return HAL_ERROR;
 80036f0:	2501      	movs	r5, #1
 80036f2:	e7fb      	b.n	80036ec <tryEeprom+0x8c>
 80036f4:	08080000 	.word	0x08080000
 80036f8:	f7c6497f 	.word	0xf7c6497f
 80036fc:	3351d13e 	.word	0x3351d13e
 8003700:	3fd9999a 	.word	0x3fd9999a
 8003704:	40400000 	.word	0x40400000
 8003708:	0000a8ac 	.word	0x0000a8ac
 800370c:	3fe66666 	.word	0x3fe66666
 8003710:	40466666 	.word	0x40466666

08003714 <saveSettings>:
 * @brief Saves settings from RAM to EEPROM
 * Saves settings by copying var settings to EEPROM
 * @param None
 * @retval None
 */
void saveSettings(nodeSettings_t *settingsPtr) {
 8003714:	b570      	push	{r4, r5, r6, lr}
 8003716:	0005      	movs	r5, r0
	uint8_t i;
	uint32_t *ptr = (uint32_t*) settingsPtr;
	HAL_FLASHEx_DATAEEPROM_Unlock();
 8003718:	2400      	movs	r4, #0
 800371a:	f002 f8ff 	bl	800591c <HAL_FLASHEx_DATAEEPROM_Unlock>
	for (i = 0; i < (sizeof(*settingsPtr) + 3) / 4; i++)
		HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_WORD,
 800371e:	4b06      	ldr	r3, [pc, #24]	; (8003738 <saveSettings+0x24>)
 8003720:	592a      	ldr	r2, [r5, r4]
 8003722:	18e1      	adds	r1, r4, r3
 8003724:	2002      	movs	r0, #2
 8003726:	3404      	adds	r4, #4
 8003728:	f002 f91a 	bl	8005960 <HAL_FLASHEx_DATAEEPROM_Program>
	for (i = 0; i < (sizeof(*settingsPtr) + 3) / 4; i++)
 800372c:	2c1c      	cmp	r4, #28
 800372e:	d1f6      	bne.n	800371e <saveSettings+0xa>
		FLASH_EEPROM_BASE + i * 4, *ptr++);
	HAL_FLASHEx_DATAEEPROM_Lock();
 8003730:	f002 f90c 	bl	800594c <HAL_FLASHEx_DATAEEPROM_Lock>
}
 8003734:	bd70      	pop	{r4, r5, r6, pc}
 8003736:	46c0      	nop			; (mov r8, r8)
 8003738:	08080000 	.word	0x08080000

0800373c <sleep>:
 * Switches MCU to Stop mode
 * @param None
 * @retval None
 */
void sleep(uint32_t delay) {
	HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin | ORANGE_Pin, 0);
 800373c:	21c0      	movs	r1, #192	; 0xc0
void sleep(uint32_t delay) {
 800373e:	b510      	push	{r4, lr}
 8003740:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin | ORANGE_Pin, 0);
 8003742:	2200      	movs	r2, #0
 8003744:	0189      	lsls	r1, r1, #6
 8003746:	480b      	ldr	r0, [pc, #44]	; (8003774 <sleep+0x38>)
 8003748:	f002 f9f4 	bl	8005b34 <HAL_GPIO_WritePin>
	SX127X_sleep(&myRadio);
 800374c:	480a      	ldr	r0, [pc, #40]	; (8003778 <sleep+0x3c>)
 800374e:	f001 f8d3 	bl	80048f8 <SX127X_sleep>

	HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, delay, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 8003752:	0021      	movs	r1, r4
 8003754:	2204      	movs	r2, #4
 8003756:	4809      	ldr	r0, [pc, #36]	; (800377c <sleep+0x40>)
 8003758:	f003 f894 	bl	8006884 <HAL_RTCEx_SetWakeUpTimer_IT>
	HAL_DBGMCU_DisableDBGStopMode();
 800375c:	f001 fc7e 	bl	800505c <HAL_DBGMCU_DisableDBGStopMode>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8003760:	2304      	movs	r3, #4
 8003762:	4a07      	ldr	r2, [pc, #28]	; (8003780 <sleep+0x44>)
 8003764:	6811      	ldr	r1, [r2, #0]
 8003766:	430b      	orrs	r3, r1
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8003768:	2101      	movs	r1, #1
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800376a:	6013      	str	r3, [r2, #0]
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800376c:	0008      	movs	r0, r1
 800376e:	f002 fb79 	bl	8005e64 <HAL_PWR_EnterSTOPMode>

}
 8003772:	bd10      	pop	{r4, pc}
 8003774:	50000400 	.word	0x50000400
 8003778:	20000230 	.word	0x20000230
 800377c:	200003a8 	.word	0x200003a8
 8003780:	40007000 	.word	0x40007000

08003784 <sendStatus>:
/**
 * @Sends current status of Node to Base station
 * @param None
 * @retval None
 */
void sendStatus(nodeStatus_t *status, nodeSettings_t *settingsPtr) {
 8003784:	b570      	push	{r4, r5, r6, lr}
	uplinkMessage_t *txMes = (uplinkMessage_t*) myRadio.txBuf;
	txMes->adr = settingsPtr->nodeNum;
	txMes->uplink = 1;
 8003786:	4d26      	ldr	r5, [pc, #152]	; (8003820 <sendStatus+0x9c>)
 8003788:	2301      	movs	r3, #1
	txMes->disarm = status->disarmed;
 800378a:	7802      	ldrb	r2, [r0, #0]
void sendStatus(nodeStatus_t *status, nodeSettings_t *settingsPtr) {
 800378c:	0004      	movs	r4, r0
	txMes->uplink = 1;
 800378e:	0028      	movs	r0, r5
 8003790:	7a89      	ldrb	r1, [r1, #10]
 8003792:	303d      	adds	r0, #61	; 0x3d
 8003794:	00c9      	lsls	r1, r1, #3
 8003796:	4319      	orrs	r1, r3
	txMes->disarm = status->disarmed;
 8003798:	401a      	ands	r2, r3
	txMes->uplink = 1;
 800379a:	7001      	strb	r1, [r0, #0]
	txMes->disarm = status->disarmed;
 800379c:	0011      	movs	r1, r2
 800379e:	7842      	ldrb	r2, [r0, #1]
 80037a0:	439a      	bics	r2, r3
 80037a2:	430a      	orrs	r2, r1
 80037a4:	7042      	strb	r2, [r0, #1]
	txMes->message = MSG_UP_ACKNOWLEDGE;
	txMes->opened = status->opened || status->unconfirmedOpening;
 80037a6:	7861      	ldrb	r1, [r4, #1]
 80037a8:	001a      	movs	r2, r3
 80037aa:	2900      	cmp	r1, #0
 80037ac:	d100      	bne.n	80037b0 <sendStatus+0x2c>
 80037ae:	79e2      	ldrb	r2, [r4, #7]
 80037b0:	0029      	movs	r1, r5
 80037b2:	2006      	movs	r0, #6
 80037b4:	7923      	ldrb	r3, [r4, #4]
 80037b6:	313e      	adds	r1, #62	; 0x3e
 80037b8:	0052      	lsls	r2, r2, #1
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4313      	orrs	r3, r2
 80037be:	780a      	ldrb	r2, [r1, #0]
 80037c0:	4003      	ands	r3, r0
 80037c2:	4382      	bics	r2, r0
 80037c4:	4313      	orrs	r3, r2
 80037c6:	700b      	strb	r3, [r1, #0]
	txMes->powered = status->powered;
	txMes->codedTemperature = getTemperature() * 2.0F + 80;
 80037c8:	f7ff fe72 	bl	80034b0 <getTemperature>
 80037cc:	1c01      	adds	r1, r0, #0
 80037ce:	f7fc ffd1 	bl	8000774 <__aeabi_fadd>
 80037d2:	4914      	ldr	r1, [pc, #80]	; (8003824 <sendStatus+0xa0>)
 80037d4:	f7fc ffce 	bl	8000774 <__aeabi_fadd>
 80037d8:	f7fc fee8 	bl	80005ac <__aeabi_f2uiz>
 80037dc:	002b      	movs	r3, r5
 80037de:	333f      	adds	r3, #63	; 0x3f
 80037e0:	7018      	strb	r0, [r3, #0]
	txMes->codedVoltage = ((int) (getVoltage() * 10)) - 19;
 80037e2:	f7ff fe3b 	bl	800345c <getVoltage>
 80037e6:	4910      	ldr	r1, [pc, #64]	; (8003828 <sendStatus+0xa4>)
 80037e8:	f7fd fb2a 	bl	8000e40 <__aeabi_fmul>
 80037ec:	f7fd fe0a 	bl	8001404 <__aeabi_f2iz>
 80037f0:	002a      	movs	r2, r5
 80037f2:	2107      	movs	r1, #7
 80037f4:	323d      	adds	r2, #61	; 0x3d
 80037f6:	3813      	subs	r0, #19
 80037f8:	00c3      	lsls	r3, r0, #3
 80037fa:	7850      	ldrb	r0, [r2, #1]
 80037fc:	4008      	ands	r0, r1
 80037fe:	4318      	orrs	r0, r3
 8003800:	7050      	strb	r0, [r2, #1]
	status->openedToConfirm = status->opened || status->unconfirmedOpening;
 8003802:	2201      	movs	r2, #1
 8003804:	7861      	ldrb	r1, [r4, #1]
 8003806:	0013      	movs	r3, r2
 8003808:	2900      	cmp	r1, #0
 800380a:	d100      	bne.n	800380e <sendStatus+0x8a>
 800380c:	79e3      	ldrb	r3, [r4, #7]
 800380e:	4013      	ands	r3, r2
 8003810:	70e3      	strb	r3, [r4, #3]
	status->poweredToConfirm = status->powered;
 8003812:	7923      	ldrb	r3, [r4, #4]
	SX127X_transmitAsync(&myRadio, sizeof(uplinkMessage_t));
 8003814:	0028      	movs	r0, r5
 8003816:	2103      	movs	r1, #3
	status->poweredToConfirm = status->powered;
 8003818:	71a3      	strb	r3, [r4, #6]
	SX127X_transmitAsync(&myRadio, sizeof(uplinkMessage_t));
 800381a:	f001 f9cd 	bl	8004bb8 <SX127X_transmitAsync>

}
 800381e:	bd70      	pop	{r4, r5, r6, pc}
 8003820:	20000230 	.word	0x20000230
 8003824:	42a00000 	.word	0x42a00000
 8003828:	41200000 	.word	0x41200000

0800382c <deinitGpio>:
/**
 * @brief Turns of user pins to decrease power consumption
 * @param None
 * @retval None
 */
void deinitGpio() {
 800382c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800382e:	2208      	movs	r2, #8
 8003830:	2100      	movs	r1, #0
 8003832:	a804      	add	r0, sp, #16
 8003834:	f004 f867 	bl	8007906 <memset>

	GPIO_InitStruct.Pin = USER1_Pin | USER2_Pin;
 8003838:	23c0      	movs	r3, #192	; 0xc0
 800383a:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800383c:	3bbd      	subs	r3, #189	; 0xbd
 800383e:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003840:	2300      	movs	r3, #0
	HAL_GPIO_Init(USER1_GPIO_Port, &GPIO_InitStruct);
 8003842:	4803      	ldr	r0, [pc, #12]	; (8003850 <deinitGpio+0x24>)
 8003844:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003846:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(USER1_GPIO_Port, &GPIO_InitStruct);
 8003848:	f002 f8b4 	bl	80059b4 <HAL_GPIO_Init>
}
 800384c:	b007      	add	sp, #28
 800384e:	bd00      	pop	{pc}
 8003850:	50000400 	.word	0x50000400

08003854 <RadioInit>:
 * @brief Configures Radio module, tries to load custom settings from EEPROM
 * if there is no valid data in EEPROM than loads default settings
 * @param None
 * @retval None
 */
void RadioInit(nodeSettings_t *settingsPtr) {
 8003854:	b530      	push	{r4, r5, lr}
 8003856:	0005      	movs	r5, r0
	SX127X_dio_t nss;
	SX127X_dio_t reset;

	SX127X_defaultConfig(&myRadio);
 8003858:	4c0e      	ldr	r4, [pc, #56]	; (8003894 <RadioInit+0x40>)
void RadioInit(nodeSettings_t *settingsPtr) {
 800385a:	b087      	sub	sp, #28
	SX127X_defaultConfig(&myRadio);
 800385c:	0020      	movs	r0, r4
 800385e:	f001 f811 	bl	8004884 <SX127X_defaultConfig>
	defaultSettings(settingsPtr);
 8003862:	0028      	movs	r0, r5
 8003864:	f7ff fee4 	bl	8003630 <defaultSettings>
	tryEeprom(settingsPtr);
 8003868:	0028      	movs	r0, r5
 800386a:	f7ff fef9 	bl	8003660 <tryEeprom>
	nss.pin = NSS_Pin;
	nss.port = NSS_GPIO_Port;
 800386e:	22a0      	movs	r2, #160	; 0xa0
	reset.pin = RESET_Pin;
	reset.port = RESET_GPIO_Port;
	SX127X_PortConfig(&myRadio, reset, nss, &hspi1);
 8003870:	4b09      	ldr	r3, [pc, #36]	; (8003898 <RadioInit+0x44>)
	nss.port = NSS_GPIO_Port;
 8003872:	05d2      	lsls	r2, r2, #23
	SX127X_PortConfig(&myRadio, reset, nss, &hspi1);
 8003874:	2108      	movs	r1, #8
 8003876:	9200      	str	r2, [sp, #0]
 8003878:	0020      	movs	r0, r4
 800387a:	9301      	str	r3, [sp, #4]
 800387c:	2310      	movs	r3, #16
 800387e:	f001 f815 	bl	80048ac <SX127X_PortConfig>
	SX127X_init(&myRadio);
 8003882:	0020      	movs	r0, r4
 8003884:	f001 fa04 	bl	8004c90 <SX127X_init>
	SX127X_config(&myRadio);
 8003888:	0020      	movs	r0, r4
 800388a:	f001 f847 	bl	800491c <SX127X_config>
}
 800388e:	b007      	add	sp, #28
 8003890:	bd30      	pop	{r4, r5, pc}
 8003892:	46c0      	nop			; (mov r8, r8)
 8003894:	20000230 	.word	0x20000230
 8003898:	200003e0 	.word	0x200003e0

0800389c <ReceivingTest>:
 * Red Led means module hears LoRa signal
 * Green Led means message received (with valid CRC)
 * @param None
 * @retval None
 */
void ReceivingTest() {
 800389c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint32_t recTime = 0x80000000;
	uint32_t recTime1 = 0x80000000;
	uint32_t recTime2 = 0x80000000;
 800389e:	2680      	movs	r6, #128	; 0x80
	bool repeaterMode = false;
 80038a0:	2700      	movs	r7, #0

		SX127X_Routine(&myRadio);
		if (myRadio.readBytes > 0) {
			if (myRadio.badCrc == 0) {
				if (myRadio.rxBuf[0] == 255 && myRadio.rxBuf[1] == 255) {
					repeaterMode = true;
 80038a2:	2401      	movs	r4, #1
	uint32_t recTime2 = 0x80000000;
 80038a4:	0636      	lsls	r6, r6, #24
	debugLogTime("Receiving test activated");
 80038a6:	483c      	ldr	r0, [pc, #240]	; (8003998 <ReceivingTest+0xfc>)
 80038a8:	f7ff fda4 	bl	80033f4 <debugLogTime>
	uint32_t recTime1 = 0x80000000;
 80038ac:	9601      	str	r6, [sp, #4]
	uint32_t recTime = 0x80000000;
 80038ae:	9600      	str	r6, [sp, #0]
		SX127X_Routine(&myRadio);
 80038b0:	4d3a      	ldr	r5, [pc, #232]	; (800399c <ReceivingTest+0x100>)
 80038b2:	0028      	movs	r0, r5
 80038b4:	f001 f9aa 	bl	8004c0c <SX127X_Routine>
		if (myRadio.readBytes > 0) {
 80038b8:	002b      	movs	r3, r5
 80038ba:	335d      	adds	r3, #93	; 0x5d
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d01a      	beq.n	80038f8 <ReceivingTest+0x5c>
			if (myRadio.badCrc == 0) {
 80038c2:	002b      	movs	r3, r5
 80038c4:	3360      	adds	r3, #96	; 0x60
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d111      	bne.n	80038f0 <ReceivingTest+0x54>
				if (myRadio.rxBuf[0] == 255 && myRadio.rxBuf[1] == 255) {
 80038cc:	4a34      	ldr	r2, [pc, #208]	; (80039a0 <ReceivingTest+0x104>)
 80038ce:	69eb      	ldr	r3, [r5, #28]
 80038d0:	4013      	ands	r3, r2
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d13d      	bne.n	8003952 <ReceivingTest+0xb6>
					if (myRadio.rxBuf[2] == 1)
 80038d6:	7feb      	ldrb	r3, [r5, #31]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d102      	bne.n	80038e2 <ReceivingTest+0x46>
						recTime1 = HAL_GetTick();
 80038dc:	f001 fba6 	bl	800502c <HAL_GetTick>
 80038e0:	9001      	str	r0, [sp, #4]
					if (myRadio.rxBuf[2] == 2)
 80038e2:	7feb      	ldrb	r3, [r5, #31]
					repeaterMode = true;
 80038e4:	0027      	movs	r7, r4
					if (myRadio.rxBuf[2] == 2)
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d102      	bne.n	80038f0 <ReceivingTest+0x54>
						recTime2 = HAL_GetTick();
 80038ea:	f001 fb9f 	bl	800502c <HAL_GetTick>
 80038ee:	0006      	movs	r6, r0
					recTime = HAL_GetTick();
				}

			}

			myRadio.readBytes = 0;
 80038f0:	002b      	movs	r3, r5
 80038f2:	2200      	movs	r2, #0
 80038f4:	335d      	adds	r3, #93	; 0x5d
 80038f6:	701a      	strb	r2, [r3, #0]
		}
		if (repeaterMode) {
 80038f8:	7f2d      	ldrb	r5, [r5, #28]
 80038fa:	2f00      	cmp	r7, #0
 80038fc:	d035      	beq.n	800396a <ReceivingTest+0xce>
			if (myRadio.signalDetected) {
 80038fe:	2d00      	cmp	r5, #0
 8003900:	d02b      	beq.n	800395a <ReceivingTest+0xbe>
				HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 1);
 8003902:	2180      	movs	r1, #128	; 0x80
 8003904:	0022      	movs	r2, r4
 8003906:	4827      	ldr	r0, [pc, #156]	; (80039a4 <ReceivingTest+0x108>)
 8003908:	0149      	lsls	r1, r1, #5
 800390a:	f002 f913 	bl	8005b34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(BLUE_GPIO_Port, ORANGE_Pin, 1);
 800390e:	0022      	movs	r2, r4
			} else {
				HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 0);
				HAL_GPIO_WritePin(BLUE_GPIO_Port, ORANGE_Pin, 0);
 8003910:	2180      	movs	r1, #128	; 0x80
 8003912:	4824      	ldr	r0, [pc, #144]	; (80039a4 <ReceivingTest+0x108>)
 8003914:	0189      	lsls	r1, r1, #6
 8003916:	f002 f90d 	bl	8005b34 <HAL_GPIO_WritePin>
			}

			if (HAL_GetTick() - recTime1 < 300)
 800391a:	2596      	movs	r5, #150	; 0x96
 800391c:	f001 fb86 	bl	800502c <HAL_GetTick>
 8003920:	9b01      	ldr	r3, [sp, #4]
				HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 1);
 8003922:	0022      	movs	r2, r4
			if (HAL_GetTick() - recTime1 < 300)
 8003924:	1ac0      	subs	r0, r0, r3
 8003926:	006d      	lsls	r5, r5, #1
 8003928:	42a8      	cmp	r0, r5
 800392a:	d300      	bcc.n	800392e <ReceivingTest+0x92>
			else
				HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 0);
 800392c:	2200      	movs	r2, #0
 800392e:	2180      	movs	r1, #128	; 0x80
 8003930:	481c      	ldr	r0, [pc, #112]	; (80039a4 <ReceivingTest+0x108>)
 8003932:	0189      	lsls	r1, r1, #6
 8003934:	f002 f8fe 	bl	8005b34 <HAL_GPIO_WritePin>
			if (HAL_GetTick() - recTime2 < 300)
 8003938:	f001 fb78 	bl	800502c <HAL_GetTick>
				HAL_GPIO_WritePin(ORANGE_GPIO_Port, BLUE_Pin, 1);
 800393c:	0022      	movs	r2, r4
			if (HAL_GetTick() - recTime2 < 300)
 800393e:	1b80      	subs	r0, r0, r6
 8003940:	42a8      	cmp	r0, r5
 8003942:	d300      	bcc.n	8003946 <ReceivingTest+0xaa>
			else
				HAL_GPIO_WritePin(ORANGE_GPIO_Port, BLUE_Pin, 0);
 8003944:	2200      	movs	r2, #0
 8003946:	2180      	movs	r1, #128	; 0x80
 8003948:	0149      	lsls	r1, r1, #5
			else
				HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 0);
			if (HAL_GetTick() - recTime < 300)
				HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 1);
			else
				HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 0);
 800394a:	4816      	ldr	r0, [pc, #88]	; (80039a4 <ReceivingTest+0x108>)
 800394c:	f002 f8f2 	bl	8005b34 <HAL_GPIO_WritePin>
 8003950:	e7ae      	b.n	80038b0 <ReceivingTest+0x14>
					recTime = HAL_GetTick();
 8003952:	f001 fb6b 	bl	800502c <HAL_GetTick>
 8003956:	9000      	str	r0, [sp, #0]
 8003958:	e7ca      	b.n	80038f0 <ReceivingTest+0x54>
				HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 0);
 800395a:	2180      	movs	r1, #128	; 0x80
 800395c:	002a      	movs	r2, r5
 800395e:	4811      	ldr	r0, [pc, #68]	; (80039a4 <ReceivingTest+0x108>)
 8003960:	0149      	lsls	r1, r1, #5
 8003962:	f002 f8e7 	bl	8005b34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(BLUE_GPIO_Port, ORANGE_Pin, 0);
 8003966:	002a      	movs	r2, r5
 8003968:	e7d2      	b.n	8003910 <ReceivingTest+0x74>
				HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 1);
 800396a:	0022      	movs	r2, r4
			if (myRadio.signalDetected)
 800396c:	2d00      	cmp	r5, #0
 800396e:	d100      	bne.n	8003972 <ReceivingTest+0xd6>
				HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 0);
 8003970:	003a      	movs	r2, r7
 8003972:	2180      	movs	r1, #128	; 0x80
 8003974:	480b      	ldr	r0, [pc, #44]	; (80039a4 <ReceivingTest+0x108>)
 8003976:	0149      	lsls	r1, r1, #5
 8003978:	f002 f8dc 	bl	8005b34 <HAL_GPIO_WritePin>
			if (HAL_GetTick() - recTime < 300)
 800397c:	f001 fb56 	bl	800502c <HAL_GetTick>
 8003980:	9b00      	ldr	r3, [sp, #0]
				HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 1);
 8003982:	0022      	movs	r2, r4
			if (HAL_GetTick() - recTime < 300)
 8003984:	1ac0      	subs	r0, r0, r3
 8003986:	2396      	movs	r3, #150	; 0x96
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	4298      	cmp	r0, r3
 800398c:	d300      	bcc.n	8003990 <ReceivingTest+0xf4>
				HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 0);
 800398e:	2200      	movs	r2, #0
 8003990:	2180      	movs	r1, #128	; 0x80
 8003992:	0189      	lsls	r1, r1, #6
 8003994:	e7d9      	b.n	800394a <ReceivingTest+0xae>
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	0800ab9c 	.word	0x0800ab9c
 800399c:	20000230 	.word	0x20000230
 80039a0:	00ffff00 	.word	0x00ffff00
 80039a4:	50000400 	.word	0x50000400

080039a8 <PingTest>:
 * Green light means valid response from Base station
 * Red light means transmission in progress
 * @param None
 * @retval None
 */
void PingTest() {
 80039a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	debugLogTime("Ping test activated");
 80039aa:	481f      	ldr	r0, [pc, #124]	; (8003a28 <PingTest+0x80>)
			if (myRadio.badCrc == 0)
				recTime = HAL_GetTick();
			myRadio.readBytes = 0;
		}

		if (HAL_GetTick() - lastTrans > 2000) {
 80039ac:	25fa      	movs	r5, #250	; 0xfa
	debugLogTime("Ping test activated");
 80039ae:	f7ff fd21 	bl	80033f4 <debugLogTime>
		if (HAL_GetTick() - lastTrans > 2000) {
 80039b2:	00ed      	lsls	r5, r5, #3
		SX127X_Routine(&myRadio);
 80039b4:	4c1d      	ldr	r4, [pc, #116]	; (8003a2c <PingTest+0x84>)
 80039b6:	0020      	movs	r0, r4
 80039b8:	f001 f928 	bl	8004c0c <SX127X_Routine>
		if (myRadio.readBytes > 0) {
 80039bc:	0023      	movs	r3, r4
 80039be:	335d      	adds	r3, #93	; 0x5d
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	4e1b      	ldr	r6, [pc, #108]	; (8003a30 <PingTest+0x88>)
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00b      	beq.n	80039e0 <PingTest+0x38>
			if (myRadio.badCrc == 0)
 80039c8:	0023      	movs	r3, r4
 80039ca:	3360      	adds	r3, #96	; 0x60
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d102      	bne.n	80039d8 <PingTest+0x30>
				recTime = HAL_GetTick();
 80039d2:	f001 fb2b 	bl	800502c <HAL_GetTick>
 80039d6:	6030      	str	r0, [r6, #0]
			myRadio.readBytes = 0;
 80039d8:	0023      	movs	r3, r4
 80039da:	2200      	movs	r2, #0
 80039dc:	335d      	adds	r3, #93	; 0x5d
 80039de:	701a      	strb	r2, [r3, #0]
		if (HAL_GetTick() - lastTrans > 2000) {
 80039e0:	f001 fb24 	bl	800502c <HAL_GetTick>
 80039e4:	4f13      	ldr	r7, [pc, #76]	; (8003a34 <PingTest+0x8c>)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	1ac0      	subs	r0, r0, r3
 80039ea:	42a8      	cmp	r0, r5
 80039ec:	d902      	bls.n	80039f4 <PingTest+0x4c>
			lastTrans = HAL_GetTick();
 80039ee:	f001 fb1d 	bl	800502c <HAL_GetTick>
 80039f2:	6038      	str	r0, [r7, #0]
		}
		if (HAL_GetTick() - recTime < 300)
 80039f4:	f001 fb1a 	bl	800502c <HAL_GetTick>
 80039f8:	6833      	ldr	r3, [r6, #0]
			HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 1);
 80039fa:	2201      	movs	r2, #1
		if (HAL_GetTick() - recTime < 300)
 80039fc:	1ac0      	subs	r0, r0, r3
 80039fe:	2396      	movs	r3, #150	; 0x96
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	4298      	cmp	r0, r3
 8003a04:	d300      	bcc.n	8003a08 <PingTest+0x60>
		else
			HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 0);
 8003a06:	2200      	movs	r2, #0
 8003a08:	2180      	movs	r1, #128	; 0x80
 8003a0a:	480b      	ldr	r0, [pc, #44]	; (8003a38 <PingTest+0x90>)
 8003a0c:	0189      	lsls	r1, r1, #6
 8003a0e:	f002 f891 	bl	8005b34 <HAL_GPIO_WritePin>

		if (myRadio.status == TX)
 8003a12:	7c23      	ldrb	r3, [r4, #16]
			HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 1);
 8003a14:	2201      	movs	r2, #1
		if (myRadio.status == TX)
 8003a16:	2b03      	cmp	r3, #3
 8003a18:	d000      	beq.n	8003a1c <PingTest+0x74>
		else
			HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 0);
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	2180      	movs	r1, #128	; 0x80
 8003a1e:	4806      	ldr	r0, [pc, #24]	; (8003a38 <PingTest+0x90>)
 8003a20:	0149      	lsls	r1, r1, #5
 8003a22:	f002 f887 	bl	8005b34 <HAL_GPIO_WritePin>
 8003a26:	e7c5      	b.n	80039b4 <PingTest+0xc>
 8003a28:	0800abb5 	.word	0x0800abb5
 8003a2c:	20000230 	.word	0x20000230
 8003a30:	20000220 	.word	0x20000220
 8003a34:	20000218 	.word	0x20000218
 8003a38:	50000400 	.word	0x50000400

08003a3c <ledRoutine>:
	}
}

void ledRoutine(SX127X_t *module, nodeSettings_t *settingsPtr) {
 8003a3c:	b570      	push	{r4, r5, r6, lr}
	static uint32_t lastBlink = 0;
	if (module->signalDetected && settingsPtr->useLed)
 8003a3e:	7f03      	ldrb	r3, [r0, #28]
void ledRoutine(SX127X_t *module, nodeSettings_t *settingsPtr) {
 8003a40:	0005      	movs	r5, r0
 8003a42:	000c      	movs	r4, r1
	if (module->signalDetected && settingsPtr->useLed)
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <ledRoutine+0x14>
 8003a48:	7c0b      	ldrb	r3, [r1, #16]
		HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 1);
 8003a4a:	2201      	movs	r2, #1
	if (module->signalDetected && settingsPtr->useLed)
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d100      	bne.n	8003a52 <ledRoutine+0x16>
	else
		HAL_GPIO_WritePin(ORANGE_GPIO_Port, ORANGE_Pin, 0);
 8003a50:	2200      	movs	r2, #0
 8003a52:	2180      	movs	r1, #128	; 0x80
 8003a54:	4815      	ldr	r0, [pc, #84]	; (8003aac <ledRoutine+0x70>)
 8003a56:	0189      	lsls	r1, r1, #6
 8003a58:	f002 f86c 	bl	8005b34 <HAL_GPIO_WritePin>

	if (module->status == TX && settingsPtr->useLed)
 8003a5c:	7c2b      	ldrb	r3, [r5, #16]
 8003a5e:	2b03      	cmp	r3, #3
 8003a60:	d103      	bne.n	8003a6a <ledRoutine+0x2e>
 8003a62:	7c23      	ldrb	r3, [r4, #16]
		HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 1);
 8003a64:	2201      	movs	r2, #1
	if (module->status == TX && settingsPtr->useLed)
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d100      	bne.n	8003a6c <ledRoutine+0x30>
	else
		HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, 0);
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	2180      	movs	r1, #128	; 0x80
 8003a6e:	480f      	ldr	r0, [pc, #60]	; (8003aac <ledRoutine+0x70>)
 8003a70:	0149      	lsls	r1, r1, #5
 8003a72:	f002 f85f 	bl	8005b34 <HAL_GPIO_WritePin>

	if (HAL_GetTick() - lastBlink > 5000) {
 8003a76:	f001 fad9 	bl	800502c <HAL_GetTick>
 8003a7a:	4d0d      	ldr	r5, [pc, #52]	; (8003ab0 <ledRoutine+0x74>)
 8003a7c:	682b      	ldr	r3, [r5, #0]
 8003a7e:	1ac0      	subs	r0, r0, r3
 8003a80:	4b0c      	ldr	r3, [pc, #48]	; (8003ab4 <ledRoutine+0x78>)
 8003a82:	4298      	cmp	r0, r3
 8003a84:	d902      	bls.n	8003a8c <ledRoutine+0x50>
		lastBlink = HAL_GetTick();
 8003a86:	f001 fad1 	bl	800502c <HAL_GetTick>
 8003a8a:	6028      	str	r0, [r5, #0]
	}
	if (HAL_GetTick() - lastBlink < 50 && settingsPtr->useLed) {
 8003a8c:	f001 face 	bl	800502c <HAL_GetTick>
 8003a90:	682b      	ldr	r3, [r5, #0]
 8003a92:	1ac0      	subs	r0, r0, r3
 8003a94:	2831      	cmp	r0, #49	; 0x31
 8003a96:	d808      	bhi.n	8003aaa <ledRoutine+0x6e>
 8003a98:	7c23      	ldrb	r3, [r4, #16]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d005      	beq.n	8003aaa <ledRoutine+0x6e>
		HAL_GPIO_WritePin(BLUE_GPIO_Port, ORANGE_Pin | BLUE_Pin, 1);
 8003a9e:	21c0      	movs	r1, #192	; 0xc0
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	4802      	ldr	r0, [pc, #8]	; (8003aac <ledRoutine+0x70>)
 8003aa4:	0189      	lsls	r1, r1, #6
 8003aa6:	f002 f845 	bl	8005b34 <HAL_GPIO_WritePin>
	}

}
 8003aaa:	bd70      	pop	{r4, r5, r6, pc}
 8003aac:	50000400 	.word	0x50000400
 8003ab0:	20000214 	.word	0x20000214
 8003ab4:	00001388 	.word	0x00001388

08003ab8 <printInfo>:

void printInfo(nodeStatus_t *status, uint32_t tm, uint32_t miss) {
 8003ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
#ifdef DEBUG
	uint32_t time = RTC->TR;
 8003aba:	4b4e      	ldr	r3, [pc, #312]	; (8003bf4 <printInfo+0x13c>)
void printInfo(nodeStatus_t *status, uint32_t tm, uint32_t miss) {
 8003abc:	b085      	sub	sp, #20
	uint32_t time = RTC->TR;
 8003abe:	681d      	ldr	r5, [r3, #0]
void printInfo(nodeStatus_t *status, uint32_t tm, uint32_t miss) {
 8003ac0:	9203      	str	r2, [sp, #12]
	uint32_t date = RTC->DR;
 8003ac2:	685e      	ldr	r6, [r3, #4]
void printInfo(nodeStatus_t *status, uint32_t tm, uint32_t miss) {
 8003ac4:	9102      	str	r1, [sp, #8]
 8003ac6:	0004      	movs	r4, r0
	uint32_t tick = HAL_GetTick();
 8003ac8:	f001 fab0 	bl	800502c <HAL_GetTick>
 8003acc:	9001      	str	r0, [sp, #4]
	printf("Status requested\n");
 8003ace:	484a      	ldr	r0, [pc, #296]	; (8003bf8 <printInfo+0x140>)
 8003ad0:	f004 fc3c 	bl	800834c <puts>
	printf("SysTick: %10lu\n", tick);
 8003ad4:	9901      	ldr	r1, [sp, #4]
 8003ad6:	4849      	ldr	r0, [pc, #292]	; (8003bfc <printInfo+0x144>)
 8003ad8:	f004 fb98 	bl	800820c <iprintf>
	printf("System time: %02x:%02x:%02x\n", (uint16_t) (time >> 16) & 0xFF,
 8003adc:	27ff      	movs	r7, #255	; 0xff
 8003ade:	002b      	movs	r3, r5
			(uint16_t) (time >> 8) & 0xFF, (uint16_t) time & 0xFF);
 8003ae0:	0a2a      	lsrs	r2, r5, #8
	printf("System time: %02x:%02x:%02x\n", (uint16_t) (time >> 16) & 0xFF,
 8003ae2:	0c29      	lsrs	r1, r5, #16
 8003ae4:	403b      	ands	r3, r7
 8003ae6:	403a      	ands	r2, r7
 8003ae8:	4039      	ands	r1, r7
 8003aea:	4845      	ldr	r0, [pc, #276]	; (8003c00 <printInfo+0x148>)
 8003aec:	f004 fb8e 	bl	800820c <iprintf>
	printf("System date: %x.%02x.%x\n", (uint16_t) date & 0xFF,
 8003af0:	2280      	movs	r2, #128	; 0x80
 8003af2:	0031      	movs	r1, r6
			(uint16_t) (date >> 8) & 0x1F,
			((uint16_t) (date >> 16) & 0xFF) + 0x2000);
 8003af4:	0c33      	lsrs	r3, r6, #16
	printf("System date: %x.%02x.%x\n", (uint16_t) date & 0xFF,
 8003af6:	0192      	lsls	r2, r2, #6
			((uint16_t) (date >> 16) & 0xFF) + 0x2000);
 8003af8:	403b      	ands	r3, r7
	printf("System date: %x.%02x.%x\n", (uint16_t) date & 0xFF,
 8003afa:	189b      	adds	r3, r3, r2
 8003afc:	04f2      	lsls	r2, r6, #19
 8003afe:	0ed2      	lsrs	r2, r2, #27
 8003b00:	4039      	ands	r1, r7
 8003b02:	4840      	ldr	r0, [pc, #256]	; (8003c04 <printInfo+0x14c>)
 8003b04:	f004 fb82 	bl	800820c <iprintf>
	printf("Voltage: %d.%02d V\n", (int) getVoltage(),
 8003b08:	f7ff fca8 	bl	800345c <getVoltage>
 8003b0c:	1c06      	adds	r6, r0, #0
			((int) (getVoltage() * 100) % 100));
 8003b0e:	f7ff fca5 	bl	800345c <getVoltage>
 8003b12:	493d      	ldr	r1, [pc, #244]	; (8003c08 <printInfo+0x150>)
 8003b14:	f7fd f994 	bl	8000e40 <__aeabi_fmul>
 8003b18:	f7fd fc74 	bl	8001404 <__aeabi_f2iz>
	printf("Voltage: %d.%02d V\n", (int) getVoltage(),
 8003b1c:	2164      	movs	r1, #100	; 0x64
 8003b1e:	f7fc fc7f 	bl	8000420 <__aeabi_idivmod>
 8003b22:	1c30      	adds	r0, r6, #0
 8003b24:	000d      	movs	r5, r1
 8003b26:	f7fd fc6d 	bl	8001404 <__aeabi_f2iz>
 8003b2a:	002a      	movs	r2, r5
 8003b2c:	0001      	movs	r1, r0
 8003b2e:	4837      	ldr	r0, [pc, #220]	; (8003c0c <printInfo+0x154>)
 8003b30:	f004 fb6c 	bl	800820c <iprintf>
	printf("Temp: %d.%01d C\n", (int) getTemperature(),
 8003b34:	f7ff fcbc 	bl	80034b0 <getTemperature>
 8003b38:	1c06      	adds	r6, r0, #0
			((int) (getTemperature() * 10) % 10));
 8003b3a:	f7ff fcb9 	bl	80034b0 <getTemperature>
 8003b3e:	4934      	ldr	r1, [pc, #208]	; (8003c10 <printInfo+0x158>)
 8003b40:	f7fd f97e 	bl	8000e40 <__aeabi_fmul>
 8003b44:	f7fd fc5e 	bl	8001404 <__aeabi_f2iz>
	printf("Temp: %d.%01d C\n", (int) getTemperature(),
 8003b48:	210a      	movs	r1, #10
 8003b4a:	f7fc fc69 	bl	8000420 <__aeabi_idivmod>
 8003b4e:	1c30      	adds	r0, r6, #0
 8003b50:	000d      	movs	r5, r1
 8003b52:	f7fd fc57 	bl	8001404 <__aeabi_f2iz>
 8003b56:	002a      	movs	r2, r5
 8003b58:	0001      	movs	r1, r0
 8003b5a:	482e      	ldr	r0, [pc, #184]	; (8003c14 <printInfo+0x15c>)
 8003b5c:	f004 fb56 	bl	800820c <iprintf>
	printf("Powered: %s\n", status->powered ? "Yes" : "No");
 8003b60:	7923      	ldrb	r3, [r4, #4]
 8003b62:	492d      	ldr	r1, [pc, #180]	; (8003c18 <printInfo+0x160>)
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d100      	bne.n	8003b6a <printInfo+0xb2>
 8003b68:	492c      	ldr	r1, [pc, #176]	; (8003c1c <printInfo+0x164>)
 8003b6a:	482d      	ldr	r0, [pc, #180]	; (8003c20 <printInfo+0x168>)
 8003b6c:	f004 fb4e 	bl	800820c <iprintf>
	printf("Powered to confirm: %s\n", status->poweredToConfirm ? "Yes" : "No");
 8003b70:	79a3      	ldrb	r3, [r4, #6]
 8003b72:	4929      	ldr	r1, [pc, #164]	; (8003c18 <printInfo+0x160>)
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d100      	bne.n	8003b7a <printInfo+0xc2>
 8003b78:	4928      	ldr	r1, [pc, #160]	; (8003c1c <printInfo+0x164>)
 8003b7a:	482a      	ldr	r0, [pc, #168]	; (8003c24 <printInfo+0x16c>)
 8003b7c:	f004 fb46 	bl	800820c <iprintf>
	printf("Disarmed: %s\n", status->disarmed ? "Yes" : "No");
 8003b80:	7823      	ldrb	r3, [r4, #0]
 8003b82:	4925      	ldr	r1, [pc, #148]	; (8003c18 <printInfo+0x160>)
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d100      	bne.n	8003b8a <printInfo+0xd2>
 8003b88:	4924      	ldr	r1, [pc, #144]	; (8003c1c <printInfo+0x164>)
 8003b8a:	4827      	ldr	r0, [pc, #156]	; (8003c28 <printInfo+0x170>)
 8003b8c:	f004 fb3e 	bl	800820c <iprintf>
	printf("Door opened: %s\n", status->opened ? "Yes" : "No");
 8003b90:	7863      	ldrb	r3, [r4, #1]
 8003b92:	4921      	ldr	r1, [pc, #132]	; (8003c18 <printInfo+0x160>)
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d100      	bne.n	8003b9a <printInfo+0xe2>
 8003b98:	4920      	ldr	r1, [pc, #128]	; (8003c1c <printInfo+0x164>)
 8003b9a:	4824      	ldr	r0, [pc, #144]	; (8003c2c <printInfo+0x174>)
 8003b9c:	f004 fb36 	bl	800820c <iprintf>
	printf("Opened to confirm: %s\n", status->openedToConfirm ? "Yes" : "No");
 8003ba0:	78e3      	ldrb	r3, [r4, #3]
 8003ba2:	491d      	ldr	r1, [pc, #116]	; (8003c18 <printInfo+0x160>)
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d100      	bne.n	8003baa <printInfo+0xf2>
 8003ba8:	491c      	ldr	r1, [pc, #112]	; (8003c1c <printInfo+0x164>)
 8003baa:	4821      	ldr	r0, [pc, #132]	; (8003c30 <printInfo+0x178>)
 8003bac:	f004 fb2e 	bl	800820c <iprintf>
	printf("Unconfirmed opening: %s\n",
 8003bb0:	79e3      	ldrb	r3, [r4, #7]
 8003bb2:	4919      	ldr	r1, [pc, #100]	; (8003c18 <printInfo+0x160>)
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d100      	bne.n	8003bba <printInfo+0x102>
 8003bb8:	4918      	ldr	r1, [pc, #96]	; (8003c1c <printInfo+0x164>)
 8003bba:	481e      	ldr	r0, [pc, #120]	; (8003c34 <printInfo+0x17c>)
 8003bbc:	f004 fb26 	bl	800820c <iprintf>
			status->unconfirmedOpening ? "Yes" : "No");
	printf("Radio status: %s\n", statuses[myRadio.status]);
 8003bc0:	4b1d      	ldr	r3, [pc, #116]	; (8003c38 <printInfo+0x180>)
 8003bc2:	4a1e      	ldr	r2, [pc, #120]	; (8003c3c <printInfo+0x184>)
 8003bc4:	7c1b      	ldrb	r3, [r3, #16]
 8003bc6:	481e      	ldr	r0, [pc, #120]	; (8003c40 <printInfo+0x188>)
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	5899      	ldr	r1, [r3, r2]
 8003bcc:	f004 fb1e 	bl	800820c <iprintf>
	printf("Message count: %lu\n", tm);
 8003bd0:	9902      	ldr	r1, [sp, #8]
 8003bd2:	481c      	ldr	r0, [pc, #112]	; (8003c44 <printInfo+0x18c>)
 8003bd4:	f004 fb1a 	bl	800820c <iprintf>
	printf("Without acknowledge: %lu\n", miss);
 8003bd8:	9903      	ldr	r1, [sp, #12]
 8003bda:	481b      	ldr	r0, [pc, #108]	; (8003c48 <printInfo+0x190>)
 8003bdc:	f004 fb16 	bl	800820c <iprintf>
	printf("Displayed in : %lu ms\n", HAL_GetTick() - tick);
 8003be0:	f001 fa24 	bl	800502c <HAL_GetTick>
 8003be4:	9b01      	ldr	r3, [sp, #4]
 8003be6:	1ac1      	subs	r1, r0, r3
 8003be8:	4818      	ldr	r0, [pc, #96]	; (8003c4c <printInfo+0x194>)
 8003bea:	f004 fb0f 	bl	800820c <iprintf>
#endif
}
 8003bee:	b005      	add	sp, #20
 8003bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bf2:	46c0      	nop			; (mov r8, r8)
 8003bf4:	40002800 	.word	0x40002800
 8003bf8:	0800abd0 	.word	0x0800abd0
 8003bfc:	0800abe1 	.word	0x0800abe1
 8003c00:	0800abf1 	.word	0x0800abf1
 8003c04:	0800ac0e 	.word	0x0800ac0e
 8003c08:	42c80000 	.word	0x42c80000
 8003c0c:	0800ac27 	.word	0x0800ac27
 8003c10:	41200000 	.word	0x41200000
 8003c14:	0800ac3b 	.word	0x0800ac3b
 8003c18:	0800abc9 	.word	0x0800abc9
 8003c1c:	0800abcd 	.word	0x0800abcd
 8003c20:	0800ac4c 	.word	0x0800ac4c
 8003c24:	0800ac59 	.word	0x0800ac59
 8003c28:	0800ac71 	.word	0x0800ac71
 8003c2c:	0800ac7f 	.word	0x0800ac7f
 8003c30:	0800ac90 	.word	0x0800ac90
 8003c34:	0800aca7 	.word	0x0800aca7
 8003c38:	20000230 	.word	0x20000230
 8003c3c:	20000000 	.word	0x20000000
 8003c40:	0800acc0 	.word	0x0800acc0
 8003c44:	0800acd2 	.word	0x0800acd2
 8003c48:	0800ace6 	.word	0x0800ace6
 8003c4c:	0800ad00 	.word	0x0800ad00

08003c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c50:	b510      	push	{r4, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	debugLog("Error!");
 8003c52:	4802      	ldr	r0, [pc, #8]	; (8003c5c <Error_Handler+0xc>)
 8003c54:	f7ff fbf0 	bl	8003438 <debugLog>
  /* USER CODE END Error_Handler_Debug */
}
 8003c58:	bd10      	pop	{r4, pc}
 8003c5a:	46c0      	nop			; (mov r8, r8)
 8003c5c:	0800ad17 	.word	0x0800ad17

08003c60 <SystemClock_Config>:
{
 8003c60:	b530      	push	{r4, r5, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c62:	2414      	movs	r4, #20
{
 8003c64:	b09b      	sub	sp, #108	; 0x6c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c66:	2234      	movs	r2, #52	; 0x34
 8003c68:	2100      	movs	r1, #0
 8003c6a:	a80d      	add	r0, sp, #52	; 0x34
 8003c6c:	f003 fe4b 	bl	8007906 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c70:	0022      	movs	r2, r4
 8003c72:	2100      	movs	r1, #0
 8003c74:	a801      	add	r0, sp, #4
 8003c76:	f003 fe46 	bl	8007906 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c7a:	221c      	movs	r2, #28
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	a806      	add	r0, sp, #24
 8003c80:	f003 fe41 	bl	8007906 <memset>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c84:	2380      	movs	r3, #128	; 0x80
 8003c86:	4922      	ldr	r1, [pc, #136]	; (8003d10 <SystemClock_Config+0xb0>)
 8003c88:	4d22      	ldr	r5, [pc, #136]	; (8003d14 <SystemClock_Config+0xb4>)
 8003c8a:	680a      	ldr	r2, [r1, #0]
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	402a      	ands	r2, r5
 8003c90:	4313      	orrs	r3, r2
 8003c92:	600b      	str	r3, [r1, #0]
  HAL_PWR_EnableBkUpAccess();
 8003c94:	f002 f8dc 	bl	8005e50 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8003c98:	491f      	ldr	r1, [pc, #124]	; (8003d18 <SystemClock_Config+0xb8>)
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003c9a:	22a0      	movs	r2, #160	; 0xa0
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8003c9c:	6d0b      	ldr	r3, [r1, #80]	; 0x50
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003c9e:	0212      	lsls	r2, r2, #8
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8003ca0:	401d      	ands	r5, r3
 8003ca2:	2380      	movs	r3, #128	; 0x80
 8003ca4:	015b      	lsls	r3, r3, #5
 8003ca6:	432b      	orrs	r3, r5
 8003ca8:	650b      	str	r3, [r1, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003caa:	2380      	movs	r3, #128	; 0x80
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003cb0:	3bff      	subs	r3, #255	; 0xff
 8003cb2:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003cb4:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003cb6:	a80d      	add	r0, sp, #52	; 0x34
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8003cb8:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003cba:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003cbc:	9215      	str	r2, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003cbe:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003cc0:	f002 f954 	bl	8005f6c <HAL_RCC_OscConfig>
 8003cc4:	2800      	cmp	r0, #0
 8003cc6:	d001      	beq.n	8003ccc <SystemClock_Config+0x6c>
    Error_Handler();
 8003cc8:	f7ff ffc2 	bl	8003c50 <Error_Handler>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003ccc:	2100      	movs	r1, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003cce:	230f      	movs	r3, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003cd0:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003cd2:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003cd4:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003cd6:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003cd8:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003cda:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003cdc:	f002 fb8e 	bl	80063fc <HAL_RCC_ClockConfig>
 8003ce0:	2800      	cmp	r0, #0
 8003ce2:	d001      	beq.n	8003ce8 <SystemClock_Config+0x88>
    Error_Handler();
 8003ce4:	f7ff ffb4 	bl	8003c50 <Error_Handler>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC
 8003ce8:	23a1      	movs	r3, #161	; 0xa1
 8003cea:	9306      	str	r3, [sp, #24]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003cec:	2300      	movs	r3, #0
 8003cee:	9308      	str	r3, [sp, #32]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003cf0:	2380      	movs	r3, #128	; 0x80
 8003cf2:	025b      	lsls	r3, r3, #9
 8003cf4:	9307      	str	r3, [sp, #28]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8003cf6:	23c0      	movs	r3, #192	; 0xc0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cf8:	a806      	add	r0, sp, #24
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8003cfa:	031b      	lsls	r3, r3, #12
 8003cfc:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cfe:	f002 fc6b 	bl	80065d8 <HAL_RCCEx_PeriphCLKConfig>
 8003d02:	2800      	cmp	r0, #0
 8003d04:	d001      	beq.n	8003d0a <SystemClock_Config+0xaa>
    Error_Handler();
 8003d06:	f7ff ffa3 	bl	8003c50 <Error_Handler>
}
 8003d0a:	b01b      	add	sp, #108	; 0x6c
 8003d0c:	bd30      	pop	{r4, r5, pc}
 8003d0e:	46c0      	nop			; (mov r8, r8)
 8003d10:	40007000 	.word	0x40007000
 8003d14:	ffffe7ff 	.word	0xffffe7ff
 8003d18:	40021000 	.word	0x40021000

08003d1c <main>:
{
 8003d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d1e:	b09d      	sub	sp, #116	; 0x74
	nodeStatus_t status={0,};
 8003d20:	2208      	movs	r2, #8
 8003d22:	2100      	movs	r1, #0
 8003d24:	a80e      	add	r0, sp, #56	; 0x38
 8003d26:	f003 fdee 	bl	8007906 <memset>
	nodeSettings_t settings={0,};
 8003d2a:	221c      	movs	r2, #28
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	a815      	add	r0, sp, #84	; 0x54
 8003d30:	f003 fde9 	bl	8007906 <memset>
  HAL_Init();
 8003d34:	f001 f95a 	bl	8004fec <HAL_Init>
  SystemClock_Config();
 8003d38:	f7ff ff92 	bl	8003c60 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d3c:	2214      	movs	r2, #20
 8003d3e:	2100      	movs	r1, #0
 8003d40:	a810      	add	r0, sp, #64	; 0x40
 8003d42:	f003 fde0 	bl	8007906 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d46:	2104      	movs	r1, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d48:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d4a:	2702      	movs	r7, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d4c:	4dd3      	ldr	r5, [pc, #844]	; (800409c <main+0x380>)
  HAL_GPIO_WritePin(GPIOA, TempPower_Pin|RESET_Pin|NSS_Pin, GPIO_PIN_RESET);
 8003d4e:	20a0      	movs	r0, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d50:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, TempPower_Pin|RESET_Pin|NSS_Pin, GPIO_PIN_RESET);
 8003d52:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d54:	430a      	orrs	r2, r1
 8003d56:	62ea      	str	r2, [r5, #44]	; 0x2c
 8003d58:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d5c:	400b      	ands	r3, r1
 8003d5e:	930a      	str	r3, [sp, #40]	; 0x28
 8003d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003d62:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8003d64:	317c      	adds	r1, #124	; 0x7c
 8003d66:	430a      	orrs	r2, r1
 8003d68:	62ea      	str	r2, [r5, #44]	; 0x2c
 8003d6a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, TempPower_Pin|RESET_Pin|NSS_Pin, GPIO_PIN_RESET);
 8003d6c:	2200      	movs	r2, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003d6e:	400b      	ands	r3, r1
 8003d70:	930b      	str	r3, [sp, #44]	; 0x2c
 8003d72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d74:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, TempPower_Pin|RESET_Pin|NSS_Pin, GPIO_PIN_RESET);
 8003d76:	3966      	subs	r1, #102	; 0x66
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d78:	4333      	orrs	r3, r6
 8003d7a:	62eb      	str	r3, [r5, #44]	; 0x2c
 8003d7c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003d7e:	4033      	ands	r3, r6
 8003d80:	930c      	str	r3, [sp, #48]	; 0x30
 8003d82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d84:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003d86:	433b      	orrs	r3, r7
 8003d88:	62eb      	str	r3, [r5, #44]	; 0x2c
 8003d8a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003d8c:	403b      	ands	r3, r7
 8003d8e:	930d      	str	r3, [sp, #52]	; 0x34
 8003d90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOA, TempPower_Pin|RESET_Pin|NSS_Pin, GPIO_PIN_RESET);
 8003d92:	f001 fecf 	bl	8005b34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, BLUE_Pin|ORANGE_Pin, GPIO_PIN_RESET);
 8003d96:	21c0      	movs	r1, #192	; 0xc0
 8003d98:	2200      	movs	r2, #0
 8003d9a:	48c1      	ldr	r0, [pc, #772]	; (80040a0 <main+0x384>)
 8003d9c:	0189      	lsls	r1, r1, #6
 8003d9e:	f001 fec9 	bl	8005b34 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003da2:	2380      	movs	r3, #128	; 0x80
 8003da4:	019b      	lsls	r3, r3, #6
 8003da6:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003da8:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003daa:	48be      	ldr	r0, [pc, #760]	; (80040a4 <main+0x388>)
 8003dac:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dae:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db0:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003db2:	f001 fdff 	bl	80059b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003db6:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003db8:	48bb      	ldr	r0, [pc, #748]	; (80040a8 <main+0x38c>)
 8003dba:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003dbc:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dbe:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dc0:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003dc2:	f001 fdf7 	bl	80059b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D1_Pin|extPower_Pin;
 8003dc6:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dc8:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = D1_Pin|extPower_Pin;
 8003dca:	33ff      	adds	r3, #255	; 0xff
 8003dcc:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003dce:	4bb7      	ldr	r3, [pc, #732]	; (80040ac <main+0x390>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dd0:	a910      	add	r1, sp, #64	; 0x40
 8003dd2:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003dd4:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003dd6:	9712      	str	r7, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dd8:	f001 fdec 	bl	80059b4 <HAL_GPIO_Init>
  HAL_GPIO_Init(TempPower_GPIO_Port, &GPIO_InitStruct);
 8003ddc:	20a0      	movs	r0, #160	; 0xa0
 8003dde:	a910      	add	r1, sp, #64	; 0x40
 8003de0:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = TempPower_Pin;
 8003de2:	9710      	str	r7, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003de4:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de6:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de8:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(TempPower_GPIO_Port, &GPIO_InitStruct);
 8003dea:	f001 fde3 	bl	80059b4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dee:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = RESET_Pin|NSS_Pin;
 8003df0:	2318      	movs	r3, #24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003df2:	a910      	add	r1, sp, #64	; 0x40
 8003df4:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = RESET_Pin|NSS_Pin;
 8003df6:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003df8:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003dfa:	9713      	str	r7, [sp, #76]	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dfc:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dfe:	f001 fdd9 	bl	80059b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8003e02:	4bab      	ldr	r3, [pc, #684]	; (80040b0 <main+0x394>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e04:	19bf      	adds	r7, r7, r6
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e06:	48a6      	ldr	r0, [pc, #664]	; (80040a0 <main+0x384>)
 8003e08:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8003e0a:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e0c:	9711      	str	r7, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e0e:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e10:	f001 fdd0 	bl	80059b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BLUE_Pin|ORANGE_Pin;
 8003e14:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e16:	48a2      	ldr	r0, [pc, #648]	; (80040a0 <main+0x384>)
  GPIO_InitStruct.Pin = BLUE_Pin|ORANGE_Pin;
 8003e18:	019b      	lsls	r3, r3, #6
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e1a:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Pin = BLUE_Pin|ORANGE_Pin;
 8003e1c:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e1e:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e20:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e22:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e24:	f001 fdc6 	bl	80059b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8003e28:	2398      	movs	r3, #152	; 0x98
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e2a:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8003e2c:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e2e:	a910      	add	r1, sp, #64	; 0x40
 8003e30:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8003e32:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e34:	9711      	str	r7, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e36:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e38:	f001 fdbc 	bl	80059b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USER1_Pin|USER2_Pin;
 8003e3c:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e3e:	4898      	ldr	r0, [pc, #608]	; (80040a0 <main+0x384>)
 8003e40:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Pin = USER1_Pin|USER2_Pin;
 8003e42:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e44:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e46:	9411      	str	r4, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e48:	f001 fdb4 	bl	80059b4 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 8003e4c:	0031      	movs	r1, r6
 8003e4e:	0022      	movs	r2, r4
 8003e50:	2005      	movs	r0, #5
 8003e52:	f001 fb6d 	bl	8005530 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003e56:	2005      	movs	r0, #5
 8003e58:	f001 fb94 	bl	8005584 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8003e5c:	0031      	movs	r1, r6
 8003e5e:	0022      	movs	r2, r4
 8003e60:	2007      	movs	r0, #7
 8003e62:	f001 fb65 	bl	8005530 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003e66:	2007      	movs	r0, #7
 8003e68:	f001 fb8c 	bl	8005584 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e6c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003e6e:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e70:	4333      	orrs	r3, r6
 8003e72:	632b      	str	r3, [r5, #48]	; 0x30
 8003e74:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003e76:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e78:	401e      	ands	r6, r3
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003e7a:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e7c:	9609      	str	r6, [sp, #36]	; 0x24
 8003e7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003e80:	f001 fb56 	bl	8005530 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003e84:	2009      	movs	r0, #9
 8003e86:	f001 fb7d 	bl	8005584 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8003e8a:	0022      	movs	r2, r4
 8003e8c:	0021      	movs	r1, r4
 8003e8e:	200a      	movs	r0, #10
 8003e90:	f001 fb4e 	bl	8005530 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003e94:	200a      	movs	r0, #10
 8003e96:	f001 fb75 	bl	8005584 <HAL_NVIC_EnableIRQ>
  hrtc.Instance = RTC;
 8003e9a:	4d86      	ldr	r5, [pc, #536]	; (80040b4 <main+0x398>)
 8003e9c:	4b86      	ldr	r3, [pc, #536]	; (80040b8 <main+0x39c>)
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003e9e:	0028      	movs	r0, r5
  hrtc.Instance = RTC;
 8003ea0:	602b      	str	r3, [r5, #0]
  hrtc.Init.AsynchPrediv = 127;
 8003ea2:	237f      	movs	r3, #127	; 0x7f
 8003ea4:	60ab      	str	r3, [r5, #8]
  hrtc.Init.SynchPrediv = 255;
 8003ea6:	3380      	adds	r3, #128	; 0x80
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003ea8:	606c      	str	r4, [r5, #4]
  hrtc.Init.SynchPrediv = 255;
 8003eaa:	60eb      	str	r3, [r5, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003eac:	612c      	str	r4, [r5, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003eae:	616c      	str	r4, [r5, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003eb0:	61ac      	str	r4, [r5, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003eb2:	61ec      	str	r4, [r5, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003eb4:	f002 fc8a 	bl	80067cc <HAL_RTC_Init>
 8003eb8:	42a0      	cmp	r0, r4
 8003eba:	d001      	beq.n	8003ec0 <main+0x1a4>
    Error_Handler();
 8003ebc:	f7ff fec8 	bl	8003c50 <Error_Handler>
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8003ec0:	2204      	movs	r2, #4
 8003ec2:	213c      	movs	r1, #60	; 0x3c
 8003ec4:	0028      	movs	r0, r5
 8003ec6:	f002 fcdd 	bl	8006884 <HAL_RTCEx_SetWakeUpTimer_IT>
 8003eca:	2800      	cmp	r0, #0
 8003ecc:	d001      	beq.n	8003ed2 <main+0x1b6>
    Error_Handler();
 8003ece:	f7ff febf 	bl	8003c50 <Error_Handler>
  hspi1.Instance = SPI1;
 8003ed2:	487a      	ldr	r0, [pc, #488]	; (80040bc <main+0x3a0>)
 8003ed4:	4b7a      	ldr	r3, [pc, #488]	; (80040c0 <main+0x3a4>)
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003ed6:	2280      	movs	r2, #128	; 0x80
  hspi1.Instance = SPI1;
 8003ed8:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003eda:	2382      	movs	r3, #130	; 0x82
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003ee0:	2300      	movs	r3, #0
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003ee2:	0092      	lsls	r2, r2, #2
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003ee4:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ee6:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ee8:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003eea:	6143      	str	r3, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003eec:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003eee:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ef0:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ef2:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003ef4:	3307      	adds	r3, #7
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003ef6:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8003ef8:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003efa:	f002 fde9 	bl	8006ad0 <HAL_SPI_Init>
 8003efe:	2800      	cmp	r0, #0
 8003f00:	d001      	beq.n	8003f06 <main+0x1ea>
    Error_Handler();
 8003f02:	f7ff fea5 	bl	8003c50 <Error_Handler>
  huart1.Instance = USART1;
 8003f06:	4c6f      	ldr	r4, [pc, #444]	; (80040c4 <main+0x3a8>)
 8003f08:	4b6f      	ldr	r3, [pc, #444]	; (80040c8 <main+0x3ac>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f0a:	220c      	movs	r2, #12
  huart1.Instance = USART1;
 8003f0c:	6023      	str	r3, [r4, #0]
  huart1.Init.BaudRate = 9600;
 8003f0e:	2396      	movs	r3, #150	; 0x96
 8003f10:	019b      	lsls	r3, r3, #6
 8003f12:	6063      	str	r3, [r4, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f14:	2300      	movs	r3, #0
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f16:	0020      	movs	r0, r4
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f18:	60a3      	str	r3, [r4, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f1a:	60e3      	str	r3, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f1c:	6123      	str	r3, [r4, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f1e:	6162      	str	r2, [r4, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f20:	61a3      	str	r3, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f22:	61e3      	str	r3, [r4, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f24:	6223      	str	r3, [r4, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f26:	6263      	str	r3, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f28:	f003 fbf6 	bl	8007718 <HAL_UART_Init>
 8003f2c:	2800      	cmp	r0, #0
 8003f2e:	d001      	beq.n	8003f34 <main+0x218>
    Error_Handler();
 8003f30:	f7ff fe8e 	bl	8003c50 <Error_Handler>
  ADC_ChannelConfTypeDef sConfig = {0};
 8003f34:	2208      	movs	r2, #8
 8003f36:	2100      	movs	r1, #0
 8003f38:	a810      	add	r0, sp, #64	; 0x40
 8003f3a:	f003 fce4 	bl	8007906 <memset>
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8003f3e:	2207      	movs	r2, #7
  hadc.Init.OversamplingMode = DISABLE;
 8003f40:	4d62      	ldr	r5, [pc, #392]	; (80040cc <main+0x3b0>)
 8003f42:	2300      	movs	r3, #0
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8003f44:	63aa      	str	r2, [r5, #56]	; 0x38
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003f46:	22c2      	movs	r2, #194	; 0xc2
 8003f48:	32ff      	adds	r2, #255	; 0xff
 8003f4a:	626a      	str	r2, [r5, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003f4c:	002a      	movs	r2, r5
  hadc.Instance = ADC1;
 8003f4e:	4960      	ldr	r1, [pc, #384]	; (80040d0 <main+0x3b4>)
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003f50:	322c      	adds	r2, #44	; 0x2c
 8003f52:	7013      	strb	r3, [r2, #0]
  hadc.Instance = ADC1;
 8003f54:	6029      	str	r1, [r5, #0]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8003f56:	2201      	movs	r2, #1
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8003f58:	21c0      	movs	r1, #192	; 0xc0
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8003f5a:	636a      	str	r2, [r5, #52]	; 0x34
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8003f5c:	0609      	lsls	r1, r1, #24
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003f5e:	612a      	str	r2, [r5, #16]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003f60:	0028      	movs	r0, r5
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003f62:	3203      	adds	r2, #3
  hadc.Init.ContinuousConvMode = DISABLE;
 8003f64:	842b      	strh	r3, [r5, #32]
  hadc.Init.OversamplingMode = DISABLE;
 8003f66:	63eb      	str	r3, [r5, #60]	; 0x3c
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003f68:	62ab      	str	r3, [r5, #40]	; 0x28
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003f6a:	632b      	str	r3, [r5, #48]	; 0x30
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8003f6c:	6069      	str	r1, [r5, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003f6e:	60ab      	str	r3, [r5, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003f70:	60eb      	str	r3, [r5, #12]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003f72:	616a      	str	r2, [r5, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003f74:	61ab      	str	r3, [r5, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003f76:	61eb      	str	r3, [r5, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003f78:	f001 f8c6 	bl	8005108 <HAL_ADC_Init>
 8003f7c:	2800      	cmp	r0, #0
 8003f7e:	d001      	beq.n	8003f84 <main+0x268>
    Error_Handler();
 8003f80:	f7ff fe66 	bl	8003c50 <Error_Handler>
  sConfig.Channel = ADC_CHANNEL_2;
 8003f84:	4b53      	ldr	r3, [pc, #332]	; (80040d4 <main+0x3b8>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003f86:	0028      	movs	r0, r5
  sConfig.Channel = ADC_CHANNEL_2;
 8003f88:	9310      	str	r3, [sp, #64]	; 0x40
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003f8a:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003f8c:	a910      	add	r1, sp, #64	; 0x40
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003f8e:	015b      	lsls	r3, r3, #5
 8003f90:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003f92:	f001 fa29 	bl	80053e8 <HAL_ADC_ConfigChannel>
 8003f96:	2800      	cmp	r0, #0
 8003f98:	d001      	beq.n	8003f9e <main+0x282>
    Error_Handler();
 8003f9a:	f7ff fe59 	bl	8003c50 <Error_Handler>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003f9e:	4b4e      	ldr	r3, [pc, #312]	; (80040d8 <main+0x3bc>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003fa0:	0028      	movs	r0, r5
 8003fa2:	a910      	add	r1, sp, #64	; 0x40
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003fa4:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003fa6:	f001 fa1f 	bl	80053e8 <HAL_ADC_ConfigChannel>
 8003faa:	2800      	cmp	r0, #0
 8003fac:	d001      	beq.n	8003fb2 <main+0x296>
    Error_Handler();
 8003fae:	f7ff fe4f 	bl	8003c50 <Error_Handler>
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8003fb2:	22e0      	movs	r2, #224	; 0xe0
  hlptim1.Instance = LPTIM1;
 8003fb4:	4849      	ldr	r0, [pc, #292]	; (80040dc <main+0x3c0>)
 8003fb6:	4b4a      	ldr	r3, [pc, #296]	; (80040e0 <main+0x3c4>)
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8003fb8:	0112      	lsls	r2, r2, #4
  hlptim1.Instance = LPTIM1;
 8003fba:	6003      	str	r3, [r0, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8003fbc:	2300      	movs	r3, #0
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8003fbe:	6082      	str	r2, [r0, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8003fc0:	4a48      	ldr	r2, [pc, #288]	; (80040e4 <main+0x3c8>)
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8003fc2:	6043      	str	r3, [r0, #4]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8003fc4:	6142      	str	r2, [r0, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8003fc6:	6203      	str	r3, [r0, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8003fc8:	6243      	str	r3, [r0, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8003fca:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8003fcc:	f001 fde4 	bl	8005b98 <HAL_LPTIM_Init>
 8003fd0:	2800      	cmp	r0, #0
 8003fd2:	d001      	beq.n	8003fd8 <main+0x2bc>
    Error_Handler();
 8003fd4:	f7ff fe3c 	bl	8003c50 <Error_Handler>
  hwwdg.Instance = WWDG;
 8003fd8:	4843      	ldr	r0, [pc, #268]	; (80040e8 <main+0x3cc>)
 8003fda:	4b44      	ldr	r3, [pc, #272]	; (80040ec <main+0x3d0>)
 8003fdc:	6003      	str	r3, [r0, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_8;
 8003fde:	23c0      	movs	r3, #192	; 0xc0
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	6043      	str	r3, [r0, #4]
  hwwdg.Init.Window = 127;
 8003fe4:	3b02      	subs	r3, #2
 8003fe6:	3bff      	subs	r3, #255	; 0xff
 8003fe8:	6083      	str	r3, [r0, #8]
  hwwdg.Init.Counter = 127;
 8003fea:	60c3      	str	r3, [r0, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_DISABLE;
 8003fec:	2300      	movs	r3, #0
 8003fee:	6103      	str	r3, [r0, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 8003ff0:	f003 fc3b 	bl	800786a <HAL_WWDG_Init>
 8003ff4:	2800      	cmp	r0, #0
 8003ff6:	d001      	beq.n	8003ffc <main+0x2e0>
    Error_Handler();
 8003ff8:	f7ff fe2a 	bl	8003c50 <Error_Handler>
	initUart(&huart1, &hdma_usart1_rx, &myRadio);
 8003ffc:	4a3c      	ldr	r2, [pc, #240]	; (80040f0 <main+0x3d4>)
 8003ffe:	0020      	movs	r0, r4
 8004000:	493c      	ldr	r1, [pc, #240]	; (80040f4 <main+0x3d8>)
 8004002:	f000 fed3 	bl	8004dac <initUart>
	HAL_LPTIM_Counter_Start_IT(&hlptim1, 256 * WATCHDOG_INTERVAL);
 8004006:	21c8      	movs	r1, #200	; 0xc8
 8004008:	4834      	ldr	r0, [pc, #208]	; (80040dc <main+0x3c0>)
 800400a:	0209      	lsls	r1, r1, #8
	recomendedDelay=settings.workInterval;
 800400c:	9c16      	ldr	r4, [sp, #88]	; 0x58
	HAL_LPTIM_Counter_Start_IT(&hlptim1, 256 * WATCHDOG_INTERVAL);
 800400e:	f001 fedb 	bl	8005dc8 <HAL_LPTIM_Counter_Start_IT>
	printf("<ANv%lx>\n", version);
 8004012:	4939      	ldr	r1, [pc, #228]	; (80040f8 <main+0x3dc>)
 8004014:	4839      	ldr	r0, [pc, #228]	; (80040fc <main+0x3e0>)
 8004016:	f004 f8f9 	bl	800820c <iprintf>
	DBGMCU->APB1FZ |= DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
 800401a:	23c0      	movs	r3, #192	; 0xc0
 800401c:	4a38      	ldr	r2, [pc, #224]	; (8004100 <main+0x3e4>)
 800401e:	015b      	lsls	r3, r3, #5
 8004020:	6891      	ldr	r1, [r2, #8]
	HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 8004022:	0028      	movs	r0, r5
	DBGMCU->APB1FZ |= DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
 8004024:	430b      	orrs	r3, r1
 8004026:	6093      	str	r3, [r2, #8]
	HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 8004028:	2100      	movs	r1, #0
 800402a:	f001 fa31 	bl	8005490 <HAL_ADCEx_Calibration_Start>
	RadioInit(&settings);
 800402e:	a815      	add	r0, sp, #84	; 0x54
 8004030:	f7ff fc10 	bl	8003854 <RadioInit>
	flag.rtcAlarm = 1;
 8004034:	2501      	movs	r5, #1
	status.poweredConfirmed = HAL_GPIO_ReadPin(extPower_GPIO_Port,
 8004036:	2180      	movs	r1, #128	; 0x80
 8004038:	20a0      	movs	r0, #160	; 0xa0
	flag.rtcAlarm = 1;
 800403a:	4a32      	ldr	r2, [pc, #200]	; (8004104 <main+0x3e8>)
	status.poweredConfirmed = HAL_GPIO_ReadPin(extPower_GPIO_Port,
 800403c:	0049      	lsls	r1, r1, #1
	flag.rtcAlarm = 1;
 800403e:	7813      	ldrb	r3, [r2, #0]
	status.poweredConfirmed = HAL_GPIO_ReadPin(extPower_GPIO_Port,
 8004040:	05c0      	lsls	r0, r0, #23
	flag.rtcAlarm = 1;
 8004042:	432b      	orrs	r3, r5
 8004044:	7013      	strb	r3, [r2, #0]
	status.poweredConfirmed = HAL_GPIO_ReadPin(extPower_GPIO_Port,
 8004046:	f001 fd6f 	bl	8005b28 <HAL_GPIO_ReadPin>
 800404a:	1e43      	subs	r3, r0, #1
 800404c:	4198      	sbcs	r0, r3
 800404e:	ab08      	add	r3, sp, #32
 8004050:	7758      	strb	r0, [r3, #29]
	status.openedConfirmed = HAL_GPIO_ReadPin(D1_GPIO_Port, D1_Pin);
 8004052:	20a0      	movs	r0, #160	; 0xa0
 8004054:	0029      	movs	r1, r5
 8004056:	05c0      	lsls	r0, r0, #23
 8004058:	f001 fd66 	bl	8005b28 <HAL_GPIO_ReadPin>
 800405c:	1e43      	subs	r3, r0, #1
 800405e:	4198      	sbcs	r0, r3
 8004060:	ab08      	add	r3, sp, #32
 8004062:	7698      	strb	r0, [r3, #26]
	if (HAL_GPIO_ReadPin(USER2_GPIO_Port, USER2_Pin) == 0
 8004064:	2180      	movs	r1, #128	; 0x80
 8004066:	480e      	ldr	r0, [pc, #56]	; (80040a0 <main+0x384>)
 8004068:	f001 fd5e 	bl	8005b28 <HAL_GPIO_ReadPin>
 800406c:	2800      	cmp	r0, #0
 800406e:	d107      	bne.n	8004080 <main+0x364>
			&& HAL_GPIO_ReadPin(USER2_GPIO_Port, USER2_Pin) == 1) {
 8004070:	2180      	movs	r1, #128	; 0x80
 8004072:	480b      	ldr	r0, [pc, #44]	; (80040a0 <main+0x384>)
 8004074:	f001 fd58 	bl	8005b28 <HAL_GPIO_ReadPin>
 8004078:	42a8      	cmp	r0, r5
 800407a:	d101      	bne.n	8004080 <main+0x364>
		ReceivingTest();
 800407c:	f7ff fc0e 	bl	800389c <ReceivingTest>
	if (HAL_GPIO_ReadPin(USER1_GPIO_Port, USER1_Pin) == 1
 8004080:	2140      	movs	r1, #64	; 0x40
 8004082:	4807      	ldr	r0, [pc, #28]	; (80040a0 <main+0x384>)
 8004084:	f001 fd50 	bl	8005b28 <HAL_GPIO_ReadPin>
 8004088:	2801      	cmp	r0, #1
 800408a:	d13d      	bne.n	8004108 <main+0x3ec>
			&& HAL_GPIO_ReadPin(USER2_GPIO_Port, USER2_Pin) == 0) {
 800408c:	2180      	movs	r1, #128	; 0x80
 800408e:	4804      	ldr	r0, [pc, #16]	; (80040a0 <main+0x384>)
 8004090:	f001 fd4a 	bl	8005b28 <HAL_GPIO_ReadPin>
 8004094:	2800      	cmp	r0, #0
 8004096:	d137      	bne.n	8004108 <main+0x3ec>
		PingTest();
 8004098:	f7ff fc86 	bl	80039a8 <PingTest>
 800409c:	40021000 	.word	0x40021000
 80040a0:	50000400 	.word	0x50000400
 80040a4:	50000800 	.word	0x50000800
 80040a8:	50001c00 	.word	0x50001c00
 80040ac:	10310000 	.word	0x10310000
 80040b0:	0000cf3f 	.word	0x0000cf3f
 80040b4:	200003a8 	.word	0x200003a8
 80040b8:	40002800 	.word	0x40002800
 80040bc:	200003e0 	.word	0x200003e0
 80040c0:	40013000 	.word	0x40013000
 80040c4:	200002f4 	.word	0x200002f4
 80040c8:	40013800 	.word	0x40013800
 80040cc:	20000480 	.word	0x20000480
 80040d0:	40012400 	.word	0x40012400
 80040d4:	08000004 	.word	0x08000004
 80040d8:	44020000 	.word	0x44020000
 80040dc:	20000378 	.word	0x20000378
 80040e0:	40007c00 	.word	0x40007c00
 80040e4:	0000ffff 	.word	0x0000ffff
 80040e8:	200003cc 	.word	0x200003cc
 80040ec:	40002c00 	.word	0x40002c00
 80040f0:	20000230 	.word	0x20000230
 80040f4:	200002ac 	.word	0x200002ac
 80040f8:	10082021 	.word	0x10082021
 80040fc:	0800ad1e 	.word	0x0800ad1e
 8004100:	40015800 	.word	0x40015800
 8004104:	20000210 	.word	0x20000210
	if (HAL_GPIO_ReadPin(USER1_GPIO_Port, USER1_Pin) == 0
 8004108:	2140      	movs	r1, #64	; 0x40
 800410a:	48cf      	ldr	r0, [pc, #828]	; (8004448 <main+0x72c>)
 800410c:	f001 fd0c 	bl	8005b28 <HAL_GPIO_ReadPin>
	bool dontSleep = false;
 8004110:	2300      	movs	r3, #0
 8004112:	9306      	str	r3, [sp, #24]
	if (HAL_GPIO_ReadPin(USER1_GPIO_Port, USER1_Pin) == 0
 8004114:	4298      	cmp	r0, r3
 8004116:	d107      	bne.n	8004128 <main+0x40c>
			&& HAL_GPIO_ReadPin(USER2_GPIO_Port, USER2_Pin) == 0)
 8004118:	2180      	movs	r1, #128	; 0x80
 800411a:	48cb      	ldr	r0, [pc, #812]	; (8004448 <main+0x72c>)
 800411c:	f001 fd04 	bl	8005b28 <HAL_GPIO_ReadPin>
 8004120:	4243      	negs	r3, r0
 8004122:	4158      	adcs	r0, r3
 8004124:	b2c3      	uxtb	r3, r0
 8004126:	9306      	str	r3, [sp, #24]
	deinitGpio();
 8004128:	f7ff fb80 	bl	800382c <deinitGpio>
	uint32_t acknowledgeMiss = 0;
 800412c:	2300      	movs	r3, #0
 800412e:	9307      	str	r3, [sp, #28]
	uint32_t totalMessages = 0;
 8004130:	9303      	str	r3, [sp, #12]
	bool wfa = false;
 8004132:	9304      	str	r3, [sp, #16]
	uint8_t triesToSend = 0;
 8004134:	9301      	str	r3, [sp, #4]
	uint32_t interval = DEFAULT_INTERVAL;
 8004136:	23fa      	movs	r3, #250	; 0xfa
 8004138:	00db      	lsls	r3, r3, #3
 800413a:	9302      	str	r3, [sp, #8]
	uint32_t lastTransTime = 0;
 800413c:	2300      	movs	r3, #0
		if (flag.rtcAlarm) {
 800413e:	2701      	movs	r7, #1
	uint32_t lastTransTime = 0;
 8004140:	9305      	str	r3, [sp, #20]
HAL_WWDG_Refresh(&hwwdg);
 8004142:	48c2      	ldr	r0, [pc, #776]	; (800444c <main+0x730>)
 8004144:	f003 fba6 	bl	8007894 <HAL_WWDG_Refresh>
		status.powered = HAL_GPIO_ReadPin(extPower_GPIO_Port, extPower_Pin);
 8004148:	2180      	movs	r1, #128	; 0x80
 800414a:	20a0      	movs	r0, #160	; 0xa0
 800414c:	0049      	lsls	r1, r1, #1
 800414e:	05c0      	lsls	r0, r0, #23
 8004150:	f001 fcea 	bl	8005b28 <HAL_GPIO_ReadPin>
		if (flag.statusRequested) {
 8004154:	2104      	movs	r1, #4
		status.powered = HAL_GPIO_ReadPin(extPower_GPIO_Port, extPower_Pin);
 8004156:	1e43      	subs	r3, r0, #1
 8004158:	4198      	sbcs	r0, r3
		if (flag.statusRequested) {
 800415a:	4abd      	ldr	r2, [pc, #756]	; (8004450 <main+0x734>)
		status.powered = HAL_GPIO_ReadPin(extPower_GPIO_Port, extPower_Pin);
 800415c:	ad0e      	add	r5, sp, #56	; 0x38
		if (flag.statusRequested) {
 800415e:	7853      	ldrb	r3, [r2, #1]
		status.powered = HAL_GPIO_ReadPin(extPower_GPIO_Port, extPower_Pin);
 8004160:	7128      	strb	r0, [r5, #4]
		if (flag.statusRequested) {
 8004162:	420b      	tst	r3, r1
 8004164:	d006      	beq.n	8004174 <main+0x458>
			flag.statusRequested = 0;
 8004166:	438b      	bics	r3, r1
 8004168:	7053      	strb	r3, [r2, #1]
			printInfo(&status, totalMessages, acknowledgeMiss);
 800416a:	0028      	movs	r0, r5
 800416c:	9a07      	ldr	r2, [sp, #28]
 800416e:	9903      	ldr	r1, [sp, #12]
 8004170:	f7ff fca2 	bl	8003ab8 <printInfo>
		if (flag.rtcAlarm) {
 8004174:	4ab6      	ldr	r2, [pc, #728]	; (8004450 <main+0x734>)
 8004176:	7813      	ldrb	r3, [r2, #0]
 8004178:	423b      	tst	r3, r7
 800417a:	d00a      	beq.n	8004192 <main+0x476>
			flag.rtcAlarm = 0;
 800417c:	43bb      	bics	r3, r7
 800417e:	7013      	strb	r3, [r2, #0]
			if (status.disarmed == 0 || status.powered == 0)
 8004180:	ab0e      	add	r3, sp, #56	; 0x38
 8004182:	781a      	ldrb	r2, [r3, #0]
 8004184:	2a00      	cmp	r2, #0
 8004186:	d002      	beq.n	800418e <main+0x472>
 8004188:	791b      	ldrb	r3, [r3, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <main+0x476>
				triesToSend = MAX_RETRIES;
 800418e:	2307      	movs	r3, #7
 8004190:	9301      	str	r3, [sp, #4]
		if (flag.saveSettings) {
 8004192:	2110      	movs	r1, #16
 8004194:	4aae      	ldr	r2, [pc, #696]	; (8004450 <main+0x734>)
 8004196:	7813      	ldrb	r3, [r2, #0]
 8004198:	420b      	tst	r3, r1
 800419a:	d00a      	beq.n	80041b2 <main+0x496>
			flag.saveSettings = 0;
 800419c:	438b      	bics	r3, r1
			debugLogTime("Saving settings to EEPROM");
 800419e:	48ad      	ldr	r0, [pc, #692]	; (8004454 <main+0x738>)
			flag.saveSettings = 0;
 80041a0:	7013      	strb	r3, [r2, #0]
			debugLogTime("Saving settings to EEPROM");
 80041a2:	f7ff f927 	bl	80033f4 <debugLogTime>
			initiateSettings(&settings);
 80041a6:	a815      	add	r0, sp, #84	; 0x54
 80041a8:	f7ff fa24 	bl	80035f4 <initiateSettings>
			saveSettings(&settings);
 80041ac:	a815      	add	r0, sp, #84	; 0x54
 80041ae:	f7ff fab1 	bl	8003714 <saveSettings>
		if ((status.openedConfirmed != status.opened
 80041b2:	ae0e      	add	r6, sp, #56	; 0x38
 80041b4:	78b2      	ldrb	r2, [r6, #2]
 80041b6:	7873      	ldrb	r3, [r6, #1]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d109      	bne.n	80041d0 <main+0x4b4>
				|| status.poweredConfirmed != status.powered || triesToSend > 0
 80041bc:	7972      	ldrb	r2, [r6, #5]
 80041be:	7933      	ldrb	r3, [r6, #4]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d105      	bne.n	80041d0 <main+0x4b4>
 80041c4:	9b01      	ldr	r3, [sp, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d102      	bne.n	80041d0 <main+0x4b4>
				|| status.unconfirmedOpening) && !wfa && !status.disarmed
 80041ca:	79f3      	ldrb	r3, [r6, #7]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d058      	beq.n	8004282 <main+0x566>
 80041d0:	9b04      	ldr	r3, [sp, #16]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d131      	bne.n	800423a <main+0x51e>
 80041d6:	7835      	ldrb	r5, [r6, #0]
 80041d8:	2d00      	cmp	r5, #0
 80041da:	d000      	beq.n	80041de <main+0x4c2>
 80041dc:	e110      	b.n	8004400 <main+0x6e4>
				&& HAL_GetTick() - myRadio.lastSignalTick
 80041de:	f000 ff25 	bl	800502c <HAL_GetTick>
 80041e2:	4a9d      	ldr	r2, [pc, #628]	; (8004458 <main+0x73c>)
 80041e4:	6993      	ldr	r3, [r2, #24]
 80041e6:	1ac0      	subs	r0, r0, r3
						> 10 + settings.nodeNum * 50 && myRadio.status != TX
 80041e8:	ab15      	add	r3, sp, #84	; 0x54
 80041ea:	7a99      	ldrb	r1, [r3, #10]
 80041ec:	2332      	movs	r3, #50	; 0x32
 80041ee:	434b      	muls	r3, r1
 80041f0:	330a      	adds	r3, #10
				&& HAL_GetTick() - myRadio.lastSignalTick
 80041f2:	4298      	cmp	r0, r3
 80041f4:	d949      	bls.n	800428a <main+0x56e>
						> 10 + settings.nodeNum * 50 && myRadio.status != TX
 80041f6:	7c13      	ldrb	r3, [r2, #16]
 80041f8:	2b03      	cmp	r3, #3
 80041fa:	d046      	beq.n	800428a <main+0x56e>
				&& !myRadio.signalDetected) {
 80041fc:	7f13      	ldrb	r3, [r2, #28]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d143      	bne.n	800428a <main+0x56e>
			if (status.opened)
 8004202:	7873      	ldrb	r3, [r6, #1]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d000      	beq.n	800420a <main+0x4ee>
				status.unconfirmedOpening = true;
 8004208:	71f7      	strb	r7, [r6, #7]
			if (triesToSend)
 800420a:	9b01      	ldr	r3, [sp, #4]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d002      	beq.n	8004216 <main+0x4fa>
				triesToSend--;
 8004210:	3b01      	subs	r3, #1
 8004212:	b2db      	uxtb	r3, r3
 8004214:	9301      	str	r3, [sp, #4]
			debugLogTime("Sending status");
 8004216:	4891      	ldr	r0, [pc, #580]	; (800445c <main+0x740>)
 8004218:	f7ff f8ec 	bl	80033f4 <debugLogTime>
			totalMessages++;
 800421c:	9b03      	ldr	r3, [sp, #12]
 800421e:	3301      	adds	r3, #1
 8004220:	9303      	str	r3, [sp, #12]
			lastTransTime = HAL_GetTick();
 8004222:	f000 ff03 	bl	800502c <HAL_GetTick>
			sendStatus(&status, &settings);
 8004226:	a915      	add	r1, sp, #84	; 0x54
			lastTransTime = HAL_GetTick();
 8004228:	9005      	str	r0, [sp, #20]
			sendStatus(&status, &settings);
 800422a:	a80e      	add	r0, sp, #56	; 0x38
 800422c:	f7ff faaa 	bl	8003784 <sendStatus>
			HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, recomendedDelay,
 8004230:	2204      	movs	r2, #4
 8004232:	0021      	movs	r1, r4
 8004234:	488a      	ldr	r0, [pc, #552]	; (8004460 <main+0x744>)
 8004236:	f002 fb25 	bl	8006884 <HAL_RTCEx_SetWakeUpTimer_IT>
		if (wfa && HAL_GetTick() - lastTransTime > interval) {
 800423a:	f000 fef7 	bl	800502c <HAL_GetTick>
 800423e:	9b05      	ldr	r3, [sp, #20]
 8004240:	003d      	movs	r5, r7
 8004242:	1ac0      	subs	r0, r0, r3
 8004244:	9b02      	ldr	r3, [sp, #8]
 8004246:	4298      	cmp	r0, r3
 8004248:	d91f      	bls.n	800428a <main+0x56e>
			uint32_t maxInterval = settings.workInterval * 1000 / MAX_RETRIES;
 800424a:	20fa      	movs	r0, #250	; 0xfa
			acknowledgeMiss++;
 800424c:	9b07      	ldr	r3, [sp, #28]
			uint32_t maxInterval = settings.workInterval * 1000 / MAX_RETRIES;
 800424e:	0080      	lsls	r0, r0, #2
			acknowledgeMiss++;
 8004250:	3301      	adds	r3, #1
 8004252:	9307      	str	r3, [sp, #28]
			uint32_t maxInterval = settings.workInterval * 1000 / MAX_RETRIES;
 8004254:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004256:	2107      	movs	r1, #7
 8004258:	4358      	muls	r0, r3
 800425a:	f7fb ff71 	bl	8000140 <__udivsi3>
 800425e:	0005      	movs	r5, r0
			debugLogTime("Got no acknowledge!");
 8004260:	4880      	ldr	r0, [pc, #512]	; (8004464 <main+0x748>)
 8004262:	f7ff f8c7 	bl	80033f4 <debugLogTime>
			interval += INTERVAL_STEP;
 8004266:	22fa      	movs	r2, #250	; 0xfa
 8004268:	0092      	lsls	r2, r2, #2
 800426a:	4694      	mov	ip, r2
 800426c:	9b02      	ldr	r3, [sp, #8]
			interval = (interval > maxInterval) ? maxInterval : interval;
 800426e:	9502      	str	r5, [sp, #8]
			interval += INTERVAL_STEP;
 8004270:	4463      	add	r3, ip
			interval = (interval > maxInterval) ? maxInterval : interval;
 8004272:	429d      	cmp	r5, r3
 8004274:	d900      	bls.n	8004278 <main+0x55c>
 8004276:	9302      	str	r3, [sp, #8]
			wfa = false;
 8004278:	2500      	movs	r5, #0
 800427a:	e006      	b.n	800428a <main+0x56e>
 800427c:	001d      	movs	r5, r3
 800427e:	9504      	str	r5, [sp, #16]
 8004280:	e75f      	b.n	8004142 <main+0x426>
		if (wfa && HAL_GetTick() - lastTransTime > interval) {
 8004282:	9b04      	ldr	r3, [sp, #16]
 8004284:	9d01      	ldr	r5, [sp, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1d7      	bne.n	800423a <main+0x51e>
		if (flag.uartRx) {
 800428a:	2108      	movs	r1, #8
 800428c:	4a70      	ldr	r2, [pc, #448]	; (8004450 <main+0x734>)
 800428e:	7813      	ldrb	r3, [r2, #0]
 8004290:	420b      	tst	r3, r1
 8004292:	d004      	beq.n	800429e <main+0x582>
			flag.uartRx = 0;
 8004294:	438b      	bics	r3, r1
			uartReceiveHandler(&settings);
 8004296:	a815      	add	r0, sp, #84	; 0x54
			flag.uartRx = 0;
 8004298:	7013      	strb	r3, [r2, #0]
			uartReceiveHandler(&settings);
 800429a:	f000 fd95 	bl	8004dc8 <uartReceiveHandler>
		if (flag.readConfig) {
 800429e:	2120      	movs	r1, #32
 80042a0:	4a6b      	ldr	r2, [pc, #428]	; (8004450 <main+0x734>)
 80042a2:	7813      	ldrb	r3, [r2, #0]
 80042a4:	420b      	tst	r3, r1
 80042a6:	d004      	beq.n	80042b2 <main+0x596>
			flag.readConfig = 0;
 80042a8:	438b      	bics	r3, r1
			sendConfig(&settings);
 80042aa:	a815      	add	r0, sp, #84	; 0x54
			flag.readConfig = 0;
 80042ac:	7013      	strb	r3, [r2, #0]
			sendConfig(&settings);
 80042ae:	f000 fe0f 	bl	8004ed0 <sendConfig>
		if (myRadio.readBytes > 0) {
 80042b2:	4e69      	ldr	r6, [pc, #420]	; (8004458 <main+0x73c>)
 80042b4:	0033      	movs	r3, r6
 80042b6:	335d      	adds	r3, #93	; 0x5d
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d05d      	beq.n	800437a <main+0x65e>
			debugLogTime("Got message...");
 80042be:	486a      	ldr	r0, [pc, #424]	; (8004468 <main+0x74c>)
 80042c0:	f7ff f898 	bl	80033f4 <debugLogTime>
			if (rxMes->uplink == 0 && rxMes->adr == settings.nodeNum
 80042c4:	7f73      	ldrb	r3, [r6, #29]
 80042c6:	423b      	tst	r3, r7
 80042c8:	d000      	beq.n	80042cc <main+0x5b0>
 80042ca:	e0b8      	b.n	800443e <main+0x722>
 80042cc:	aa15      	add	r2, sp, #84	; 0x54
 80042ce:	7a92      	ldrb	r2, [r2, #10]
 80042d0:	08db      	lsrs	r3, r3, #3
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d000      	beq.n	80042d8 <main+0x5bc>
 80042d6:	e0b2      	b.n	800443e <main+0x722>
					&& myRadio.badCrc == 0) //Message for us!
 80042d8:	0033      	movs	r3, r6
 80042da:	3360      	adds	r3, #96	; 0x60
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d000      	beq.n	80042e4 <main+0x5c8>
 80042e2:	e0ac      	b.n	800443e <main+0x722>
				debugLog("It's for us!");
 80042e4:	4861      	ldr	r0, [pc, #388]	; (800446c <main+0x750>)
 80042e6:	f7ff f8a7 	bl	8003438 <debugLog>
				if (status.disarmed != rxMes->disarm)
 80042ea:	7fb2      	ldrb	r2, [r6, #30]
 80042ec:	a90e      	add	r1, sp, #56	; 0x38
 80042ee:	7809      	ldrb	r1, [r1, #0]
 80042f0:	07d3      	lsls	r3, r2, #31
 80042f2:	0fdb      	lsrs	r3, r3, #31
 80042f4:	4299      	cmp	r1, r3
 80042f6:	d006      	beq.n	8004306 <main+0x5ea>
					printf("                  Disarmed changed to %s\n",
 80042f8:	495d      	ldr	r1, [pc, #372]	; (8004470 <main+0x754>)
 80042fa:	423a      	tst	r2, r7
 80042fc:	d100      	bne.n	8004300 <main+0x5e4>
 80042fe:	495d      	ldr	r1, [pc, #372]	; (8004474 <main+0x758>)
 8004300:	485d      	ldr	r0, [pc, #372]	; (8004478 <main+0x75c>)
 8004302:	f003 ff83 	bl	800820c <iprintf>
				status.disarmed = rxMes->disarm;
 8004306:	4954      	ldr	r1, [pc, #336]	; (8004458 <main+0x73c>)
 8004308:	a80e      	add	r0, sp, #56	; 0x38
 800430a:	7f8c      	ldrb	r4, [r1, #30]
 800430c:	07e2      	lsls	r2, r4, #31
 800430e:	0fd2      	lsrs	r2, r2, #31
 8004310:	7002      	strb	r2, [r0, #0]
				if (rxMes->codedDelayMSB || rxMes->codedDelayLSB) {
 8004312:	0020      	movs	r0, r4
 8004314:	7fca      	ldrb	r2, [r1, #31]
 8004316:	43b8      	bics	r0, r7
 8004318:	9916      	ldr	r1, [sp, #88]	; 0x58
 800431a:	4310      	orrs	r0, r2
 800431c:	d077      	beq.n	800440e <main+0x6f2>
							+ (rxMes->codedDelayMSB << 8);
 800431e:	0864      	lsrs	r4, r4, #1
 8004320:	0224      	lsls	r4, r4, #8
 8004322:	18a4      	adds	r4, r4, r2
					if (recomendedDelay > 2 * settings.workInterval) {
 8004324:	0049      	lsls	r1, r1, #1
 8004326:	42a1      	cmp	r1, r4
 8004328:	d26c      	bcs.n	8004404 <main+0x6e8>
						printf(
 800432a:	0021      	movs	r1, r4
 800432c:	4853      	ldr	r0, [pc, #332]	; (800447c <main+0x760>)
 800432e:	f003 ff6d 	bl	800820c <iprintf>
						recomendedDelay = 2 * settings.workInterval;
 8004332:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004334:	0064      	lsls	r4, r4, #1
				HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, recomendedDelay, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 8004336:	2204      	movs	r2, #4
 8004338:	0021      	movs	r1, r4
 800433a:	4849      	ldr	r0, [pc, #292]	; (8004460 <main+0x744>)
 800433c:	f002 faa2 	bl	8006884 <HAL_RTCEx_SetWakeUpTimer_IT>
				if (rxMes->message == MSG_DOWN_REQUEST) //Request current status
 8004340:	4b45      	ldr	r3, [pc, #276]	; (8004458 <main+0x73c>)
 8004342:	7f5e      	ldrb	r6, [r3, #29]
 8004344:	2306      	movs	r3, #6
 8004346:	401e      	ands	r6, r3
 8004348:	2e02      	cmp	r6, #2
 800434a:	d165      	bne.n	8004418 <main+0x6fc>
					debugLog("Status requested...sending");
 800434c:	484c      	ldr	r0, [pc, #304]	; (8004480 <main+0x764>)
 800434e:	f7ff f873 	bl	8003438 <debugLog>
					totalMessages++;
 8004352:	9b03      	ldr	r3, [sp, #12]
					wfa = true;
 8004354:	003d      	movs	r5, r7
					totalMessages++;
 8004356:	3301      	adds	r3, #1
 8004358:	9303      	str	r3, [sp, #12]
					lastTransTime = HAL_GetTick();
 800435a:	f000 fe67 	bl	800502c <HAL_GetTick>
					sendStatus(&status, &settings);
 800435e:	a915      	add	r1, sp, #84	; 0x54
					lastTransTime = HAL_GetTick();
 8004360:	9005      	str	r0, [sp, #20]
					sendStatus(&status, &settings);
 8004362:	a80e      	add	r0, sp, #56	; 0x38
 8004364:	f7ff fa0e 	bl	8003784 <sendStatus>
					HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, recomendedDelay,
 8004368:	2204      	movs	r2, #4
 800436a:	0021      	movs	r1, r4
 800436c:	483c      	ldr	r0, [pc, #240]	; (8004460 <main+0x744>)
 800436e:	f002 fa89 	bl	8006884 <HAL_RTCEx_SetWakeUpTimer_IT>
			myRadio.readBytes = 0;
 8004372:	2200      	movs	r2, #0
 8004374:	4b38      	ldr	r3, [pc, #224]	; (8004458 <main+0x73c>)
 8004376:	335d      	adds	r3, #93	; 0x5d
 8004378:	701a      	strb	r2, [r3, #0]
		SX127X_Routine(&myRadio);
 800437a:	4e37      	ldr	r6, [pc, #220]	; (8004458 <main+0x73c>)
 800437c:	0030      	movs	r0, r6
 800437e:	f000 fc45 	bl	8004c0c <SX127X_Routine>
		ledRoutine(&myRadio, &settings);
 8004382:	0030      	movs	r0, r6
 8004384:	a915      	add	r1, sp, #84	; 0x54
 8004386:	f7ff fb59 	bl	8003a3c <ledRoutine>
		status.opened = HAL_GPIO_ReadPin(D1_GPIO_Port, D1_Pin)
 800438a:	20a0      	movs	r0, #160	; 0xa0
 800438c:	0039      	movs	r1, r7
 800438e:	05c0      	lsls	r0, r0, #23
 8004390:	f001 fbca 	bl	8005b28 <HAL_GPIO_ReadPin>
 8004394:	ae0e      	add	r6, sp, #56	; 0x38
				|| status.unconfirmedOpening;
 8004396:	003b      	movs	r3, r7
 8004398:	2800      	cmp	r0, #0
 800439a:	d100      	bne.n	800439e <main+0x682>
 800439c:	79f3      	ldrb	r3, [r6, #7]
		status.powered = HAL_GPIO_ReadPin(extPower_GPIO_Port, extPower_Pin);
 800439e:	2180      	movs	r1, #128	; 0x80
 80043a0:	20a0      	movs	r0, #160	; 0xa0
				|| status.unconfirmedOpening;
 80043a2:	403b      	ands	r3, r7
		status.powered = HAL_GPIO_ReadPin(extPower_GPIO_Port, extPower_Pin);
 80043a4:	0049      	lsls	r1, r1, #1
 80043a6:	05c0      	lsls	r0, r0, #23
		status.opened = HAL_GPIO_ReadPin(D1_GPIO_Port, D1_Pin)
 80043a8:	7073      	strb	r3, [r6, #1]
		status.powered = HAL_GPIO_ReadPin(extPower_GPIO_Port, extPower_Pin);
 80043aa:	f001 fbbd 	bl	8005b28 <HAL_GPIO_ReadPin>
 80043ae:	0003      	movs	r3, r0
 80043b0:	1e5a      	subs	r2, r3, #1
 80043b2:	4193      	sbcs	r3, r2
 80043b4:	7133      	strb	r3, [r6, #4]
		if (!status.powered && !wfa && !myRadio.TXrequest
 80043b6:	2800      	cmp	r0, #0
 80043b8:	d000      	beq.n	80043bc <main+0x6a0>
 80043ba:	e760      	b.n	800427e <main+0x562>
 80043bc:	2d00      	cmp	r5, #0
 80043be:	d000      	beq.n	80043c2 <main+0x6a6>
 80043c0:	e75d      	b.n	800427e <main+0x562>
 80043c2:	4b25      	ldr	r3, [pc, #148]	; (8004458 <main+0x73c>)
 80043c4:	7c5b      	ldrb	r3, [r3, #17]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d000      	beq.n	80043cc <main+0x6b0>
 80043ca:	e758      	b.n	800427e <main+0x562>
				&& status.powered == status.poweredConfirmed
 80043cc:	7975      	ldrb	r5, [r6, #5]
 80043ce:	2d00      	cmp	r5, #0
 80043d0:	d000      	beq.n	80043d4 <main+0x6b8>
 80043d2:	e753      	b.n	800427c <main+0x560>
				&& status.opened == status.openedConfirmed && !dontSleep
 80043d4:	7872      	ldrb	r2, [r6, #1]
 80043d6:	78b3      	ldrb	r3, [r6, #2]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d000      	beq.n	80043de <main+0x6c2>
 80043dc:	e74f      	b.n	800427e <main+0x562>
 80043de:	9b06      	ldr	r3, [sp, #24]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d000      	beq.n	80043e6 <main+0x6ca>
 80043e4:	e74b      	b.n	800427e <main+0x562>
 80043e6:	001d      	movs	r5, r3
				&& triesToSend < 1) {
 80043e8:	9b01      	ldr	r3, [sp, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d000      	beq.n	80043f0 <main+0x6d4>
 80043ee:	e746      	b.n	800427e <main+0x562>
			debugLogTime("Sleep...");
 80043f0:	4824      	ldr	r0, [pc, #144]	; (8004484 <main+0x768>)
 80043f2:	f7fe ffff 	bl	80033f4 <debugLogTime>
			sleep(recomendedDelay);
 80043f6:	0020      	movs	r0, r4
 80043f8:	f7ff f9a0 	bl	800373c <sleep>
 80043fc:	9d01      	ldr	r5, [sp, #4]
 80043fe:	e73e      	b.n	800427e <main+0x562>
 8004400:	9d04      	ldr	r5, [sp, #16]
 8004402:	e742      	b.n	800428a <main+0x56e>
						printf(
 8004404:	0021      	movs	r1, r4
 8004406:	4820      	ldr	r0, [pc, #128]	; (8004488 <main+0x76c>)
 8004408:	f003 ff00 	bl	800820c <iprintf>
 800440c:	e793      	b.n	8004336 <main+0x61a>
					printf("                  Recommended returned to %lu\n",
 800440e:	481f      	ldr	r0, [pc, #124]	; (800448c <main+0x770>)
 8004410:	f003 fefc 	bl	800820c <iprintf>
					recomendedDelay = settings.workInterval;
 8004414:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004416:	e78e      	b.n	8004336 <main+0x61a>
				else if (rxMes->message == MSG_DOWN_ACKNOWLEDGE) {
 8004418:	2e00      	cmp	r6, #0
 800441a:	d1aa      	bne.n	8004372 <main+0x656>
					debugLog("Acknowledge received");
 800441c:	481c      	ldr	r0, [pc, #112]	; (8004490 <main+0x774>)
 800441e:	f7ff f80b 	bl	8003438 <debugLog>
					if (status.openedToConfirm == 1)
 8004422:	ab0e      	add	r3, sp, #56	; 0x38
 8004424:	78da      	ldrb	r2, [r3, #3]
 8004426:	2a00      	cmp	r2, #0
 8004428:	d000      	beq.n	800442c <main+0x710>
						status.unconfirmedOpening = 0;
 800442a:	71de      	strb	r6, [r3, #7]
					status.openedConfirmed = status.openedToConfirm;
 800442c:	709a      	strb	r2, [r3, #2]
					status.poweredConfirmed = status.poweredToConfirm;
 800442e:	799a      	ldrb	r2, [r3, #6]
					wfa = false;
 8004430:	2500      	movs	r5, #0
					status.poweredConfirmed = status.poweredToConfirm;
 8004432:	715a      	strb	r2, [r3, #5]
					interval = DEFAULT_INTERVAL;
 8004434:	23fa      	movs	r3, #250	; 0xfa
 8004436:	00db      	lsls	r3, r3, #3
					triesToSend = 0;
 8004438:	9501      	str	r5, [sp, #4]
					interval = DEFAULT_INTERVAL;
 800443a:	9302      	str	r3, [sp, #8]
 800443c:	e799      	b.n	8004372 <main+0x656>
				debugLog("Not for us...");
 800443e:	4815      	ldr	r0, [pc, #84]	; (8004494 <main+0x778>)
 8004440:	f7fe fffa 	bl	8003438 <debugLog>
 8004444:	e795      	b.n	8004372 <main+0x656>
 8004446:	46c0      	nop			; (mov r8, r8)
 8004448:	50000400 	.word	0x50000400
 800444c:	200003cc 	.word	0x200003cc
 8004450:	20000210 	.word	0x20000210
 8004454:	0800ad28 	.word	0x0800ad28
 8004458:	20000230 	.word	0x20000230
 800445c:	0800ad42 	.word	0x0800ad42
 8004460:	200003a8 	.word	0x200003a8
 8004464:	0800ad51 	.word	0x0800ad51
 8004468:	0800ad65 	.word	0x0800ad65
 800446c:	0800ad74 	.word	0x0800ad74
 8004470:	0800abc9 	.word	0x0800abc9
 8004474:	0800abcd 	.word	0x0800abcd
 8004478:	0800ad81 	.word	0x0800ad81
 800447c:	0800adab 	.word	0x0800adab
 8004480:	0800ae50 	.word	0x0800ae50
 8004484:	0800ae8e 	.word	0x0800ae8e
 8004488:	0800adf1 	.word	0x0800adf1
 800448c:	0800ae21 	.word	0x0800ae21
 8004490:	0800ae6b 	.word	0x0800ae6b
 8004494:	0800ae80 	.word	0x0800ae80

08004498 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004498:	2201      	movs	r2, #1
 800449a:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <HAL_MspInit+0x18>)
 800449c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800449e:	430a      	orrs	r2, r1
 80044a0:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80044a2:	2280      	movs	r2, #128	; 0x80
 80044a4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80044a6:	0552      	lsls	r2, r2, #21
 80044a8:	430a      	orrs	r2, r1
 80044aa:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044ac:	4770      	bx	lr
 80044ae:	46c0      	nop			; (mov r8, r8)
 80044b0:	40021000 	.word	0x40021000

080044b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80044b4:	b570      	push	{r4, r5, r6, lr}
 80044b6:	0006      	movs	r6, r0
 80044b8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044ba:	2214      	movs	r2, #20
 80044bc:	2100      	movs	r1, #0
 80044be:	a801      	add	r0, sp, #4
 80044c0:	f003 fa21 	bl	8007906 <memset>
  if(hadc->Instance==ADC1)
 80044c4:	4b1b      	ldr	r3, [pc, #108]	; (8004534 <HAL_ADC_MspInit+0x80>)
 80044c6:	6832      	ldr	r2, [r6, #0]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d130      	bne.n	800452e <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80044cc:	2280      	movs	r2, #128	; 0x80
 80044ce:	4b1a      	ldr	r3, [pc, #104]	; (8004538 <HAL_ADC_MspInit+0x84>)
 80044d0:	0092      	lsls	r2, r2, #2
 80044d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA2     ------> ADC_IN2
    */
    GPIO_InitStruct.Pin = TempSensor_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(TempSensor_GPIO_Port, &GPIO_InitStruct);
 80044d4:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80044d6:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044d8:	2101      	movs	r1, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 80044da:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044de:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044e0:	430a      	orrs	r2, r1
 80044e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80044e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(TempSensor_GPIO_Port, &GPIO_InitStruct);
 80044e6:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044e8:	400b      	ands	r3, r1
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = TempSensor_Pin;
 80044ee:	2304      	movs	r3, #4
    HAL_GPIO_Init(TempSensor_GPIO_Port, &GPIO_InitStruct);
 80044f0:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = TempSensor_Pin;
 80044f2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044f4:	3b01      	subs	r3, #1
 80044f6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f8:	9503      	str	r5, [sp, #12]
    HAL_GPIO_Init(TempSensor_GPIO_Port, &GPIO_InitStruct);
 80044fa:	f001 fa5b 	bl	80059b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80044fe:	4c0f      	ldr	r4, [pc, #60]	; (800453c <HAL_ADC_MspInit+0x88>)
 8004500:	4b0f      	ldr	r3, [pc, #60]	; (8004540 <HAL_ADC_MspInit+0x8c>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc.Init.Mode = DMA_NORMAL;
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8004502:	0020      	movs	r0, r4
    hdma_adc.Instance = DMA1_Channel1;
 8004504:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8004506:	2380      	movs	r3, #128	; 0x80
 8004508:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800450a:	18db      	adds	r3, r3, r3
 800450c:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800450e:	2380      	movs	r3, #128	; 0x80
 8004510:	00db      	lsls	r3, r3, #3
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8004512:	6065      	str	r5, [r4, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004514:	60a5      	str	r5, [r4, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8004516:	60e5      	str	r5, [r4, #12]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004518:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Mode = DMA_NORMAL;
 800451a:	61e5      	str	r5, [r4, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 800451c:	6225      	str	r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800451e:	f001 f857 	bl	80055d0 <HAL_DMA_Init>
 8004522:	42a8      	cmp	r0, r5
 8004524:	d001      	beq.n	800452a <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8004526:	f7ff fb93 	bl	8003c50 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800452a:	64f4      	str	r4, [r6, #76]	; 0x4c
 800452c:	62a6      	str	r6, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800452e:	b006      	add	sp, #24
 8004530:	bd70      	pop	{r4, r5, r6, pc}
 8004532:	46c0      	nop			; (mov r8, r8)
 8004534:	40012400 	.word	0x40012400
 8004538:	40021000 	.word	0x40021000
 800453c:	20000438 	.word	0x20000438
 8004540:	40020008 	.word	0x40020008

08004544 <HAL_LPTIM_MspInit>:
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  if(hlptim->Instance==LPTIM1)
 8004544:	4b09      	ldr	r3, [pc, #36]	; (800456c <HAL_LPTIM_MspInit+0x28>)
 8004546:	6802      	ldr	r2, [r0, #0]
{
 8004548:	b510      	push	{r4, lr}
  if(hlptim->Instance==LPTIM1)
 800454a:	429a      	cmp	r2, r3
 800454c:	d10d      	bne.n	800456a <HAL_LPTIM_MspInit+0x26>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	4a07      	ldr	r2, [pc, #28]	; (8004570 <HAL_LPTIM_MspInit+0x2c>)
 8004552:	061b      	lsls	r3, r3, #24
 8004554:	6b91      	ldr	r1, [r2, #56]	; 0x38
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 1, 0);
 8004556:	200d      	movs	r0, #13
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8004558:	430b      	orrs	r3, r1
 800455a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 1, 0);
 800455c:	2101      	movs	r1, #1
 800455e:	2200      	movs	r2, #0
 8004560:	f000 ffe6 	bl	8005530 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8004564:	200d      	movs	r0, #13
 8004566:	f001 f80d 	bl	8005584 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 800456a:	bd10      	pop	{r4, pc}
 800456c:	40007c00 	.word	0x40007c00
 8004570:	40021000 	.word	0x40021000

08004574 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8004574:	4b09      	ldr	r3, [pc, #36]	; (800459c <HAL_RTC_MspInit+0x28>)
 8004576:	6802      	ldr	r2, [r0, #0]
{
 8004578:	b510      	push	{r4, lr}
  if(hrtc->Instance==RTC)
 800457a:	429a      	cmp	r2, r3
 800457c:	d10d      	bne.n	800459a <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800457e:	2380      	movs	r3, #128	; 0x80
 8004580:	4a07      	ldr	r2, [pc, #28]	; (80045a0 <HAL_RTC_MspInit+0x2c>)
 8004582:	02db      	lsls	r3, r3, #11
 8004584:	6d11      	ldr	r1, [r2, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8004586:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 8004588:	430b      	orrs	r3, r1
 800458a:	6513      	str	r3, [r2, #80]	; 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800458c:	2200      	movs	r2, #0
 800458e:	0011      	movs	r1, r2
 8004590:	f000 ffce 	bl	8005530 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8004594:	2002      	movs	r0, #2
 8004596:	f000 fff5 	bl	8005584 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800459a:	bd10      	pop	{r4, pc}
 800459c:	40002800 	.word	0x40002800
 80045a0:	40021000 	.word	0x40021000

080045a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80045a4:	b510      	push	{r4, lr}
 80045a6:	0004      	movs	r4, r0
 80045a8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045aa:	2214      	movs	r2, #20
 80045ac:	2100      	movs	r1, #0
 80045ae:	a801      	add	r0, sp, #4
 80045b0:	f003 f9a9 	bl	8007906 <memset>
  if(hspi->Instance==SPI1)
 80045b4:	4b10      	ldr	r3, [pc, #64]	; (80045f8 <HAL_SPI_MspInit+0x54>)
 80045b6:	6822      	ldr	r2, [r4, #0]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d11b      	bne.n	80045f4 <HAL_SPI_MspInit+0x50>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80045bc:	2280      	movs	r2, #128	; 0x80
 80045be:	4b0f      	ldr	r3, [pc, #60]	; (80045fc <HAL_SPI_MspInit+0x58>)
 80045c0:	0152      	lsls	r2, r2, #5
 80045c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045c4:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80045c6:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045c8:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 80045ca:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ce:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045d0:	430a      	orrs	r2, r1
 80045d2:	62da      	str	r2, [r3, #44]	; 0x2c
 80045d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045d6:	2203      	movs	r2, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045d8:	400b      	ands	r3, r1
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80045de:	23e0      	movs	r3, #224	; 0xe0
 80045e0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e2:	3bde      	subs	r3, #222	; 0xde
 80045e4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e6:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045e8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ea:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045ec:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80045ee:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045f0:	f001 f9e0 	bl	80059b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80045f4:	b006      	add	sp, #24
 80045f6:	bd10      	pop	{r4, pc}
 80045f8:	40013000 	.word	0x40013000
 80045fc:	40021000 	.word	0x40021000

08004600 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004602:	0006      	movs	r6, r0
 8004604:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004606:	2214      	movs	r2, #20
 8004608:	2100      	movs	r1, #0
 800460a:	a801      	add	r0, sp, #4
 800460c:	f003 f97b 	bl	8007906 <memset>
  if(huart->Instance==USART1)
 8004610:	4b20      	ldr	r3, [pc, #128]	; (8004694 <HAL_UART_MspInit+0x94>)
 8004612:	6832      	ldr	r2, [r6, #0]
 8004614:	429a      	cmp	r2, r3
 8004616:	d13b      	bne.n	8004690 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004618:	2280      	movs	r2, #128	; 0x80
 800461a:	4b1f      	ldr	r3, [pc, #124]	; (8004698 <HAL_UART_MspInit+0x98>)
 800461c:	01d2      	lsls	r2, r2, #7
 800461e:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004620:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART1_CLK_ENABLE();
 8004622:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004624:	2101      	movs	r1, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 8004626:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800462a:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800462c:	430a      	orrs	r2, r1
 800462e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004632:	2703      	movs	r7, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004634:	400b      	ands	r3, r1
 8004636:	9300      	str	r3, [sp, #0]
 8004638:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800463a:	23c0      	movs	r3, #192	; 0xc0
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004640:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004642:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004644:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004646:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004648:	18db      	adds	r3, r3, r3
 800464a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800464c:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800464e:	9704      	str	r7, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004650:	f001 f9b0 	bl	80059b4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8004654:	4c11      	ldr	r4, [pc, #68]	; (800469c <HAL_UART_MspInit+0x9c>)
 8004656:	4b12      	ldr	r3, [pc, #72]	; (80046a0 <HAL_UART_MspInit+0xa0>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004658:	0020      	movs	r0, r4
    hdma_usart1_rx.Instance = DMA1_Channel3;
 800465a:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800465c:	2380      	movs	r3, #128	; 0x80
 800465e:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004660:	3b60      	subs	r3, #96	; 0x60
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 8004662:	6067      	str	r7, [r4, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004664:	60a5      	str	r5, [r4, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004666:	60e5      	str	r5, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004668:	6165      	str	r5, [r4, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800466a:	61a5      	str	r5, [r4, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800466c:	61e3      	str	r3, [r4, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800466e:	6225      	str	r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004670:	f000 ffae 	bl	80055d0 <HAL_DMA_Init>
 8004674:	42a8      	cmp	r0, r5
 8004676:	d001      	beq.n	800467c <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8004678:	f7ff faea 	bl	8003c50 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800467c:	201b      	movs	r0, #27
 800467e:	2200      	movs	r2, #0
 8004680:	2101      	movs	r1, #1
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004682:	6734      	str	r4, [r6, #112]	; 0x70
 8004684:	62a6      	str	r6, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8004686:	f000 ff53 	bl	8005530 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800468a:	201b      	movs	r0, #27
 800468c:	f000 ff7a 	bl	8005584 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004690:	b007      	add	sp, #28
 8004692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004694:	40013800 	.word	0x40013800
 8004698:	40021000 	.word	0x40021000
 800469c:	200002ac 	.word	0x200002ac
 80046a0:	40020030 	.word	0x40020030

080046a4 <HAL_WWDG_MspInit>:
* @param hwwdg: WWDG handle pointer
* @retval None
*/
void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
  if(hwwdg->Instance==WWDG)
 80046a4:	4b05      	ldr	r3, [pc, #20]	; (80046bc <HAL_WWDG_MspInit+0x18>)
 80046a6:	6802      	ldr	r2, [r0, #0]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d105      	bne.n	80046b8 <HAL_WWDG_MspInit+0x14>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 80046ac:	2380      	movs	r3, #128	; 0x80
 80046ae:	4a04      	ldr	r2, [pc, #16]	; (80046c0 <HAL_WWDG_MspInit+0x1c>)
 80046b0:	011b      	lsls	r3, r3, #4
 80046b2:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80046b4:	430b      	orrs	r3, r1
 80046b6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN WWDG_MspInit 1 */

  /* USER CODE END WWDG_MspInit 1 */
  }

}
 80046b8:	4770      	bx	lr
 80046ba:	46c0      	nop			; (mov r8, r8)
 80046bc:	40002c00 	.word	0x40002c00
 80046c0:	40021000 	.word	0x40021000

080046c4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80046c4:	e7fe      	b.n	80046c4 <NMI_Handler>

080046c6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80046c6:	e7fe      	b.n	80046c6 <HardFault_Handler>

080046c8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80046c8:	4770      	bx	lr

080046ca <PendSV_Handler>:
 80046ca:	4770      	bx	lr

080046cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80046cc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80046ce:	f000 fca1 	bl	8005014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80046d2:	bd10      	pop	{r4, pc}

080046d4 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 80046d4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80046d6:	4802      	ldr	r0, [pc, #8]	; (80046e0 <RTC_IRQHandler+0xc>)
 80046d8:	f002 f952 	bl	8006980 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80046dc:	bd10      	pop	{r4, pc}
 80046de:	46c0      	nop			; (mov r8, r8)
 80046e0:	200003a8 	.word	0x200003a8

080046e4 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80046e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80046e6:	2001      	movs	r0, #1
 80046e8:	f001 fa2c 	bl	8005b44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80046ec:	bd10      	pop	{r4, pc}

080046ee <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80046ee:	2080      	movs	r0, #128	; 0x80
{
 80046f0:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80046f2:	0040      	lsls	r0, r0, #1
 80046f4:	f001 fa26 	bl	8005b44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80046f8:	bd10      	pop	{r4, pc}
	...

080046fc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80046fc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80046fe:	4802      	ldr	r0, [pc, #8]	; (8004708 <DMA1_Channel1_IRQHandler+0xc>)
 8004700:	f001 f82f 	bl	8005762 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004704:	bd10      	pop	{r4, pc}
 8004706:	46c0      	nop			; (mov r8, r8)
 8004708:	20000438 	.word	0x20000438

0800470c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800470c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800470e:	4802      	ldr	r0, [pc, #8]	; (8004718 <DMA1_Channel2_3_IRQHandler+0xc>)
 8004710:	f001 f827 	bl	8005762 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004714:	bd10      	pop	{r4, pc}
 8004716:	46c0      	nop			; (mov r8, r8)
 8004718:	200002ac 	.word	0x200002ac

0800471c <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 800471c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 800471e:	4802      	ldr	r0, [pc, #8]	; (8004728 <LPTIM1_IRQHandler+0xc>)
 8004720:	f001 fa8a 	bl	8005c38 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8004724:	bd10      	pop	{r4, pc}
 8004726:	46c0      	nop			; (mov r8, r8)
 8004728:	20000378 	.word	0x20000378

0800472c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800472c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800472e:	4802      	ldr	r0, [pc, #8]	; (8004738 <USART1_IRQHandler+0xc>)
 8004730:	f002 fc38 	bl	8006fa4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004734:	bd10      	pop	{r4, pc}
 8004736:	46c0      	nop			; (mov r8, r8)
 8004738:	200002f4 	.word	0x200002f4

0800473c <SX127X_SetNSS>:
 */
#include "main.h"

#ifndef USE_LL
__weak void SX127X_SetNSS(SX127X_t *module, GPIO_PinState state)
{
 800473c:	b510      	push	{r4, lr}
            	HAL_GPIO_WritePin(module->nss.port, module->nss.pin, state);
 800473e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
{
 8004740:	000a      	movs	r2, r1
            	HAL_GPIO_WritePin(module->nss.port, module->nss.pin, state);
 8004742:	6f00      	ldr	r0, [r0, #112]	; 0x70
 8004744:	b299      	uxth	r1, r3
 8004746:	f001 f9f5 	bl	8005b34 <HAL_GPIO_WritePin>
}
 800474a:	bd10      	pop	{r4, pc}

0800474c <SX127X_Reset>:

__weak void SX127X_Reset(SX127X_t *module)
{
 800474c:	b510      	push	{r4, lr}
 800474e:	0004      	movs	r4, r0
	SX127X_SetNSS(module, 1);
 8004750:	2101      	movs	r1, #1
 8004752:	f7ff fff3 	bl	800473c <SX127X_SetNSS>
	HAL_GPIO_WritePin(module->reset.port, module->reset.pin, GPIO_PIN_RESET);
 8004756:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004758:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800475a:	b299      	uxth	r1, r3
 800475c:	2200      	movs	r2, #0
 800475e:	f001 f9e9 	bl	8005b34 <HAL_GPIO_WritePin>

	SX127X_delayMicro(1000);

	HAL_GPIO_WritePin(module->reset.port, module->reset.pin, GPIO_PIN_SET);
 8004762:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004764:	2201      	movs	r2, #1
 8004766:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8004768:	b299      	uxth	r1, r3
 800476a:	f001 f9e3 	bl	8005b34 <HAL_GPIO_WritePin>

	SX127X_delayMicro(6000);
}
 800476e:	bd10      	pop	{r4, pc}

08004770 <SX127X_SPICommand>:

__weak void SX127X_SPICommand(SX127X_t *module, uint8_t cmd)
{
 8004770:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004772:	466b      	mov	r3, sp
 8004774:	71d9      	strb	r1, [r3, #7]
	SX127X_SetNSS(module, 0);
 8004776:	2100      	movs	r1, #0
{
 8004778:	1ddd      	adds	r5, r3, #7
 800477a:	0004      	movs	r4, r0
	SX127X_SetNSS(module, 0);
 800477c:	f7ff ffde 	bl	800473c <SX127X_SetNSS>
	HAL_SPI_Transmit(module->spi, &cmd, 1, 1000);
 8004780:	23fa      	movs	r3, #250	; 0xfa
 8004782:	2201      	movs	r2, #1
 8004784:	0029      	movs	r1, r5
 8004786:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	f002 fa03 	bl	8006b94 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(module->spi) != HAL_SPI_STATE_READY)
 800478e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8004790:	f002 fbb0 	bl	8006ef4 <HAL_SPI_GetState>
 8004794:	2801      	cmp	r0, #1
 8004796:	d1fa      	bne.n	800478e <SX127X_SPICommand+0x1e>
		;
}
 8004798:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

0800479a <SX127X_SPIReadByte>:

__weak uint8_t SX127X_SPIReadByte(SX127X_t *module)
{
 800479a:	b530      	push	{r4, r5, lr}
	uint8_t txByte = 0x00;
 800479c:	250e      	movs	r5, #14
{
 800479e:	b085      	sub	sp, #20
	uint8_t txByte = 0x00;
 80047a0:	2100      	movs	r1, #0
	uint8_t rxByte = 0x00;
 80047a2:	466b      	mov	r3, sp
	uint8_t txByte = 0x00;
 80047a4:	446d      	add	r5, sp
{
 80047a6:	0004      	movs	r4, r0
	uint8_t txByte = 0x00;
 80047a8:	7029      	strb	r1, [r5, #0]
	uint8_t rxByte = 0x00;
 80047aa:	73d9      	strb	r1, [r3, #15]

	SX127X_SetNSS(module, 0);
 80047ac:	f7ff ffc6 	bl	800473c <SX127X_SetNSS>
	HAL_SPI_TransmitReceive(module->spi, &txByte, &rxByte, 1, 1000);
 80047b0:	23fa      	movs	r3, #250	; 0xfa
 80047b2:	220f      	movs	r2, #15
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	9300      	str	r3, [sp, #0]
 80047b8:	0029      	movs	r1, r5
 80047ba:	2301      	movs	r3, #1
 80047bc:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80047be:	446a      	add	r2, sp
 80047c0:	f002 faa3 	bl	8006d0a <HAL_SPI_TransmitReceive>
	return rxByte;
 80047c4:	466b      	mov	r3, sp
 80047c6:	7bd8      	ldrb	r0, [r3, #15]
}
 80047c8:	b005      	add	sp, #20
 80047ca:	bd30      	pop	{r4, r5, pc}

080047cc <SX127X_SPIRead>:
//////////////////////////////////
// logic
//////////////////////////////////

uint8_t SX127X_SPIRead(SX127X_t *module, uint8_t addr)
{
 80047cc:	b570      	push	{r4, r5, r6, lr}
 80047ce:	0004      	movs	r4, r0
	uint8_t tmp;
	SX127X_SPICommand(module, addr);
 80047d0:	f7ff ffce 	bl	8004770 <SX127X_SPICommand>
	tmp = SX127X_SPIReadByte(module);
 80047d4:	0020      	movs	r0, r4
 80047d6:	f7ff ffe0 	bl	800479a <SX127X_SPIReadByte>
 80047da:	0005      	movs	r5, r0
	SX127X_SetNSS(module, 1);
 80047dc:	2101      	movs	r1, #1
 80047de:	0020      	movs	r0, r4
 80047e0:	f7ff ffac 	bl	800473c <SX127X_SetNSS>
	return tmp;
}
 80047e4:	0028      	movs	r0, r5
 80047e6:	bd70      	pop	{r4, r5, r6, pc}

080047e8 <SX127X_SPIWrite>:

void SX127X_SPIWrite(SX127X_t *module, uint8_t addr, uint8_t cmd)
{
 80047e8:	b570      	push	{r4, r5, r6, lr}
 80047ea:	000d      	movs	r5, r1
	SX127X_SetNSS(module, 0);
 80047ec:	2100      	movs	r1, #0
{
 80047ee:	0016      	movs	r6, r2
 80047f0:	0004      	movs	r4, r0
	SX127X_SetNSS(module, 0);
 80047f2:	f7ff ffa3 	bl	800473c <SX127X_SetNSS>
	SX127X_SPICommand(module, addr | 0x80);
 80047f6:	2180      	movs	r1, #128	; 0x80
 80047f8:	0020      	movs	r0, r4
 80047fa:	4329      	orrs	r1, r5
 80047fc:	f7ff ffb8 	bl	8004770 <SX127X_SPICommand>
	SX127X_SPICommand(module, cmd);
 8004800:	0031      	movs	r1, r6
 8004802:	0020      	movs	r0, r4
 8004804:	f7ff ffb4 	bl	8004770 <SX127X_SPICommand>
	SX127X_SetNSS(module, 1);
 8004808:	2101      	movs	r1, #1
 800480a:	0020      	movs	r0, r4
 800480c:	f7ff ff96 	bl	800473c <SX127X_SetNSS>
}
 8004810:	bd70      	pop	{r4, r5, r6, pc}

08004812 <SX127X_SPIBurstRead>:

void SX127X_SPIBurstRead(SX127X_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length)
{
 8004812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004814:	0004      	movs	r4, r0
 8004816:	000e      	movs	r6, r1
 8004818:	0017      	movs	r7, r2
 800481a:	001d      	movs	r5, r3
	uint8_t i;
	if (length <= 1)
 800481c:	2b01      	cmp	r3, #1
 800481e:	d913      	bls.n	8004848 <SX127X_SPIBurstRead+0x36>
		return;
	else
	{
		SX127X_SetNSS(module, 0);
 8004820:	2100      	movs	r1, #0
 8004822:	f7ff ff8b 	bl	800473c <SX127X_SetNSS>
		SX127X_SPICommand(module, addr);
 8004826:	0031      	movs	r1, r6
 8004828:	0020      	movs	r0, r4
 800482a:	f7ff ffa1 	bl	8004770 <SX127X_SPICommand>
 800482e:	2600      	movs	r6, #0
		for (i = 0; i < length; i++)
		{
			*(rxBuf + i) = SX127X_SPIReadByte(module);
 8004830:	0020      	movs	r0, r4
 8004832:	f7ff ffb2 	bl	800479a <SX127X_SPIReadByte>
 8004836:	55b8      	strb	r0, [r7, r6]
		for (i = 0; i < length; i++)
 8004838:	3601      	adds	r6, #1
 800483a:	b2f3      	uxtb	r3, r6
 800483c:	429d      	cmp	r5, r3
 800483e:	d8f7      	bhi.n	8004830 <SX127X_SPIBurstRead+0x1e>
		}
		SX127X_SetNSS(module, 1);
 8004840:	2101      	movs	r1, #1
 8004842:	0020      	movs	r0, r4
 8004844:	f7ff ff7a 	bl	800473c <SX127X_SetNSS>
	}
}
 8004848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800484a <SX127X_SPIBurstWrite>:

void SX127X_SPIBurstWrite(SX127X_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length)
{
 800484a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800484c:	0004      	movs	r4, r0
 800484e:	000d      	movs	r5, r1
 8004850:	0017      	movs	r7, r2
 8004852:	001e      	movs	r6, r3
	unsigned char i;
	if (length <= 1)
 8004854:	2b01      	cmp	r3, #1
 8004856:	d914      	bls.n	8004882 <SX127X_SPIBurstWrite+0x38>
		return;
	else
	{
		SX127X_SetNSS(module, 0);
 8004858:	2100      	movs	r1, #0
 800485a:	f7ff ff6f 	bl	800473c <SX127X_SetNSS>
		SX127X_SPICommand(module, addr | 0x80);
 800485e:	2180      	movs	r1, #128	; 0x80
 8004860:	0020      	movs	r0, r4
 8004862:	4329      	orrs	r1, r5
 8004864:	f7ff ff84 	bl	8004770 <SX127X_SPICommand>
 8004868:	2500      	movs	r5, #0
		for (i = 0; i < length; i++)
		{
			SX127X_SPICommand(module, *(txBuf + i));
 800486a:	5d79      	ldrb	r1, [r7, r5]
 800486c:	0020      	movs	r0, r4
 800486e:	3501      	adds	r5, #1
 8004870:	f7ff ff7e 	bl	8004770 <SX127X_SPICommand>
		for (i = 0; i < length; i++)
 8004874:	b2eb      	uxtb	r3, r5
 8004876:	429e      	cmp	r6, r3
 8004878:	d8f7      	bhi.n	800486a <SX127X_SPIBurstWrite+0x20>
		}
		SX127X_SetNSS(module, 1);
 800487a:	2101      	movs	r1, #1
 800487c:	0020      	movs	r0, r4
 800487e:	f7ff ff5d 	bl	800473c <SX127X_SetNSS>
	}
}
 8004882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004884 <SX127X_defaultConfig>:
void SX127X_defaultConfig(SX127X_t *module)
{
	module->bw = SX127X_LORA_BW_125KHZ;
	module->cr = SX127X_CR_4_8;
	module->crcEnable = 1;
	module->frequency = SX127X_FREQ_DEFAULT;
 8004884:	4b06      	ldr	r3, [pc, #24]	; (80048a0 <SX127X_defaultConfig+0x1c>)
 8004886:	6003      	str	r3, [r0, #0]
	module->implicitHeader = 1;
	module->len = 3;
	module->power = SX127X_POWER_20DBM;
 8004888:	4b06      	ldr	r3, [pc, #24]	; (80048a4 <SX127X_defaultConfig+0x20>)
 800488a:	6043      	str	r3, [r0, #4]
	module->len = 3;
 800488c:	2304      	movs	r3, #4
 800488e:	33ff      	adds	r3, #255	; 0xff
 8004890:	8103      	strh	r3, [r0, #8]
	module->implicitHeader = 1;
 8004892:	3b03      	subs	r3, #3
 8004894:	3bff      	subs	r3, #255	; 0xff
 8004896:	7283      	strb	r3, [r0, #10]
	module->preamble = 5;
 8004898:	4b03      	ldr	r3, [pc, #12]	; (80048a8 <SX127X_defaultConfig+0x24>)
 800489a:	60c3      	str	r3, [r0, #12]
	module->sf = SX127X_LORA_SF_12;
	module->syncWord = 0x1;
	module->alwaysRX = 1;
}
 800489c:	4770      	bx	lr
 800489e:	46c0      	nop			; (mov r8, r8)
 80048a0:	00d94024 	.word	0x00d94024
 80048a4:	04070c14 	.word	0x04070c14
 80048a8:	01010005 	.word	0x01010005

080048ac <SX127X_PortConfig>:

void SX127X_PortConfig(SX127X_t *module, SX127X_dio_t reset, SX127X_dio_t nss,
		SPI_HandleTypeDef *hspi)
{
 80048ac:	b082      	sub	sp, #8
 80048ae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80048b0:	9307      	str	r3, [sp, #28]
 80048b2:	466c      	mov	r4, sp
	module->reset = reset;
 80048b4:	0003      	movs	r3, r0
{
 80048b6:	6062      	str	r2, [r4, #4]
 80048b8:	9100      	str	r1, [sp, #0]
	module->reset = reset;
 80048ba:	3364      	adds	r3, #100	; 0x64
 80048bc:	cc22      	ldmia	r4!, {r1, r5}
 80048be:	c322      	stmia	r3!, {r1, r5}
{
 80048c0:	aa07      	add	r2, sp, #28
	module->nss = nss;
 80048c2:	ca12      	ldmia	r2!, {r1, r4}
 80048c4:	c312      	stmia	r3!, {r1, r4}
	module->spi = hspi;
 80048c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048c8:	6743      	str	r3, [r0, #116]	; 0x74
}
 80048ca:	bc37      	pop	{r0, r1, r2, r4, r5}
 80048cc:	bc08      	pop	{r3}
 80048ce:	b002      	add	sp, #8
 80048d0:	4718      	bx	r3
	...

080048d4 <SX127X_standby>:

void SX127X_standby(SX127X_t *module)
{
	if (module->frequency < SX127X_FREQ_525MHZ)
 80048d4:	4b07      	ldr	r3, [pc, #28]	; (80048f4 <SX127X_standby+0x20>)
 80048d6:	6802      	ldr	r2, [r0, #0]
{
 80048d8:	b510      	push	{r4, lr}
 80048da:	0004      	movs	r4, r0
	if (module->frequency < SX127X_FREQ_525MHZ)
 80048dc:	429a      	cmp	r2, r3
 80048de:	d807      	bhi.n	80048f0 <SX127X_standby+0x1c>
		SX127X_SPIWrite(module, LR_RegOpMode, 0x89);
 80048e0:	2289      	movs	r2, #137	; 0x89
	else
		SX127X_SPIWrite(module, LR_RegOpMode, 0x81);
 80048e2:	2101      	movs	r1, #1
 80048e4:	0020      	movs	r0, r4
 80048e6:	f7ff ff7f 	bl	80047e8 <SX127X_SPIWrite>
	module->status = STANDBY;
 80048ea:	2302      	movs	r3, #2
 80048ec:	7423      	strb	r3, [r4, #16]
}
 80048ee:	bd10      	pop	{r4, pc}
		SX127X_SPIWrite(module, LR_RegOpMode, 0x81);
 80048f0:	2281      	movs	r2, #129	; 0x81
 80048f2:	e7f6      	b.n	80048e2 <SX127X_standby+0xe>
 80048f4:	00834015 	.word	0x00834015

080048f8 <SX127X_sleep>:

void SX127X_sleep(SX127X_t *module)
{
	if (module->frequency < SX127X_FREQ_525MHZ)
 80048f8:	4b07      	ldr	r3, [pc, #28]	; (8004918 <SX127X_sleep+0x20>)
 80048fa:	6802      	ldr	r2, [r0, #0]
{
 80048fc:	b510      	push	{r4, lr}
 80048fe:	0004      	movs	r4, r0
	if (module->frequency < SX127X_FREQ_525MHZ)
 8004900:	429a      	cmp	r2, r3
 8004902:	d807      	bhi.n	8004914 <SX127X_sleep+0x1c>
		SX127X_SPIWrite(module, LR_RegOpMode, 0x88);
 8004904:	2288      	movs	r2, #136	; 0x88
	else
		SX127X_SPIWrite(module, LR_RegOpMode, 0x80);
 8004906:	2101      	movs	r1, #1
 8004908:	0020      	movs	r0, r4
 800490a:	f7ff ff6d 	bl	80047e8 <SX127X_SPIWrite>
	module->status = SLEEP;
 800490e:	2301      	movs	r3, #1
 8004910:	7423      	strb	r3, [r4, #16]
}
 8004912:	bd10      	pop	{r4, pc}
		SX127X_SPIWrite(module, LR_RegOpMode, 0x80);
 8004914:	2280      	movs	r2, #128	; 0x80
 8004916:	e7f6      	b.n	8004906 <SX127X_sleep+0xe>
 8004918:	00834015 	.word	0x00834015

0800491c <SX127X_config>:
{
 800491c:	b510      	push	{r4, lr}
 800491e:	0004      	movs	r4, r0
	SX127X_sleep(module); //Change modem mode Must in Sleep mode
 8004920:	f7ff ffea 	bl	80048f8 <SX127X_sleep>
	SX127X_SPIWrite(module, LR_RegFrMsb, (module->frequency >> 16) & 0xFF);
 8004924:	6823      	ldr	r3, [r4, #0]
 8004926:	2106      	movs	r1, #6
 8004928:	0c1a      	lsrs	r2, r3, #16
 800492a:	0020      	movs	r0, r4
 800492c:	b2d2      	uxtb	r2, r2
 800492e:	f7ff ff5b 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegFrMid, (module->frequency >> 8) & 0xFF);
 8004932:	6823      	ldr	r3, [r4, #0]
 8004934:	2107      	movs	r1, #7
 8004936:	0a1a      	lsrs	r2, r3, #8
 8004938:	0020      	movs	r0, r4
 800493a:	b2d2      	uxtb	r2, r2
 800493c:	f7ff ff54 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegFrLsb, (module->frequency) & 0xFF);
 8004940:	6823      	ldr	r3, [r4, #0]
 8004942:	2108      	movs	r1, #8
 8004944:	b2da      	uxtb	r2, r3
 8004946:	0020      	movs	r0, r4
 8004948:	f7ff ff4e 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegPaConfig, 0xF0 | (module->power - 5)); //Setting output power parameter
 800494c:	2210      	movs	r2, #16
 800494e:	7923      	ldrb	r3, [r4, #4]
 8004950:	4252      	negs	r2, r2
 8004952:	3b05      	subs	r3, #5
 8004954:	431a      	orrs	r2, r3
 8004956:	2109      	movs	r1, #9
 8004958:	0020      	movs	r0, r4
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	f7ff ff44 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegOcp, 0x32);	//OCP to 150 mA
 8004960:	2232      	movs	r2, #50	; 0x32
 8004962:	210b      	movs	r1, #11
 8004964:	0020      	movs	r0, r4
 8004966:	f7ff ff3f 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegLna, 0x23);	//LNA to full gain
 800496a:	2223      	movs	r2, #35	; 0x23
 800496c:	210c      	movs	r1, #12
 800496e:	0020      	movs	r0, r4
 8004970:	f7ff ff3a 	bl	80047e8 <SX127X_SPIWrite>
			(module->implicitHeader & 1)); //Implicit header flag
 8004974:	2101      	movs	r1, #1
	SX127X_SPIWrite(module, LR_RegModemConfig1, ((module->bw << 4) + //Bandwidth
 8004976:	79a2      	ldrb	r2, [r4, #6]
			(module->cr << 1)) +         //Coding rate
 8004978:	79e3      	ldrb	r3, [r4, #7]
	SX127X_SPIWrite(module, LR_RegModemConfig1, ((module->bw << 4) + //Bandwidth
 800497a:	0112      	lsls	r2, r2, #4
			(module->cr << 1)) +         //Coding rate
 800497c:	005b      	lsls	r3, r3, #1
	SX127X_SPIWrite(module, LR_RegModemConfig1, ((module->bw << 4) + //Bandwidth
 800497e:	18d2      	adds	r2, r2, r3
			(module->implicitHeader & 1)); //Implicit header flag
 8004980:	7aa3      	ldrb	r3, [r4, #10]
	SX127X_SPIWrite(module, LR_RegModemConfig1, ((module->bw << 4) + //Bandwidth
 8004982:	0020      	movs	r0, r4
			(module->implicitHeader & 1)); //Implicit header flag
 8004984:	400b      	ands	r3, r1
	SX127X_SPIWrite(module, LR_RegModemConfig1, ((module->bw << 4) + //Bandwidth
 8004986:	18d2      	adds	r2, r2, r3
 8004988:	b2d2      	uxtb	r2, r2
 800498a:	311c      	adds	r1, #28
 800498c:	f7ff ff2c 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegModemConfig2, ((module->sf << 4) + //Spreading factor
 8004990:	7962      	ldrb	r2, [r4, #5]
			(module->crcEnable << 2) +     //CRC enable flag
 8004992:	7a63      	ldrb	r3, [r4, #9]
	SX127X_SPIWrite(module, LR_RegModemConfig2, ((module->sf << 4) + //Spreading factor
 8004994:	0112      	lsls	r2, r2, #4
			(module->crcEnable << 2) +     //CRC enable flag
 8004996:	009b      	lsls	r3, r3, #2
	SX127X_SPIWrite(module, LR_RegModemConfig2, ((module->sf << 4) + //Spreading factor
 8004998:	18d2      	adds	r2, r2, r3
 800499a:	3203      	adds	r2, #3
 800499c:	211e      	movs	r1, #30
 800499e:	0020      	movs	r0, r4
 80049a0:	b2d2      	uxtb	r2, r2
 80049a2:	f7ff ff21 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegSymbTimeoutLsb, 0xFF); //RX symb Timeout = 0x3FF(Max)
 80049a6:	22ff      	movs	r2, #255	; 0xff
 80049a8:	211f      	movs	r1, #31
 80049aa:	0020      	movs	r0, r4
 80049ac:	f7ff ff1c 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegPreambleMsb, (module->preamble >> 8) & 0xFF); //RegPreambleMsb
 80049b0:	89a2      	ldrh	r2, [r4, #12]
 80049b2:	2120      	movs	r1, #32
 80049b4:	0020      	movs	r0, r4
 80049b6:	0a12      	lsrs	r2, r2, #8
 80049b8:	f7ff ff16 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegPreambleLsb, module->preamble & 0xFF); //RegPreambleLsb
 80049bc:	2121      	movs	r1, #33	; 0x21
 80049be:	0020      	movs	r0, r4
 80049c0:	7b22      	ldrb	r2, [r4, #12]
 80049c2:	f7ff ff11 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegPayloadLength, module->len); //Payload lenght
 80049c6:	2122      	movs	r1, #34	; 0x22
 80049c8:	0020      	movs	r0, r4
 80049ca:	7a22      	ldrb	r2, [r4, #8]
 80049cc:	f7ff ff0c 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegSyncWord, module->syncWord);  //Sync word
 80049d0:	2139      	movs	r1, #57	; 0x39
 80049d2:	0020      	movs	r0, r4
 80049d4:	7ba2      	ldrb	r2, [r4, #14]
 80049d6:	f7ff ff07 	bl	80047e8 <SX127X_SPIWrite>
	module->readBytes = 0;
 80049da:	0023      	movs	r3, r4
 80049dc:	2200      	movs	r2, #0
 80049de:	335d      	adds	r3, #93	; 0x5d
 80049e0:	701a      	strb	r2, [r3, #0]
	module->revision = SX127X_SPIRead(module, REG_LR_VERSION);
 80049e2:	2142      	movs	r1, #66	; 0x42
 80049e4:	0020      	movs	r0, r4
 80049e6:	f7ff fef1 	bl	80047cc <SX127X_SPIRead>
 80049ea:	0023      	movs	r3, r4
 80049ec:	3378      	adds	r3, #120	; 0x78
 80049ee:	7018      	strb	r0, [r3, #0]
	if (module->bw == SX127X_LORA_BW_500KHZ && module->revision == 0x12)
 80049f0:	79a3      	ldrb	r3, [r4, #6]
 80049f2:	2b09      	cmp	r3, #9
 80049f4:	d121      	bne.n	8004a3a <SX127X_config+0x11e>
 80049f6:	2812      	cmp	r0, #18
 80049f8:	d11f      	bne.n	8004a3a <SX127X_config+0x11e>
				&& module->frequency < SX127X_FREQ_1020MHZ)
 80049fa:	4a12      	ldr	r2, [pc, #72]	; (8004a44 <SX127X_config+0x128>)
 80049fc:	6823      	ldr	r3, [r4, #0]
 80049fe:	189b      	adds	r3, r3, r2
		if (module->frequency > SX127X_FREQ_820MHZ
 8004a00:	4a11      	ldr	r2, [pc, #68]	; (8004a48 <SX127X_config+0x12c>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d809      	bhi.n	8004a1a <SX127X_config+0xfe>
			SX127X_SPIWrite(module, 0x36, 0x2);
 8004a06:	2202      	movs	r2, #2
 8004a08:	2136      	movs	r1, #54	; 0x36
 8004a0a:	0020      	movs	r0, r4
 8004a0c:	f7ff feec 	bl	80047e8 <SX127X_SPIWrite>
			SX127X_SPIWrite(module, 0x3A, 0x64);
 8004a10:	2264      	movs	r2, #100	; 0x64
 8004a12:	213a      	movs	r1, #58	; 0x3a
 8004a14:	0020      	movs	r0, r4
 8004a16:	f7ff fee7 	bl	80047e8 <SX127X_SPIWrite>
				&& module->frequency < SX127X_FREQ_525MHZ)
 8004a1a:	4a0c      	ldr	r2, [pc, #48]	; (8004a4c <SX127X_config+0x130>)
 8004a1c:	6823      	ldr	r3, [r4, #0]
 8004a1e:	189b      	adds	r3, r3, r2
		if (module->frequency > SX127X_FREQ_410MHZ
 8004a20:	4a0b      	ldr	r2, [pc, #44]	; (8004a50 <SX127X_config+0x134>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d809      	bhi.n	8004a3a <SX127X_config+0x11e>
			SX127X_SPIWrite(module, 0x36, 0x3);
 8004a26:	2203      	movs	r2, #3
 8004a28:	2136      	movs	r1, #54	; 0x36
 8004a2a:	0020      	movs	r0, r4
 8004a2c:	f7ff fedc 	bl	80047e8 <SX127X_SPIWrite>
			SX127X_SPIWrite(module, 0x3A, 0x7F);
 8004a30:	227f      	movs	r2, #127	; 0x7f
 8004a32:	213a      	movs	r1, #58	; 0x3a
 8004a34:	0020      	movs	r0, r4
 8004a36:	f7ff fed7 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_standby(module); //Entry standby mode
 8004a3a:	0020      	movs	r0, r4
 8004a3c:	f7ff ff4a 	bl	80048d4 <SX127X_standby>
}
 8004a40:	bd10      	pop	{r4, pc}
 8004a42:	46c0      	nop			; (mov r8, r8)
 8004a44:	ff32ffdd 	.word	0xff32ffdd
 8004a48:	00320006 	.word	0x00320006
 8004a4c:	ff997fee 	.word	0xff997fee
 8004a50:	001cc003 	.word	0x001cc003

08004a54 <SX127X_clearIrq>:

void SX127X_clearIrq(SX127X_t *module)
{
 8004a54:	b510      	push	{r4, lr}
	SX127X_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8004a56:	22ff      	movs	r2, #255	; 0xff
 8004a58:	2112      	movs	r1, #18
 8004a5a:	f7ff fec5 	bl	80047e8 <SX127X_SPIWrite>
}
 8004a5e:	bd10      	pop	{r4, pc}

08004a60 <SX127X_startRx>:

int SX127X_startRx(SX127X_t *module, uint32_t timeout)
{
 8004a60:	b570      	push	{r4, r5, r6, lr}
 8004a62:	0004      	movs	r4, r0
 8004a64:	000d      	movs	r5, r1
	uint8_t addr;
	SX127X_config(module);		//Setting base parameter
 8004a66:	f7ff ff59 	bl	800491c <SX127X_config>
	SX127X_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8004a6a:	2284      	movs	r2, #132	; 0x84
 8004a6c:	214d      	movs	r1, #77	; 0x4d
 8004a6e:	0020      	movs	r0, r4
 8004a70:	f7ff feba 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegHopPeriod, 0x00);	//No FHSS
 8004a74:	2200      	movs	r2, #0
 8004a76:	2124      	movs	r1, #36	; 0x24
 8004a78:	0020      	movs	r0, r4
 8004a7a:	f7ff feb5 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_clearIrq(module);
 8004a7e:	0020      	movs	r0, r4
 8004a80:	f7ff ffe8 	bl	8004a54 <SX127X_clearIrq>
	SX127X_SPIWrite(module, LR_RegPayloadLength, module->len);
 8004a84:	7a22      	ldrb	r2, [r4, #8]
 8004a86:	2122      	movs	r1, #34	; 0x22
 8004a88:	0020      	movs	r0, r4
 8004a8a:	f7ff fead 	bl	80047e8 <SX127X_SPIWrite>
	addr = SX127X_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8004a8e:	210f      	movs	r1, #15
 8004a90:	0020      	movs	r0, r4
 8004a92:	f7ff fe9b 	bl	80047cc <SX127X_SPIRead>
	SX127X_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8004a96:	210d      	movs	r1, #13
	addr = SX127X_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8004a98:	0002      	movs	r2, r0
	SX127X_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8004a9a:	0020      	movs	r0, r4
 8004a9c:	f7ff fea4 	bl	80047e8 <SX127X_SPIWrite>
	if (module->frequency < SX127X_FREQ_525MHZ)
 8004aa0:	4b13      	ldr	r3, [pc, #76]	; (8004af0 <SX127X_startRx+0x90>)
 8004aa2:	6822      	ldr	r2, [r4, #0]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d812      	bhi.n	8004ace <SX127X_startRx+0x6e>
		SX127X_SPIWrite(module, LR_RegOpMode, 0x8d);	//Cont RX Mode & LF
 8004aa8:	228d      	movs	r2, #141	; 0x8d
	else
		SX127X_SPIWrite(module, LR_RegOpMode, 0x85);	    //Cont RX Mode & HF
 8004aaa:	2101      	movs	r1, #1
 8004aac:	0020      	movs	r0, r4
 8004aae:	f7ff fe9b 	bl	80047e8 <SX127X_SPIWrite>
	module->readBytes = 0;
 8004ab2:	0023      	movs	r3, r4
 8004ab4:	2200      	movs	r2, #0

	while (1)
	{
		uint8_t status = SX127X_SPIRead(module, LR_RegModemStat);
		if (status & 0x04)
 8004ab6:	2604      	movs	r6, #4
	module->readBytes = 0;
 8004ab8:	335d      	adds	r3, #93	; 0x5d
 8004aba:	701a      	strb	r2, [r3, #0]
		uint8_t status = SX127X_SPIRead(module, LR_RegModemStat);
 8004abc:	2118      	movs	r1, #24
 8004abe:	0020      	movs	r0, r4
 8004ac0:	f7ff fe84 	bl	80047cc <SX127X_SPIRead>
		if (status & 0x04)
 8004ac4:	4230      	tst	r0, r6
 8004ac6:	d004      	beq.n	8004ad2 <SX127X_startRx+0x72>
		{	//Rx-on going RegModemStat
			module->status = RX;
			return 1;
 8004ac8:	2001      	movs	r0, #1
			module->status = RX;
 8004aca:	7426      	strb	r6, [r4, #16]
			return 0;
		}

		HAL_Delay(1);
	}
}
 8004acc:	bd70      	pop	{r4, r5, r6, pc}
		SX127X_SPIWrite(module, LR_RegOpMode, 0x85);	    //Cont RX Mode & HF
 8004ace:	2285      	movs	r2, #133	; 0x85
 8004ad0:	e7eb      	b.n	8004aaa <SX127X_startRx+0x4a>
		if (--timeout == 0)
 8004ad2:	3d01      	subs	r5, #1
 8004ad4:	2d00      	cmp	r5, #0
 8004ad6:	d107      	bne.n	8004ae8 <SX127X_startRx+0x88>
			SX127X_Reset(module);
 8004ad8:	0020      	movs	r0, r4
 8004ada:	f7ff fe37 	bl	800474c <SX127X_Reset>
			SX127X_config(module);
 8004ade:	0020      	movs	r0, r4
 8004ae0:	f7ff ff1c 	bl	800491c <SX127X_config>
			return 0;
 8004ae4:	0028      	movs	r0, r5
 8004ae6:	e7f1      	b.n	8004acc <SX127X_startRx+0x6c>
		HAL_Delay(1);
 8004ae8:	2001      	movs	r0, #1
 8004aea:	f000 faa5 	bl	8005038 <HAL_Delay>
	{
 8004aee:	e7e5      	b.n	8004abc <SX127X_startRx+0x5c>
 8004af0:	00834015 	.word	0x00834015

08004af4 <SX127X_receive>:

uint8_t SX127X_receive(SX127X_t *module)
{
 8004af4:	b570      	push	{r4, r5, r6, lr}
	unsigned char addr;
	unsigned char packet_size;
	memset(module->rxBuf, 0x00, SX127X_MAX_PACKET);
 8004af6:	0006      	movs	r6, r0
{
 8004af8:	0004      	movs	r4, r0
	memset(module->rxBuf, 0x00, SX127X_MAX_PACKET);
 8004afa:	361d      	adds	r6, #29
 8004afc:	2220      	movs	r2, #32
 8004afe:	2100      	movs	r1, #0
 8004b00:	0030      	movs	r0, r6
 8004b02:	f002 ff00 	bl	8007906 <memset>

	addr = SX127X_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8004b06:	2110      	movs	r1, #16
 8004b08:	0020      	movs	r0, r4
 8004b0a:	f7ff fe5f 	bl	80047cc <SX127X_SPIRead>
	SX127X_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8004b0e:	210d      	movs	r1, #13
	addr = SX127X_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8004b10:	0002      	movs	r2, r0
	SX127X_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8004b12:	0020      	movs	r0, r4
 8004b14:	f7ff fe68 	bl	80047e8 <SX127X_SPIWrite>
	if (module->sf == SX127X_LORA_SF_6)
 8004b18:	7963      	ldrb	r3, [r4, #5]
 8004b1a:	2b06      	cmp	r3, #6
 8004b1c:	d10a      	bne.n	8004b34 <SX127X_receive+0x40>
		packet_size = module->len;
 8004b1e:	7a25      	ldrb	r5, [r4, #8]
	else
		packet_size = SX127X_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
	SX127X_SPIBurstRead(module, 0x00, module->rxBuf, packet_size);
 8004b20:	002b      	movs	r3, r5
 8004b22:	0032      	movs	r2, r6
 8004b24:	0020      	movs	r0, r4
 8004b26:	2100      	movs	r1, #0
	module->readBytes = packet_size;
 8004b28:	345d      	adds	r4, #93	; 0x5d
	SX127X_SPIBurstRead(module, 0x00, module->rxBuf, packet_size);
 8004b2a:	f7ff fe72 	bl	8004812 <SX127X_SPIBurstRead>
	return module->readBytes;
}
 8004b2e:	0028      	movs	r0, r5
	module->readBytes = packet_size;
 8004b30:	7025      	strb	r5, [r4, #0]
}
 8004b32:	bd70      	pop	{r4, r5, r6, pc}
		packet_size = SX127X_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8004b34:	2113      	movs	r1, #19
 8004b36:	0020      	movs	r0, r4
 8004b38:	f7ff fe48 	bl	80047cc <SX127X_SPIRead>
 8004b3c:	0005      	movs	r5, r0
 8004b3e:	e7ef      	b.n	8004b20 <SX127X_receive+0x2c>

08004b40 <SX127X_startTransmission>:

void SX127X_startTransmission(SX127X_t *module)
{
 8004b40:	b510      	push	{r4, lr}
 8004b42:	0004      	movs	r4, r0
	uint8_t addr;
	SX127X_config(module); //setting base parameter
 8004b44:	f7ff feea 	bl	800491c <SX127X_config>
	module->status = TX;
 8004b48:	2303      	movs	r3, #3
	SX127X_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8004b4a:	2287      	movs	r2, #135	; 0x87
	module->status = TX;
 8004b4c:	7423      	strb	r3, [r4, #16]
	SX127X_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8004b4e:	214d      	movs	r1, #77	; 0x4d
 8004b50:	0020      	movs	r0, r4
 8004b52:	f7ff fe49 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8004b56:	2200      	movs	r2, #0
 8004b58:	2124      	movs	r1, #36	; 0x24
 8004b5a:	0020      	movs	r0, r4
 8004b5c:	f7ff fe44 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_clearIrq(module);
 8004b60:	0020      	movs	r0, r4
 8004b62:	f7ff ff77 	bl	8004a54 <SX127X_clearIrq>
	SX127X_SPIWrite(module, LR_RegPayloadLength, module->len); //RegPayloadLength 21byte
 8004b66:	7a22      	ldrb	r2, [r4, #8]
 8004b68:	2122      	movs	r1, #34	; 0x22
 8004b6a:	0020      	movs	r0, r4
 8004b6c:	f7ff fe3c 	bl	80047e8 <SX127X_SPIWrite>
	addr = SX127X_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8004b70:	210e      	movs	r1, #14
 8004b72:	0020      	movs	r0, r4
 8004b74:	f7ff fe2a 	bl	80047cc <SX127X_SPIRead>
	SX127X_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8004b78:	210d      	movs	r1, #13
	addr = SX127X_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8004b7a:	0002      	movs	r2, r0
	SX127X_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8004b7c:	0020      	movs	r0, r4
 8004b7e:	f7ff fe33 	bl	80047e8 <SX127X_SPIWrite>
	SX127X_SPIBurstWrite(module, 0x00, module->txBuf, module->len);
 8004b82:	0022      	movs	r2, r4
 8004b84:	7a23      	ldrb	r3, [r4, #8]
 8004b86:	323d      	adds	r2, #61	; 0x3d
 8004b88:	2100      	movs	r1, #0
 8004b8a:	0020      	movs	r0, r4
 8004b8c:	f7ff fe5d 	bl	800484a <SX127X_SPIBurstWrite>
	module->lastTransTick = HAL_GetTick();
 8004b90:	f000 fa4c 	bl	800502c <HAL_GetTick>
	if (module->frequency < SX127X_FREQ_525MHZ)
 8004b94:	4b07      	ldr	r3, [pc, #28]	; (8004bb4 <SX127X_startTransmission+0x74>)
 8004b96:	6822      	ldr	r2, [r4, #0]
	module->lastTransTick = HAL_GetTick();
 8004b98:	6160      	str	r0, [r4, #20]
	if (module->frequency < SX127X_FREQ_525MHZ)
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d807      	bhi.n	8004bae <SX127X_startTransmission+0x6e>
		SX127X_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode LF
 8004b9e:	228b      	movs	r2, #139	; 0x8b
	else
		SX127X_SPIWrite(module, LR_RegOpMode, 0x83);	//Tx Mode HF
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	0020      	movs	r0, r4
 8004ba4:	f7ff fe20 	bl	80047e8 <SX127X_SPIWrite>
	module->TXrequest = 0;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	7463      	strb	r3, [r4, #17]

}
 8004bac:	bd10      	pop	{r4, pc}
		SX127X_SPIWrite(module, LR_RegOpMode, 0x83);	//Tx Mode HF
 8004bae:	2283      	movs	r2, #131	; 0x83
 8004bb0:	e7f6      	b.n	8004ba0 <SX127X_startTransmission+0x60>
 8004bb2:	46c0      	nop			; (mov r8, r8)
 8004bb4:	00834015 	.word	0x00834015

08004bb8 <SX127X_transmitAsync>:

HAL_StatusTypeDef SX127X_transmitAsync(SX127X_t *module, uint8_t lenght)
{
	if (module->TXrequest == 0 && module->status != TX)
 8004bb8:	2201      	movs	r2, #1
{
 8004bba:	b530      	push	{r4, r5, lr}
	if (module->TXrequest == 0 && module->status != TX)
 8004bbc:	7c44      	ldrb	r4, [r0, #17]
{
 8004bbe:	0003      	movs	r3, r0
		module->TXrequest = 1;

		return HAL_OK;
	}
	else
		return HAL_ERROR;
 8004bc0:	0010      	movs	r0, r2
	if (module->TXrequest == 0 && module->status != TX)
 8004bc2:	2c00      	cmp	r4, #0
 8004bc4:	d105      	bne.n	8004bd2 <SX127X_transmitAsync+0x1a>
 8004bc6:	7c1d      	ldrb	r5, [r3, #16]
 8004bc8:	2d03      	cmp	r5, #3
 8004bca:	d002      	beq.n	8004bd2 <SX127X_transmitAsync+0x1a>
		return HAL_OK;
 8004bcc:	0020      	movs	r0, r4
		module->len = lenght;
 8004bce:	7219      	strb	r1, [r3, #8]
		module->TXrequest = 1;
 8004bd0:	745a      	strb	r2, [r3, #17]
}
 8004bd2:	bd30      	pop	{r4, r5, pc}

08004bd4 <SX127X_readStatus>:
	else
		return -ret;
}

void SX127X_readStatus(SX127X_t *module)
{
 8004bd4:	b510      	push	{r4, lr}
 8004bd6:	0004      	movs	r4, r0
	module->modemStatus = SX127X_SPIRead(module, LR_RegModemStat);
 8004bd8:	2118      	movs	r1, #24
 8004bda:	f7ff fdf7 	bl	80047cc <SX127X_SPIRead>
 8004bde:	0023      	movs	r3, r4
 8004be0:	335f      	adds	r3, #95	; 0x5f
	if (module->modemStatus & MODEM_STATUS_SIG_DET)
 8004be2:	0002      	movs	r2, r0
	module->modemStatus = SX127X_SPIRead(module, LR_RegModemStat);
 8004be4:	7018      	strb	r0, [r3, #0]
	if (module->modemStatus & MODEM_STATUS_SIG_DET)
 8004be6:	2301      	movs	r3, #1
 8004be8:	401a      	ands	r2, r3
 8004bea:	4218      	tst	r0, r3
 8004bec:	d004      	beq.n	8004bf8 <SX127X_readStatus+0x24>
	{
		module->signalDetected = true;
 8004bee:	7723      	strb	r3, [r4, #28]
		module->lastSignalTick = HAL_GetTick();
 8004bf0:	f000 fa1c 	bl	800502c <HAL_GetTick>
 8004bf4:	61a0      	str	r0, [r4, #24]
	}
	else
		module->signalDetected = false;
}
 8004bf6:	bd10      	pop	{r4, pc}
		module->signalDetected = false;
 8004bf8:	7722      	strb	r2, [r4, #28]
}
 8004bfa:	e7fc      	b.n	8004bf6 <SX127X_readStatus+0x22>

08004bfc <SX127X_readIrq>:

void SX127X_readIrq(SX127X_t *module)
{
 8004bfc:	b510      	push	{r4, lr}
	module->irq = SX127X_SPIRead(module, LR_RegIrqFlags);
 8004bfe:	2112      	movs	r1, #18
{
 8004c00:	0004      	movs	r4, r0
	module->irq = SX127X_SPIRead(module, LR_RegIrqFlags);
 8004c02:	f7ff fde3 	bl	80047cc <SX127X_SPIRead>
 8004c06:	345e      	adds	r4, #94	; 0x5e
 8004c08:	7020      	strb	r0, [r4, #0]
}
 8004c0a:	bd10      	pop	{r4, pc}

08004c0c <SX127X_Routine>:
{
 8004c0c:	b570      	push	{r4, r5, r6, lr}
 8004c0e:	0004      	movs	r4, r0
	SX127X_readStatus(module);
 8004c10:	f7ff ffe0 	bl	8004bd4 <SX127X_readStatus>
	SX127X_readIrq(module);
 8004c14:	0020      	movs	r0, r4
 8004c16:	f7ff fff1 	bl	8004bfc <SX127X_readIrq>
	if (module->status == UNINITIALISED)
 8004c1a:	7c23      	ldrb	r3, [r4, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d102      	bne.n	8004c26 <SX127X_Routine+0x1a>
		SX127X_config(module);
 8004c20:	0020      	movs	r0, r4
 8004c22:	f7ff fe7b 	bl	800491c <SX127X_config>
	if ((module->status == SLEEP || module->status == STANDBY)
 8004c26:	7c23      	ldrb	r3, [r4, #16]
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d807      	bhi.n	8004c3e <SX127X_Routine+0x32>
			&& module->alwaysRX)
 8004c2e:	7be3      	ldrb	r3, [r4, #15]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d004      	beq.n	8004c3e <SX127X_Routine+0x32>
		SX127X_startRx(module, 1000);
 8004c34:	21fa      	movs	r1, #250	; 0xfa
 8004c36:	0020      	movs	r0, r4
 8004c38:	0089      	lsls	r1, r1, #2
 8004c3a:	f7ff ff11 	bl	8004a60 <SX127X_startRx>
	if (module->TXrequest && (module->modemStatus & MODEM_STATUS_SIG_DET) == 0)
 8004c3e:	7c63      	ldrb	r3, [r4, #17]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d007      	beq.n	8004c54 <SX127X_Routine+0x48>
 8004c44:	0023      	movs	r3, r4
 8004c46:	335f      	adds	r3, #95	; 0x5f
 8004c48:	781b      	ldrb	r3, [r3, #0]
 8004c4a:	07db      	lsls	r3, r3, #31
 8004c4c:	d402      	bmi.n	8004c54 <SX127X_Routine+0x48>
		SX127X_startTransmission(module);
 8004c4e:	0020      	movs	r0, r4
 8004c50:	f7ff ff76 	bl	8004b40 <SX127X_startTransmission>
	if (module->irq & IRQ_TX_DONE)
 8004c54:	0025      	movs	r5, r4
	SX127X_readIrq(module);
 8004c56:	0020      	movs	r0, r4
	if (module->irq & IRQ_TX_DONE)
 8004c58:	355e      	adds	r5, #94	; 0x5e
	SX127X_readIrq(module);
 8004c5a:	f7ff ffcf 	bl	8004bfc <SX127X_readIrq>
	if (module->irq & IRQ_TX_DONE)
 8004c5e:	782b      	ldrb	r3, [r5, #0]
 8004c60:	071b      	lsls	r3, r3, #28
 8004c62:	d506      	bpl.n	8004c72 <SX127X_Routine+0x66>
		SX127X_clearIrq(module);
 8004c64:	0020      	movs	r0, r4
 8004c66:	f7ff fef5 	bl	8004a54 <SX127X_clearIrq>
		SX127X_startRx(module, 100);
 8004c6a:	2164      	movs	r1, #100	; 0x64
 8004c6c:	0020      	movs	r0, r4
 8004c6e:	f7ff fef7 	bl	8004a60 <SX127X_startRx>
	if (module->irq & IRQ_RX_DONE)
 8004c72:	782b      	ldrb	r3, [r5, #0]
 8004c74:	065a      	lsls	r2, r3, #25
 8004c76:	d50a      	bpl.n	8004c8e <SX127X_Routine+0x82>
		module->badCrc = (module->irq & IRQ_CRC_ERROR) >> 5;
 8004c78:	0022      	movs	r2, r4
 8004c7a:	069b      	lsls	r3, r3, #26
 8004c7c:	0fdb      	lsrs	r3, r3, #31
 8004c7e:	3260      	adds	r2, #96	; 0x60
		SX127X_receive(module);
 8004c80:	0020      	movs	r0, r4
		module->badCrc = (module->irq & IRQ_CRC_ERROR) >> 5;
 8004c82:	7013      	strb	r3, [r2, #0]
		SX127X_receive(module);
 8004c84:	f7ff ff36 	bl	8004af4 <SX127X_receive>
		SX127X_clearIrq(module);
 8004c88:	0020      	movs	r0, r4
 8004c8a:	f7ff fee3 	bl	8004a54 <SX127X_clearIrq>
}
 8004c8e:	bd70      	pop	{r4, r5, r6, pc}

08004c90 <SX127X_init>:
{
	return SX127X_SPIRead(module, LR_RegWideBandRSSI);
}

void SX127X_init(SX127X_t *module)
{
 8004c90:	b570      	push	{r4, r5, r6, lr}
 8004c92:	0004      	movs	r4, r0

	HAL_GPIO_WritePin(module->reset.port, module->reset.pin, GPIO_PIN_RESET);
 8004c94:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8004c96:	2200      	movs	r2, #0
 8004c98:	b299      	uxth	r1, r3
 8004c9a:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8004c9c:	f000 ff4a 	bl	8005b34 <HAL_GPIO_WritePin>
	HAL_Delay(15);
 8004ca0:	200f      	movs	r0, #15
 8004ca2:	f000 f9c9 	bl	8005038 <HAL_Delay>
	HAL_GPIO_WritePin(module->reset.port, module->reset.pin, GPIO_PIN_SET);
 8004ca6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ca8:	2201      	movs	r2, #1
 8004caa:	b299      	uxth	r1, r3
 8004cac:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8004cae:	f000 ff41 	bl	8005b34 <HAL_GPIO_WritePin>
	HAL_Delay(15);
 8004cb2:	200f      	movs	r0, #15
 8004cb4:	f000 f9c0 	bl	8005038 <HAL_Delay>
	module->revision = SX127X_SPIRead(module, REG_LR_VERSION);
 8004cb8:	0025      	movs	r5, r4
 8004cba:	2142      	movs	r1, #66	; 0x42
 8004cbc:	0020      	movs	r0, r4
 8004cbe:	f7ff fd85 	bl	80047cc <SX127X_SPIRead>
 8004cc2:	3578      	adds	r5, #120	; 0x78
 8004cc4:	7028      	strb	r0, [r5, #0]
	module->revision = SX127X_SPIRead(module, REG_LR_VERSION);
 8004cc6:	2142      	movs	r1, #66	; 0x42
 8004cc8:	0020      	movs	r0, r4
 8004cca:	f7ff fd7f 	bl	80047cc <SX127X_SPIRead>
 8004cce:	7028      	strb	r0, [r5, #0]
}
 8004cd0:	bd70      	pop	{r4, r5, r6, pc}

08004cd2 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8004cd2:	2001      	movs	r0, #1
 8004cd4:	4770      	bx	lr

08004cd6 <_kill>:

int _kill(int pid, int sig)
{
 8004cd6:	b510      	push	{r4, lr}
	errno = EINVAL;
 8004cd8:	f002 fde2 	bl	80078a0 <__errno>
 8004cdc:	2316      	movs	r3, #22
 8004cde:	6003      	str	r3, [r0, #0]
	return -1;
 8004ce0:	2001      	movs	r0, #1
}
 8004ce2:	4240      	negs	r0, r0
 8004ce4:	bd10      	pop	{r4, pc}

08004ce6 <_exit>:

void _exit (int status)
{
 8004ce6:	b510      	push	{r4, lr}
	errno = EINVAL;
 8004ce8:	f002 fdda 	bl	80078a0 <__errno>
 8004cec:	2316      	movs	r3, #22
 8004cee:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8004cf0:	e7fe      	b.n	8004cf0 <_exit+0xa>

08004cf2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cf2:	b570      	push	{r4, r5, r6, lr}
 8004cf4:	000e      	movs	r6, r1
 8004cf6:	0014      	movs	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cf8:	2500      	movs	r5, #0
 8004cfa:	42a5      	cmp	r5, r4
 8004cfc:	db01      	blt.n	8004d02 <_read+0x10>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8004cfe:	0020      	movs	r0, r4
 8004d00:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8004d02:	e000      	b.n	8004d06 <_read+0x14>
 8004d04:	bf00      	nop
 8004d06:	5570      	strb	r0, [r6, r5]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d08:	3501      	adds	r5, #1
 8004d0a:	e7f6      	b.n	8004cfa <_read+0x8>

08004d0c <_close>:
	return len;
}

int _close(int file)
{
	return -1;
 8004d0c:	2001      	movs	r0, #1
}
 8004d0e:	4240      	negs	r0, r0
 8004d10:	4770      	bx	lr

08004d12 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004d12:	2380      	movs	r3, #128	; 0x80
 8004d14:	019b      	lsls	r3, r3, #6
	return 0;
}
 8004d16:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8004d18:	604b      	str	r3, [r1, #4]
}
 8004d1a:	4770      	bx	lr

08004d1c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004d1c:	2001      	movs	r0, #1
 8004d1e:	4770      	bx	lr

08004d20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004d20:	2000      	movs	r0, #0
 8004d22:	4770      	bx	lr

08004d24 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d24:	4a0b      	ldr	r2, [pc, #44]	; (8004d54 <_sbrk+0x30>)
 8004d26:	490c      	ldr	r1, [pc, #48]	; (8004d58 <_sbrk+0x34>)
{
 8004d28:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d2a:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d2c:	4a0b      	ldr	r2, [pc, #44]	; (8004d5c <_sbrk+0x38>)
{
 8004d2e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8004d30:	6810      	ldr	r0, [r2, #0]
 8004d32:	2800      	cmp	r0, #0
 8004d34:	d101      	bne.n	8004d3a <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8004d36:	480a      	ldr	r0, [pc, #40]	; (8004d60 <_sbrk+0x3c>)
 8004d38:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d3a:	6810      	ldr	r0, [r2, #0]
 8004d3c:	18c3      	adds	r3, r0, r3
 8004d3e:	428b      	cmp	r3, r1
 8004d40:	d906      	bls.n	8004d50 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8004d42:	f002 fdad 	bl	80078a0 <__errno>
 8004d46:	230c      	movs	r3, #12
 8004d48:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004d4a:	2001      	movs	r0, #1
 8004d4c:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004d4e:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004d50:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8004d52:	e7fc      	b.n	8004d4e <_sbrk+0x2a>
 8004d54:	00000400 	.word	0x00000400
 8004d58:	20002000 	.word	0x20002000
 8004d5c:	20000224 	.word	0x20000224
 8004d60:	20000530 	.word	0x20000530

08004d64 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004d64:	4770      	bx	lr
	...

08004d68 <readByte>:
	hdma->XferCpltCallback = readByte;
}

void readByte (UART_HandleTypeDef* huart)
{
	if (data == '<')
 8004d68:	4b0b      	ldr	r3, [pc, #44]	; (8004d98 <readByte+0x30>)
 8004d6a:	490c      	ldr	r1, [pc, #48]	; (8004d9c <readByte+0x34>)
 8004d6c:	781a      	ldrb	r2, [r3, #0]
 8004d6e:	2a3c      	cmp	r2, #60	; 0x3c
 8004d70:	d102      	bne.n	8004d78 <readByte+0x10>
		uartPos = 0;
 8004d72:	2300      	movs	r3, #0
 8004d74:	700b      	strb	r3, [r1, #0]
			len = uartPos;
			flag.uartRx = 1;
		}
	else
		uartRx[uartPos++] = data;
}
 8004d76:	4770      	bx	lr
	else if (data == '>')
 8004d78:	780b      	ldrb	r3, [r1, #0]
 8004d7a:	2a3e      	cmp	r2, #62	; 0x3e
 8004d7c:	d107      	bne.n	8004d8e <readByte+0x26>
			len = uartPos;
 8004d7e:	4a08      	ldr	r2, [pc, #32]	; (8004da0 <readByte+0x38>)
 8004d80:	7013      	strb	r3, [r2, #0]
			flag.uartRx = 1;
 8004d82:	2308      	movs	r3, #8
 8004d84:	4a07      	ldr	r2, [pc, #28]	; (8004da4 <readByte+0x3c>)
 8004d86:	7811      	ldrb	r1, [r2, #0]
 8004d88:	430b      	orrs	r3, r1
 8004d8a:	7013      	strb	r3, [r2, #0]
}
 8004d8c:	e7f3      	b.n	8004d76 <readByte+0xe>
		uartRx[uartPos++] = data;
 8004d8e:	1c58      	adds	r0, r3, #1
 8004d90:	7008      	strb	r0, [r1, #0]
 8004d92:	4905      	ldr	r1, [pc, #20]	; (8004da8 <readByte+0x40>)
 8004d94:	54ca      	strb	r2, [r1, r3]
}
 8004d96:	e7ee      	b.n	8004d76 <readByte+0xe>
 8004d98:	200004dd 	.word	0x200004dd
 8004d9c:	200004dc 	.word	0x200004dc
 8004da0:	200004fe 	.word	0x200004fe
 8004da4:	20000210 	.word	0x20000210
 8004da8:	200004de 	.word	0x200004de

08004dac <initUart>:
{
 8004dac:	b510      	push	{r4, lr}
 8004dae:	000c      	movs	r4, r1
	HAL_UART_Receive_DMA(huart, &data, 1);
 8004db0:	2201      	movs	r2, #1
 8004db2:	4903      	ldr	r1, [pc, #12]	; (8004dc0 <initUart+0x14>)
 8004db4:	f002 fd24 	bl	8007800 <HAL_UART_Receive_DMA>
	hdma->XferCpltCallback = readByte;
 8004db8:	4b02      	ldr	r3, [pc, #8]	; (8004dc4 <initUart+0x18>)
 8004dba:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 8004dbc:	bd10      	pop	{r4, pc}
 8004dbe:	46c0      	nop			; (mov r8, r8)
 8004dc0:	200004dd 	.word	0x200004dd
 8004dc4:	08004d69 	.word	0x08004d69

08004dc8 <uartReceiveHandler>:

void uartReceiveHandler (nodeSettings_t* settingsPtr)
{
 8004dc8:	b510      	push	{r4, lr}

	uint8_t l = len - 1;
 8004dca:	4b3a      	ldr	r3, [pc, #232]	; (8004eb4 <uartReceiveHandler+0xec>)
{
 8004dcc:	0004      	movs	r4, r0
	uint8_t l = len - 1;
 8004dce:	7819      	ldrb	r1, [r3, #0]
	uint8_t *ptr = uartRx + 1;
	uint32_t tmp;

	switch (uartRx[0])
 8004dd0:	4b39      	ldr	r3, [pc, #228]	; (8004eb8 <uartReceiveHandler+0xf0>)
	uint8_t l = len - 1;
 8004dd2:	3901      	subs	r1, #1
	switch (uartRx[0])
 8004dd4:	7818      	ldrb	r0, [r3, #0]
	uint8_t l = len - 1;
 8004dd6:	b2c9      	uxtb	r1, r1
	switch (uartRx[0])
 8004dd8:	2853      	cmp	r0, #83	; 0x53
 8004dda:	d818      	bhi.n	8004e0e <uartReceiveHandler+0x46>
 8004ddc:	2830      	cmp	r0, #48	; 0x30
 8004dde:	d91a      	bls.n	8004e16 <uartReceiveHandler+0x4e>
 8004de0:	3831      	subs	r0, #49	; 0x31
 8004de2:	2822      	cmp	r0, #34	; 0x22
 8004de4:	d817      	bhi.n	8004e16 <uartReceiveHandler+0x4e>
 8004de6:	f7fb f997 	bl	8000118 <__gnu_thumb1_case_uqi>
 8004dea:	211c      	.short	0x211c
 8004dec:	163a2b26 	.word	0x163a2b26
 8004df0:	16353016 	.word	0x16353016
 8004df4:	16161616 	.word	0x16161616
 8004df8:	1616165e 	.word	0x1616165e
 8004dfc:	16161658 	.word	0x16161658
 8004e00:	16161616 	.word	0x16161616
 8004e04:	16164916 	.word	0x16164916
 8004e08:	54161616 	.word	0x54161616
 8004e0c:	4e          	.byte	0x4e
 8004e0d:	00          	.byte	0x00
 8004e0e:	2869      	cmp	r0, #105	; 0x69
 8004e10:	d02f      	beq.n	8004e72 <uartReceiveHandler+0xaa>
 8004e12:	286e      	cmp	r0, #110	; 0x6e
 8004e14:	d028      	beq.n	8004e68 <uartReceiveHandler+0xa0>
		case UART_STATUS:
			flag.statusRequested = 1;
			break;

		default:
			printf ("Bad format!");
 8004e16:	4829      	ldr	r0, [pc, #164]	; (8004ebc <uartReceiveHandler+0xf4>)
 8004e18:	f003 f9f8 	bl	800820c <iprintf>
			Error_Handler ();
 8004e1c:	f7fe ff18 	bl	8003c50 <Error_Handler>
			break;

	}

}
 8004e20:	e003      	b.n	8004e2a <uartReceiveHandler+0x62>
			tmp = DecToInt (ptr, l);
 8004e22:	4827      	ldr	r0, [pc, #156]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e24:	f7fe fa66 	bl	80032f4 <DecToInt>
			settingsPtr->realFrequency = tmp;
 8004e28:	6020      	str	r0, [r4, #0]
}
 8004e2a:	bd10      	pop	{r4, pc}
			tmp = DecToInt (ptr, l);
 8004e2c:	4824      	ldr	r0, [pc, #144]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e2e:	f7fe fa61 	bl	80032f4 <DecToInt>
			settingsPtr->sf = tmp;
 8004e32:	7320      	strb	r0, [r4, #12]
			break;
 8004e34:	e7f9      	b.n	8004e2a <uartReceiveHandler+0x62>
			tmp = DecToInt (ptr, l);
 8004e36:	4822      	ldr	r0, [pc, #136]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e38:	f7fe fa5c 	bl	80032f4 <DecToInt>
			settingsPtr->bw = tmp;
 8004e3c:	7360      	strb	r0, [r4, #13]
			break;
 8004e3e:	e7f4      	b.n	8004e2a <uartReceiveHandler+0x62>
			tmp = HexToInt (ptr, l);
 8004e40:	481f      	ldr	r0, [pc, #124]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e42:	f7fe fa72 	bl	800332a <HexToInt>
			settingsPtr->sw = tmp;
 8004e46:	73a0      	strb	r0, [r4, #14]
			break;
 8004e48:	e7ef      	b.n	8004e2a <uartReceiveHandler+0x62>
			tmp = DecToInt (ptr, l);
 8004e4a:	481d      	ldr	r0, [pc, #116]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e4c:	f7fe fa52 	bl	80032f4 <DecToInt>
			settingsPtr->preamble = tmp;
 8004e50:	8120      	strh	r0, [r4, #8]
			break;
 8004e52:	e7ea      	b.n	8004e2a <uartReceiveHandler+0x62>
			tmp = DecToInt (ptr, l);
 8004e54:	481a      	ldr	r0, [pc, #104]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e56:	f7fe fa4d 	bl	80032f4 <DecToInt>
			settingsPtr->cr = tmp;
 8004e5a:	72e0      	strb	r0, [r4, #11]
			break;
 8004e5c:	e7e5      	b.n	8004e2a <uartReceiveHandler+0x62>
			tmp = DecToInt (ptr, l);
 8004e5e:	4818      	ldr	r0, [pc, #96]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e60:	f7fe fa48 	bl	80032f4 <DecToInt>
			settingsPtr->power = tmp;
 8004e64:	73e0      	strb	r0, [r4, #15]
			break;
 8004e66:	e7e0      	b.n	8004e2a <uartReceiveHandler+0x62>
			settingsPtr->nodeNum = DecToInt (ptr, l);
 8004e68:	4815      	ldr	r0, [pc, #84]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e6a:	f7fe fa43 	bl	80032f4 <DecToInt>
 8004e6e:	72a0      	strb	r0, [r4, #10]
			break;
 8004e70:	e7db      	b.n	8004e2a <uartReceiveHandler+0x62>
			settingsPtr->workInterval = DecToInt (ptr, l);
 8004e72:	4813      	ldr	r0, [pc, #76]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e74:	f7fe fa3e 	bl	80032f4 <DecToInt>
 8004e78:	6060      	str	r0, [r4, #4]
			break;
 8004e7a:	e7d6      	b.n	8004e2a <uartReceiveHandler+0x62>
			settingsPtr->useLed = DecToInt (ptr, l);
 8004e7c:	4810      	ldr	r0, [pc, #64]	; (8004ec0 <uartReceiveHandler+0xf8>)
 8004e7e:	f7fe fa39 	bl	80032f4 <DecToInt>
 8004e82:	7420      	strb	r0, [r4, #16]
			break;
 8004e84:	e7d1      	b.n	8004e2a <uartReceiveHandler+0x62>
			flag.saveSettings = 1;
 8004e86:	2310      	movs	r3, #16
 8004e88:	4a0e      	ldr	r2, [pc, #56]	; (8004ec4 <uartReceiveHandler+0xfc>)
 8004e8a:	7811      	ldrb	r1, [r2, #0]
			flag.readConfig = 1;
 8004e8c:	430b      	orrs	r3, r1
 8004e8e:	7013      	strb	r3, [r2, #0]
			break;
 8004e90:	e7cb      	b.n	8004e2a <uartReceiveHandler+0x62>
			flag.readConfig = 1;
 8004e92:	4a0c      	ldr	r2, [pc, #48]	; (8004ec4 <uartReceiveHandler+0xfc>)
 8004e94:	2320      	movs	r3, #32
 8004e96:	7811      	ldrb	r1, [r2, #0]
 8004e98:	e7f8      	b.n	8004e8c <uartReceiveHandler+0xc4>
			printf ("<ANv%lx>", version);
 8004e9a:	4b0b      	ldr	r3, [pc, #44]	; (8004ec8 <uartReceiveHandler+0x100>)
 8004e9c:	480b      	ldr	r0, [pc, #44]	; (8004ecc <uartReceiveHandler+0x104>)
 8004e9e:	6819      	ldr	r1, [r3, #0]
 8004ea0:	f003 f9b4 	bl	800820c <iprintf>
			break;
 8004ea4:	e7c1      	b.n	8004e2a <uartReceiveHandler+0x62>
			flag.statusRequested = 1;
 8004ea6:	2304      	movs	r3, #4
 8004ea8:	4a06      	ldr	r2, [pc, #24]	; (8004ec4 <uartReceiveHandler+0xfc>)
 8004eaa:	7851      	ldrb	r1, [r2, #1]
 8004eac:	430b      	orrs	r3, r1
 8004eae:	7053      	strb	r3, [r2, #1]
			break;
 8004eb0:	e7bb      	b.n	8004e2a <uartReceiveHandler+0x62>
 8004eb2:	46c0      	nop			; (mov r8, r8)
 8004eb4:	200004fe 	.word	0x200004fe
 8004eb8:	200004de 	.word	0x200004de
 8004ebc:	0800aeea 	.word	0x0800aeea
 8004ec0:	200004df 	.word	0x200004df
 8004ec4:	20000210 	.word	0x20000210
 8004ec8:	0800aebc 	.word	0x0800aebc
 8004ecc:	0800aee1 	.word	0x0800aee1

08004ed0 <sendConfig>:

void sendConfig (nodeSettings_t* settingsPtr)
{
 8004ed0:	b510      	push	{r4, lr}
 8004ed2:	0004      	movs	r4, r0
	printf ("<1%lu>", settingsPtr->realFrequency);
 8004ed4:	6801      	ldr	r1, [r0, #0]
 8004ed6:	4814      	ldr	r0, [pc, #80]	; (8004f28 <sendConfig+0x58>)
 8004ed8:	f003 f998 	bl	800820c <iprintf>
	printf ("<2%u>", settingsPtr->sf);
 8004edc:	7b21      	ldrb	r1, [r4, #12]
 8004ede:	4813      	ldr	r0, [pc, #76]	; (8004f2c <sendConfig+0x5c>)
 8004ee0:	f003 f994 	bl	800820c <iprintf>
	printf ("<3%u>", settingsPtr->bw);
 8004ee4:	7b61      	ldrb	r1, [r4, #13]
 8004ee6:	4812      	ldr	r0, [pc, #72]	; (8004f30 <sendConfig+0x60>)
 8004ee8:	f003 f990 	bl	800820c <iprintf>
	printf ("<4%X>", settingsPtr->sw);
 8004eec:	7ba1      	ldrb	r1, [r4, #14]
 8004eee:	4811      	ldr	r0, [pc, #68]	; (8004f34 <sendConfig+0x64>)
 8004ef0:	f003 f98c 	bl	800820c <iprintf>
	printf ("<5%u>", settingsPtr->power);
 8004ef4:	7be1      	ldrb	r1, [r4, #15]
 8004ef6:	4810      	ldr	r0, [pc, #64]	; (8004f38 <sendConfig+0x68>)
 8004ef8:	f003 f988 	bl	800820c <iprintf>
	printf ("<8%u>", settingsPtr->preamble);
 8004efc:	8921      	ldrh	r1, [r4, #8]
 8004efe:	480f      	ldr	r0, [pc, #60]	; (8004f3c <sendConfig+0x6c>)
 8004f00:	f003 f984 	bl	800820c <iprintf>
	printf ("<9%u>", settingsPtr->cr);
 8004f04:	7ae1      	ldrb	r1, [r4, #11]
 8004f06:	480e      	ldr	r0, [pc, #56]	; (8004f40 <sendConfig+0x70>)
 8004f08:	f003 f980 	bl	800820c <iprintf>
	printf ("<n%u>", settingsPtr->nodeNum);
 8004f0c:	7aa1      	ldrb	r1, [r4, #10]
 8004f0e:	480d      	ldr	r0, [pc, #52]	; (8004f44 <sendConfig+0x74>)
 8004f10:	f003 f97c 	bl	800820c <iprintf>
	printf ("<i%lu>", settingsPtr->workInterval);
 8004f14:	6861      	ldr	r1, [r4, #4]
 8004f16:	480c      	ldr	r0, [pc, #48]	; (8004f48 <sendConfig+0x78>)
 8004f18:	f003 f978 	bl	800820c <iprintf>
	printf ("<L%u>\n", settingsPtr->useLed);
 8004f1c:	7c21      	ldrb	r1, [r4, #16]
 8004f1e:	480b      	ldr	r0, [pc, #44]	; (8004f4c <sendConfig+0x7c>)
 8004f20:	f003 f974 	bl	800820c <iprintf>
}
 8004f24:	bd10      	pop	{r4, pc}
 8004f26:	46c0      	nop			; (mov r8, r8)
 8004f28:	0800aef6 	.word	0x0800aef6
 8004f2c:	0800aefd 	.word	0x0800aefd
 8004f30:	0800af03 	.word	0x0800af03
 8004f34:	0800af09 	.word	0x0800af09
 8004f38:	0800af0f 	.word	0x0800af0f
 8004f3c:	0800af15 	.word	0x0800af15
 8004f40:	0800af1b 	.word	0x0800af1b
 8004f44:	0800af21 	.word	0x0800af21
 8004f48:	0800af27 	.word	0x0800af27
 8004f4c:	0800af2e 	.word	0x0800af2e

08004f50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004f50:	480d      	ldr	r0, [pc, #52]	; (8004f88 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004f52:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f54:	480d      	ldr	r0, [pc, #52]	; (8004f8c <LoopForever+0x6>)
  ldr r1, =_edata
 8004f56:	490e      	ldr	r1, [pc, #56]	; (8004f90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f58:	4a0e      	ldr	r2, [pc, #56]	; (8004f94 <LoopForever+0xe>)
  movs r3, #0
 8004f5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f5c:	e002      	b.n	8004f64 <LoopCopyDataInit>

08004f5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f62:	3304      	adds	r3, #4

08004f64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f68:	d3f9      	bcc.n	8004f5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f6a:	4a0b      	ldr	r2, [pc, #44]	; (8004f98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f6c:	4c0b      	ldr	r4, [pc, #44]	; (8004f9c <LoopForever+0x16>)
  movs r3, #0
 8004f6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f70:	e001      	b.n	8004f76 <LoopFillZerobss>

08004f72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f74:	3204      	adds	r2, #4

08004f76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f78:	d3fb      	bcc.n	8004f72 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004f7a:	f7ff fef3 	bl	8004d64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f7e:	f002 fc95 	bl	80078ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f82:	f7fe fecb 	bl	8003d1c <main>

08004f86 <LoopForever>:

LoopForever:
    b LoopForever
 8004f86:	e7fe      	b.n	8004f86 <LoopForever>
   ldr   r0, =_estack
 8004f88:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f90:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8004f94:	0800b33c 	.word	0x0800b33c
  ldr r2, =_sbss
 8004f98:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8004f9c:	2000052c 	.word	0x2000052c

08004fa0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004fa0:	e7fe      	b.n	8004fa0 <ADC1_COMP_IRQHandler>
	...

08004fa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fa4:	b570      	push	{r4, r5, r6, lr}
 8004fa6:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fa8:	20fa      	movs	r0, #250	; 0xfa
 8004faa:	4b0d      	ldr	r3, [pc, #52]	; (8004fe0 <HAL_InitTick+0x3c>)
 8004fac:	0080      	lsls	r0, r0, #2
 8004fae:	7819      	ldrb	r1, [r3, #0]
 8004fb0:	f7fb f8c6 	bl	8000140 <__udivsi3>
 8004fb4:	4b0b      	ldr	r3, [pc, #44]	; (8004fe4 <HAL_InitTick+0x40>)
 8004fb6:	0001      	movs	r1, r0
 8004fb8:	6818      	ldr	r0, [r3, #0]
 8004fba:	f7fb f8c1 	bl	8000140 <__udivsi3>
 8004fbe:	f000 faed 	bl	800559c <HAL_SYSTICK_Config>
 8004fc2:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8004fc4:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fc6:	2c00      	cmp	r4, #0
 8004fc8:	d109      	bne.n	8004fde <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fca:	2d03      	cmp	r5, #3
 8004fcc:	d807      	bhi.n	8004fde <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fce:	3802      	subs	r0, #2
 8004fd0:	0022      	movs	r2, r4
 8004fd2:	0029      	movs	r1, r5
 8004fd4:	f000 faac 	bl	8005530 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fd8:	0020      	movs	r0, r4
 8004fda:	4b03      	ldr	r3, [pc, #12]	; (8004fe8 <HAL_InitTick+0x44>)
 8004fdc:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8004fde:	bd70      	pop	{r4, r5, r6, pc}
 8004fe0:	20000018 	.word	0x20000018
 8004fe4:	20000014 	.word	0x20000014
 8004fe8:	2000001c 	.word	0x2000001c

08004fec <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004fec:	2340      	movs	r3, #64	; 0x40
 8004fee:	4a08      	ldr	r2, [pc, #32]	; (8005010 <HAL_Init+0x24>)
{
 8004ff0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004ff2:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004ff4:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004ff6:	430b      	orrs	r3, r1
 8004ff8:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004ffa:	f7ff ffd3 	bl	8004fa4 <HAL_InitTick>
 8004ffe:	1e04      	subs	r4, r0, #0
 8005000:	d103      	bne.n	800500a <HAL_Init+0x1e>
    HAL_MspInit();
 8005002:	f7ff fa49 	bl	8004498 <HAL_MspInit>
}
 8005006:	0020      	movs	r0, r4
 8005008:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800500a:	2401      	movs	r4, #1
 800500c:	e7fb      	b.n	8005006 <HAL_Init+0x1a>
 800500e:	46c0      	nop			; (mov r8, r8)
 8005010:	40022000 	.word	0x40022000

08005014 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8005014:	4a03      	ldr	r2, [pc, #12]	; (8005024 <HAL_IncTick+0x10>)
 8005016:	4b04      	ldr	r3, [pc, #16]	; (8005028 <HAL_IncTick+0x14>)
 8005018:	6811      	ldr	r1, [r2, #0]
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	185b      	adds	r3, r3, r1
 800501e:	6013      	str	r3, [r2, #0]
}
 8005020:	4770      	bx	lr
 8005022:	46c0      	nop			; (mov r8, r8)
 8005024:	20000500 	.word	0x20000500
 8005028:	20000018 	.word	0x20000018

0800502c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800502c:	4b01      	ldr	r3, [pc, #4]	; (8005034 <HAL_GetTick+0x8>)
 800502e:	6818      	ldr	r0, [r3, #0]
}
 8005030:	4770      	bx	lr
 8005032:	46c0      	nop			; (mov r8, r8)
 8005034:	20000500 	.word	0x20000500

08005038 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005038:	b570      	push	{r4, r5, r6, lr}
 800503a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800503c:	f7ff fff6 	bl	800502c <HAL_GetTick>
 8005040:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005042:	1c63      	adds	r3, r4, #1
 8005044:	d002      	beq.n	800504c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8005046:	4b04      	ldr	r3, [pc, #16]	; (8005058 <HAL_Delay+0x20>)
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800504c:	f7ff ffee 	bl	800502c <HAL_GetTick>
 8005050:	1b40      	subs	r0, r0, r5
 8005052:	42a0      	cmp	r0, r4
 8005054:	d3fa      	bcc.n	800504c <HAL_Delay+0x14>
  {
  }
}
 8005056:	bd70      	pop	{r4, r5, r6, pc}
 8005058:	20000018 	.word	0x20000018

0800505c <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disables the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800505c:	2102      	movs	r1, #2
 800505e:	4a02      	ldr	r2, [pc, #8]	; (8005068 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 8005060:	6853      	ldr	r3, [r2, #4]
 8005062:	438b      	bics	r3, r1
 8005064:	6053      	str	r3, [r2, #4]
}
 8005066:	4770      	bx	lr
 8005068:	40015800 	.word	0x40015800

0800506c <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800506c:	4b08      	ldr	r3, [pc, #32]	; (8005090 <ADC_DelayMicroSecond+0x24>)
{
 800506e:	b513      	push	{r0, r1, r4, lr}
 8005070:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8005072:	4908      	ldr	r1, [pc, #32]	; (8005094 <ADC_DelayMicroSecond+0x28>)
 8005074:	6818      	ldr	r0, [r3, #0]
 8005076:	f7fb f863 	bl	8000140 <__udivsi3>
 800507a:	4344      	muls	r4, r0
 800507c:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 800507e:	9b01      	ldr	r3, [sp, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d100      	bne.n	8005086 <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  } 
}
 8005084:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 8005086:	9b01      	ldr	r3, [sp, #4]
 8005088:	3b01      	subs	r3, #1
 800508a:	9301      	str	r3, [sp, #4]
 800508c:	e7f7      	b.n	800507e <ADC_DelayMicroSecond+0x12>
 800508e:	46c0      	nop			; (mov r8, r8)
 8005090:	20000014 	.word	0x20000014
 8005094:	000f4240 	.word	0x000f4240

08005098 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005098:	2103      	movs	r1, #3
 800509a:	6803      	ldr	r3, [r0, #0]
{
 800509c:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800509e:	689a      	ldr	r2, [r3, #8]
{
 80050a0:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80050a2:	400a      	ands	r2, r1
 80050a4:	2a01      	cmp	r2, #1
 80050a6:	d104      	bne.n	80050b2 <ADC_Enable+0x1a>
 80050a8:	6819      	ldr	r1, [r3, #0]
 80050aa:	4211      	tst	r1, r2
 80050ac:	d001      	beq.n	80050b2 <ADC_Enable+0x1a>
  return HAL_OK;
 80050ae:	2000      	movs	r0, #0
}
 80050b0:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80050b2:	6899      	ldr	r1, [r3, #8]
 80050b4:	4a13      	ldr	r2, [pc, #76]	; (8005104 <ADC_Enable+0x6c>)
 80050b6:	4211      	tst	r1, r2
 80050b8:	d008      	beq.n	80050cc <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050ba:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050bc:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050be:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80050c0:	4313      	orrs	r3, r2
 80050c2:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80050c6:	4303      	orrs	r3, r0
 80050c8:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 80050ca:	e7f1      	b.n	80050b0 <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 80050cc:	2501      	movs	r5, #1
 80050ce:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80050d0:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 80050d2:	432a      	orrs	r2, r5
 80050d4:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80050d6:	f7ff ffc9 	bl	800506c <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 80050da:	f7ff ffa7 	bl	800502c <HAL_GetTick>
 80050de:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80050e0:	6823      	ldr	r3, [r4, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	422b      	tst	r3, r5
 80050e6:	d1e2      	bne.n	80050ae <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80050e8:	f7ff ffa0 	bl	800502c <HAL_GetTick>
 80050ec:	1b80      	subs	r0, r0, r6
 80050ee:	280a      	cmp	r0, #10
 80050f0:	d9f6      	bls.n	80050e0 <ADC_Enable+0x48>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050f2:	2310      	movs	r3, #16
 80050f4:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 80050f6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050f8:	4313      	orrs	r3, r2
 80050fa:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80050fe:	431d      	orrs	r5, r3
 8005100:	65a5      	str	r5, [r4, #88]	; 0x58
        return HAL_ERROR;
 8005102:	e7d5      	b.n	80050b0 <ADC_Enable+0x18>
 8005104:	80000017 	.word	0x80000017

08005108 <HAL_ADC_Init>:
{
 8005108:	b570      	push	{r4, r5, r6, lr}
 800510a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800510c:	2001      	movs	r0, #1
  if(hadc == NULL)
 800510e:	2c00      	cmp	r4, #0
 8005110:	d01b      	beq.n	800514a <HAL_ADC_Init+0x42>
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005112:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005114:	2b00      	cmp	r3, #0
 8005116:	d106      	bne.n	8005126 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8005118:	0022      	movs	r2, r4
 800511a:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 800511c:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 800511e:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8005120:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8005122:	f7ff f9c7 	bl	80044b4 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005126:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005128:	06db      	lsls	r3, r3, #27
 800512a:	d406      	bmi.n	800513a <HAL_ADC_Init+0x32>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 800512c:	6823      	ldr	r3, [r4, #0]
 800512e:	2204      	movs	r2, #4
 8005130:	6899      	ldr	r1, [r3, #8]
 8005132:	0008      	movs	r0, r1
 8005134:	4010      	ands	r0, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005136:	4211      	tst	r1, r2
 8005138:	d008      	beq.n	800514c <HAL_ADC_Init+0x44>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800513a:	2310      	movs	r3, #16
 800513c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 800513e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005140:	4313      	orrs	r3, r2
 8005142:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8005144:	2300      	movs	r3, #0
 8005146:	3450      	adds	r4, #80	; 0x50
 8005148:	7023      	strb	r3, [r4, #0]
}
 800514a:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 800514c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800514e:	4955      	ldr	r1, [pc, #340]	; (80052a4 <HAL_ADC_Init+0x19c>)
 8005150:	4011      	ands	r1, r2
 8005152:	2202      	movs	r2, #2
 8005154:	430a      	orrs	r2, r1
 8005156:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005158:	2203      	movs	r2, #3
 800515a:	6899      	ldr	r1, [r3, #8]
 800515c:	4011      	ands	r1, r2
 800515e:	4a52      	ldr	r2, [pc, #328]	; (80052a8 <HAL_ADC_Init+0x1a0>)
 8005160:	2901      	cmp	r1, #1
 8005162:	d102      	bne.n	800516a <HAL_ADC_Init+0x62>
 8005164:	681d      	ldr	r5, [r3, #0]
 8005166:	420d      	tst	r5, r1
 8005168:	d119      	bne.n	800519e <HAL_ADC_Init+0x96>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800516a:	2680      	movs	r6, #128	; 0x80
 800516c:	6861      	ldr	r1, [r4, #4]
 800516e:	05f6      	lsls	r6, r6, #23
 8005170:	004d      	lsls	r5, r1, #1
 8005172:	086d      	lsrs	r5, r5, #1
 8005174:	42b5      	cmp	r5, r6
 8005176:	d003      	beq.n	8005180 <HAL_ADC_Init+0x78>
 8005178:	2580      	movs	r5, #128	; 0x80
 800517a:	062d      	lsls	r5, r5, #24
 800517c:	42a9      	cmp	r1, r5
 800517e:	d176      	bne.n	800526e <HAL_ADC_Init+0x166>
 8005180:	691d      	ldr	r5, [r3, #16]
 8005182:	00ad      	lsls	r5, r5, #2
 8005184:	08ad      	lsrs	r5, r5, #2
 8005186:	611d      	str	r5, [r3, #16]
 8005188:	691d      	ldr	r5, [r3, #16]
 800518a:	4329      	orrs	r1, r5
 800518c:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 800518e:	2518      	movs	r5, #24
 8005190:	68d9      	ldr	r1, [r3, #12]
 8005192:	43a9      	bics	r1, r5
 8005194:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8005196:	68d9      	ldr	r1, [r3, #12]
 8005198:	68a5      	ldr	r5, [r4, #8]
 800519a:	4329      	orrs	r1, r5
 800519c:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800519e:	6811      	ldr	r1, [r2, #0]
 80051a0:	4d42      	ldr	r5, [pc, #264]	; (80052ac <HAL_ADC_Init+0x1a4>)
 80051a2:	4029      	ands	r1, r5
 80051a4:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80051a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051a8:	6815      	ldr	r5, [r2, #0]
 80051aa:	0649      	lsls	r1, r1, #25
 80051ac:	4329      	orrs	r1, r5
 80051ae:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80051b0:	2280      	movs	r2, #128	; 0x80
 80051b2:	6899      	ldr	r1, [r3, #8]
 80051b4:	0552      	lsls	r2, r2, #21
 80051b6:	4211      	tst	r1, r2
 80051b8:	d102      	bne.n	80051c0 <HAL_ADC_Init+0xb8>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80051ba:	6899      	ldr	r1, [r3, #8]
 80051bc:	430a      	orrs	r2, r1
 80051be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80051c0:	68da      	ldr	r2, [r3, #12]
 80051c2:	493b      	ldr	r1, [pc, #236]	; (80052b0 <HAL_ADC_Init+0x1a8>)
 80051c4:	400a      	ands	r2, r1
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80051c6:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80051c8:	60da      	str	r2, [r3, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80051ca:	68dd      	ldr	r5, [r3, #12]
 80051cc:	68e2      	ldr	r2, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80051ce:	2902      	cmp	r1, #2
 80051d0:	d100      	bne.n	80051d4 <HAL_ADC_Init+0xcc>
 80051d2:	2004      	movs	r0, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80051d4:	6b26      	ldr	r6, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80051d6:	1c61      	adds	r1, r4, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80051d8:	4332      	orrs	r2, r6
 80051da:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80051dc:	69a5      	ldr	r5, [r4, #24]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80051de:	7fc9      	ldrb	r1, [r1, #31]
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80051e0:	03ad      	lsls	r5, r5, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80051e2:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80051e4:	69e5      	ldr	r5, [r4, #28]
 80051e6:	03ed      	lsls	r5, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80051e8:	432a      	orrs	r2, r5
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80051ea:	034d      	lsls	r5, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80051ec:	432a      	orrs	r2, r5
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80051ee:	0025      	movs	r5, r4
 80051f0:	352c      	adds	r5, #44	; 0x2c
 80051f2:	782d      	ldrb	r5, [r5, #0]
 80051f4:	006d      	lsls	r5, r5, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80051f6:	432a      	orrs	r2, r5
 80051f8:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80051fa:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80051fc:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80051fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005200:	30ff      	adds	r0, #255	; 0xff
 8005202:	4282      	cmp	r2, r0
 8005204:	d004      	beq.n	8005210 <HAL_ADC_Init+0x108>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005206:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005208:	68d8      	ldr	r0, [r3, #12]
 800520a:	432a      	orrs	r2, r5
 800520c:	4302      	orrs	r2, r0
 800520e:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005210:	1ca2      	adds	r2, r4, #2
 8005212:	7fd2      	ldrb	r2, [r2, #31]
 8005214:	2a01      	cmp	r2, #1
 8005216:	d106      	bne.n	8005226 <HAL_ADC_Init+0x11e>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8005218:	2900      	cmp	r1, #0
 800521a:	d134      	bne.n	8005286 <HAL_ADC_Init+0x17e>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800521c:	2280      	movs	r2, #128	; 0x80
 800521e:	68d9      	ldr	r1, [r3, #12]
 8005220:	0252      	lsls	r2, r2, #9
 8005222:	430a      	orrs	r2, r1
 8005224:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8005226:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8005228:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 800522a:	2901      	cmp	r1, #1
 800522c:	d133      	bne.n	8005296 <HAL_ADC_Init+0x18e>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800522e:	4821      	ldr	r0, [pc, #132]	; (80052b4 <HAL_ADC_Init+0x1ac>)
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8005230:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8005232:	4002      	ands	r2, r0
 8005234:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8005236:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005238:	6918      	ldr	r0, [r3, #16]
 800523a:	432a      	orrs	r2, r5
                               hadc->Init.Oversample.RightBitShift             |
 800523c:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 800523e:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8005240:	4302      	orrs	r2, r0
 8005242:	611a      	str	r2, [r3, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8005244:	691a      	ldr	r2, [r3, #16]
 8005246:	4311      	orrs	r1, r2
 8005248:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 800524a:	2107      	movs	r1, #7
 800524c:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 800524e:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8005250:	438a      	bics	r2, r1
 8005252:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8005254:	695a      	ldr	r2, [r3, #20]
 8005256:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005258:	430a      	orrs	r2, r1
 800525a:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 800525c:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 800525e:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8005260:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005262:	4393      	bics	r3, r2
 8005264:	001a      	movs	r2, r3
 8005266:	2301      	movs	r3, #1
 8005268:	4313      	orrs	r3, r2
 800526a:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 800526c:	e76d      	b.n	800514a <HAL_ADC_Init+0x42>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800526e:	691d      	ldr	r5, [r3, #16]
 8005270:	4e11      	ldr	r6, [pc, #68]	; (80052b8 <HAL_ADC_Init+0x1b0>)
 8005272:	00ad      	lsls	r5, r5, #2
 8005274:	08ad      	lsrs	r5, r5, #2
 8005276:	611d      	str	r5, [r3, #16]
 8005278:	6815      	ldr	r5, [r2, #0]
 800527a:	4035      	ands	r5, r6
 800527c:	6015      	str	r5, [r2, #0]
 800527e:	6815      	ldr	r5, [r2, #0]
 8005280:	4329      	orrs	r1, r5
 8005282:	6011      	str	r1, [r2, #0]
 8005284:	e783      	b.n	800518e <HAL_ADC_Init+0x86>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005286:	2120      	movs	r1, #32
 8005288:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800528a:	4301      	orrs	r1, r0
 800528c:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800528e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005290:	430a      	orrs	r2, r1
 8005292:	65a2      	str	r2, [r4, #88]	; 0x58
 8005294:	e7c7      	b.n	8005226 <HAL_ADC_Init+0x11e>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8005296:	2101      	movs	r1, #1
 8005298:	420a      	tst	r2, r1
 800529a:	d0d6      	beq.n	800524a <HAL_ADC_Init+0x142>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 800529c:	691a      	ldr	r2, [r3, #16]
 800529e:	438a      	bics	r2, r1
 80052a0:	611a      	str	r2, [r3, #16]
 80052a2:	e7d2      	b.n	800524a <HAL_ADC_Init+0x142>
 80052a4:	fffffefd 	.word	0xfffffefd
 80052a8:	40012708 	.word	0x40012708
 80052ac:	fdffffff 	.word	0xfdffffff
 80052b0:	fffe0219 	.word	0xfffe0219
 80052b4:	fffffc03 	.word	0xfffffc03
 80052b8:	ffc3ffff 	.word	0xffc3ffff

080052bc <HAL_ADC_Start_DMA>:
{
 80052bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052be:	9201      	str	r2, [sp, #4]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80052c0:	6802      	ldr	r2, [r0, #0]
{
 80052c2:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80052c4:	6893      	ldr	r3, [r2, #8]
{
 80052c6:	000e      	movs	r6, r1
    tmp_hal_status = HAL_BUSY;
 80052c8:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80052ca:	075b      	lsls	r3, r3, #29
 80052cc:	d42f      	bmi.n	800532e <HAL_ADC_Start_DMA+0x72>
    __HAL_LOCK(hadc);
 80052ce:	0027      	movs	r7, r4
 80052d0:	3750      	adds	r7, #80	; 0x50
 80052d2:	783b      	ldrb	r3, [r7, #0]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d02a      	beq.n	800532e <HAL_ADC_Start_DMA+0x72>
 80052d8:	2301      	movs	r3, #1
 80052da:	703b      	strb	r3, [r7, #0]
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80052dc:	68d1      	ldr	r1, [r2, #12]
 80052de:	430b      	orrs	r3, r1
 80052e0:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80052e2:	69e3      	ldr	r3, [r4, #28]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d123      	bne.n	8005330 <HAL_ADC_Start_DMA+0x74>
      ADC_STATE_CLR_SET(hadc->State,
 80052e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80052ea:	4a14      	ldr	r2, [pc, #80]	; (800533c <HAL_ADC_Start_DMA+0x80>)
      ADC_CLEAR_ERRORCODE(hadc);
 80052ec:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 80052ee:	401a      	ands	r2, r3
 80052f0:	2380      	movs	r3, #128	; 0x80
 80052f2:	005b      	lsls	r3, r3, #1
 80052f4:	4313      	orrs	r3, r2
 80052f6:	6563      	str	r3, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 80052f8:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 80052fa:	703d      	strb	r5, [r7, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80052fc:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80052fe:	4b10      	ldr	r3, [pc, #64]	; (8005340 <HAL_ADC_Start_DMA+0x84>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005300:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005302:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005304:	4b0f      	ldr	r3, [pc, #60]	; (8005344 <HAL_ADC_Start_DMA+0x88>)
 8005306:	6303      	str	r3, [r0, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005308:	4b0f      	ldr	r3, [pc, #60]	; (8005348 <HAL_ADC_Start_DMA+0x8c>)
 800530a:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800530c:	231c      	movs	r3, #28
 800530e:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005310:	684a      	ldr	r2, [r1, #4]
 8005312:	3b0c      	subs	r3, #12
 8005314:	4313      	orrs	r3, r2
 8005316:	604b      	str	r3, [r1, #4]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005318:	0032      	movs	r2, r6
 800531a:	9b01      	ldr	r3, [sp, #4]
 800531c:	3140      	adds	r1, #64	; 0x40
 800531e:	f000 f99b 	bl	8005658 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8005322:	2304      	movs	r3, #4
 8005324:	0028      	movs	r0, r5
 8005326:	6822      	ldr	r2, [r4, #0]
 8005328:	6891      	ldr	r1, [r2, #8]
 800532a:	430b      	orrs	r3, r1
 800532c:	6093      	str	r3, [r2, #8]
}
 800532e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8005330:	0020      	movs	r0, r4
 8005332:	f7ff feb1 	bl	8005098 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8005336:	2800      	cmp	r0, #0
 8005338:	d0d6      	beq.n	80052e8 <HAL_ADC_Start_DMA+0x2c>
 800533a:	e7f8      	b.n	800532e <HAL_ADC_Start_DMA+0x72>
 800533c:	fffff0fe 	.word	0xfffff0fe
 8005340:	08005351 	.word	0x08005351
 8005344:	080053c3 	.word	0x080053c3
 8005348:	080053cf 	.word	0x080053cf

0800534c <HAL_ADC_ConvCpltCallback>:
 800534c:	4770      	bx	lr
	...

08005350 <ADC_DMAConvCplt>:
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005350:	2250      	movs	r2, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005352:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8005354:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005356:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005358:	4211      	tst	r1, r2
 800535a:	d12b      	bne.n	80053b4 <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800535c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800535e:	32b1      	adds	r2, #177	; 0xb1
 8005360:	32ff      	adds	r2, #255	; 0xff
 8005362:	430a      	orrs	r2, r1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005364:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005366:	655a      	str	r2, [r3, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	0109      	lsls	r1, r1, #4
 800536c:	68d0      	ldr	r0, [r2, #12]
 800536e:	4208      	tst	r0, r1
 8005370:	d113      	bne.n	800539a <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005372:	1c59      	adds	r1, r3, #1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005374:	7fc9      	ldrb	r1, [r1, #31]
 8005376:	2900      	cmp	r1, #0
 8005378:	d10f      	bne.n	800539a <ADC_DMAConvCplt+0x4a>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800537a:	6811      	ldr	r1, [r2, #0]
 800537c:	0709      	lsls	r1, r1, #28
 800537e:	d50c      	bpl.n	800539a <ADC_DMAConvCplt+0x4a>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005380:	6891      	ldr	r1, [r2, #8]
 8005382:	0749      	lsls	r1, r1, #29
 8005384:	d40d      	bmi.n	80053a2 <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005386:	200c      	movs	r0, #12
 8005388:	6851      	ldr	r1, [r2, #4]
 800538a:	4381      	bics	r1, r0
 800538c:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 800538e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005390:	490a      	ldr	r1, [pc, #40]	; (80053bc <ADC_DMAConvCplt+0x6c>)
 8005392:	4011      	ands	r1, r2
 8005394:	2201      	movs	r2, #1
 8005396:	430a      	orrs	r2, r1
 8005398:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800539a:	0018      	movs	r0, r3
 800539c:	f7ff ffd6 	bl	800534c <HAL_ADC_ConvCpltCallback>
}
 80053a0:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053a2:	2220      	movs	r2, #32
 80053a4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80053a6:	430a      	orrs	r2, r1
 80053a8:	655a      	str	r2, [r3, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053aa:	2201      	movs	r2, #1
 80053ac:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80053ae:	430a      	orrs	r2, r1
 80053b0:	659a      	str	r2, [r3, #88]	; 0x58
 80053b2:	e7f2      	b.n	800539a <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80053b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b8:	4798      	blx	r3
}
 80053ba:	e7f1      	b.n	80053a0 <ADC_DMAConvCplt+0x50>
 80053bc:	fffffefe 	.word	0xfffffefe

080053c0 <HAL_ADC_ConvHalfCpltCallback>:
 80053c0:	4770      	bx	lr

080053c2 <ADC_DMAHalfConvCplt>:
{
 80053c2:	b510      	push	{r4, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80053c4:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80053c6:	f7ff fffb 	bl	80053c0 <HAL_ADC_ConvHalfCpltCallback>
}
 80053ca:	bd10      	pop	{r4, pc}

080053cc <HAL_ADC_ErrorCallback>:
 80053cc:	4770      	bx	lr

080053ce <ADC_DMAError>:
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80053ce:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80053d0:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80053d2:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80053d4:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80053d6:	4313      	orrs	r3, r2
 80053d8:	6543      	str	r3, [r0, #84]	; 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80053da:	2304      	movs	r3, #4
 80053dc:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80053de:	4313      	orrs	r3, r2
 80053e0:	6583      	str	r3, [r0, #88]	; 0x58
  HAL_ADC_ErrorCallback(hadc); 
 80053e2:	f7ff fff3 	bl	80053cc <HAL_ADC_ErrorCallback>
}
 80053e6:	bd10      	pop	{r4, pc}

080053e8 <HAL_ADC_ConfigChannel>:
{
 80053e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80053ea:	0004      	movs	r4, r0
 80053ec:	3450      	adds	r4, #80	; 0x50
 80053ee:	7822      	ldrb	r2, [r4, #0]
{
 80053f0:	0003      	movs	r3, r0
 80053f2:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 80053f4:	2002      	movs	r0, #2
 80053f6:	2a01      	cmp	r2, #1
 80053f8:	d00b      	beq.n	8005412 <HAL_ADC_ConfigChannel+0x2a>
 80053fa:	3801      	subs	r0, #1
 80053fc:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	6891      	ldr	r1, [r2, #8]
 8005402:	0749      	lsls	r1, r1, #29
 8005404:	d506      	bpl.n	8005414 <HAL_ADC_ConfigChannel+0x2c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005406:	2220      	movs	r2, #32
 8005408:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800540a:	430a      	orrs	r2, r1
 800540c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 800540e:	2300      	movs	r3, #0
 8005410:	7023      	strb	r3, [r4, #0]
}
 8005412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (sConfig->Rank != ADC_RANK_NONE)
 8005414:	2380      	movs	r3, #128	; 0x80
 8005416:	6828      	ldr	r0, [r5, #0]
 8005418:	4e19      	ldr	r6, [pc, #100]	; (8005480 <HAL_ADC_ConfigChannel+0x98>)
 800541a:	686f      	ldr	r7, [r5, #4]
 800541c:	0341      	lsls	r1, r0, #13
 800541e:	02db      	lsls	r3, r3, #11
 8005420:	0b49      	lsrs	r1, r1, #13
 8005422:	4003      	ands	r3, r0
 8005424:	42b7      	cmp	r7, r6
 8005426:	d019      	beq.n	800545c <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8005428:	6a90      	ldr	r0, [r2, #40]	; 0x28
 800542a:	4301      	orrs	r1, r0
 800542c:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800542e:	2b00      	cmp	r3, #0
 8005430:	d008      	beq.n	8005444 <HAL_ADC_ConfigChannel+0x5c>
      ADC->CCR |= ADC_CCR_TSEN;   
 8005432:	2380      	movs	r3, #128	; 0x80
 8005434:	4a13      	ldr	r2, [pc, #76]	; (8005484 <HAL_ADC_ConfigChannel+0x9c>)
 8005436:	041b      	lsls	r3, r3, #16
 8005438:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800543a:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;   
 800543c:	430b      	orrs	r3, r1
 800543e:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8005440:	f7ff fe14 	bl	800506c <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005444:	682b      	ldr	r3, [r5, #0]
 8005446:	039b      	lsls	r3, r3, #14
 8005448:	d505      	bpl.n	8005456 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR |= ADC_CCR_VREFEN;   
 800544a:	2380      	movs	r3, #128	; 0x80
 800544c:	4a0d      	ldr	r2, [pc, #52]	; (8005484 <HAL_ADC_ConfigChannel+0x9c>)
 800544e:	03db      	lsls	r3, r3, #15
 8005450:	6811      	ldr	r1, [r2, #0]
 8005452:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8005454:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 8005456:	2000      	movs	r0, #0
 8005458:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 800545a:	e7da      	b.n	8005412 <HAL_ADC_ConfigChannel+0x2a>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800545c:	6a95      	ldr	r5, [r2, #40]	; 0x28
 800545e:	438d      	bics	r5, r1
 8005460:	6295      	str	r5, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8005462:	2b00      	cmp	r3, #0
 8005464:	d004      	beq.n	8005470 <HAL_ADC_ConfigChannel+0x88>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8005466:	4a07      	ldr	r2, [pc, #28]	; (8005484 <HAL_ADC_ConfigChannel+0x9c>)
 8005468:	4907      	ldr	r1, [pc, #28]	; (8005488 <HAL_ADC_ConfigChannel+0xa0>)
 800546a:	6813      	ldr	r3, [r2, #0]
 800546c:	400b      	ands	r3, r1
 800546e:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005470:	0383      	lsls	r3, r0, #14
 8005472:	d5f0      	bpl.n	8005456 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8005474:	4a03      	ldr	r2, [pc, #12]	; (8005484 <HAL_ADC_ConfigChannel+0x9c>)
 8005476:	4905      	ldr	r1, [pc, #20]	; (800548c <HAL_ADC_ConfigChannel+0xa4>)
 8005478:	6813      	ldr	r3, [r2, #0]
 800547a:	400b      	ands	r3, r1
 800547c:	e7ea      	b.n	8005454 <HAL_ADC_ConfigChannel+0x6c>
 800547e:	46c0      	nop			; (mov r8, r8)
 8005480:	00001001 	.word	0x00001001
 8005484:	40012708 	.word	0x40012708
 8005488:	ff7fffff 	.word	0xff7fffff
 800548c:	ffbfffff 	.word	0xffbfffff

08005490 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8005490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005492:	0005      	movs	r5, r0
 8005494:	3550      	adds	r5, #80	; 0x50
 8005496:	782b      	ldrb	r3, [r5, #0]
{
 8005498:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 800549a:	2002      	movs	r0, #2
 800549c:	2b01      	cmp	r3, #1
 800549e:	d044      	beq.n	800552a <HAL_ADCEx_Calibration_Start+0x9a>
 80054a0:	2301      	movs	r3, #1
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80054a2:	2203      	movs	r2, #3
  __HAL_LOCK(hadc);
 80054a4:	702b      	strb	r3, [r5, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	6898      	ldr	r0, [r3, #8]
 80054aa:	4010      	ands	r0, r2
 80054ac:	2801      	cmp	r0, #1
 80054ae:	d109      	bne.n	80054c4 <HAL_ADCEx_Calibration_Start+0x34>
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	4202      	tst	r2, r0
 80054b4:	d006      	beq.n	80054c4 <HAL_ADCEx_Calibration_Start+0x34>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054b6:	2320      	movs	r3, #32
 80054b8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80054ba:	4313      	orrs	r3, r2
 80054bc:	6563      	str	r3, [r4, #84]	; 0x54
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054be:	2300      	movs	r3, #0
 80054c0:	702b      	strb	r3, [r5, #0]
  
  /* Return function status */
  return tmp_hal_status;
 80054c2:	e032      	b.n	800552a <HAL_ADCEx_Calibration_Start+0x9a>
    ADC_STATE_CLR_SET(hadc->State, 
 80054c4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80054c6:	4919      	ldr	r1, [pc, #100]	; (800552c <HAL_ADCEx_Calibration_Start+0x9c>)
 80054c8:	4011      	ands	r1, r2
 80054ca:	2202      	movs	r2, #2
 80054cc:	430a      	orrs	r2, r1
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80054ce:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State, 
 80054d0:	6562      	str	r2, [r4, #84]	; 0x54
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80054d2:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80054d4:	68da      	ldr	r2, [r3, #12]
 80054d6:	438a      	bics	r2, r1
 80054d8:	60da      	str	r2, [r3, #12]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80054da:	2280      	movs	r2, #128	; 0x80
 80054dc:	6899      	ldr	r1, [r3, #8]
 80054de:	0612      	lsls	r2, r2, #24
 80054e0:	430a      	orrs	r2, r1
 80054e2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 80054e4:	f7ff fda2 	bl	800502c <HAL_GetTick>
 80054e8:	0007      	movs	r7, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80054ea:	6823      	ldr	r3, [r4, #0]
 80054ec:	689a      	ldr	r2, [r3, #8]
 80054ee:	2a00      	cmp	r2, #0
 80054f0:	db0c      	blt.n	800550c <HAL_ADCEx_Calibration_Start+0x7c>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80054f2:	2203      	movs	r2, #3
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80054f4:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80054f6:	4016      	ands	r6, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80054f8:	430e      	orrs	r6, r1
 80054fa:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 80054fc:	6d63      	ldr	r3, [r4, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054fe:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8005500:	4393      	bics	r3, r2
 8005502:	001a      	movs	r2, r3
 8005504:	2301      	movs	r3, #1
 8005506:	4313      	orrs	r3, r2
 8005508:	6563      	str	r3, [r4, #84]	; 0x54
 800550a:	e7d8      	b.n	80054be <HAL_ADCEx_Calibration_Start+0x2e>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800550c:	f7ff fd8e 	bl	800502c <HAL_GetTick>
 8005510:	1bc0      	subs	r0, r0, r7
 8005512:	280a      	cmp	r0, #10
 8005514:	d9e9      	bls.n	80054ea <HAL_ADCEx_Calibration_Start+0x5a>
        ADC_STATE_CLR_SET(hadc->State,
 8005516:	2212      	movs	r2, #18
 8005518:	6d63      	ldr	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 800551a:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 800551c:	4393      	bics	r3, r2
 800551e:	001a      	movs	r2, r3
 8005520:	2310      	movs	r3, #16
 8005522:	4313      	orrs	r3, r2
 8005524:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8005526:	2300      	movs	r3, #0
 8005528:	702b      	strb	r3, [r5, #0]
}
 800552a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800552c:	fffffefd 	.word	0xfffffefd

08005530 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005530:	b530      	push	{r4, r5, lr}
 8005532:	25ff      	movs	r5, #255	; 0xff
 8005534:	2403      	movs	r4, #3
 8005536:	002a      	movs	r2, r5
 8005538:	4004      	ands	r4, r0
 800553a:	00e4      	lsls	r4, r4, #3
 800553c:	40a2      	lsls	r2, r4
 800553e:	0189      	lsls	r1, r1, #6
 8005540:	4029      	ands	r1, r5
 8005542:	43d2      	mvns	r2, r2
 8005544:	40a1      	lsls	r1, r4
 8005546:	b2c3      	uxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8005548:	2800      	cmp	r0, #0
 800554a:	db0a      	blt.n	8005562 <HAL_NVIC_SetPriority+0x32>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800554c:	24c0      	movs	r4, #192	; 0xc0
 800554e:	4b0b      	ldr	r3, [pc, #44]	; (800557c <HAL_NVIC_SetPriority+0x4c>)
 8005550:	0880      	lsrs	r0, r0, #2
 8005552:	0080      	lsls	r0, r0, #2
 8005554:	18c0      	adds	r0, r0, r3
 8005556:	00a4      	lsls	r4, r4, #2
 8005558:	5903      	ldr	r3, [r0, r4]
 800555a:	401a      	ands	r2, r3
 800555c:	4311      	orrs	r1, r2
 800555e:	5101      	str	r1, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8005560:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005562:	200f      	movs	r0, #15
 8005564:	4003      	ands	r3, r0
 8005566:	3b08      	subs	r3, #8
 8005568:	4805      	ldr	r0, [pc, #20]	; (8005580 <HAL_NVIC_SetPriority+0x50>)
 800556a:	089b      	lsrs	r3, r3, #2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	181b      	adds	r3, r3, r0
 8005570:	69d8      	ldr	r0, [r3, #28]
 8005572:	4002      	ands	r2, r0
 8005574:	4311      	orrs	r1, r2
 8005576:	61d9      	str	r1, [r3, #28]
 8005578:	e7f2      	b.n	8005560 <HAL_NVIC_SetPriority+0x30>
 800557a:	46c0      	nop			; (mov r8, r8)
 800557c:	e000e100 	.word	0xe000e100
 8005580:	e000ed00 	.word	0xe000ed00

08005584 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005584:	2800      	cmp	r0, #0
 8005586:	db05      	blt.n	8005594 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005588:	231f      	movs	r3, #31
 800558a:	4018      	ands	r0, r3
 800558c:	3b1e      	subs	r3, #30
 800558e:	4083      	lsls	r3, r0
 8005590:	4a01      	ldr	r2, [pc, #4]	; (8005598 <HAL_NVIC_EnableIRQ+0x14>)
 8005592:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005594:	4770      	bx	lr
 8005596:	46c0      	nop			; (mov r8, r8)
 8005598:	e000e100 	.word	0xe000e100

0800559c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800559c:	2280      	movs	r2, #128	; 0x80
 800559e:	1e43      	subs	r3, r0, #1
 80055a0:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80055a2:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d20d      	bcs.n	80055c4 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80055a8:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055aa:	4a07      	ldr	r2, [pc, #28]	; (80055c8 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80055ac:	4807      	ldr	r0, [pc, #28]	; (80055cc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055ae:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80055b0:	6a03      	ldr	r3, [r0, #32]
 80055b2:	0609      	lsls	r1, r1, #24
 80055b4:	021b      	lsls	r3, r3, #8
 80055b6:	0a1b      	lsrs	r3, r3, #8
 80055b8:	430b      	orrs	r3, r1
 80055ba:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055bc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055be:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055c0:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055c2:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80055c4:	4770      	bx	lr
 80055c6:	46c0      	nop			; (mov r8, r8)
 80055c8:	e000e010 	.word	0xe000e010
 80055cc:	e000ed00 	.word	0xe000ed00

080055d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80055d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d2:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 80055d4:	2001      	movs	r0, #1
  if(hdma == NULL)
 80055d6:	2c00      	cmp	r4, #0
 80055d8:	d035      	beq.n	8005646 <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80055da:	6825      	ldr	r5, [r4, #0]
 80055dc:	4b1a      	ldr	r3, [pc, #104]	; (8005648 <HAL_DMA_Init+0x78>)
 80055de:	2114      	movs	r1, #20
 80055e0:	18e8      	adds	r0, r5, r3
 80055e2:	f7fa fdad 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 80055e6:	4b19      	ldr	r3, [pc, #100]	; (800564c <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80055e8:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 80055ea:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80055ec:	2302      	movs	r3, #2
 80055ee:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80055f0:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 80055f2:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80055f4:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80055f6:	4b16      	ldr	r3, [pc, #88]	; (8005650 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80055f8:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80055fa:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 80055fc:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055fe:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8005600:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005602:	433b      	orrs	r3, r7
 8005604:	6967      	ldr	r7, [r4, #20]
 8005606:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005608:	69a7      	ldr	r7, [r4, #24]
 800560a:	433b      	orrs	r3, r7
 800560c:	69e7      	ldr	r7, [r4, #28]
 800560e:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8005610:	6a27      	ldr	r7, [r4, #32]
 8005612:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8005614:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005616:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005618:	2380      	movs	r3, #128	; 0x80
 800561a:	01db      	lsls	r3, r3, #7
 800561c:	4299      	cmp	r1, r3
 800561e:	d00c      	beq.n	800563a <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005620:	251c      	movs	r5, #28
 8005622:	4028      	ands	r0, r5
 8005624:	3d0d      	subs	r5, #13
 8005626:	4085      	lsls	r5, r0
 8005628:	490a      	ldr	r1, [pc, #40]	; (8005654 <HAL_DMA_Init+0x84>)
 800562a:	680b      	ldr	r3, [r1, #0]
 800562c:	43ab      	bics	r3, r5
 800562e:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005630:	6863      	ldr	r3, [r4, #4]
 8005632:	680d      	ldr	r5, [r1, #0]
 8005634:	4083      	lsls	r3, r0
 8005636:	432b      	orrs	r3, r5
 8005638:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800563a:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800563c:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800563e:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005640:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8005642:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8005644:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8005646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005648:	bffdfff8 	.word	0xbffdfff8
 800564c:	40020000 	.word	0x40020000
 8005650:	ffff800f 	.word	0xffff800f
 8005654:	400200a8 	.word	0x400200a8

08005658 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800565a:	1d45      	adds	r5, r0, #5
{
 800565c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 800565e:	7feb      	ldrb	r3, [r5, #31]
{
 8005660:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8005662:	2002      	movs	r0, #2
 8005664:	2b01      	cmp	r3, #1
 8005666:	d029      	beq.n	80056bc <HAL_DMA_Start_IT+0x64>
 8005668:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 800566a:	1da7      	adds	r7, r4, #6
  __HAL_LOCK(hdma);
 800566c:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 800566e:	7ffb      	ldrb	r3, [r7, #31]
 8005670:	2600      	movs	r6, #0
 8005672:	469c      	mov	ip, r3
 8005674:	4660      	mov	r0, ip
 8005676:	b2db      	uxtb	r3, r3
 8005678:	2801      	cmp	r0, #1
 800567a:	d12a      	bne.n	80056d2 <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800567c:	3001      	adds	r0, #1
 800567e:	77f8      	strb	r0, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005680:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005682:	63e6      	str	r6, [r4, #60]	; 0x3c
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005684:	6c67      	ldr	r7, [r4, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 8005686:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005688:	361c      	adds	r6, #28
 800568a:	403e      	ands	r6, r7
    __HAL_DMA_DISABLE(hdma);
 800568c:	439d      	bics	r5, r3
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800568e:	40b3      	lsls	r3, r6
    __HAL_DMA_DISABLE(hdma);
 8005690:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005692:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8005694:	606b      	str	r3, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005696:	9b01      	ldr	r3, [sp, #4]
 8005698:	6043      	str	r3, [r0, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800569a:	68a3      	ldr	r3, [r4, #8]
 800569c:	2b10      	cmp	r3, #16
 800569e:	d10e      	bne.n	80056be <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80056a0:	6082      	str	r2, [r0, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80056a2:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80056a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00c      	beq.n	80056c4 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056aa:	230e      	movs	r3, #14
 80056ac:	6802      	ldr	r2, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80056ae:	4313      	orrs	r3, r2
 80056b0:	6003      	str	r3, [r0, #0]
    __HAL_DMA_ENABLE(hdma);
 80056b2:	2301      	movs	r3, #1
 80056b4:	6802      	ldr	r2, [r0, #0]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056ba:	2000      	movs	r0, #0
}
 80056bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80056be:	6081      	str	r1, [r0, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80056c0:	60c2      	str	r2, [r0, #12]
 80056c2:	e7ef      	b.n	80056a4 <HAL_DMA_Start_IT+0x4c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056c4:	2204      	movs	r2, #4
 80056c6:	6803      	ldr	r3, [r0, #0]
 80056c8:	4393      	bics	r3, r2
 80056ca:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80056cc:	6802      	ldr	r2, [r0, #0]
 80056ce:	230a      	movs	r3, #10
 80056d0:	e7ed      	b.n	80056ae <HAL_DMA_Start_IT+0x56>
    status = HAL_BUSY;
 80056d2:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 80056d4:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 80056d6:	e7f1      	b.n	80056bc <HAL_DMA_Start_IT+0x64>

080056d8 <HAL_DMA_Abort>:
{
 80056d8:	b530      	push	{r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80056da:	1d85      	adds	r5, r0, #6
 80056dc:	7feb      	ldrb	r3, [r5, #31]
 80056de:	1d44      	adds	r4, r0, #5
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	d005      	beq.n	80056f0 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056e4:	2304      	movs	r3, #4
 80056e6:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80056e8:	2300      	movs	r3, #0
    return HAL_ERROR;
 80056ea:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 80056ec:	77e3      	strb	r3, [r4, #31]
}
 80056ee:	bd30      	pop	{r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056f0:	210e      	movs	r1, #14
 80056f2:	6803      	ldr	r3, [r0, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	438a      	bics	r2, r1
 80056f8:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80056fa:	2201      	movs	r2, #1
 80056fc:	6819      	ldr	r1, [r3, #0]
 80056fe:	4391      	bics	r1, r2
 8005700:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005702:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005704:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005706:	201c      	movs	r0, #28
 8005708:	4003      	ands	r3, r0
 800570a:	0010      	movs	r0, r2
 800570c:	4098      	lsls	r0, r3
 800570e:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 8005710:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005712:	77ea      	strb	r2, [r5, #31]
    __HAL_UNLOCK(hdma);
 8005714:	77e0      	strb	r0, [r4, #31]
    return status;
 8005716:	e7ea      	b.n	80056ee <HAL_DMA_Abort+0x16>

08005718 <HAL_DMA_Abort_IT>:
{
 8005718:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800571a:	1d84      	adds	r4, r0, #6
 800571c:	7fe3      	ldrb	r3, [r4, #31]
 800571e:	2b02      	cmp	r3, #2
 8005720:	d004      	beq.n	800572c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005722:	2304      	movs	r3, #4
 8005724:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8005726:	3b03      	subs	r3, #3
}
 8005728:	0018      	movs	r0, r3
 800572a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800572c:	210e      	movs	r1, #14
 800572e:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005730:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	438a      	bics	r2, r1
 8005736:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8005738:	2201      	movs	r2, #1
 800573a:	6819      	ldr	r1, [r3, #0]
 800573c:	4391      	bics	r1, r2
 800573e:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005740:	231c      	movs	r3, #28
 8005742:	402b      	ands	r3, r5
 8005744:	0015      	movs	r5, r2
 8005746:	409d      	lsls	r5, r3
 8005748:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 800574a:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800574c:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800574e:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8005750:	2400      	movs	r4, #0
 8005752:	77dc      	strb	r4, [r3, #31]
    if(hdma->XferAbortCallback != NULL)
 8005754:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8005756:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8005758:	42a2      	cmp	r2, r4
 800575a:	d0e5      	beq.n	8005728 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 800575c:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800575e:	0023      	movs	r3, r4
 8005760:	e7e2      	b.n	8005728 <HAL_DMA_Abort_IT+0x10>

08005762 <HAL_DMA_IRQHandler>:
{
 8005762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8005764:	221c      	movs	r2, #28
 8005766:	2704      	movs	r7, #4
 8005768:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800576a:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800576c:	4032      	ands	r2, r6
 800576e:	003e      	movs	r6, r7
 8005770:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005772:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8005774:	6803      	ldr	r3, [r0, #0]
 8005776:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8005778:	4235      	tst	r5, r6
 800577a:	d00d      	beq.n	8005798 <HAL_DMA_IRQHandler+0x36>
 800577c:	423c      	tst	r4, r7
 800577e:	d00b      	beq.n	8005798 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	0692      	lsls	r2, r2, #26
 8005784:	d402      	bmi.n	800578c <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	43ba      	bics	r2, r7
 800578a:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 800578c:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800578e:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8005790:	2b00      	cmp	r3, #0
 8005792:	d019      	beq.n	80057c8 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8005794:	4798      	blx	r3
  return;
 8005796:	e017      	b.n	80057c8 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8005798:	2702      	movs	r7, #2
 800579a:	003e      	movs	r6, r7
 800579c:	4096      	lsls	r6, r2
 800579e:	4235      	tst	r5, r6
 80057a0:	d013      	beq.n	80057ca <HAL_DMA_IRQHandler+0x68>
 80057a2:	423c      	tst	r4, r7
 80057a4:	d011      	beq.n	80057ca <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	0692      	lsls	r2, r2, #26
 80057aa:	d406      	bmi.n	80057ba <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80057ac:	240a      	movs	r4, #10
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	43a2      	bics	r2, r4
 80057b2:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80057b4:	2201      	movs	r2, #1
 80057b6:	1d83      	adds	r3, r0, #6
 80057b8:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 80057ba:	2200      	movs	r2, #0
 80057bc:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80057be:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 80057c0:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 80057c2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d1e5      	bne.n	8005794 <HAL_DMA_IRQHandler+0x32>
}
 80057c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80057ca:	2608      	movs	r6, #8
 80057cc:	0037      	movs	r7, r6
 80057ce:	4097      	lsls	r7, r2
 80057d0:	423d      	tst	r5, r7
 80057d2:	d0f9      	beq.n	80057c8 <HAL_DMA_IRQHandler+0x66>
 80057d4:	4234      	tst	r4, r6
 80057d6:	d0f7      	beq.n	80057c8 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057d8:	250e      	movs	r5, #14
 80057da:	681c      	ldr	r4, [r3, #0]
 80057dc:	43ac      	bics	r4, r5
 80057de:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80057e0:	2301      	movs	r3, #1
 80057e2:	001c      	movs	r4, r3
 80057e4:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 80057e6:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80057e8:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80057ea:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80057ec:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 80057ee:	2200      	movs	r2, #0
 80057f0:	1d43      	adds	r3, r0, #5
 80057f2:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 80057f4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80057f6:	e7e5      	b.n	80057c4 <HAL_DMA_IRQHandler+0x62>

080057f8 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80057f8:	4a28      	ldr	r2, [pc, #160]	; (800589c <FLASH_SetErrorCode+0xa4>)
 80057fa:	2180      	movs	r1, #128	; 0x80
 80057fc:	6990      	ldr	r0, [r2, #24]
 80057fe:	0049      	lsls	r1, r1, #1
 8005800:	0003      	movs	r3, r0
{
 8005802:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005804:	400b      	ands	r3, r1
 8005806:	4208      	tst	r0, r1
 8005808:	d005      	beq.n	8005816 <FLASH_SetErrorCode+0x1e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800580a:	2302      	movs	r3, #2
 800580c:	4824      	ldr	r0, [pc, #144]	; (80058a0 <FLASH_SetErrorCode+0xa8>)
 800580e:	6944      	ldr	r4, [r0, #20]
 8005810:	4323      	orrs	r3, r4
 8005812:	6143      	str	r3, [r0, #20]
    flags |= FLASH_FLAG_WRPERR;
 8005814:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8005816:	2080      	movs	r0, #128	; 0x80
 8005818:	6991      	ldr	r1, [r2, #24]
 800581a:	0080      	lsls	r0, r0, #2
 800581c:	4201      	tst	r1, r0
 800581e:	d005      	beq.n	800582c <FLASH_SetErrorCode+0x34>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005820:	2101      	movs	r1, #1
 8005822:	4c1f      	ldr	r4, [pc, #124]	; (80058a0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_PGAERR;
 8005824:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005826:	6965      	ldr	r5, [r4, #20]
 8005828:	4329      	orrs	r1, r5
 800582a:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 800582c:	2080      	movs	r0, #128	; 0x80
 800582e:	6991      	ldr	r1, [r2, #24]
 8005830:	00c0      	lsls	r0, r0, #3
 8005832:	4201      	tst	r1, r0
 8005834:	d005      	beq.n	8005842 <FLASH_SetErrorCode+0x4a>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8005836:	2108      	movs	r1, #8
 8005838:	4c19      	ldr	r4, [pc, #100]	; (80058a0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_SIZERR;
 800583a:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 800583c:	6965      	ldr	r5, [r4, #20]
 800583e:	4329      	orrs	r1, r5
 8005840:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8005842:	2080      	movs	r0, #128	; 0x80
 8005844:	6991      	ldr	r1, [r2, #24]
 8005846:	0100      	lsls	r0, r0, #4
 8005848:	4201      	tst	r1, r0
 800584a:	d005      	beq.n	8005858 <FLASH_SetErrorCode+0x60>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800584c:	2104      	movs	r1, #4
 800584e:	4c14      	ldr	r4, [pc, #80]	; (80058a0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_OPTVERR;
 8005850:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8005852:	6965      	ldr	r5, [r4, #20]
 8005854:	4329      	orrs	r1, r5
 8005856:	6161      	str	r1, [r4, #20]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8005858:	2080      	movs	r0, #128	; 0x80
 800585a:	6991      	ldr	r1, [r2, #24]
 800585c:	0180      	lsls	r0, r0, #6
 800585e:	4201      	tst	r1, r0
 8005860:	d005      	beq.n	800586e <FLASH_SetErrorCode+0x76>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8005862:	2110      	movs	r1, #16
 8005864:	4c0e      	ldr	r4, [pc, #56]	; (80058a0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_RDERR;
 8005866:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8005868:	6965      	ldr	r5, [r4, #20]
 800586a:	4329      	orrs	r1, r5
 800586c:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 800586e:	6991      	ldr	r1, [r2, #24]
 8005870:	0389      	lsls	r1, r1, #14
 8005872:	d505      	bpl.n	8005880 <FLASH_SetErrorCode+0x88>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8005874:	2020      	movs	r0, #32
 8005876:	4c0a      	ldr	r4, [pc, #40]	; (80058a0 <FLASH_SetErrorCode+0xa8>)
    flags |= HAL_FLASH_ERROR_FWWERR;
 8005878:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 800587a:	6961      	ldr	r1, [r4, #20]
 800587c:	4301      	orrs	r1, r0
 800587e:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8005880:	2080      	movs	r0, #128	; 0x80
 8005882:	6991      	ldr	r1, [r2, #24]
 8005884:	0240      	lsls	r0, r0, #9
 8005886:	4201      	tst	r1, r0
 8005888:	d005      	beq.n	8005896 <FLASH_SetErrorCode+0x9e>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 800588a:	2140      	movs	r1, #64	; 0x40
 800588c:	4c04      	ldr	r4, [pc, #16]	; (80058a0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_NOTZEROERR;
 800588e:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8005890:	6965      	ldr	r5, [r4, #20]
 8005892:	4329      	orrs	r1, r5
 8005894:	6161      	str	r1, [r4, #20]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005896:	6193      	str	r3, [r2, #24]
}  
 8005898:	bd30      	pop	{r4, r5, pc}
 800589a:	46c0      	nop			; (mov r8, r8)
 800589c:	40022000 	.word	0x40022000
 80058a0:	20000504 	.word	0x20000504

080058a4 <FLASH_WaitForLastOperation>:
{
 80058a4:	b570      	push	{r4, r5, r6, lr}
 80058a6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80058a8:	f7ff fbc0 	bl	800502c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80058ac:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 80058ae:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80058b0:	4a19      	ldr	r2, [pc, #100]	; (8005918 <FLASH_WaitForLastOperation+0x74>)
 80058b2:	0013      	movs	r3, r2
 80058b4:	6991      	ldr	r1, [r2, #24]
 80058b6:	4231      	tst	r1, r6
 80058b8:	d121      	bne.n	80058fe <FLASH_WaitForLastOperation+0x5a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80058ba:	2102      	movs	r1, #2
 80058bc:	6990      	ldr	r0, [r2, #24]
 80058be:	4208      	tst	r0, r1
 80058c0:	d000      	beq.n	80058c4 <FLASH_WaitForLastOperation+0x20>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80058c2:	6191      	str	r1, [r2, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 80058c4:	699a      	ldr	r2, [r3, #24]
 80058c6:	05d2      	lsls	r2, r2, #23
 80058c8:	d415      	bmi.n	80058f6 <FLASH_WaitForLastOperation+0x52>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 80058ca:	699a      	ldr	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 80058cc:	0592      	lsls	r2, r2, #22
 80058ce:	d412      	bmi.n	80058f6 <FLASH_WaitForLastOperation+0x52>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 80058d0:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 80058d2:	0552      	lsls	r2, r2, #21
 80058d4:	d40f      	bmi.n	80058f6 <FLASH_WaitForLastOperation+0x52>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 80058d6:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 80058d8:	0512      	lsls	r2, r2, #20
 80058da:	d40c      	bmi.n	80058f6 <FLASH_WaitForLastOperation+0x52>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 80058dc:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 80058de:	0492      	lsls	r2, r2, #18
 80058e0:	d409      	bmi.n	80058f6 <FLASH_WaitForLastOperation+0x52>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 80058e2:	6999      	ldr	r1, [r3, #24]
 80058e4:	2280      	movs	r2, #128	; 0x80
 80058e6:	0008      	movs	r0, r1
 80058e8:	0292      	lsls	r2, r2, #10
 80058ea:	4010      	ands	r0, r2
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 80058ec:	4211      	tst	r1, r2
 80058ee:	d102      	bne.n	80058f6 <FLASH_WaitForLastOperation+0x52>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 80058f0:	699b      	ldr	r3, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 80058f2:	03db      	lsls	r3, r3, #15
 80058f4:	d508      	bpl.n	8005908 <FLASH_WaitForLastOperation+0x64>
    FLASH_SetErrorCode();
 80058f6:	f7ff ff7f 	bl	80057f8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80058fa:	2001      	movs	r0, #1
 80058fc:	e004      	b.n	8005908 <FLASH_WaitForLastOperation+0x64>
    if (Timeout != HAL_MAX_DELAY)
 80058fe:	1c61      	adds	r1, r4, #1
 8005900:	d0d8      	beq.n	80058b4 <FLASH_WaitForLastOperation+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005902:	2c00      	cmp	r4, #0
 8005904:	d101      	bne.n	800590a <FLASH_WaitForLastOperation+0x66>
        return HAL_TIMEOUT;
 8005906:	2003      	movs	r0, #3
}
 8005908:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800590a:	f7ff fb8f 	bl	800502c <HAL_GetTick>
 800590e:	1b40      	subs	r0, r0, r5
 8005910:	42a0      	cmp	r0, r4
 8005912:	d9cd      	bls.n	80058b0 <FLASH_WaitForLastOperation+0xc>
 8005914:	e7f7      	b.n	8005906 <FLASH_WaitForLastOperation+0x62>
 8005916:	46c0      	nop			; (mov r8, r8)
 8005918:	40022000 	.word	0x40022000

0800591c <HAL_FLASHEx_DATAEEPROM_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
  uint32_t primask_bit;

  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 800591c:	2201      	movs	r2, #1
 800591e:	4b08      	ldr	r3, [pc, #32]	; (8005940 <HAL_FLASHEx_DATAEEPROM_Unlock+0x24>)
    {
      return HAL_ERROR;
    }
  }

  return HAL_OK;  
 8005920:	2000      	movs	r0, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8005922:	6859      	ldr	r1, [r3, #4]
 8005924:	4211      	tst	r1, r2
 8005926:	d00a      	beq.n	800593e <HAL_FLASHEx_DATAEEPROM_Unlock+0x22>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005928:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800592c:	b672      	cpsid	i
    FLASH->PEKEYR = FLASH_PEKEY1;
 800592e:	4805      	ldr	r0, [pc, #20]	; (8005944 <HAL_FLASHEx_DATAEEPROM_Unlock+0x28>)
 8005930:	60d8      	str	r0, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 8005932:	4805      	ldr	r0, [pc, #20]	; (8005948 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 8005934:	60d8      	str	r0, [r3, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005936:	f381 8810 	msr	PRIMASK, r1
    if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 800593a:	6858      	ldr	r0, [r3, #4]
 800593c:	4010      	ands	r0, r2
}
 800593e:	4770      	bx	lr
 8005940:	40022000 	.word	0x40022000
 8005944:	89abcdef 	.word	0x89abcdef
 8005948:	02030405 	.word	0x02030405

0800594c <HAL_FLASHEx_DATAEEPROM_Lock>:
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 800594c:	2301      	movs	r3, #1
 800594e:	4a03      	ldr	r2, [pc, #12]	; (800595c <HAL_FLASHEx_DATAEEPROM_Lock+0x10>)
  
  return HAL_OK;
}
 8005950:	2000      	movs	r0, #0
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8005952:	6851      	ldr	r1, [r2, #4]
 8005954:	430b      	orrs	r3, r1
 8005956:	6053      	str	r3, [r2, #4]
}
 8005958:	4770      	bx	lr
 800595a:	46c0      	nop			; (mov r8, r8)
 800595c:	40022000 	.word	0x40022000

08005960 <HAL_FLASHEx_DATAEEPROM_Program>:
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */

HAL_StatusTypeDef   HAL_FLASHEx_DATAEEPROM_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 8005960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005962:	4f12      	ldr	r7, [pc, #72]	; (80059ac <HAL_FLASHEx_DATAEEPROM_Program+0x4c>)
{
 8005964:	0006      	movs	r6, r0
  __HAL_LOCK(&pFlash);
 8005966:	7c3b      	ldrb	r3, [r7, #16]
{
 8005968:	000d      	movs	r5, r1
 800596a:	0014      	movs	r4, r2
  __HAL_LOCK(&pFlash);
 800596c:	2002      	movs	r0, #2
 800596e:	2b01      	cmp	r3, #1
 8005970:	d00c      	beq.n	800598c <HAL_FLASHEx_DATAEEPROM_Program+0x2c>
 8005972:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_TYPEPROGRAMDATA(TypeProgram));
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005974:	480e      	ldr	r0, [pc, #56]	; (80059b0 <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
  __HAL_LOCK(&pFlash);
 8005976:	743b      	strb	r3, [r7, #16]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005978:	f7ff ff94 	bl	80058a4 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 800597c:	2800      	cmp	r0, #0
 800597e:	d103      	bne.n	8005988 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005980:	6178      	str	r0, [r7, #20]

    if(TypeProgram == FLASH_TYPEPROGRAMDATA_WORD)
 8005982:	2e02      	cmp	r6, #2
 8005984:	d103      	bne.n	800598e <HAL_FLASHEx_DATAEEPROM_Program+0x2e>
    {
      /* Program word (32-bit) at a specified address.*/
      *(__IO uint32_t *)Address = Data;
 8005986:	602c      	str	r4, [r5, #0]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005988:	2300      	movs	r3, #0
 800598a:	743b      	strb	r3, [r7, #16]

  return status;
}
 800598c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_HALFWORD)
 800598e:	2e01      	cmp	r6, #1
 8005990:	d102      	bne.n	8005998 <HAL_FLASHEx_DATAEEPROM_Program+0x38>
      *(__IO uint16_t *)Address = (uint16_t) Data;
 8005992:	b2a4      	uxth	r4, r4
 8005994:	802c      	strh	r4, [r5, #0]
 8005996:	e7f7      	b.n	8005988 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_BYTE)
 8005998:	2e00      	cmp	r6, #0
 800599a:	d003      	beq.n	80059a4 <HAL_FLASHEx_DATAEEPROM_Program+0x44>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800599c:	4804      	ldr	r0, [pc, #16]	; (80059b0 <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
 800599e:	f7ff ff81 	bl	80058a4 <FLASH_WaitForLastOperation>
 80059a2:	e7f1      	b.n	8005988 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
      *(__IO uint8_t *)Address = (uint8_t) Data;
 80059a4:	b2e4      	uxtb	r4, r4
 80059a6:	702c      	strb	r4, [r5, #0]
 80059a8:	e7ee      	b.n	8005988 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
 80059aa:	46c0      	nop			; (mov r8, r8)
 80059ac:	20000504 	.word	0x20000504
 80059b0:	0000c350 	.word	0x0000c350

080059b4 <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80059b4:	4a55      	ldr	r2, [pc, #340]	; (8005b0c <HAL_GPIO_Init+0x158>)
{
 80059b6:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80059b8:	1882      	adds	r2, r0, r2
 80059ba:	1e54      	subs	r4, r2, #1
 80059bc:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 80059be:	2300      	movs	r3, #0
{
 80059c0:	b085      	sub	sp, #20
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80059c2:	3205      	adds	r2, #5
 80059c4:	9203      	str	r2, [sp, #12]
  while (((GPIO_Init->Pin) >> position) != 0)
 80059c6:	680a      	ldr	r2, [r1, #0]
 80059c8:	0014      	movs	r4, r2
 80059ca:	40dc      	lsrs	r4, r3
 80059cc:	d101      	bne.n	80059d2 <HAL_GPIO_Init+0x1e>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 80059ce:	b005      	add	sp, #20
 80059d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80059d2:	2701      	movs	r7, #1
 80059d4:	003c      	movs	r4, r7
 80059d6:	0015      	movs	r5, r2
 80059d8:	409c      	lsls	r4, r3
 80059da:	4025      	ands	r5, r4
 80059dc:	9500      	str	r5, [sp, #0]
    if (iocurrent)
 80059de:	4222      	tst	r2, r4
 80059e0:	d100      	bne.n	80059e4 <HAL_GPIO_Init+0x30>
 80059e2:	e091      	b.n	8005b08 <HAL_GPIO_Init+0x154>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80059e4:	684a      	ldr	r2, [r1, #4]
 80059e6:	4694      	mov	ip, r2
 80059e8:	2210      	movs	r2, #16
 80059ea:	4665      	mov	r5, ip
 80059ec:	4395      	bics	r5, r2
 80059ee:	9502      	str	r5, [sp, #8]
 80059f0:	3a0d      	subs	r2, #13
 80059f2:	005d      	lsls	r5, r3, #1
 80059f4:	40aa      	lsls	r2, r5
 80059f6:	43d2      	mvns	r2, r2
 80059f8:	9201      	str	r2, [sp, #4]
 80059fa:	9a02      	ldr	r2, [sp, #8]
 80059fc:	3a01      	subs	r2, #1
 80059fe:	42ba      	cmp	r2, r7
 8005a00:	d80f      	bhi.n	8005a22 <HAL_GPIO_Init+0x6e>
        temp = GPIOx->OSPEEDR;
 8005a02:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005a04:	9a01      	ldr	r2, [sp, #4]
 8005a06:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a08:	68ca      	ldr	r2, [r1, #12]
 8005a0a:	40aa      	lsls	r2, r5
 8005a0c:	4332      	orrs	r2, r6
        GPIOx->OSPEEDR = temp;
 8005a0e:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 8005a10:	6842      	ldr	r2, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a12:	43a2      	bics	r2, r4
 8005a14:	0014      	movs	r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005a16:	4662      	mov	r2, ip
 8005a18:	0912      	lsrs	r2, r2, #4
 8005a1a:	403a      	ands	r2, r7
 8005a1c:	409a      	lsls	r2, r3
 8005a1e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8005a20:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8005a22:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a24:	9a01      	ldr	r2, [sp, #4]
 8005a26:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a28:	688a      	ldr	r2, [r1, #8]
 8005a2a:	40aa      	lsls	r2, r5
 8005a2c:	4322      	orrs	r2, r4
      GPIOx->PUPDR = temp;
 8005a2e:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005a30:	9a02      	ldr	r2, [sp, #8]
 8005a32:	2a02      	cmp	r2, #2
 8005a34:	d10d      	bne.n	8005a52 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005a36:	2407      	movs	r4, #7
 8005a38:	270f      	movs	r7, #15
 8005a3a:	401c      	ands	r4, r3
 8005a3c:	00a4      	lsls	r4, r4, #2
 8005a3e:	40a7      	lsls	r7, r4
        temp = GPIOx->AFR[position >> 3U];
 8005a40:	08da      	lsrs	r2, r3, #3
 8005a42:	0092      	lsls	r2, r2, #2
 8005a44:	1882      	adds	r2, r0, r2
 8005a46:	6a16      	ldr	r6, [r2, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005a48:	43be      	bics	r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005a4a:	690f      	ldr	r7, [r1, #16]
 8005a4c:	40a7      	lsls	r7, r4
 8005a4e:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3U] = temp;
 8005a50:	6216      	str	r6, [r2, #32]
      temp = GPIOx->MODER;
 8005a52:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a54:	9a01      	ldr	r2, [sp, #4]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a56:	2603      	movs	r6, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a58:	4022      	ands	r2, r4
 8005a5a:	0014      	movs	r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a5c:	4662      	mov	r2, ip
 8005a5e:	4032      	ands	r2, r6
 8005a60:	40aa      	lsls	r2, r5
 8005a62:	4314      	orrs	r4, r2
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005a64:	4662      	mov	r2, ip
      GPIOx->MODER = temp;
 8005a66:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005a68:	00d2      	lsls	r2, r2, #3
 8005a6a:	d54d      	bpl.n	8005b08 <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a6c:	2501      	movs	r5, #1
 8005a6e:	4c28      	ldr	r4, [pc, #160]	; (8005b10 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005a70:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a72:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005a74:	432a      	orrs	r2, r5
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005a76:	001d      	movs	r5, r3
 8005a78:	4035      	ands	r5, r6
 8005a7a:	00ad      	lsls	r5, r5, #2
 8005a7c:	40af      	lsls	r7, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a7e:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8005a80:	4a24      	ldr	r2, [pc, #144]	; (8005b14 <HAL_GPIO_Init+0x160>)
 8005a82:	089c      	lsrs	r4, r3, #2
 8005a84:	00a4      	lsls	r4, r4, #2
 8005a86:	18a4      	adds	r4, r4, r2
 8005a88:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005a8a:	43ba      	bics	r2, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005a8c:	27a0      	movs	r7, #160	; 0xa0
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005a8e:	9201      	str	r2, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005a90:	05ff      	lsls	r7, r7, #23
 8005a92:	2200      	movs	r2, #0
 8005a94:	42b8      	cmp	r0, r7
 8005a96:	d00c      	beq.n	8005ab2 <HAL_GPIO_Init+0xfe>
 8005a98:	4f1f      	ldr	r7, [pc, #124]	; (8005b18 <HAL_GPIO_Init+0x164>)
 8005a9a:	3201      	adds	r2, #1
 8005a9c:	42b8      	cmp	r0, r7
 8005a9e:	d008      	beq.n	8005ab2 <HAL_GPIO_Init+0xfe>
 8005aa0:	4f1e      	ldr	r7, [pc, #120]	; (8005b1c <HAL_GPIO_Init+0x168>)
 8005aa2:	3201      	adds	r2, #1
 8005aa4:	42b8      	cmp	r0, r7
 8005aa6:	d004      	beq.n	8005ab2 <HAL_GPIO_Init+0xfe>
 8005aa8:	4f1d      	ldr	r7, [pc, #116]	; (8005b20 <HAL_GPIO_Init+0x16c>)
 8005aaa:	0032      	movs	r2, r6
 8005aac:	42b8      	cmp	r0, r7
 8005aae:	d000      	beq.n	8005ab2 <HAL_GPIO_Init+0xfe>
 8005ab0:	9a03      	ldr	r2, [sp, #12]
 8005ab2:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005ab4:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005ab6:	9d01      	ldr	r5, [sp, #4]
 8005ab8:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005aba:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8005abc:	4a19      	ldr	r2, [pc, #100]	; (8005b24 <HAL_GPIO_Init+0x170>)
        temp &= ~((uint32_t)iocurrent);
 8005abe:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->IMR;
 8005ac0:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8005ac2:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 8005ac4:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8005ac6:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005ac8:	03ff      	lsls	r7, r7, #15
 8005aca:	d401      	bmi.n	8005ad0 <HAL_GPIO_Init+0x11c>
        temp &= ~((uint32_t)iocurrent);
 8005acc:	0035      	movs	r5, r6
 8005ace:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ad0:	4667      	mov	r7, ip
        EXTI->IMR = temp;
 8005ad2:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8005ad4:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8005ad6:	9d00      	ldr	r5, [sp, #0]
 8005ad8:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ada:	03bf      	lsls	r7, r7, #14
 8005adc:	d401      	bmi.n	8005ae2 <HAL_GPIO_Init+0x12e>
        temp &= ~((uint32_t)iocurrent);
 8005ade:	0035      	movs	r5, r6
 8005ae0:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ae2:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8005ae4:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8005ae6:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8005ae8:	9d00      	ldr	r5, [sp, #0]
 8005aea:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005aec:	02ff      	lsls	r7, r7, #11
 8005aee:	d401      	bmi.n	8005af4 <HAL_GPIO_Init+0x140>
        temp &= ~((uint32_t)iocurrent);
 8005af0:	0035      	movs	r5, r6
 8005af2:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005af4:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8005af6:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8005af8:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8005afa:	9e00      	ldr	r6, [sp, #0]
 8005afc:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005afe:	02bf      	lsls	r7, r7, #10
 8005b00:	d401      	bmi.n	8005b06 <HAL_GPIO_Init+0x152>
        temp &= ~((uint32_t)iocurrent);
 8005b02:	4025      	ands	r5, r4
 8005b04:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8005b06:	60d6      	str	r6, [r2, #12]
    position++;
 8005b08:	3301      	adds	r3, #1
 8005b0a:	e75c      	b.n	80059c6 <HAL_GPIO_Init+0x12>
 8005b0c:	afffe400 	.word	0xafffe400
 8005b10:	40021000 	.word	0x40021000
 8005b14:	40010000 	.word	0x40010000
 8005b18:	50000400 	.word	0x50000400
 8005b1c:	50000800 	.word	0x50000800
 8005b20:	50000c00 	.word	0x50000c00
 8005b24:	40010400 	.word	0x40010400

08005b28 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b28:	6900      	ldr	r0, [r0, #16]
 8005b2a:	4008      	ands	r0, r1
 8005b2c:	1e41      	subs	r1, r0, #1
 8005b2e:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8005b30:	b2c0      	uxtb	r0, r0
}
 8005b32:	4770      	bx	lr

08005b34 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b34:	2a00      	cmp	r2, #0
 8005b36:	d001      	beq.n	8005b3c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b38:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8005b3a:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8005b3c:	6281      	str	r1, [r0, #40]	; 0x28
}
 8005b3e:	e7fc      	b.n	8005b3a <HAL_GPIO_WritePin+0x6>

08005b40 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005b40:	4770      	bx	lr
	...

08005b44 <HAL_GPIO_EXTI_IRQHandler>:
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005b44:	4b04      	ldr	r3, [pc, #16]	; (8005b58 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8005b46:	b510      	push	{r4, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005b48:	695a      	ldr	r2, [r3, #20]
 8005b4a:	4210      	tst	r0, r2
 8005b4c:	d002      	beq.n	8005b54 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b4e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b50:	f7ff fff6 	bl	8005b40 <HAL_GPIO_EXTI_Callback>
}
 8005b54:	bd10      	pop	{r4, pc}
 8005b56:	46c0      	nop			; (mov r8, r8)
 8005b58:	40010400 	.word	0x40010400

08005b5c <LPTIM_WaitForFlag>:
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
  HAL_StatusTypeDef result = HAL_OK;
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8005b5c:	4b0c      	ldr	r3, [pc, #48]	; (8005b90 <LPTIM_WaitForFlag+0x34>)
{
 8005b5e:	b570      	push	{r4, r5, r6, lr}
 8005b60:	0005      	movs	r5, r0
 8005b62:	000c      	movs	r4, r1
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8005b64:	6818      	ldr	r0, [r3, #0]
 8005b66:	490b      	ldr	r1, [pc, #44]	; (8005b94 <LPTIM_WaitForFlag+0x38>)
 8005b68:	f7fa faea 	bl	8000140 <__udivsi3>
 8005b6c:	23fa      	movs	r3, #250	; 0xfa
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	4343      	muls	r3, r0
    count--;
    if (count == 0UL)
    {
      result = HAL_TIMEOUT;
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8005b72:	6829      	ldr	r1, [r5, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8005b74:	2000      	movs	r0, #0
      result = HAL_TIMEOUT;
 8005b76:	2503      	movs	r5, #3
    count--;
 8005b78:	3b01      	subs	r3, #1
    if (count == 0UL)
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d100      	bne.n	8005b80 <LPTIM_WaitForFlag+0x24>
      result = HAL_TIMEOUT;
 8005b7e:	0028      	movs	r0, r5
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8005b80:	680a      	ldr	r2, [r1, #0]
 8005b82:	4022      	ands	r2, r4
 8005b84:	42a2      	cmp	r2, r4
 8005b86:	d001      	beq.n	8005b8c <LPTIM_WaitForFlag+0x30>
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1f5      	bne.n	8005b78 <LPTIM_WaitForFlag+0x1c>

  return result;
}
 8005b8c:	bd70      	pop	{r4, r5, r6, pc}
 8005b8e:	46c0      	nop			; (mov r8, r8)
 8005b90:	20000014 	.word	0x20000014
 8005b94:	00004e20 	.word	0x00004e20

08005b98 <HAL_LPTIM_Init>:
{
 8005b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b9a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005b9c:	2001      	movs	r0, #1
  if (hlptim == NULL)
 8005b9e:	2c00      	cmp	r4, #0
 8005ba0:	d039      	beq.n	8005c16 <HAL_LPTIM_Init+0x7e>
  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8005ba2:	0025      	movs	r5, r4
 8005ba4:	352e      	adds	r5, #46	; 0x2e
 8005ba6:	782b      	ldrb	r3, [r5, #0]
 8005ba8:	b2da      	uxtb	r2, r3
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d105      	bne.n	8005bba <HAL_LPTIM_Init+0x22>
    hlptim->Lock = HAL_UNLOCKED;
 8005bae:	0023      	movs	r3, r4
 8005bb0:	332d      	adds	r3, #45	; 0x2d
    HAL_LPTIM_MspInit(hlptim);
 8005bb2:	0020      	movs	r0, r4
    hlptim->Lock = HAL_UNLOCKED;
 8005bb4:	701a      	strb	r2, [r3, #0]
    HAL_LPTIM_MspInit(hlptim);
 8005bb6:	f7fe fcc5 	bl	8004544 <HAL_LPTIM_MspInit>
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8005bba:	2302      	movs	r3, #2
 8005bbc:	702b      	strb	r3, [r5, #0]
  tmpcfgr = hlptim->Instance->CFGR;
 8005bbe:	6820      	ldr	r0, [r4, #0]
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005bc0:	6861      	ldr	r1, [r4, #4]
  tmpcfgr = hlptim->Instance->CFGR;
 8005bc2:	68c3      	ldr	r3, [r0, #12]
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005bc4:	2901      	cmp	r1, #1
 8005bc6:	d101      	bne.n	8005bcc <HAL_LPTIM_Init+0x34>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL));
 8005bc8:	2206      	movs	r2, #6
 8005bca:	4393      	bics	r3, r2
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005bcc:	4e14      	ldr	r6, [pc, #80]	; (8005c20 <HAL_LPTIM_Init+0x88>)
 8005bce:	6962      	ldr	r2, [r4, #20]
 8005bd0:	46b4      	mov	ip, r6
 8005bd2:	42b2      	cmp	r2, r6
 8005bd4:	d001      	beq.n	8005bda <HAL_LPTIM_Init+0x42>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRIGSEL));
 8005bd6:	4f13      	ldr	r7, [pc, #76]	; (8005c24 <HAL_LPTIM_Init+0x8c>)
 8005bd8:	403b      	ands	r3, r7
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8005bda:	2900      	cmp	r1, #0
 8005bdc:	d101      	bne.n	8005be2 <HAL_LPTIM_Init+0x4a>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_CKFLT));
 8005bde:	27d8      	movs	r7, #216	; 0xd8
 8005be0:	43bb      	bics	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005be2:	4f11      	ldr	r7, [pc, #68]	; (8005c28 <HAL_LPTIM_Init+0x90>)
              hlptim->Init.Clock.Prescaler |
 8005be4:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005be6:	401f      	ands	r7, r3
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005be8:	68a3      	ldr	r3, [r4, #8]
 8005bea:	430b      	orrs	r3, r1
              hlptim->Init.Clock.Prescaler |
 8005bec:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 8005bee:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005bf0:	4333      	orrs	r3, r6
              hlptim->Init.UpdateMode      |
 8005bf2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005bf4:	4333      	orrs	r3, r6
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005bf6:	433b      	orrs	r3, r7
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8005bf8:	2900      	cmp	r1, #0
 8005bfa:	d10d      	bne.n	8005c18 <HAL_LPTIM_Init+0x80>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8005bfc:	69e1      	ldr	r1, [r4, #28]
 8005bfe:	6926      	ldr	r6, [r4, #16]
 8005c00:	4331      	orrs	r1, r6
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity);
 8005c02:	430b      	orrs	r3, r1
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005c04:	4562      	cmp	r2, ip
 8005c06:	d002      	beq.n	8005c0e <HAL_LPTIM_Init+0x76>
    tmpcfgr |= (hlptim->Init.Trigger.Source |
 8005c08:	69a1      	ldr	r1, [r4, #24]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	4313      	orrs	r3, r2
  hlptim->Instance->CFGR = tmpcfgr;
 8005c0e:	60c3      	str	r3, [r0, #12]
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005c10:	2301      	movs	r3, #1
  return HAL_OK;
 8005c12:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005c14:	702b      	strb	r3, [r5, #0]
}
 8005c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005c18:	2901      	cmp	r1, #1
 8005c1a:	d1f3      	bne.n	8005c04 <HAL_LPTIM_Init+0x6c>
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity);
 8005c1c:	68e1      	ldr	r1, [r4, #12]
 8005c1e:	e7f0      	b.n	8005c02 <HAL_LPTIM_Init+0x6a>
 8005c20:	0000ffff 	.word	0x0000ffff
 8005c24:	ffff1fff 	.word	0xffff1fff
 8005c28:	ff19f1f8 	.word	0xff19f1f8

08005c2c <HAL_LPTIM_CompareMatchCallback>:
 8005c2c:	4770      	bx	lr

08005c2e <HAL_LPTIM_TriggerCallback>:
 8005c2e:	4770      	bx	lr

08005c30 <HAL_LPTIM_CompareWriteCallback>:
 8005c30:	4770      	bx	lr

08005c32 <HAL_LPTIM_AutoReloadWriteCallback>:
 8005c32:	4770      	bx	lr

08005c34 <HAL_LPTIM_DirectionUpCallback>:
 8005c34:	4770      	bx	lr

08005c36 <HAL_LPTIM_DirectionDownCallback>:
 8005c36:	4770      	bx	lr

08005c38 <HAL_LPTIM_IRQHandler>:
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8005c38:	2201      	movs	r2, #1
 8005c3a:	6803      	ldr	r3, [r0, #0]
{
 8005c3c:	b510      	push	{r4, lr}
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8005c3e:	6819      	ldr	r1, [r3, #0]
{
 8005c40:	0004      	movs	r4, r0
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8005c42:	4211      	tst	r1, r2
 8005c44:	d005      	beq.n	8005c52 <HAL_LPTIM_IRQHandler+0x1a>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8005c46:	6899      	ldr	r1, [r3, #8]
 8005c48:	4211      	tst	r1, r2
 8005c4a:	d002      	beq.n	8005c52 <HAL_LPTIM_IRQHandler+0x1a>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8005c4c:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8005c4e:	f7ff ffed 	bl	8005c2c <HAL_LPTIM_CompareMatchCallback>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8005c52:	2202      	movs	r2, #2
 8005c54:	6823      	ldr	r3, [r4, #0]
 8005c56:	6819      	ldr	r1, [r3, #0]
 8005c58:	4211      	tst	r1, r2
 8005c5a:	d006      	beq.n	8005c6a <HAL_LPTIM_IRQHandler+0x32>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8005c5c:	6899      	ldr	r1, [r3, #8]
 8005c5e:	4211      	tst	r1, r2
 8005c60:	d003      	beq.n	8005c6a <HAL_LPTIM_IRQHandler+0x32>
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8005c62:	0020      	movs	r0, r4
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8005c64:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8005c66:	f7fd fca7 	bl	80035b8 <HAL_LPTIM_AutoReloadMatchCallback>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8005c6a:	2204      	movs	r2, #4
 8005c6c:	6823      	ldr	r3, [r4, #0]
 8005c6e:	6819      	ldr	r1, [r3, #0]
 8005c70:	4211      	tst	r1, r2
 8005c72:	d006      	beq.n	8005c82 <HAL_LPTIM_IRQHandler+0x4a>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8005c74:	6899      	ldr	r1, [r3, #8]
 8005c76:	4211      	tst	r1, r2
 8005c78:	d003      	beq.n	8005c82 <HAL_LPTIM_IRQHandler+0x4a>
      HAL_LPTIM_TriggerCallback(hlptim);
 8005c7a:	0020      	movs	r0, r4
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8005c7c:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_TriggerCallback(hlptim);
 8005c7e:	f7ff ffd6 	bl	8005c2e <HAL_LPTIM_TriggerCallback>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8005c82:	2208      	movs	r2, #8
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	6819      	ldr	r1, [r3, #0]
 8005c88:	4211      	tst	r1, r2
 8005c8a:	d006      	beq.n	8005c9a <HAL_LPTIM_IRQHandler+0x62>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8005c8c:	6899      	ldr	r1, [r3, #8]
 8005c8e:	4211      	tst	r1, r2
 8005c90:	d003      	beq.n	8005c9a <HAL_LPTIM_IRQHandler+0x62>
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8005c92:	0020      	movs	r0, r4
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005c94:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8005c96:	f7ff ffcb 	bl	8005c30 <HAL_LPTIM_CompareWriteCallback>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8005c9a:	2210      	movs	r2, #16
 8005c9c:	6823      	ldr	r3, [r4, #0]
 8005c9e:	6819      	ldr	r1, [r3, #0]
 8005ca0:	4211      	tst	r1, r2
 8005ca2:	d006      	beq.n	8005cb2 <HAL_LPTIM_IRQHandler+0x7a>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8005ca4:	6899      	ldr	r1, [r3, #8]
 8005ca6:	4211      	tst	r1, r2
 8005ca8:	d003      	beq.n	8005cb2 <HAL_LPTIM_IRQHandler+0x7a>
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8005caa:	0020      	movs	r0, r4
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005cac:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8005cae:	f7ff ffc0 	bl	8005c32 <HAL_LPTIM_AutoReloadWriteCallback>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	6823      	ldr	r3, [r4, #0]
 8005cb6:	6819      	ldr	r1, [r3, #0]
 8005cb8:	4211      	tst	r1, r2
 8005cba:	d006      	beq.n	8005cca <HAL_LPTIM_IRQHandler+0x92>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8005cbc:	6899      	ldr	r1, [r3, #8]
 8005cbe:	4211      	tst	r1, r2
 8005cc0:	d003      	beq.n	8005cca <HAL_LPTIM_IRQHandler+0x92>
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8005cc2:	0020      	movs	r0, r4
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8005cc4:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8005cc6:	f7ff ffb5 	bl	8005c34 <HAL_LPTIM_DirectionUpCallback>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8005cca:	2240      	movs	r2, #64	; 0x40
 8005ccc:	6823      	ldr	r3, [r4, #0]
 8005cce:	6819      	ldr	r1, [r3, #0]
 8005cd0:	4211      	tst	r1, r2
 8005cd2:	d006      	beq.n	8005ce2 <HAL_LPTIM_IRQHandler+0xaa>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8005cd4:	6899      	ldr	r1, [r3, #8]
 8005cd6:	4211      	tst	r1, r2
 8005cd8:	d003      	beq.n	8005ce2 <HAL_LPTIM_IRQHandler+0xaa>
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8005cda:	0020      	movs	r0, r4
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8005cdc:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8005cde:	f7ff ffaa 	bl	8005c36 <HAL_LPTIM_DirectionDownCallback>
}
 8005ce2:	bd10      	pop	{r4, pc}

08005ce4 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8005ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ce6:	0004      	movs	r4, r0
 8005ce8:	b085      	sub	sp, #20
  __ASM volatile ("cpsid i" : : : "memory");
 8005cea:	b672      	cpsid	i
  uint32_t tmpclksource = 0;
 8005cec:	2200      	movs	r2, #0

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8005cee:	6803      	ldr	r3, [r0, #0]
 8005cf0:	4e32      	ldr	r6, [pc, #200]	; (8005dbc <LPTIM_Disable+0xd8>)
  uint32_t tmpclksource = 0;
 8005cf2:	9201      	str	r2, [sp, #4]
  switch ((uint32_t)hlptim->Instance)
 8005cf4:	42b3      	cmp	r3, r6
 8005cf6:	d105      	bne.n	8005d04 <LPTIM_Disable+0x20>
  {
    case LPTIM1_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005cf8:	4a31      	ldr	r2, [pc, #196]	; (8005dc0 <LPTIM_Disable+0xdc>)
 8005cfa:	6cd5      	ldr	r5, [r2, #76]	; 0x4c
 8005cfc:	22c0      	movs	r2, #192	; 0xc0
 8005cfe:	0312      	lsls	r2, r2, #12
 8005d00:	4015      	ands	r5, r2
 8005d02:	9501      	str	r5, [sp, #4]
    default:
      break;
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8005d04:	689a      	ldr	r2, [r3, #8]
 8005d06:	9202      	str	r2, [sp, #8]
  tmpCFGR = hlptim->Instance->CFGR;
 8005d08:	68da      	ldr	r2, [r3, #12]
  tmpCMP = hlptim->Instance->CMP;
 8005d0a:	6958      	ldr	r0, [r3, #20]
  tmpCFGR = hlptim->Instance->CFGR;
 8005d0c:	9203      	str	r2, [sp, #12]
  tmpARR = hlptim->Instance->ARR;
 8005d0e:	699f      	ldr	r7, [r3, #24]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8005d10:	42b3      	cmp	r3, r6
 8005d12:	d10b      	bne.n	8005d2c <LPTIM_Disable+0x48>
  {
    case LPTIM1_BASE:
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8005d14:	492a      	ldr	r1, [pc, #168]	; (8005dc0 <LPTIM_Disable+0xdc>)
 8005d16:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8005d18:	4694      	mov	ip, r2
 8005d1a:	2280      	movs	r2, #128	; 0x80
 8005d1c:	4665      	mov	r5, ip
 8005d1e:	0612      	lsls	r2, r2, #24
 8005d20:	432a      	orrs	r2, r5
 8005d22:	628a      	str	r2, [r1, #40]	; 0x28
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8005d24:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8005d26:	0052      	lsls	r2, r2, #1
 8005d28:	0852      	lsrs	r2, r2, #1
 8005d2a:	628a      	str	r2, [r1, #40]	; 0x28
    default:
      break;
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8005d2c:	0002      	movs	r2, r0
 8005d2e:	433a      	orrs	r2, r7
 8005d30:	d037      	beq.n	8005da2 <LPTIM_Disable+0xbe>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8005d32:	42b3      	cmp	r3, r6
 8005d34:	d104      	bne.n	8005d40 <LPTIM_Disable+0x5c>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8005d36:	4922      	ldr	r1, [pc, #136]	; (8005dc0 <LPTIM_Disable+0xdc>)
 8005d38:	4d22      	ldr	r5, [pc, #136]	; (8005dc4 <LPTIM_Disable+0xe0>)
 8005d3a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8005d3c:	402a      	ands	r2, r5
 8005d3e:	64ca      	str	r2, [r1, #76]	; 0x4c
        break;
      default:
        break;
    }

    if (tmpCMP != 0UL)
 8005d40:	2800      	cmp	r0, #0
 8005d42:	d010      	beq.n	8005d66 <LPTIM_Disable+0x82>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005d44:	2201      	movs	r2, #1
 8005d46:	6919      	ldr	r1, [r3, #16]
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8005d4c:	2108      	movs	r1, #8
      hlptim->Instance->CMP = tmpCMP;
 8005d4e:	6158      	str	r0, [r3, #20]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8005d50:	0020      	movs	r0, r4
 8005d52:	f7ff ff03 	bl	8005b5c <LPTIM_WaitForFlag>
 8005d56:	2803      	cmp	r0, #3
 8005d58:	d102      	bne.n	8005d60 <LPTIM_Disable+0x7c>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005d5a:	0023      	movs	r3, r4
 8005d5c:	332e      	adds	r3, #46	; 0x2e
 8005d5e:	7018      	strb	r0, [r3, #0]
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005d60:	2208      	movs	r2, #8
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8005d66:	2f00      	cmp	r7, #0
 8005d68:	d011      	beq.n	8005d8e <LPTIM_Disable+0xaa>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	6823      	ldr	r3, [r4, #0]
      hlptim->Instance->ARR = tmpARR;

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005d6e:	0020      	movs	r0, r4
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005d70:	6919      	ldr	r1, [r3, #16]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	611a      	str	r2, [r3, #16]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005d76:	2110      	movs	r1, #16
      hlptim->Instance->ARR = tmpARR;
 8005d78:	619f      	str	r7, [r3, #24]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005d7a:	f7ff feef 	bl	8005b5c <LPTIM_WaitForFlag>
 8005d7e:	2803      	cmp	r0, #3
 8005d80:	d102      	bne.n	8005d88 <LPTIM_Disable+0xa4>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005d82:	0023      	movs	r3, r4
 8005d84:	332e      	adds	r3, #46	; 0x2e
 8005d86:	7018      	strb	r0, [r3, #0]
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005d88:	2210      	movs	r2, #16
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8005d8e:	6823      	ldr	r3, [r4, #0]
 8005d90:	42b3      	cmp	r3, r6
 8005d92:	d106      	bne.n	8005da2 <LPTIM_Disable+0xbe>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8005d94:	4a0a      	ldr	r2, [pc, #40]	; (8005dc0 <LPTIM_Disable+0xdc>)
 8005d96:	490b      	ldr	r1, [pc, #44]	; (8005dc4 <LPTIM_Disable+0xe0>)
 8005d98:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005d9a:	9d01      	ldr	r5, [sp, #4]
 8005d9c:	400b      	ands	r3, r1
 8005d9e:	431d      	orrs	r5, r3
 8005da0:	64d5      	str	r5, [r2, #76]	; 0x4c
        break;
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8005da2:	2101      	movs	r1, #1
 8005da4:	6823      	ldr	r3, [r4, #0]
 8005da6:	691a      	ldr	r2, [r3, #16]
 8005da8:	438a      	bics	r2, r1
 8005daa:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8005dac:	9a02      	ldr	r2, [sp, #8]
 8005dae:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8005db0:	9a03      	ldr	r2, [sp, #12]
 8005db2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8005db4:	b662      	cpsie	i

  __enable_irq();
}
 8005db6:	b005      	add	sp, #20
 8005db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dba:	46c0      	nop			; (mov r8, r8)
 8005dbc:	40007c00 	.word	0x40007c00
 8005dc0:	40021000 	.word	0x40021000
 8005dc4:	fff3ffff 	.word	0xfff3ffff

08005dc8 <HAL_LPTIM_Counter_Start_IT>:
{
 8005dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8005dca:	0006      	movs	r6, r0
 8005dcc:	2302      	movs	r3, #2
 8005dce:	362e      	adds	r6, #46	; 0x2e
 8005dd0:	7033      	strb	r3, [r6, #0]
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005dd2:	2380      	movs	r3, #128	; 0x80
{
 8005dd4:	0004      	movs	r4, r0
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005dd6:	4a1c      	ldr	r2, [pc, #112]	; (8005e48 <HAL_LPTIM_Counter_Start_IT+0x80>)
 8005dd8:	059b      	lsls	r3, r3, #22
 8005dda:	6810      	ldr	r0, [r2, #0]
 8005ddc:	4303      	orrs	r3, r0
 8005dde:	6013      	str	r3, [r2, #0]
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8005de0:	6862      	ldr	r2, [r4, #4]
 8005de2:	6823      	ldr	r3, [r4, #0]
 8005de4:	2a01      	cmp	r2, #1
 8005de6:	d008      	beq.n	8005dfa <HAL_LPTIM_Counter_Start_IT+0x32>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8005de8:	2280      	movs	r2, #128	; 0x80
 8005dea:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005dec:	0412      	lsls	r2, r2, #16
 8005dee:	4290      	cmp	r0, r2
 8005df0:	d103      	bne.n	8005dfa <HAL_LPTIM_Counter_Start_IT+0x32>
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8005df2:	68da      	ldr	r2, [r3, #12]
 8005df4:	4815      	ldr	r0, [pc, #84]	; (8005e4c <HAL_LPTIM_Counter_Start_IT+0x84>)
 8005df6:	4002      	ands	r2, r0
 8005df8:	60da      	str	r2, [r3, #12]
  __HAL_LPTIM_ENABLE(hlptim);
 8005dfa:	2701      	movs	r7, #1
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005dfc:	2510      	movs	r5, #16
  __HAL_LPTIM_ENABLE(hlptim);
 8005dfe:	691a      	ldr	r2, [r3, #16]
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005e00:	0020      	movs	r0, r4
  __HAL_LPTIM_ENABLE(hlptim);
 8005e02:	433a      	orrs	r2, r7
 8005e04:	611a      	str	r2, [r3, #16]
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005e06:	605d      	str	r5, [r3, #4]
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8005e08:	6199      	str	r1, [r3, #24]
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005e0a:	0029      	movs	r1, r5
 8005e0c:	f7ff fea6 	bl	8005b5c <LPTIM_WaitForFlag>
 8005e10:	2803      	cmp	r0, #3
 8005e12:	d101      	bne.n	8005e18 <HAL_LPTIM_Counter_Start_IT+0x50>
    return HAL_TIMEOUT;
 8005e14:	2003      	movs	r0, #3
}
 8005e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LPTIM_DISABLE(hlptim);
 8005e18:	0020      	movs	r0, r4
 8005e1a:	f7ff ff63 	bl	8005ce4 <LPTIM_Disable>
  return hlptim->State;
 8005e1e:	7833      	ldrb	r3, [r6, #0]
  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8005e20:	2b03      	cmp	r3, #3
 8005e22:	d0f7      	beq.n	8005e14 <HAL_LPTIM_Counter_Start_IT+0x4c>
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8005e24:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8005e26:	2000      	movs	r0, #0
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8005e28:	689a      	ldr	r2, [r3, #8]
 8005e2a:	4315      	orrs	r5, r2
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8005e2c:	2202      	movs	r2, #2
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8005e2e:	609d      	str	r5, [r3, #8]
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8005e30:	6899      	ldr	r1, [r3, #8]
 8005e32:	430a      	orrs	r2, r1
 8005e34:	609a      	str	r2, [r3, #8]
  __HAL_LPTIM_ENABLE(hlptim);
 8005e36:	691a      	ldr	r2, [r3, #16]
 8005e38:	433a      	orrs	r2, r7
 8005e3a:	611a      	str	r2, [r3, #16]
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8005e3c:	2204      	movs	r2, #4
 8005e3e:	6919      	ldr	r1, [r3, #16]
 8005e40:	430a      	orrs	r2, r1
 8005e42:	611a      	str	r2, [r3, #16]
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005e44:	7037      	strb	r7, [r6, #0]
  return HAL_OK;
 8005e46:	e7e6      	b.n	8005e16 <HAL_LPTIM_Counter_Start_IT+0x4e>
 8005e48:	40010400 	.word	0x40010400
 8005e4c:	fffff1ff 	.word	0xfffff1ff

08005e50 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e50:	2380      	movs	r3, #128	; 0x80
 8005e52:	4a03      	ldr	r2, [pc, #12]	; (8005e60 <HAL_PWR_EnableBkUpAccess+0x10>)
 8005e54:	005b      	lsls	r3, r3, #1
 8005e56:	6811      	ldr	r1, [r2, #0]
 8005e58:	430b      	orrs	r3, r1
 8005e5a:	6013      	str	r3, [r2, #0]
}
 8005e5c:	4770      	bx	lr
 8005e5e:	46c0      	nop			; (mov r8, r8)
 8005e60:	40007000 	.word	0x40007000

08005e64 <HAL_PWR_EnterSTOPMode>:
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005e64:	4b19      	ldr	r3, [pc, #100]	; (8005ecc <HAL_PWR_EnterSTOPMode+0x68>)
{
 8005e66:	b5f0      	push	{r4, r5, r6, r7, lr}
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005e68:	681e      	ldr	r6, [r3, #0]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8005e6a:	4c19      	ldr	r4, [pc, #100]	; (8005ed0 <HAL_PWR_EnterSTOPMode+0x6c>)
{
 8005e6c:	0002      	movs	r2, r0
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005e6e:	2080      	movs	r0, #128	; 0x80
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8005e70:	6a27      	ldr	r7, [r4, #32]
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005e72:	0035      	movs	r5, r6
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8005e74:	2401      	movs	r4, #1
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005e76:	0080      	lsls	r0, r0, #2
 8005e78:	4005      	ands	r5, r0
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8005e7a:	403c      	ands	r4, r7
  if((ulpbit != 0) && (vrefinbit != 0))
 8005e7c:	4206      	tst	r6, r0
 8005e7e:	d005      	beq.n	8005e8c <HAL_PWR_EnterSTOPMode+0x28>
 8005e80:	2c00      	cmp	r4, #0
 8005e82:	d003      	beq.n	8005e8c <HAL_PWR_EnterSTOPMode+0x28>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8005e84:	6818      	ldr	r0, [r3, #0]
 8005e86:	4e13      	ldr	r6, [pc, #76]	; (8005ed4 <HAL_PWR_EnterSTOPMode+0x70>)
 8005e88:	4030      	ands	r0, r6
 8005e8a:	6018      	str	r0, [r3, #0]

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8005e8c:	2603      	movs	r6, #3
  tmpreg = PWR->CR;
 8005e8e:	6818      	ldr	r0, [r3, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8005e90:	43b0      	bics	r0, r6

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8005e92:	4310      	orrs	r0, r2

  /* Store the new value */
  PWR->CR = tmpreg;
 8005e94:	6018      	str	r0, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8005e96:	2004      	movs	r0, #4
 8005e98:	4a0f      	ldr	r2, [pc, #60]	; (8005ed8 <HAL_PWR_EnterSTOPMode+0x74>)
 8005e9a:	6916      	ldr	r6, [r2, #16]
 8005e9c:	4330      	orrs	r0, r6
 8005e9e:	6110      	str	r0, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8005ea0:	2901      	cmp	r1, #1
 8005ea2:	d10e      	bne.n	8005ec2 <HAL_PWR_EnterSTOPMode+0x5e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005ea4:	bf30      	wfi
    __WFE();
    __WFE();
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8005ea6:	2004      	movs	r0, #4
 8005ea8:	6911      	ldr	r1, [r2, #16]
 8005eaa:	4381      	bics	r1, r0
 8005eac:	6111      	str	r1, [r2, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 8005eae:	2d00      	cmp	r5, #0
 8005eb0:	d006      	beq.n	8005ec0 <HAL_PWR_EnterSTOPMode+0x5c>
 8005eb2:	2c00      	cmp	r4, #0
 8005eb4:	d004      	beq.n	8005ec0 <HAL_PWR_EnterSTOPMode+0x5c>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8005eb6:	2280      	movs	r2, #128	; 0x80
 8005eb8:	6819      	ldr	r1, [r3, #0]
 8005eba:	0092      	lsls	r2, r2, #2
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	601a      	str	r2, [r3, #0]
  }
}
 8005ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __SEV();
 8005ec2:	bf40      	sev
    __WFE();
 8005ec4:	bf20      	wfe
    __WFE();
 8005ec6:	bf20      	wfe
 8005ec8:	e7ed      	b.n	8005ea6 <HAL_PWR_EnterSTOPMode+0x42>
 8005eca:	46c0      	nop			; (mov r8, r8)
 8005ecc:	40007000 	.word	0x40007000
 8005ed0:	40010000 	.word	0x40010000
 8005ed4:	fffffdff 	.word	0xfffffdff
 8005ed8:	e000ed00 	.word	0xe000ed00

08005edc <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005edc:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8005ede:	4b1d      	ldr	r3, [pc, #116]	; (8005f54 <HAL_RCC_GetSysClockFreq+0x78>)
{
 8005ee0:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8005ee2:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8005ee4:	4022      	ands	r2, r4
 8005ee6:	2a08      	cmp	r2, #8
 8005ee8:	d031      	beq.n	8005f4e <HAL_RCC_GetSysClockFreq+0x72>
 8005eea:	2a0c      	cmp	r2, #12
 8005eec:	d009      	beq.n	8005f02 <HAL_RCC_GetSysClockFreq+0x26>
 8005eee:	2a04      	cmp	r2, #4
 8005ef0:	d125      	bne.n	8005f3e <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005ef2:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8005ef4:	4b18      	ldr	r3, [pc, #96]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005ef6:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8005ef8:	17c0      	asrs	r0, r0, #31
 8005efa:	4018      	ands	r0, r3
 8005efc:	4b17      	ldr	r3, [pc, #92]	; (8005f5c <HAL_RCC_GetSysClockFreq+0x80>)
 8005efe:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8005f00:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005f02:	02a2      	lsls	r2, r4, #10
 8005f04:	4816      	ldr	r0, [pc, #88]	; (8005f60 <HAL_RCC_GetSysClockFreq+0x84>)
 8005f06:	0f12      	lsrs	r2, r2, #28
 8005f08:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f0a:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005f0c:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f0e:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005f10:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f12:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005f14:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f16:	4211      	tst	r1, r2
 8005f18:	d009      	beq.n	8005f2e <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005f1a:	4a12      	ldr	r2, [pc, #72]	; (8005f64 <HAL_RCC_GetSysClockFreq+0x88>)
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	2100      	movs	r1, #0
 8005f20:	f7fa fb1c 	bl	800055c <__aeabi_lmul>
 8005f24:	0022      	movs	r2, r4
 8005f26:	2300      	movs	r3, #0
 8005f28:	f7fa faf8 	bl	800051c <__aeabi_uldivmod>
 8005f2c:	e7e8      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	2310      	movs	r3, #16
 8005f32:	421a      	tst	r2, r3
 8005f34:	d001      	beq.n	8005f3a <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8005f36:	4a0c      	ldr	r2, [pc, #48]	; (8005f68 <HAL_RCC_GetSysClockFreq+0x8c>)
 8005f38:	e7f0      	b.n	8005f1c <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005f3a:	4a08      	ldr	r2, [pc, #32]	; (8005f5c <HAL_RCC_GetSysClockFreq+0x80>)
 8005f3c:	e7ee      	b.n	8005f1c <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005f3e:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005f40:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005f42:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005f44:	041b      	lsls	r3, r3, #16
 8005f46:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005f48:	3301      	adds	r3, #1
 8005f4a:	4098      	lsls	r0, r3
  return sysclockfreq;
 8005f4c:	e7d8      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 8005f4e:	4805      	ldr	r0, [pc, #20]	; (8005f64 <HAL_RCC_GetSysClockFreq+0x88>)
 8005f50:	e7d6      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0x24>
 8005f52:	46c0      	nop			; (mov r8, r8)
 8005f54:	40021000 	.word	0x40021000
 8005f58:	ff48e500 	.word	0xff48e500
 8005f5c:	00f42400 	.word	0x00f42400
 8005f60:	0800aed8 	.word	0x0800aed8
 8005f64:	007a1200 	.word	0x007a1200
 8005f68:	003d0900 	.word	0x003d0900

08005f6c <HAL_RCC_OscConfig>:
{
 8005f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f6e:	0005      	movs	r5, r0
 8005f70:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8005f72:	2800      	cmp	r0, #0
 8005f74:	d055      	beq.n	8006022 <HAL_RCC_OscConfig+0xb6>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f76:	230c      	movs	r3, #12
 8005f78:	4cbd      	ldr	r4, [pc, #756]	; (8006270 <HAL_RCC_OscConfig+0x304>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f7a:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f7c:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f7e:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f80:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f82:	2380      	movs	r3, #128	; 0x80
 8005f84:	025b      	lsls	r3, r3, #9
 8005f86:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f88:	07d2      	lsls	r2, r2, #31
 8005f8a:	d43e      	bmi.n	800600a <HAL_RCC_OscConfig+0x9e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	079b      	lsls	r3, r3, #30
 8005f90:	d500      	bpl.n	8005f94 <HAL_RCC_OscConfig+0x28>
 8005f92:	e087      	b.n	80060a4 <HAL_RCC_OscConfig+0x138>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005f94:	682b      	ldr	r3, [r5, #0]
 8005f96:	06db      	lsls	r3, r3, #27
 8005f98:	d529      	bpl.n	8005fee <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f9a:	2e00      	cmp	r6, #0
 8005f9c:	d000      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x34>
 8005f9e:	e0d8      	b.n	8006152 <HAL_RCC_OscConfig+0x1e6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	059b      	lsls	r3, r3, #22
 8005fa4:	d502      	bpl.n	8005fac <HAL_RCC_OscConfig+0x40>
 8005fa6:	69ab      	ldr	r3, [r5, #24]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d03a      	beq.n	8006022 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fac:	6862      	ldr	r2, [r4, #4]
 8005fae:	49b1      	ldr	r1, [pc, #708]	; (8006274 <HAL_RCC_OscConfig+0x308>)
 8005fb0:	6a2b      	ldr	r3, [r5, #32]
 8005fb2:	400a      	ands	r2, r1
 8005fb4:	431a      	orrs	r2, r3
 8005fb6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fb8:	6861      	ldr	r1, [r4, #4]
 8005fba:	69ea      	ldr	r2, [r5, #28]
 8005fbc:	0209      	lsls	r1, r1, #8
 8005fbe:	0a09      	lsrs	r1, r1, #8
 8005fc0:	0612      	lsls	r2, r2, #24
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005fc6:	2280      	movs	r2, #128	; 0x80
 8005fc8:	0b5b      	lsrs	r3, r3, #13
 8005fca:	3301      	adds	r3, #1
 8005fcc:	0212      	lsls	r2, r2, #8
 8005fce:	409a      	lsls	r2, r3
 8005fd0:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005fd2:	68e1      	ldr	r1, [r4, #12]
 8005fd4:	060a      	lsls	r2, r1, #24
 8005fd6:	49a8      	ldr	r1, [pc, #672]	; (8006278 <HAL_RCC_OscConfig+0x30c>)
 8005fd8:	0f12      	lsrs	r2, r2, #28
 8005fda:	5c8a      	ldrb	r2, [r1, r2]
 8005fdc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005fde:	4aa7      	ldr	r2, [pc, #668]	; (800627c <HAL_RCC_OscConfig+0x310>)
 8005fe0:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8005fe2:	4ba7      	ldr	r3, [pc, #668]	; (8006280 <HAL_RCC_OscConfig+0x314>)
 8005fe4:	6818      	ldr	r0, [r3, #0]
 8005fe6:	f7fe ffdd 	bl	8004fa4 <HAL_InitTick>
        if(status != HAL_OK)
 8005fea:	2800      	cmp	r0, #0
 8005fec:	d130      	bne.n	8006050 <HAL_RCC_OscConfig+0xe4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fee:	682b      	ldr	r3, [r5, #0]
 8005ff0:	071b      	lsls	r3, r3, #28
 8005ff2:	d500      	bpl.n	8005ff6 <HAL_RCC_OscConfig+0x8a>
 8005ff4:	e0e4      	b.n	80061c0 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ff6:	682b      	ldr	r3, [r5, #0]
 8005ff8:	075b      	lsls	r3, r3, #29
 8005ffa:	d500      	bpl.n	8005ffe <HAL_RCC_OscConfig+0x92>
 8005ffc:	e106      	b.n	800620c <HAL_RCC_OscConfig+0x2a0>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ffe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006000:	2b00      	cmp	r3, #0
 8006002:	d000      	beq.n	8006006 <HAL_RCC_OscConfig+0x9a>
 8006004:	e18d      	b.n	8006322 <HAL_RCC_OscConfig+0x3b6>
  return HAL_OK;
 8006006:	2000      	movs	r0, #0
 8006008:	e022      	b.n	8006050 <HAL_RCC_OscConfig+0xe4>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800600a:	2e08      	cmp	r6, #8
 800600c:	d003      	beq.n	8006016 <HAL_RCC_OscConfig+0xaa>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800600e:	2e0c      	cmp	r6, #12
 8006010:	d109      	bne.n	8006026 <HAL_RCC_OscConfig+0xba>
 8006012:	2f00      	cmp	r7, #0
 8006014:	d007      	beq.n	8006026 <HAL_RCC_OscConfig+0xba>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006016:	6823      	ldr	r3, [r4, #0]
 8006018:	039b      	lsls	r3, r3, #14
 800601a:	d5b7      	bpl.n	8005f8c <HAL_RCC_OscConfig+0x20>
 800601c:	686b      	ldr	r3, [r5, #4]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1b4      	bne.n	8005f8c <HAL_RCC_OscConfig+0x20>
          return HAL_ERROR;
 8006022:	2001      	movs	r0, #1
 8006024:	e014      	b.n	8006050 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006026:	686a      	ldr	r2, [r5, #4]
 8006028:	429a      	cmp	r2, r3
 800602a:	d113      	bne.n	8006054 <HAL_RCC_OscConfig+0xe8>
 800602c:	6822      	ldr	r2, [r4, #0]
 800602e:	4313      	orrs	r3, r2
 8006030:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006032:	f7fe fffb 	bl	800502c <HAL_GetTick>
 8006036:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006038:	2280      	movs	r2, #128	; 0x80
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	0292      	lsls	r2, r2, #10
 800603e:	4213      	tst	r3, r2
 8006040:	d1a4      	bne.n	8005f8c <HAL_RCC_OscConfig+0x20>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006042:	f7fe fff3 	bl	800502c <HAL_GetTick>
 8006046:	9b01      	ldr	r3, [sp, #4]
 8006048:	1ac0      	subs	r0, r0, r3
 800604a:	2864      	cmp	r0, #100	; 0x64
 800604c:	d9f4      	bls.n	8006038 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 800604e:	2003      	movs	r0, #3
}
 8006050:	b007      	add	sp, #28
 8006052:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006054:	21a0      	movs	r1, #160	; 0xa0
 8006056:	02c9      	lsls	r1, r1, #11
 8006058:	428a      	cmp	r2, r1
 800605a:	d105      	bne.n	8006068 <HAL_RCC_OscConfig+0xfc>
 800605c:	2280      	movs	r2, #128	; 0x80
 800605e:	6821      	ldr	r1, [r4, #0]
 8006060:	02d2      	lsls	r2, r2, #11
 8006062:	430a      	orrs	r2, r1
 8006064:	6022      	str	r2, [r4, #0]
 8006066:	e7e1      	b.n	800602c <HAL_RCC_OscConfig+0xc0>
 8006068:	6821      	ldr	r1, [r4, #0]
 800606a:	4886      	ldr	r0, [pc, #536]	; (8006284 <HAL_RCC_OscConfig+0x318>)
 800606c:	4001      	ands	r1, r0
 800606e:	6021      	str	r1, [r4, #0]
 8006070:	6821      	ldr	r1, [r4, #0]
 8006072:	400b      	ands	r3, r1
 8006074:	9305      	str	r3, [sp, #20]
 8006076:	9b05      	ldr	r3, [sp, #20]
 8006078:	4983      	ldr	r1, [pc, #524]	; (8006288 <HAL_RCC_OscConfig+0x31c>)
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	400b      	ands	r3, r1
 800607e:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006080:	2a00      	cmp	r2, #0
 8006082:	d1d6      	bne.n	8006032 <HAL_RCC_OscConfig+0xc6>
        tickstart = HAL_GetTick();
 8006084:	f7fe ffd2 	bl	800502c <HAL_GetTick>
 8006088:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800608a:	2280      	movs	r2, #128	; 0x80
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	0292      	lsls	r2, r2, #10
 8006090:	4213      	tst	r3, r2
 8006092:	d100      	bne.n	8006096 <HAL_RCC_OscConfig+0x12a>
 8006094:	e77a      	b.n	8005f8c <HAL_RCC_OscConfig+0x20>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006096:	f7fe ffc9 	bl	800502c <HAL_GetTick>
 800609a:	9b01      	ldr	r3, [sp, #4]
 800609c:	1ac0      	subs	r0, r0, r3
 800609e:	2864      	cmp	r0, #100	; 0x64
 80060a0:	d9f3      	bls.n	800608a <HAL_RCC_OscConfig+0x11e>
 80060a2:	e7d4      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
    hsi_state = RCC_OscInitStruct->HSIState;
 80060a4:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80060a6:	2e04      	cmp	r6, #4
 80060a8:	d003      	beq.n	80060b2 <HAL_RCC_OscConfig+0x146>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80060aa:	2e0c      	cmp	r6, #12
 80060ac:	d124      	bne.n	80060f8 <HAL_RCC_OscConfig+0x18c>
 80060ae:	2f00      	cmp	r7, #0
 80060b0:	d122      	bne.n	80060f8 <HAL_RCC_OscConfig+0x18c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	075b      	lsls	r3, r3, #29
 80060b6:	d501      	bpl.n	80060bc <HAL_RCC_OscConfig+0x150>
 80060b8:	2a00      	cmp	r2, #0
 80060ba:	d0b2      	beq.n	8006022 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060bc:	6861      	ldr	r1, [r4, #4]
 80060be:	692b      	ldr	r3, [r5, #16]
 80060c0:	4872      	ldr	r0, [pc, #456]	; (800628c <HAL_RCC_OscConfig+0x320>)
 80060c2:	021b      	lsls	r3, r3, #8
 80060c4:	4001      	ands	r1, r0
 80060c6:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80060c8:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060ca:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	438b      	bics	r3, r1
 80060d0:	4313      	orrs	r3, r2
 80060d2:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80060d4:	f7ff ff02 	bl	8005edc <HAL_RCC_GetSysClockFreq>
 80060d8:	68e3      	ldr	r3, [r4, #12]
 80060da:	4a67      	ldr	r2, [pc, #412]	; (8006278 <HAL_RCC_OscConfig+0x30c>)
 80060dc:	061b      	lsls	r3, r3, #24
 80060de:	0f1b      	lsrs	r3, r3, #28
 80060e0:	5cd3      	ldrb	r3, [r2, r3]
 80060e2:	40d8      	lsrs	r0, r3
 80060e4:	4b65      	ldr	r3, [pc, #404]	; (800627c <HAL_RCC_OscConfig+0x310>)
 80060e6:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 80060e8:	4b65      	ldr	r3, [pc, #404]	; (8006280 <HAL_RCC_OscConfig+0x314>)
 80060ea:	6818      	ldr	r0, [r3, #0]
 80060ec:	f7fe ff5a 	bl	8004fa4 <HAL_InitTick>
      if(status != HAL_OK)
 80060f0:	2800      	cmp	r0, #0
 80060f2:	d100      	bne.n	80060f6 <HAL_RCC_OscConfig+0x18a>
 80060f4:	e74e      	b.n	8005f94 <HAL_RCC_OscConfig+0x28>
 80060f6:	e7ab      	b.n	8006050 <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80060f8:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 80060fa:	2a00      	cmp	r2, #0
 80060fc:	d018      	beq.n	8006130 <HAL_RCC_OscConfig+0x1c4>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80060fe:	2109      	movs	r1, #9
 8006100:	438b      	bics	r3, r1
 8006102:	4313      	orrs	r3, r2
 8006104:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006106:	f7fe ff91 	bl	800502c <HAL_GetTick>
 800610a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800610c:	2204      	movs	r2, #4
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	4213      	tst	r3, r2
 8006112:	d007      	beq.n	8006124 <HAL_RCC_OscConfig+0x1b8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006114:	6862      	ldr	r2, [r4, #4]
 8006116:	692b      	ldr	r3, [r5, #16]
 8006118:	495c      	ldr	r1, [pc, #368]	; (800628c <HAL_RCC_OscConfig+0x320>)
 800611a:	021b      	lsls	r3, r3, #8
 800611c:	400a      	ands	r2, r1
 800611e:	4313      	orrs	r3, r2
 8006120:	6063      	str	r3, [r4, #4]
 8006122:	e737      	b.n	8005f94 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006124:	f7fe ff82 	bl	800502c <HAL_GetTick>
 8006128:	1bc0      	subs	r0, r0, r7
 800612a:	2802      	cmp	r0, #2
 800612c:	d9ee      	bls.n	800610c <HAL_RCC_OscConfig+0x1a0>
 800612e:	e78e      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 8006130:	2201      	movs	r2, #1
 8006132:	4393      	bics	r3, r2
 8006134:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006136:	f7fe ff79 	bl	800502c <HAL_GetTick>
 800613a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800613c:	2204      	movs	r2, #4
 800613e:	6823      	ldr	r3, [r4, #0]
 8006140:	4213      	tst	r3, r2
 8006142:	d100      	bne.n	8006146 <HAL_RCC_OscConfig+0x1da>
 8006144:	e726      	b.n	8005f94 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006146:	f7fe ff71 	bl	800502c <HAL_GetTick>
 800614a:	1bc0      	subs	r0, r0, r7
 800614c:	2802      	cmp	r0, #2
 800614e:	d9f5      	bls.n	800613c <HAL_RCC_OscConfig+0x1d0>
 8006150:	e77d      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006152:	69ab      	ldr	r3, [r5, #24]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d020      	beq.n	800619a <HAL_RCC_OscConfig+0x22e>
        __HAL_RCC_MSI_ENABLE();
 8006158:	2380      	movs	r3, #128	; 0x80
 800615a:	6822      	ldr	r2, [r4, #0]
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	4313      	orrs	r3, r2
 8006160:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006162:	f7fe ff63 	bl	800502c <HAL_GetTick>
 8006166:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006168:	2280      	movs	r2, #128	; 0x80
 800616a:	6823      	ldr	r3, [r4, #0]
 800616c:	0092      	lsls	r2, r2, #2
 800616e:	4213      	tst	r3, r2
 8006170:	d00d      	beq.n	800618e <HAL_RCC_OscConfig+0x222>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006172:	6863      	ldr	r3, [r4, #4]
 8006174:	4a3f      	ldr	r2, [pc, #252]	; (8006274 <HAL_RCC_OscConfig+0x308>)
 8006176:	4013      	ands	r3, r2
 8006178:	6a2a      	ldr	r2, [r5, #32]
 800617a:	4313      	orrs	r3, r2
 800617c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800617e:	6862      	ldr	r2, [r4, #4]
 8006180:	69eb      	ldr	r3, [r5, #28]
 8006182:	0212      	lsls	r2, r2, #8
 8006184:	061b      	lsls	r3, r3, #24
 8006186:	0a12      	lsrs	r2, r2, #8
 8006188:	4313      	orrs	r3, r2
 800618a:	6063      	str	r3, [r4, #4]
 800618c:	e72f      	b.n	8005fee <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800618e:	f7fe ff4d 	bl	800502c <HAL_GetTick>
 8006192:	1bc0      	subs	r0, r0, r7
 8006194:	2802      	cmp	r0, #2
 8006196:	d9e7      	bls.n	8006168 <HAL_RCC_OscConfig+0x1fc>
 8006198:	e759      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_MSI_DISABLE();
 800619a:	6823      	ldr	r3, [r4, #0]
 800619c:	4a3c      	ldr	r2, [pc, #240]	; (8006290 <HAL_RCC_OscConfig+0x324>)
 800619e:	4013      	ands	r3, r2
 80061a0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80061a2:	f7fe ff43 	bl	800502c <HAL_GetTick>
 80061a6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80061a8:	2280      	movs	r2, #128	; 0x80
 80061aa:	6823      	ldr	r3, [r4, #0]
 80061ac:	0092      	lsls	r2, r2, #2
 80061ae:	4213      	tst	r3, r2
 80061b0:	d100      	bne.n	80061b4 <HAL_RCC_OscConfig+0x248>
 80061b2:	e71c      	b.n	8005fee <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80061b4:	f7fe ff3a 	bl	800502c <HAL_GetTick>
 80061b8:	1bc0      	subs	r0, r0, r7
 80061ba:	2802      	cmp	r0, #2
 80061bc:	d9f4      	bls.n	80061a8 <HAL_RCC_OscConfig+0x23c>
 80061be:	e746      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80061c0:	696a      	ldr	r2, [r5, #20]
 80061c2:	2301      	movs	r3, #1
 80061c4:	2a00      	cmp	r2, #0
 80061c6:	d010      	beq.n	80061ea <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_LSI_ENABLE();
 80061c8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80061ca:	4313      	orrs	r3, r2
 80061cc:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80061ce:	f7fe ff2d 	bl	800502c <HAL_GetTick>
 80061d2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80061d4:	2202      	movs	r2, #2
 80061d6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80061d8:	4213      	tst	r3, r2
 80061da:	d000      	beq.n	80061de <HAL_RCC_OscConfig+0x272>
 80061dc:	e70b      	b.n	8005ff6 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80061de:	f7fe ff25 	bl	800502c <HAL_GetTick>
 80061e2:	1bc0      	subs	r0, r0, r7
 80061e4:	2802      	cmp	r0, #2
 80061e6:	d9f5      	bls.n	80061d4 <HAL_RCC_OscConfig+0x268>
 80061e8:	e731      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_LSI_DISABLE();
 80061ea:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80061ec:	439a      	bics	r2, r3
 80061ee:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80061f0:	f7fe ff1c 	bl	800502c <HAL_GetTick>
 80061f4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80061f6:	2202      	movs	r2, #2
 80061f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80061fa:	4213      	tst	r3, r2
 80061fc:	d100      	bne.n	8006200 <HAL_RCC_OscConfig+0x294>
 80061fe:	e6fa      	b.n	8005ff6 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006200:	f7fe ff14 	bl	800502c <HAL_GetTick>
 8006204:	1bc0      	subs	r0, r0, r7
 8006206:	2802      	cmp	r0, #2
 8006208:	d9f5      	bls.n	80061f6 <HAL_RCC_OscConfig+0x28a>
 800620a:	e720      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800620c:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800620e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006210:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006212:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8006214:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006216:	421a      	tst	r2, r3
 8006218:	d104      	bne.n	8006224 <HAL_RCC_OscConfig+0x2b8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800621a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800621c:	4313      	orrs	r3, r2
 800621e:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8006220:	2301      	movs	r3, #1
 8006222:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006224:	2280      	movs	r2, #128	; 0x80
 8006226:	4f1b      	ldr	r7, [pc, #108]	; (8006294 <HAL_RCC_OscConfig+0x328>)
 8006228:	0052      	lsls	r2, r2, #1
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	4213      	tst	r3, r2
 800622e:	d008      	beq.n	8006242 <HAL_RCC_OscConfig+0x2d6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006230:	2280      	movs	r2, #128	; 0x80
 8006232:	68ab      	ldr	r3, [r5, #8]
 8006234:	0052      	lsls	r2, r2, #1
 8006236:	4293      	cmp	r3, r2
 8006238:	d12e      	bne.n	8006298 <HAL_RCC_OscConfig+0x32c>
 800623a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800623c:	4313      	orrs	r3, r2
 800623e:	6523      	str	r3, [r4, #80]	; 0x50
 8006240:	e04f      	b.n	80062e2 <HAL_RCC_OscConfig+0x376>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006242:	2280      	movs	r2, #128	; 0x80
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	0052      	lsls	r2, r2, #1
 8006248:	4313      	orrs	r3, r2
 800624a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800624c:	f7fe feee 	bl	800502c <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006250:	2380      	movs	r3, #128	; 0x80
 8006252:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 8006254:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006256:	9303      	str	r3, [sp, #12]
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	9a03      	ldr	r2, [sp, #12]
 800625c:	4213      	tst	r3, r2
 800625e:	d1e7      	bne.n	8006230 <HAL_RCC_OscConfig+0x2c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006260:	f7fe fee4 	bl	800502c <HAL_GetTick>
 8006264:	9b02      	ldr	r3, [sp, #8]
 8006266:	1ac0      	subs	r0, r0, r3
 8006268:	2864      	cmp	r0, #100	; 0x64
 800626a:	d9f5      	bls.n	8006258 <HAL_RCC_OscConfig+0x2ec>
 800626c:	e6ef      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
 800626e:	46c0      	nop			; (mov r8, r8)
 8006270:	40021000 	.word	0x40021000
 8006274:	ffff1fff 	.word	0xffff1fff
 8006278:	0800aec0 	.word	0x0800aec0
 800627c:	20000014 	.word	0x20000014
 8006280:	2000001c 	.word	0x2000001c
 8006284:	fffeffff 	.word	0xfffeffff
 8006288:	fffbffff 	.word	0xfffbffff
 800628c:	ffffe0ff 	.word	0xffffe0ff
 8006290:	fffffeff 	.word	0xfffffeff
 8006294:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006298:	2b00      	cmp	r3, #0
 800629a:	d116      	bne.n	80062ca <HAL_RCC_OscConfig+0x35e>
 800629c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800629e:	4a51      	ldr	r2, [pc, #324]	; (80063e4 <HAL_RCC_OscConfig+0x478>)
 80062a0:	4013      	ands	r3, r2
 80062a2:	6523      	str	r3, [r4, #80]	; 0x50
 80062a4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80062a6:	4a50      	ldr	r2, [pc, #320]	; (80063e8 <HAL_RCC_OscConfig+0x47c>)
 80062a8:	4013      	ands	r3, r2
 80062aa:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80062ac:	f7fe febe 	bl	800502c <HAL_GetTick>
 80062b0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062b2:	2280      	movs	r2, #128	; 0x80
 80062b4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80062b6:	0092      	lsls	r2, r2, #2
 80062b8:	4213      	tst	r3, r2
 80062ba:	d01a      	beq.n	80062f2 <HAL_RCC_OscConfig+0x386>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062bc:	f7fe feb6 	bl	800502c <HAL_GetTick>
 80062c0:	4b4a      	ldr	r3, [pc, #296]	; (80063ec <HAL_RCC_OscConfig+0x480>)
 80062c2:	1bc0      	subs	r0, r0, r7
 80062c4:	4298      	cmp	r0, r3
 80062c6:	d9f4      	bls.n	80062b2 <HAL_RCC_OscConfig+0x346>
 80062c8:	e6c1      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062ca:	21a0      	movs	r1, #160	; 0xa0
 80062cc:	00c9      	lsls	r1, r1, #3
 80062ce:	428b      	cmp	r3, r1
 80062d0:	d118      	bne.n	8006304 <HAL_RCC_OscConfig+0x398>
 80062d2:	2380      	movs	r3, #128	; 0x80
 80062d4:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80062d6:	00db      	lsls	r3, r3, #3
 80062d8:	430b      	orrs	r3, r1
 80062da:	6523      	str	r3, [r4, #80]	; 0x50
 80062dc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80062de:	431a      	orrs	r2, r3
 80062e0:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80062e2:	f7fe fea3 	bl	800502c <HAL_GetTick>
 80062e6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062e8:	2280      	movs	r2, #128	; 0x80
 80062ea:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80062ec:	0092      	lsls	r2, r2, #2
 80062ee:	4213      	tst	r3, r2
 80062f0:	d010      	beq.n	8006314 <HAL_RCC_OscConfig+0x3a8>
    if(pwrclkchanged == SET)
 80062f2:	9b01      	ldr	r3, [sp, #4]
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d000      	beq.n	80062fa <HAL_RCC_OscConfig+0x38e>
 80062f8:	e681      	b.n	8005ffe <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 80062fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80062fc:	4a3c      	ldr	r2, [pc, #240]	; (80063f0 <HAL_RCC_OscConfig+0x484>)
 80062fe:	4013      	ands	r3, r2
 8006300:	63a3      	str	r3, [r4, #56]	; 0x38
 8006302:	e67c      	b.n	8005ffe <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006304:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006306:	4a37      	ldr	r2, [pc, #220]	; (80063e4 <HAL_RCC_OscConfig+0x478>)
 8006308:	4013      	ands	r3, r2
 800630a:	6523      	str	r3, [r4, #80]	; 0x50
 800630c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800630e:	4a36      	ldr	r2, [pc, #216]	; (80063e8 <HAL_RCC_OscConfig+0x47c>)
 8006310:	4013      	ands	r3, r2
 8006312:	e794      	b.n	800623e <HAL_RCC_OscConfig+0x2d2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006314:	f7fe fe8a 	bl	800502c <HAL_GetTick>
 8006318:	4b34      	ldr	r3, [pc, #208]	; (80063ec <HAL_RCC_OscConfig+0x480>)
 800631a:	1bc0      	subs	r0, r0, r7
 800631c:	4298      	cmp	r0, r3
 800631e:	d9e3      	bls.n	80062e8 <HAL_RCC_OscConfig+0x37c>
 8006320:	e695      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006322:	2e0c      	cmp	r6, #12
 8006324:	d043      	beq.n	80063ae <HAL_RCC_OscConfig+0x442>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006326:	4a33      	ldr	r2, [pc, #204]	; (80063f4 <HAL_RCC_OscConfig+0x488>)
 8006328:	2b02      	cmp	r3, #2
 800632a:	d12e      	bne.n	800638a <HAL_RCC_OscConfig+0x41e>
        __HAL_RCC_PLL_DISABLE();
 800632c:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800632e:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8006330:	4013      	ands	r3, r2
 8006332:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006334:	f7fe fe7a 	bl	800502c <HAL_GetTick>
 8006338:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800633a:	04bf      	lsls	r7, r7, #18
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	423b      	tst	r3, r7
 8006340:	d11d      	bne.n	800637e <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006342:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8006344:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8006346:	68e2      	ldr	r2, [r4, #12]
 8006348:	430b      	orrs	r3, r1
 800634a:	492b      	ldr	r1, [pc, #172]	; (80063f8 <HAL_RCC_OscConfig+0x48c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800634c:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800634e:	400a      	ands	r2, r1
 8006350:	4313      	orrs	r3, r2
 8006352:	6b2a      	ldr	r2, [r5, #48]	; 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006354:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006356:	4313      	orrs	r3, r2
 8006358:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 800635a:	2380      	movs	r3, #128	; 0x80
 800635c:	6822      	ldr	r2, [r4, #0]
 800635e:	045b      	lsls	r3, r3, #17
 8006360:	4313      	orrs	r3, r2
 8006362:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006364:	f7fe fe62 	bl	800502c <HAL_GetTick>
 8006368:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800636a:	6823      	ldr	r3, [r4, #0]
 800636c:	4233      	tst	r3, r6
 800636e:	d000      	beq.n	8006372 <HAL_RCC_OscConfig+0x406>
 8006370:	e649      	b.n	8006006 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006372:	f7fe fe5b 	bl	800502c <HAL_GetTick>
 8006376:	1b40      	subs	r0, r0, r5
 8006378:	2802      	cmp	r0, #2
 800637a:	d9f6      	bls.n	800636a <HAL_RCC_OscConfig+0x3fe>
 800637c:	e667      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800637e:	f7fe fe55 	bl	800502c <HAL_GetTick>
 8006382:	1b80      	subs	r0, r0, r6
 8006384:	2802      	cmp	r0, #2
 8006386:	d9d9      	bls.n	800633c <HAL_RCC_OscConfig+0x3d0>
 8006388:	e661      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_PLL_DISABLE();
 800638a:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800638c:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800638e:	4013      	ands	r3, r2
 8006390:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006392:	f7fe fe4b 	bl	800502c <HAL_GetTick>
 8006396:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006398:	04b6      	lsls	r6, r6, #18
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	4233      	tst	r3, r6
 800639e:	d100      	bne.n	80063a2 <HAL_RCC_OscConfig+0x436>
 80063a0:	e631      	b.n	8006006 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063a2:	f7fe fe43 	bl	800502c <HAL_GetTick>
 80063a6:	1b40      	subs	r0, r0, r5
 80063a8:	2802      	cmp	r0, #2
 80063aa:	d9f6      	bls.n	800639a <HAL_RCC_OscConfig+0x42e>
 80063ac:	e64f      	b.n	800604e <HAL_RCC_OscConfig+0xe2>
        return HAL_ERROR;
 80063ae:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d100      	bne.n	80063b6 <HAL_RCC_OscConfig+0x44a>
 80063b4:	e64c      	b.n	8006050 <HAL_RCC_OscConfig+0xe4>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063b6:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80063b8:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063ba:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80063bc:	0252      	lsls	r2, r2, #9
 80063be:	401a      	ands	r2, r3
 80063c0:	428a      	cmp	r2, r1
 80063c2:	d000      	beq.n	80063c6 <HAL_RCC_OscConfig+0x45a>
 80063c4:	e62d      	b.n	8006022 <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80063c6:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063c8:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80063ca:	0392      	lsls	r2, r2, #14
 80063cc:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063ce:	428a      	cmp	r2, r1
 80063d0:	d000      	beq.n	80063d4 <HAL_RCC_OscConfig+0x468>
 80063d2:	e626      	b.n	8006022 <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80063d4:	22c0      	movs	r2, #192	; 0xc0
 80063d6:	0412      	lsls	r2, r2, #16
 80063d8:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80063da:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80063dc:	4293      	cmp	r3, r2
 80063de:	d100      	bne.n	80063e2 <HAL_RCC_OscConfig+0x476>
 80063e0:	e611      	b.n	8006006 <HAL_RCC_OscConfig+0x9a>
 80063e2:	e61e      	b.n	8006022 <HAL_RCC_OscConfig+0xb6>
 80063e4:	fffffeff 	.word	0xfffffeff
 80063e8:	fffffbff 	.word	0xfffffbff
 80063ec:	00001388 	.word	0x00001388
 80063f0:	efffffff 	.word	0xefffffff
 80063f4:	feffffff 	.word	0xfeffffff
 80063f8:	ff02ffff 	.word	0xff02ffff

080063fc <HAL_RCC_ClockConfig>:
{
 80063fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063fe:	1e04      	subs	r4, r0, #0
 8006400:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8006402:	d101      	bne.n	8006408 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8006404:	2001      	movs	r0, #1
}
 8006406:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006408:	2601      	movs	r6, #1
 800640a:	4d5b      	ldr	r5, [pc, #364]	; (8006578 <HAL_RCC_ClockConfig+0x17c>)
 800640c:	9a01      	ldr	r2, [sp, #4]
 800640e:	682b      	ldr	r3, [r5, #0]
 8006410:	4033      	ands	r3, r6
 8006412:	4293      	cmp	r3, r2
 8006414:	d331      	bcc.n	800647a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006416:	6822      	ldr	r2, [r4, #0]
 8006418:	0793      	lsls	r3, r2, #30
 800641a:	d443      	bmi.n	80064a4 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800641c:	07d3      	lsls	r3, r2, #31
 800641e:	d449      	bmi.n	80064b4 <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006420:	2601      	movs	r6, #1
 8006422:	682b      	ldr	r3, [r5, #0]
 8006424:	9a01      	ldr	r2, [sp, #4]
 8006426:	4033      	ands	r3, r6
 8006428:	4293      	cmp	r3, r2
 800642a:	d909      	bls.n	8006440 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800642c:	682b      	ldr	r3, [r5, #0]
 800642e:	43b3      	bics	r3, r6
 8006430:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8006432:	f7fe fdfb 	bl	800502c <HAL_GetTick>
 8006436:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006438:	682b      	ldr	r3, [r5, #0]
 800643a:	4233      	tst	r3, r6
 800643c:	d000      	beq.n	8006440 <HAL_RCC_ClockConfig+0x44>
 800643e:	e08c      	b.n	800655a <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006440:	6822      	ldr	r2, [r4, #0]
 8006442:	4d4e      	ldr	r5, [pc, #312]	; (800657c <HAL_RCC_ClockConfig+0x180>)
 8006444:	0753      	lsls	r3, r2, #29
 8006446:	d500      	bpl.n	800644a <HAL_RCC_ClockConfig+0x4e>
 8006448:	e08f      	b.n	800656a <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800644a:	0713      	lsls	r3, r2, #28
 800644c:	d506      	bpl.n	800645c <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800644e:	68ea      	ldr	r2, [r5, #12]
 8006450:	6923      	ldr	r3, [r4, #16]
 8006452:	494b      	ldr	r1, [pc, #300]	; (8006580 <HAL_RCC_ClockConfig+0x184>)
 8006454:	00db      	lsls	r3, r3, #3
 8006456:	400a      	ands	r2, r1
 8006458:	4313      	orrs	r3, r2
 800645a:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800645c:	f7ff fd3e 	bl	8005edc <HAL_RCC_GetSysClockFreq>
 8006460:	68eb      	ldr	r3, [r5, #12]
 8006462:	4a48      	ldr	r2, [pc, #288]	; (8006584 <HAL_RCC_ClockConfig+0x188>)
 8006464:	061b      	lsls	r3, r3, #24
 8006466:	0f1b      	lsrs	r3, r3, #28
 8006468:	5cd3      	ldrb	r3, [r2, r3]
 800646a:	40d8      	lsrs	r0, r3
 800646c:	4b46      	ldr	r3, [pc, #280]	; (8006588 <HAL_RCC_ClockConfig+0x18c>)
 800646e:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8006470:	4b46      	ldr	r3, [pc, #280]	; (800658c <HAL_RCC_ClockConfig+0x190>)
 8006472:	6818      	ldr	r0, [r3, #0]
 8006474:	f7fe fd96 	bl	8004fa4 <HAL_InitTick>
  if(status != HAL_OK)
 8006478:	e7c5      	b.n	8006406 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800647a:	682b      	ldr	r3, [r5, #0]
 800647c:	9a01      	ldr	r2, [sp, #4]
 800647e:	43b3      	bics	r3, r6
 8006480:	4313      	orrs	r3, r2
 8006482:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8006484:	f7fe fdd2 	bl	800502c <HAL_GetTick>
 8006488:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800648a:	682b      	ldr	r3, [r5, #0]
 800648c:	9a01      	ldr	r2, [sp, #4]
 800648e:	4033      	ands	r3, r6
 8006490:	4293      	cmp	r3, r2
 8006492:	d0c0      	beq.n	8006416 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006494:	f7fe fdca 	bl	800502c <HAL_GetTick>
 8006498:	4b3d      	ldr	r3, [pc, #244]	; (8006590 <HAL_RCC_ClockConfig+0x194>)
 800649a:	1bc0      	subs	r0, r0, r7
 800649c:	4298      	cmp	r0, r3
 800649e:	d9f4      	bls.n	800648a <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 80064a0:	2003      	movs	r0, #3
 80064a2:	e7b0      	b.n	8006406 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064a4:	20f0      	movs	r0, #240	; 0xf0
 80064a6:	4935      	ldr	r1, [pc, #212]	; (800657c <HAL_RCC_ClockConfig+0x180>)
 80064a8:	68cb      	ldr	r3, [r1, #12]
 80064aa:	4383      	bics	r3, r0
 80064ac:	68a0      	ldr	r0, [r4, #8]
 80064ae:	4303      	orrs	r3, r0
 80064b0:	60cb      	str	r3, [r1, #12]
 80064b2:	e7b3      	b.n	800641c <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064b4:	4e31      	ldr	r6, [pc, #196]	; (800657c <HAL_RCC_ClockConfig+0x180>)
 80064b6:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80064b8:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064ba:	2a02      	cmp	r2, #2
 80064bc:	d118      	bne.n	80064f0 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80064be:	039b      	lsls	r3, r3, #14
 80064c0:	d5a0      	bpl.n	8006404 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064c2:	2103      	movs	r1, #3
 80064c4:	68f3      	ldr	r3, [r6, #12]
 80064c6:	438b      	bics	r3, r1
 80064c8:	4313      	orrs	r3, r2
 80064ca:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 80064cc:	f7fe fdae 	bl	800502c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064d0:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80064d2:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d118      	bne.n	800650a <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80064d8:	220c      	movs	r2, #12
 80064da:	68f3      	ldr	r3, [r6, #12]
 80064dc:	4013      	ands	r3, r2
 80064de:	2b08      	cmp	r3, #8
 80064e0:	d09e      	beq.n	8006420 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064e2:	f7fe fda3 	bl	800502c <HAL_GetTick>
 80064e6:	4b2a      	ldr	r3, [pc, #168]	; (8006590 <HAL_RCC_ClockConfig+0x194>)
 80064e8:	1bc0      	subs	r0, r0, r7
 80064ea:	4298      	cmp	r0, r3
 80064ec:	d9f4      	bls.n	80064d8 <HAL_RCC_ClockConfig+0xdc>
 80064ee:	e7d7      	b.n	80064a0 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064f0:	2a03      	cmp	r2, #3
 80064f2:	d102      	bne.n	80064fa <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80064f4:	019b      	lsls	r3, r3, #6
 80064f6:	d4e4      	bmi.n	80064c2 <HAL_RCC_ClockConfig+0xc6>
 80064f8:	e784      	b.n	8006404 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80064fa:	2a01      	cmp	r2, #1
 80064fc:	d102      	bne.n	8006504 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064fe:	075b      	lsls	r3, r3, #29
 8006500:	d4df      	bmi.n	80064c2 <HAL_RCC_ClockConfig+0xc6>
 8006502:	e77f      	b.n	8006404 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006504:	059b      	lsls	r3, r3, #22
 8006506:	d4dc      	bmi.n	80064c2 <HAL_RCC_ClockConfig+0xc6>
 8006508:	e77c      	b.n	8006404 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800650a:	2b03      	cmp	r3, #3
 800650c:	d10b      	bne.n	8006526 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800650e:	220c      	movs	r2, #12
 8006510:	68f3      	ldr	r3, [r6, #12]
 8006512:	4013      	ands	r3, r2
 8006514:	4293      	cmp	r3, r2
 8006516:	d083      	beq.n	8006420 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006518:	f7fe fd88 	bl	800502c <HAL_GetTick>
 800651c:	4b1c      	ldr	r3, [pc, #112]	; (8006590 <HAL_RCC_ClockConfig+0x194>)
 800651e:	1bc0      	subs	r0, r0, r7
 8006520:	4298      	cmp	r0, r3
 8006522:	d9f4      	bls.n	800650e <HAL_RCC_ClockConfig+0x112>
 8006524:	e7bc      	b.n	80064a0 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006526:	2b01      	cmp	r3, #1
 8006528:	d011      	beq.n	800654e <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800652a:	220c      	movs	r2, #12
 800652c:	68f3      	ldr	r3, [r6, #12]
 800652e:	4213      	tst	r3, r2
 8006530:	d100      	bne.n	8006534 <HAL_RCC_ClockConfig+0x138>
 8006532:	e775      	b.n	8006420 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006534:	f7fe fd7a 	bl	800502c <HAL_GetTick>
 8006538:	4b15      	ldr	r3, [pc, #84]	; (8006590 <HAL_RCC_ClockConfig+0x194>)
 800653a:	1bc0      	subs	r0, r0, r7
 800653c:	4298      	cmp	r0, r3
 800653e:	d9f4      	bls.n	800652a <HAL_RCC_ClockConfig+0x12e>
 8006540:	e7ae      	b.n	80064a0 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006542:	f7fe fd73 	bl	800502c <HAL_GetTick>
 8006546:	4b12      	ldr	r3, [pc, #72]	; (8006590 <HAL_RCC_ClockConfig+0x194>)
 8006548:	1bc0      	subs	r0, r0, r7
 800654a:	4298      	cmp	r0, r3
 800654c:	d8a8      	bhi.n	80064a0 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800654e:	220c      	movs	r2, #12
 8006550:	68f3      	ldr	r3, [r6, #12]
 8006552:	4013      	ands	r3, r2
 8006554:	2b04      	cmp	r3, #4
 8006556:	d1f4      	bne.n	8006542 <HAL_RCC_ClockConfig+0x146>
 8006558:	e762      	b.n	8006420 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800655a:	f7fe fd67 	bl	800502c <HAL_GetTick>
 800655e:	4b0c      	ldr	r3, [pc, #48]	; (8006590 <HAL_RCC_ClockConfig+0x194>)
 8006560:	1bc0      	subs	r0, r0, r7
 8006562:	4298      	cmp	r0, r3
 8006564:	d800      	bhi.n	8006568 <HAL_RCC_ClockConfig+0x16c>
 8006566:	e767      	b.n	8006438 <HAL_RCC_ClockConfig+0x3c>
 8006568:	e79a      	b.n	80064a0 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800656a:	68eb      	ldr	r3, [r5, #12]
 800656c:	4909      	ldr	r1, [pc, #36]	; (8006594 <HAL_RCC_ClockConfig+0x198>)
 800656e:	400b      	ands	r3, r1
 8006570:	68e1      	ldr	r1, [r4, #12]
 8006572:	430b      	orrs	r3, r1
 8006574:	60eb      	str	r3, [r5, #12]
 8006576:	e768      	b.n	800644a <HAL_RCC_ClockConfig+0x4e>
 8006578:	40022000 	.word	0x40022000
 800657c:	40021000 	.word	0x40021000
 8006580:	ffffc7ff 	.word	0xffffc7ff
 8006584:	0800aec0 	.word	0x0800aec0
 8006588:	20000014 	.word	0x20000014
 800658c:	2000001c 	.word	0x2000001c
 8006590:	00001388 	.word	0x00001388
 8006594:	fffff8ff 	.word	0xfffff8ff

08006598 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006598:	4b04      	ldr	r3, [pc, #16]	; (80065ac <HAL_RCC_GetPCLK1Freq+0x14>)
 800659a:	4a05      	ldr	r2, [pc, #20]	; (80065b0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	055b      	lsls	r3, r3, #21
 80065a0:	0f5b      	lsrs	r3, r3, #29
 80065a2:	5cd3      	ldrb	r3, [r2, r3]
 80065a4:	4a03      	ldr	r2, [pc, #12]	; (80065b4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80065a6:	6810      	ldr	r0, [r2, #0]
 80065a8:	40d8      	lsrs	r0, r3
}
 80065aa:	4770      	bx	lr
 80065ac:	40021000 	.word	0x40021000
 80065b0:	0800aed0 	.word	0x0800aed0
 80065b4:	20000014 	.word	0x20000014

080065b8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80065b8:	4b04      	ldr	r3, [pc, #16]	; (80065cc <HAL_RCC_GetPCLK2Freq+0x14>)
 80065ba:	4a05      	ldr	r2, [pc, #20]	; (80065d0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	049b      	lsls	r3, r3, #18
 80065c0:	0f5b      	lsrs	r3, r3, #29
 80065c2:	5cd3      	ldrb	r3, [r2, r3]
 80065c4:	4a03      	ldr	r2, [pc, #12]	; (80065d4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80065c6:	6810      	ldr	r0, [r2, #0]
 80065c8:	40d8      	lsrs	r0, r3
}
 80065ca:	4770      	bx	lr
 80065cc:	40021000 	.word	0x40021000
 80065d0:	0800aed0 	.word	0x0800aed0
 80065d4:	20000014 	.word	0x20000014

080065d8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80065d8:	6803      	ldr	r3, [r0, #0]
{
 80065da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065dc:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80065de:	069b      	lsls	r3, r3, #26
 80065e0:	d53d      	bpl.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x86>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065e2:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 80065e4:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065e6:	4c54      	ldr	r4, [pc, #336]	; (8006738 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065e8:	055b      	lsls	r3, r3, #21
 80065ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 80065ec:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065ee:	421a      	tst	r2, r3
 80065f0:	d104      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80065f4:	4313      	orrs	r3, r2
 80065f6:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80065f8:	2301      	movs	r3, #1
 80065fa:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065fc:	2780      	movs	r7, #128	; 0x80
 80065fe:	4e4f      	ldr	r6, [pc, #316]	; (800673c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006600:	007f      	lsls	r7, r7, #1
 8006602:	6833      	ldr	r3, [r6, #0]
 8006604:	423b      	tst	r3, r7
 8006606:	d05a      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006608:	686b      	ldr	r3, [r5, #4]
 800660a:	22c0      	movs	r2, #192	; 0xc0
 800660c:	20c0      	movs	r0, #192	; 0xc0
 800660e:	001e      	movs	r6, r3
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8006610:	6821      	ldr	r1, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006612:	0292      	lsls	r2, r2, #10
 8006614:	0380      	lsls	r0, r0, #14
 8006616:	0017      	movs	r7, r2
 8006618:	4016      	ands	r6, r2
 800661a:	4003      	ands	r3, r0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800661c:	4001      	ands	r1, r0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800661e:	428b      	cmp	r3, r1
 8006620:	d15e      	bne.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8006622:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006624:	001a      	movs	r2, r3
 8006626:	403a      	ands	r2, r7

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8006628:	423b      	tst	r3, r7
 800662a:	d160      	bne.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x116>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800662c:	6869      	ldr	r1, [r5, #4]
 800662e:	23c0      	movs	r3, #192	; 0xc0
 8006630:	000a      	movs	r2, r1
 8006632:	029b      	lsls	r3, r3, #10
 8006634:	401a      	ands	r2, r3
 8006636:	429a      	cmp	r2, r3
 8006638:	d107      	bne.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x72>
 800663a:	6823      	ldr	r3, [r4, #0]
 800663c:	4840      	ldr	r0, [pc, #256]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800663e:	4003      	ands	r3, r0
 8006640:	20c0      	movs	r0, #192	; 0xc0
 8006642:	0380      	lsls	r0, r0, #14
 8006644:	4001      	ands	r1, r0
 8006646:	430b      	orrs	r3, r1
 8006648:	6023      	str	r3, [r4, #0]
 800664a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800664c:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800664e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006650:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 8006652:	2b01      	cmp	r3, #1
 8006654:	d103      	bne.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006656:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006658:	4a3a      	ldr	r2, [pc, #232]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 800665a:	4013      	ands	r3, r2
 800665c:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800665e:	682b      	ldr	r3, [r5, #0]
 8006660:	07da      	lsls	r2, r3, #31
 8006662:	d506      	bpl.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006664:	2003      	movs	r0, #3
 8006666:	4934      	ldr	r1, [pc, #208]	; (8006738 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006668:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800666a:	4382      	bics	r2, r0
 800666c:	68a8      	ldr	r0, [r5, #8]
 800666e:	4302      	orrs	r2, r0
 8006670:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006672:	079a      	lsls	r2, r3, #30
 8006674:	d506      	bpl.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006676:	200c      	movs	r0, #12
 8006678:	492f      	ldr	r1, [pc, #188]	; (8006738 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800667a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800667c:	4382      	bics	r2, r0
 800667e:	68e8      	ldr	r0, [r5, #12]
 8006680:	4302      	orrs	r2, r0
 8006682:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006684:	075a      	lsls	r2, r3, #29
 8006686:	d506      	bpl.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006688:	492b      	ldr	r1, [pc, #172]	; (8006738 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800668a:	482f      	ldr	r0, [pc, #188]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 800668c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800668e:	4002      	ands	r2, r0
 8006690:	6928      	ldr	r0, [r5, #16]
 8006692:	4302      	orrs	r2, r0
 8006694:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006696:	071a      	lsls	r2, r3, #28
 8006698:	d506      	bpl.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800669a:	4927      	ldr	r1, [pc, #156]	; (8006738 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800669c:	482b      	ldr	r0, [pc, #172]	; (800674c <HAL_RCCEx_PeriphCLKConfig+0x174>)
 800669e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80066a0:	4002      	ands	r2, r0
 80066a2:	6968      	ldr	r0, [r5, #20]
 80066a4:	4302      	orrs	r2, r0
 80066a6:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80066a8:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80066aa:	061b      	lsls	r3, r3, #24
 80066ac:	d517      	bpl.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x106>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80066ae:	4a22      	ldr	r2, [pc, #136]	; (8006738 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066b0:	4927      	ldr	r1, [pc, #156]	; (8006750 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80066b2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80066b4:	400b      	ands	r3, r1
 80066b6:	69a9      	ldr	r1, [r5, #24]
 80066b8:	430b      	orrs	r3, r1
 80066ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066bc:	e00f      	b.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x106>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066be:	6833      	ldr	r3, [r6, #0]
 80066c0:	433b      	orrs	r3, r7
 80066c2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80066c4:	f7fe fcb2 	bl	800502c <HAL_GetTick>
 80066c8:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066ca:	6833      	ldr	r3, [r6, #0]
 80066cc:	423b      	tst	r3, r7
 80066ce:	d19b      	bne.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066d0:	f7fe fcac 	bl	800502c <HAL_GetTick>
 80066d4:	9b01      	ldr	r3, [sp, #4]
 80066d6:	1ac0      	subs	r0, r0, r3
 80066d8:	2864      	cmp	r0, #100	; 0x64
 80066da:	d9f6      	bls.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0xf2>
          return HAL_TIMEOUT;
 80066dc:	2003      	movs	r0, #3
}
 80066de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80066e0:	4296      	cmp	r6, r2
 80066e2:	d19e      	bne.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x4a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80066e4:	6823      	ldr	r3, [r4, #0]
          return HAL_ERROR;
 80066e6:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80066e8:	039b      	lsls	r3, r3, #14
 80066ea:	d59a      	bpl.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80066ec:	e7f7      	b.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x106>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80066ee:	42b2      	cmp	r2, r6
 80066f0:	d09c      	beq.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x54>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80066f2:	682b      	ldr	r3, [r5, #0]
 80066f4:	069b      	lsls	r3, r3, #26
 80066f6:	d599      	bpl.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_BACKUPRESET_FORCE();
 80066f8:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80066fa:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 80066fc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80066fe:	0312      	lsls	r2, r2, #12
 8006700:	4302      	orrs	r2, r0
 8006702:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006704:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8006706:	4b13      	ldr	r3, [pc, #76]	; (8006754 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006708:	4813      	ldr	r0, [pc, #76]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x180>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800670a:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 800670c:	4002      	ands	r2, r0
 800670e:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8006710:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006712:	05cb      	lsls	r3, r1, #23
 8006714:	d400      	bmi.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8006716:	e789      	b.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x54>
        tickstart = HAL_GetTick();
 8006718:	f7fe fc88 	bl	800502c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800671c:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 800671e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006720:	00bf      	lsls	r7, r7, #2
 8006722:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006724:	423b      	tst	r3, r7
 8006726:	d000      	beq.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006728:	e780      	b.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x54>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800672a:	f7fe fc7f 	bl	800502c <HAL_GetTick>
 800672e:	4b0b      	ldr	r3, [pc, #44]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006730:	1b80      	subs	r0, r0, r6
 8006732:	4298      	cmp	r0, r3
 8006734:	d9f5      	bls.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8006736:	e7d1      	b.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x104>
 8006738:	40021000 	.word	0x40021000
 800673c:	40007000 	.word	0x40007000
 8006740:	ffcfffff 	.word	0xffcfffff
 8006744:	efffffff 	.word	0xefffffff
 8006748:	fffff3ff 	.word	0xfffff3ff
 800674c:	ffffcfff 	.word	0xffffcfff
 8006750:	fff3ffff 	.word	0xfff3ffff
 8006754:	fffcffff 	.word	0xfffcffff
 8006758:	fff7ffff 	.word	0xfff7ffff
 800675c:	00001388 	.word	0x00001388

08006760 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006760:	21a0      	movs	r1, #160	; 0xa0
 8006762:	6802      	ldr	r2, [r0, #0]
{
 8006764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006766:	68d3      	ldr	r3, [r2, #12]
{
 8006768:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800676a:	438b      	bics	r3, r1
 800676c:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800676e:	f7fe fc5d 	bl	800502c <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006772:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 8006774:	0005      	movs	r5, r0
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006776:	2620      	movs	r6, #32
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006778:	00bf      	lsls	r7, r7, #2
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	4233      	tst	r3, r6
 8006780:	d001      	beq.n	8006786 <HAL_RTC_WaitForSynchro+0x26>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8006782:	2000      	movs	r0, #0
}
 8006784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006786:	f7fe fc51 	bl	800502c <HAL_GetTick>
 800678a:	1b40      	subs	r0, r0, r5
 800678c:	42b8      	cmp	r0, r7
 800678e:	d9f4      	bls.n	800677a <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 8006790:	2003      	movs	r0, #3
 8006792:	e7f7      	b.n	8006784 <HAL_RTC_WaitForSynchro+0x24>

08006794 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006796:	2440      	movs	r4, #64	; 0x40
 8006798:	6803      	ldr	r3, [r0, #0]
{
 800679a:	0005      	movs	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800679c:	68da      	ldr	r2, [r3, #12]
 800679e:	4222      	tst	r2, r4
 80067a0:	d001      	beq.n	80067a6 <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80067a2:	2000      	movs	r0, #0
}
 80067a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80067a6:	2201      	movs	r2, #1
 80067a8:	4252      	negs	r2, r2
 80067aa:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80067ac:	f7fe fc3e 	bl	800502c <HAL_GetTick>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80067b0:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 80067b2:	0006      	movs	r6, r0
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80067b4:	00bf      	lsls	r7, r7, #2
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80067b6:	682b      	ldr	r3, [r5, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	4223      	tst	r3, r4
 80067bc:	d1f1      	bne.n	80067a2 <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80067be:	f7fe fc35 	bl	800502c <HAL_GetTick>
 80067c2:	1b80      	subs	r0, r0, r6
 80067c4:	42b8      	cmp	r0, r7
 80067c6:	d9f6      	bls.n	80067b6 <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 80067c8:	2003      	movs	r0, #3
 80067ca:	e7eb      	b.n	80067a4 <RTC_EnterInitMode+0x10>

080067cc <HAL_RTC_Init>:
{
 80067cc:	b570      	push	{r4, r5, r6, lr}
 80067ce:	0004      	movs	r4, r0
    return HAL_ERROR;
 80067d0:	2501      	movs	r5, #1
  if (hrtc == NULL)
 80067d2:	2800      	cmp	r0, #0
 80067d4:	d01a      	beq.n	800680c <HAL_RTC_Init+0x40>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80067d6:	1c86      	adds	r6, r0, #2
 80067d8:	7ff3      	ldrb	r3, [r6, #31]
 80067da:	b2da      	uxtb	r2, r3
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d103      	bne.n	80067e8 <HAL_RTC_Init+0x1c>
    hrtc->Lock = HAL_UNLOCKED;
 80067e0:	1943      	adds	r3, r0, r5
 80067e2:	77da      	strb	r2, [r3, #31]
    HAL_RTC_MspInit(hrtc);
 80067e4:	f7fd fec6 	bl	8004574 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 80067e8:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067ea:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 80067ec:	77f3      	strb	r3, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067ee:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80067f0:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067f2:	625a      	str	r2, [r3, #36]	; 0x24
 80067f4:	3a77      	subs	r2, #119	; 0x77
 80067f6:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80067f8:	f7ff ffcc 	bl	8006794 <RTC_EnterInitMode>
 80067fc:	6823      	ldr	r3, [r4, #0]
 80067fe:	1e05      	subs	r5, r0, #0
 8006800:	d006      	beq.n	8006810 <HAL_RTC_Init+0x44>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006802:	22ff      	movs	r2, #255	; 0xff
 8006804:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006806:	2304      	movs	r3, #4
 8006808:	77f3      	strb	r3, [r6, #31]
        return HAL_ERROR;
 800680a:	2501      	movs	r5, #1
}
 800680c:	0028      	movs	r0, r5
 800680e:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006810:	689a      	ldr	r2, [r3, #8]
 8006812:	491b      	ldr	r1, [pc, #108]	; (8006880 <HAL_RTC_Init+0xb4>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006814:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006816:	400a      	ands	r2, r1
 8006818:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800681a:	6862      	ldr	r2, [r4, #4]
 800681c:	6899      	ldr	r1, [r3, #8]
 800681e:	4302      	orrs	r2, r0
 8006820:	69a0      	ldr	r0, [r4, #24]
 8006822:	4302      	orrs	r2, r0
 8006824:	430a      	orrs	r2, r1
 8006826:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006828:	68e2      	ldr	r2, [r4, #12]
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800682a:	6960      	ldr	r0, [r4, #20]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800682c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800682e:	68a2      	ldr	r2, [r4, #8]
 8006830:	6919      	ldr	r1, [r3, #16]
 8006832:	0412      	lsls	r2, r2, #16
 8006834:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006836:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006838:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800683a:	68da      	ldr	r2, [r3, #12]
 800683c:	438a      	bics	r2, r1
 800683e:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006840:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006842:	397d      	subs	r1, #125	; 0x7d
 8006844:	438a      	bics	r2, r1
 8006846:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006848:	69e2      	ldr	r2, [r4, #28]
 800684a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800684c:	4302      	orrs	r2, r0
 800684e:	430a      	orrs	r2, r1
 8006850:	64da      	str	r2, [r3, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	069b      	lsls	r3, r3, #26
 8006856:	d40c      	bmi.n	8006872 <HAL_RTC_Init+0xa6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006858:	0020      	movs	r0, r4
 800685a:	f7ff ff81 	bl	8006760 <HAL_RTC_WaitForSynchro>
 800685e:	2800      	cmp	r0, #0
 8006860:	d007      	beq.n	8006872 <HAL_RTC_Init+0xa6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006862:	22ff      	movs	r2, #255	; 0xff
 8006864:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(hrtc);
 8006866:	3401      	adds	r4, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006868:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800686a:	2304      	movs	r3, #4
 800686c:	77f3      	strb	r3, [r6, #31]
        __HAL_UNLOCK(hrtc);
 800686e:	77e5      	strb	r5, [r4, #31]
 8006870:	e7cb      	b.n	800680a <HAL_RTC_Init+0x3e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006872:	22ff      	movs	r2, #255	; 0xff
 8006874:	6823      	ldr	r3, [r4, #0]
 8006876:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8006878:	2301      	movs	r3, #1
 800687a:	77f3      	strb	r3, [r6, #31]
    return HAL_OK;
 800687c:	e7c6      	b.n	800680c <HAL_RTC_Init+0x40>
 800687e:	46c0      	nop			; (mov r8, r8)
 8006880:	ff8fffbf 	.word	0xff8fffbf

08006884 <HAL_RTCEx_SetWakeUpTimer_IT>:
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006884:	2302      	movs	r3, #2
{
 8006886:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006888:	b085      	sub	sp, #20
  __HAL_LOCK(hrtc);
 800688a:	1c46      	adds	r6, r0, #1
{
 800688c:	9101      	str	r1, [sp, #4]
 800688e:	9202      	str	r2, [sp, #8]
  __HAL_LOCK(hrtc);
 8006890:	7ff2      	ldrb	r2, [r6, #31]
{
 8006892:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8006894:	0018      	movs	r0, r3
 8006896:	2a01      	cmp	r2, #1
 8006898:	d05a      	beq.n	8006950 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>
 800689a:	2201      	movs	r2, #1

  hrtc->State = HAL_RTC_STATE_BUSY;
 800689c:	18e7      	adds	r7, r4, r3
  __HAL_LOCK(hrtc);
 800689e:	77f2      	strb	r2, [r6, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80068a0:	77fb      	strb	r3, [r7, #31]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80068a2:	6823      	ldr	r3, [r4, #0]
 80068a4:	32c9      	adds	r2, #201	; 0xc9
 80068a6:	625a      	str	r2, [r3, #36]	; 0x24
 80068a8:	3a77      	subs	r2, #119	; 0x77
 80068aa:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	055b      	lsls	r3, r3, #21
 80068b0:	d438      	bmi.n	8006924 <HAL_RTCEx_SetWakeUpTimer_IT+0xa0>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80068b2:	6823      	ldr	r3, [r4, #0]
 80068b4:	492f      	ldr	r1, [pc, #188]	; (8006974 <HAL_RTCEx_SetWakeUpTimer_IT+0xf0>)
 80068b6:	689a      	ldr	r2, [r3, #8]
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);

  tickstart = HAL_GetTick();

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80068b8:	2504      	movs	r5, #4
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80068ba:	400a      	ands	r2, r1
 80068bc:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80068be:	68d9      	ldr	r1, [r3, #12]
 80068c0:	4a2d      	ldr	r2, [pc, #180]	; (8006978 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 80068c2:	b2c9      	uxtb	r1, r1
 80068c4:	430a      	orrs	r2, r1
 80068c6:	60da      	str	r2, [r3, #12]
  tickstart = HAL_GetTick();
 80068c8:	f7fe fbb0 	bl	800502c <HAL_GetTick>
 80068cc:	9000      	str	r0, [sp, #0]
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80068ce:	6823      	ldr	r3, [r4, #0]
 80068d0:	68da      	ldr	r2, [r3, #12]
 80068d2:	0011      	movs	r1, r2
 80068d4:	4029      	ands	r1, r5
 80068d6:	9103      	str	r1, [sp, #12]
 80068d8:	422a      	tst	r2, r5
 80068da:	d03b      	beq.n	8006954 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80068dc:	2107      	movs	r1, #7
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80068de:	9a01      	ldr	r2, [sp, #4]
 80068e0:	615a      	str	r2, [r3, #20]
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	438a      	bics	r2, r1
 80068e6:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80068e8:	689a      	ldr	r2, [r3, #8]
 80068ea:	9902      	ldr	r1, [sp, #8]
 80068ec:	430a      	orrs	r2, r1

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80068ee:	2180      	movs	r1, #128	; 0x80
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80068f0:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80068f2:	4a22      	ldr	r2, [pc, #136]	; (800697c <HAL_RTCEx_SetWakeUpTimer_IT+0xf8>)
 80068f4:	0349      	lsls	r1, r1, #13
 80068f6:	6810      	ldr	r0, [r2, #0]
 80068f8:	4308      	orrs	r0, r1
 80068fa:	6010      	str	r0, [r2, #0]

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80068fc:	6890      	ldr	r0, [r2, #8]
 80068fe:	4301      	orrs	r1, r0
 8006900:	6091      	str	r1, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8006902:	2280      	movs	r2, #128	; 0x80
 8006904:	6899      	ldr	r1, [r3, #8]
 8006906:	01d2      	lsls	r2, r2, #7
 8006908:	430a      	orrs	r2, r1
 800690a:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800690c:	2280      	movs	r2, #128	; 0x80
 800690e:	6899      	ldr	r1, [r3, #8]
 8006910:	00d2      	lsls	r2, r2, #3
 8006912:	430a      	orrs	r2, r1
 8006914:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006916:	22ff      	movs	r2, #255	; 0xff

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006918:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800691a:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 800691c:	2301      	movs	r3, #1
 800691e:	77fb      	strb	r3, [r7, #31]
  __HAL_UNLOCK(hrtc);
 8006920:	77f0      	strb	r0, [r6, #31]

  return HAL_OK;
 8006922:	e015      	b.n	8006950 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>
    tickstart = HAL_GetTick();
 8006924:	f7fe fb82 	bl	800502c <HAL_GetTick>
 8006928:	0005      	movs	r5, r0
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800692a:	2204      	movs	r2, #4
 800692c:	6823      	ldr	r3, [r4, #0]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	4213      	tst	r3, r2
 8006932:	d0be      	beq.n	80068b2 <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006934:	f7fe fb7a 	bl	800502c <HAL_GetTick>
 8006938:	23fa      	movs	r3, #250	; 0xfa
 800693a:	1b40      	subs	r0, r0, r5
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	4298      	cmp	r0, r3
 8006940:	d9f3      	bls.n	800692a <HAL_RTCEx_SetWakeUpTimer_IT+0xa6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006942:	22ff      	movs	r2, #255	; 0xff
 8006944:	6823      	ldr	r3, [r4, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006946:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006948:	625a      	str	r2, [r3, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 800694a:	2300      	movs	r3, #0
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800694c:	77f8      	strb	r0, [r7, #31]
      __HAL_UNLOCK(hrtc);
 800694e:	77f3      	strb	r3, [r6, #31]
}
 8006950:	b005      	add	sp, #20
 8006952:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006954:	f7fe fb6a 	bl	800502c <HAL_GetTick>
 8006958:	9b00      	ldr	r3, [sp, #0]
 800695a:	1ac0      	subs	r0, r0, r3
 800695c:	23fa      	movs	r3, #250	; 0xfa
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	4298      	cmp	r0, r3
 8006962:	d9b4      	bls.n	80068ce <HAL_RTCEx_SetWakeUpTimer_IT+0x4a>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006964:	22ff      	movs	r2, #255	; 0xff
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006966:	2003      	movs	r0, #3
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006968:	6823      	ldr	r3, [r4, #0]
 800696a:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_UNLOCK(hrtc);
 800696c:	9b03      	ldr	r3, [sp, #12]
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800696e:	77f8      	strb	r0, [r7, #31]
      __HAL_UNLOCK(hrtc);
 8006970:	e7ed      	b.n	800694e <HAL_RTCEx_SetWakeUpTimer_IT+0xca>
 8006972:	46c0      	nop			; (mov r8, r8)
 8006974:	fffffbff 	.word	0xfffffbff
 8006978:	fffffb7f 	.word	0xfffffb7f
 800697c:	40010400 	.word	0x40010400

08006980 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8006980:	6803      	ldr	r3, [r0, #0]
{
 8006982:	b510      	push	{r4, lr}
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8006984:	68db      	ldr	r3, [r3, #12]
{
 8006986:	0004      	movs	r4, r0
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8006988:	055b      	lsls	r3, r3, #21
 800698a:	d507      	bpl.n	800699c <HAL_RTCEx_WakeUpTimerIRQHandler+0x1c>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800698c:	f7fc fe00 	bl	8003590 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8006990:	6821      	ldr	r1, [r4, #0]
 8006992:	4b06      	ldr	r3, [pc, #24]	; (80069ac <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>)
 8006994:	68ca      	ldr	r2, [r1, #12]
 8006996:	b2d2      	uxtb	r2, r2
 8006998:	4313      	orrs	r3, r2
 800699a:	60cb      	str	r3, [r1, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800699c:	2280      	movs	r2, #128	; 0x80
 800699e:	4b04      	ldr	r3, [pc, #16]	; (80069b0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x30>)
 80069a0:	0352      	lsls	r2, r2, #13
 80069a2:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80069a4:	2301      	movs	r3, #1
 80069a6:	3402      	adds	r4, #2
 80069a8:	77e3      	strb	r3, [r4, #31]
}
 80069aa:	bd10      	pop	{r4, pc}
 80069ac:	fffffb7f 	.word	0xfffffb7f
 80069b0:	40010400 	.word	0x40010400

080069b4 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80069b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069b6:	001d      	movs	r5, r3
 80069b8:	0017      	movs	r7, r2
 80069ba:	b085      	sub	sp, #20
 80069bc:	000e      	movs	r6, r1
 80069be:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80069c0:	f7fe fb34 	bl	800502c <HAL_GetTick>
 80069c4:	19ed      	adds	r5, r5, r7
 80069c6:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 80069c8:	f7fe fb30 	bl	800502c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80069cc:	4b25      	ldr	r3, [pc, #148]	; (8006a64 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 80069ce:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	015b      	lsls	r3, r3, #5
 80069d4:	0d1b      	lsrs	r3, r3, #20
 80069d6:	436b      	muls	r3, r5

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069d8:	6822      	ldr	r2, [r4, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 80069da:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069dc:	6893      	ldr	r3, [r2, #8]
 80069de:	4033      	ands	r3, r6
 80069e0:	429e      	cmp	r6, r3
 80069e2:	d001      	beq.n	80069e8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 80069e4:	2000      	movs	r0, #0
 80069e6:	e032      	b.n	8006a4e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9a>
    if (Timeout != HAL_MAX_DELAY)
 80069e8:	1c7b      	adds	r3, r7, #1
 80069ea:	d0f7      	beq.n	80069dc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80069ec:	f7fe fb1e 	bl	800502c <HAL_GetTick>
 80069f0:	9b01      	ldr	r3, [sp, #4]
 80069f2:	1ac0      	subs	r0, r0, r3
 80069f4:	42a8      	cmp	r0, r5
 80069f6:	d32c      	bcc.n	8006a52 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80069f8:	21e0      	movs	r1, #224	; 0xe0
 80069fa:	6823      	ldr	r3, [r4, #0]
 80069fc:	685a      	ldr	r2, [r3, #4]
 80069fe:	438a      	bics	r2, r1
 8006a00:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a02:	2282      	movs	r2, #130	; 0x82
 8006a04:	6861      	ldr	r1, [r4, #4]
 8006a06:	0052      	lsls	r2, r2, #1
 8006a08:	4291      	cmp	r1, r2
 8006a0a:	d10c      	bne.n	8006a26 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
 8006a0c:	2180      	movs	r1, #128	; 0x80
 8006a0e:	68a2      	ldr	r2, [r4, #8]
 8006a10:	0209      	lsls	r1, r1, #8
 8006a12:	428a      	cmp	r2, r1
 8006a14:	d003      	beq.n	8006a1e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a16:	2180      	movs	r1, #128	; 0x80
 8006a18:	00c9      	lsls	r1, r1, #3
 8006a1a:	428a      	cmp	r2, r1
 8006a1c:	d103      	bne.n	8006a26 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
          __HAL_SPI_DISABLE(hspi);
 8006a1e:	2140      	movs	r1, #64	; 0x40
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	438a      	bics	r2, r1
 8006a24:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a26:	2180      	movs	r1, #128	; 0x80
 8006a28:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006a2a:	0189      	lsls	r1, r1, #6
 8006a2c:	428a      	cmp	r2, r1
 8006a2e:	d106      	bne.n	8006a3e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8a>
          SPI_RESET_CRC(hspi);
 8006a30:	6819      	ldr	r1, [r3, #0]
 8006a32:	480d      	ldr	r0, [pc, #52]	; (8006a68 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 8006a34:	4001      	ands	r1, r0
 8006a36:	6019      	str	r1, [r3, #0]
 8006a38:	6819      	ldr	r1, [r3, #0]
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006a3e:	0023      	movs	r3, r4
 8006a40:	2201      	movs	r2, #1
 8006a42:	3351      	adds	r3, #81	; 0x51
 8006a44:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 8006a46:	2300      	movs	r3, #0
 8006a48:	2003      	movs	r0, #3
 8006a4a:	3450      	adds	r4, #80	; 0x50
 8006a4c:	7023      	strb	r3, [r4, #0]
}
 8006a4e:	b005      	add	sp, #20
 8006a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if(count == 0U)
 8006a52:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 8006a54:	1e5a      	subs	r2, r3, #1
 8006a56:	4193      	sbcs	r3, r2
 8006a58:	425b      	negs	r3, r3
 8006a5a:	401d      	ands	r5, r3
      count--;
 8006a5c:	9b03      	ldr	r3, [sp, #12]
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	e7ba      	b.n	80069d8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 8006a62:	46c0      	nop			; (mov r8, r8)
 8006a64:	20000014 	.word	0x20000014
 8006a68:	ffffdfff 	.word	0xffffdfff

08006a6c <SPI_EndRxTxTransaction>:
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006a6c:	4b16      	ldr	r3, [pc, #88]	; (8006ac8 <SPI_EndRxTxTransaction+0x5c>)
{
 8006a6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a70:	0004      	movs	r4, r0
 8006a72:	000d      	movs	r5, r1
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006a74:	6818      	ldr	r0, [r3, #0]
 8006a76:	4915      	ldr	r1, [pc, #84]	; (8006acc <SPI_EndRxTxTransaction+0x60>)
{
 8006a78:	0016      	movs	r6, r2
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006a7a:	f7f9 fb61 	bl	8000140 <__udivsi3>
 8006a7e:	23fa      	movs	r3, #250	; 0xfa
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	4343      	muls	r3, r0
 8006a84:	9301      	str	r3, [sp, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a86:	2382      	movs	r3, #130	; 0x82
 8006a88:	6861      	ldr	r1, [r4, #4]
      if (count == 0U)
      {
        break;
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006a8a:	2280      	movs	r2, #128	; 0x80
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a8c:	005b      	lsls	r3, r3, #1
 8006a8e:	4299      	cmp	r1, r3
 8006a90:	d10d      	bne.n	8006aae <SPI_EndRxTxTransaction+0x42>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a92:	0033      	movs	r3, r6
 8006a94:	002a      	movs	r2, r5
 8006a96:	2180      	movs	r1, #128	; 0x80
 8006a98:	0020      	movs	r0, r4
 8006a9a:	f7ff ff8b 	bl	80069b4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8006a9e:	2800      	cmp	r0, #0
 8006aa0:	d00f      	beq.n	8006ac2 <SPI_EndRxTxTransaction+0x56>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006aa2:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8006aa4:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006aa6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	6563      	str	r3, [r4, #84]	; 0x54
  }

  return HAL_OK;
}
 8006aac:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      if (count == 0U)
 8006aae:	9b01      	ldr	r3, [sp, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d006      	beq.n	8006ac2 <SPI_EndRxTxTransaction+0x56>
      count--;
 8006ab4:	9b01      	ldr	r3, [sp, #4]
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006aba:	6823      	ldr	r3, [r4, #0]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	4213      	tst	r3, r2
 8006ac0:	d1f5      	bne.n	8006aae <SPI_EndRxTxTransaction+0x42>
  return HAL_OK;
 8006ac2:	2000      	movs	r0, #0
 8006ac4:	e7f2      	b.n	8006aac <SPI_EndRxTxTransaction+0x40>
 8006ac6:	46c0      	nop			; (mov r8, r8)
 8006ac8:	20000014 	.word	0x20000014
 8006acc:	016e3600 	.word	0x016e3600

08006ad0 <HAL_SPI_Init>:
{
 8006ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ad2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8006ad4:	2001      	movs	r0, #1
  if (hspi == NULL)
 8006ad6:	2c00      	cmp	r4, #0
 8006ad8:	d054      	beq.n	8006b84 <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006ada:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d152      	bne.n	8006b86 <HAL_SPI_Init+0xb6>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ae0:	2282      	movs	r2, #130	; 0x82
 8006ae2:	6861      	ldr	r1, [r4, #4]
 8006ae4:	0052      	lsls	r2, r2, #1
 8006ae6:	4291      	cmp	r1, r2
 8006ae8:	d000      	beq.n	8006aec <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006aea:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006aec:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006aee:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006af0:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006af2:	3551      	adds	r5, #81	; 0x51
 8006af4:	782b      	ldrb	r3, [r5, #0]
 8006af6:	b2da      	uxtb	r2, r3
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d105      	bne.n	8006b08 <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 8006afc:	0023      	movs	r3, r4
 8006afe:	3350      	adds	r3, #80	; 0x50
    HAL_SPI_MspInit(hspi);
 8006b00:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8006b02:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 8006b04:	f7fd fd4e 	bl	80045a4 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8006b08:	2002      	movs	r0, #2
  __HAL_SPI_DISABLE(hspi);
 8006b0a:	2240      	movs	r2, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8006b0c:	7028      	strb	r0, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8006b0e:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b10:	6866      	ldr	r6, [r4, #4]
  __HAL_SPI_DISABLE(hspi);
 8006b12:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b14:	68a7      	ldr	r7, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8006b16:	4393      	bics	r3, r2
 8006b18:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b1a:	2382      	movs	r3, #130	; 0x82
 8006b1c:	005b      	lsls	r3, r3, #1
 8006b1e:	4033      	ands	r3, r6
 8006b20:	2684      	movs	r6, #132	; 0x84
 8006b22:	0236      	lsls	r6, r6, #8
 8006b24:	403e      	ands	r6, r7
 8006b26:	4333      	orrs	r3, r6
 8006b28:	2680      	movs	r6, #128	; 0x80
 8006b2a:	68e7      	ldr	r7, [r4, #12]
 8006b2c:	0136      	lsls	r6, r6, #4
 8006b2e:	403e      	ands	r6, r7
 8006b30:	4333      	orrs	r3, r6
 8006b32:	6926      	ldr	r6, [r4, #16]
 8006b34:	69a2      	ldr	r2, [r4, #24]
 8006b36:	4030      	ands	r0, r6
 8006b38:	2601      	movs	r6, #1
 8006b3a:	4303      	orrs	r3, r0
 8006b3c:	6960      	ldr	r0, [r4, #20]
 8006b3e:	69e7      	ldr	r7, [r4, #28]
 8006b40:	4030      	ands	r0, r6
 8006b42:	4303      	orrs	r3, r0
 8006b44:	2080      	movs	r0, #128	; 0x80
 8006b46:	0080      	lsls	r0, r0, #2
 8006b48:	4010      	ands	r0, r2
 8006b4a:	4303      	orrs	r3, r0
 8006b4c:	2038      	movs	r0, #56	; 0x38
 8006b4e:	4038      	ands	r0, r7
 8006b50:	4303      	orrs	r3, r0
 8006b52:	2080      	movs	r0, #128	; 0x80
 8006b54:	6a27      	ldr	r7, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006b56:	0c12      	lsrs	r2, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b58:	4038      	ands	r0, r7
 8006b5a:	4303      	orrs	r3, r0
 8006b5c:	2080      	movs	r0, #128	; 0x80
 8006b5e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8006b60:	0180      	lsls	r0, r0, #6
 8006b62:	4038      	ands	r0, r7
 8006b64:	4303      	orrs	r3, r0
 8006b66:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006b68:	2304      	movs	r3, #4
 8006b6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006b6c:	401a      	ands	r2, r3
 8006b6e:	330c      	adds	r3, #12
 8006b70:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b72:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006b74:	431a      	orrs	r2, r3
 8006b76:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b78:	69cb      	ldr	r3, [r1, #28]
 8006b7a:	4a05      	ldr	r2, [pc, #20]	; (8006b90 <HAL_SPI_Init+0xc0>)
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b80:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006b82:	702e      	strb	r6, [r5, #0]
}
 8006b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b86:	2300      	movs	r3, #0
 8006b88:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b8a:	6163      	str	r3, [r4, #20]
 8006b8c:	e7ae      	b.n	8006aec <HAL_SPI_Init+0x1c>
 8006b8e:	46c0      	nop			; (mov r8, r8)
 8006b90:	fffff7ff 	.word	0xfffff7ff

08006b94 <HAL_SPI_Transmit>:
{
 8006b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b96:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8006b98:	0003      	movs	r3, r0
{
 8006b9a:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8006b9c:	3350      	adds	r3, #80	; 0x50
 8006b9e:	9301      	str	r3, [sp, #4]
 8006ba0:	781b      	ldrb	r3, [r3, #0]
{
 8006ba2:	0004      	movs	r4, r0
 8006ba4:	000d      	movs	r5, r1
 8006ba6:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 8006ba8:	2002      	movs	r0, #2
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d100      	bne.n	8006bb0 <HAL_SPI_Transmit+0x1c>
 8006bae:	e07b      	b.n	8006ca8 <HAL_SPI_Transmit+0x114>
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	9a01      	ldr	r2, [sp, #4]
 8006bb4:	7013      	strb	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8006bb6:	f7fe fa39 	bl	800502c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006bba:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8006bbc:	9000      	str	r0, [sp, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 8006bbe:	3351      	adds	r3, #81	; 0x51
 8006bc0:	781a      	ldrb	r2, [r3, #0]
 8006bc2:	b2d0      	uxtb	r0, r2
 8006bc4:	2a01      	cmp	r2, #1
 8006bc6:	d000      	beq.n	8006bca <HAL_SPI_Transmit+0x36>
 8006bc8:	e09d      	b.n	8006d06 <HAL_SPI_Transmit+0x172>
  if ((pData == NULL) || (Size == 0U))
 8006bca:	2d00      	cmp	r5, #0
 8006bcc:	d066      	beq.n	8006c9c <HAL_SPI_Transmit+0x108>
 8006bce:	2f00      	cmp	r7, #0
 8006bd0:	d064      	beq.n	8006c9c <HAL_SPI_Transmit+0x108>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006bd2:	3202      	adds	r2, #2
 8006bd4:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006bda:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006bdc:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8006bde:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006be0:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006be2:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006be4:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006be6:	2380      	movs	r3, #128	; 0x80
 8006be8:	68a1      	ldr	r1, [r4, #8]
 8006bea:	6822      	ldr	r2, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006bec:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006bee:	86a7      	strh	r7, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bf0:	021b      	lsls	r3, r3, #8
 8006bf2:	4299      	cmp	r1, r3
 8006bf4:	d108      	bne.n	8006c08 <HAL_SPI_Transmit+0x74>
    __HAL_SPI_DISABLE(hspi);
 8006bf6:	2140      	movs	r1, #64	; 0x40
 8006bf8:	6813      	ldr	r3, [r2, #0]
 8006bfa:	438b      	bics	r3, r1
 8006bfc:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8006bfe:	2380      	movs	r3, #128	; 0x80
 8006c00:	6811      	ldr	r1, [r2, #0]
 8006c02:	01db      	lsls	r3, r3, #7
 8006c04:	430b      	orrs	r3, r1
 8006c06:	6013      	str	r3, [r2, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c08:	2340      	movs	r3, #64	; 0x40
 8006c0a:	6811      	ldr	r1, [r2, #0]
 8006c0c:	4219      	tst	r1, r3
 8006c0e:	d102      	bne.n	8006c16 <HAL_SPI_Transmit+0x82>
    __HAL_SPI_ENABLE(hspi);
 8006c10:	6811      	ldr	r1, [r2, #0]
 8006c12:	430b      	orrs	r3, r1
 8006c14:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006c16:	2180      	movs	r1, #128	; 0x80
 8006c18:	68e0      	ldr	r0, [r4, #12]
 8006c1a:	6863      	ldr	r3, [r4, #4]
 8006c1c:	0109      	lsls	r1, r1, #4
 8006c1e:	4288      	cmp	r0, r1
 8006c20:	d144      	bne.n	8006cac <HAL_SPI_Transmit+0x118>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d001      	beq.n	8006c2a <HAL_SPI_Transmit+0x96>
 8006c26:	2f01      	cmp	r7, #1
 8006c28:	d107      	bne.n	8006c3a <HAL_SPI_Transmit+0xa6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c2a:	882b      	ldrh	r3, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c2c:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c2e:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8006c30:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c32:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8006c34:	3b01      	subs	r3, #1
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	86e3      	strh	r3, [r4, #54]	; 0x36
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c3a:	2502      	movs	r5, #2
 8006c3c:	e00c      	b.n	8006c58 <HAL_SPI_Transmit+0xc4>
 8006c3e:	6822      	ldr	r2, [r4, #0]
 8006c40:	6893      	ldr	r3, [r2, #8]
 8006c42:	422b      	tst	r3, r5
 8006c44:	d021      	beq.n	8006c8a <HAL_SPI_Transmit+0xf6>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c46:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006c48:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c4a:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c4c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c4e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8006c50:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006c52:	3b01      	subs	r3, #1
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8006c58:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d1ef      	bne.n	8006c3e <HAL_SPI_Transmit+0xaa>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c5e:	0031      	movs	r1, r6
 8006c60:	0020      	movs	r0, r4
 8006c62:	9a00      	ldr	r2, [sp, #0]
 8006c64:	f7ff ff02 	bl	8006a6c <SPI_EndRxTxTransaction>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	d149      	bne.n	8006d00 <HAL_SPI_Transmit+0x16c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c6c:	68a3      	ldr	r3, [r4, #8]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d106      	bne.n	8006c80 <HAL_SPI_Transmit+0xec>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c72:	9303      	str	r3, [sp, #12]
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	68da      	ldr	r2, [r3, #12]
 8006c78:	9203      	str	r2, [sp, #12]
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	9303      	str	r3, [sp, #12]
 8006c7e:	9b03      	ldr	r3, [sp, #12]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c82:	1e43      	subs	r3, r0, #1
 8006c84:	4198      	sbcs	r0, r3
    errorcode = HAL_BUSY;
 8006c86:	b2c0      	uxtb	r0, r0
error:
 8006c88:	e008      	b.n	8006c9c <HAL_SPI_Transmit+0x108>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c8a:	f7fe f9cf 	bl	800502c <HAL_GetTick>
 8006c8e:	9b00      	ldr	r3, [sp, #0]
 8006c90:	1ac0      	subs	r0, r0, r3
 8006c92:	42b0      	cmp	r0, r6
 8006c94:	d3e0      	bcc.n	8006c58 <HAL_SPI_Transmit+0xc4>
 8006c96:	1c73      	adds	r3, r6, #1
 8006c98:	d0de      	beq.n	8006c58 <HAL_SPI_Transmit+0xc4>
          errorcode = HAL_TIMEOUT;
 8006c9a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	3451      	adds	r4, #81	; 0x51
 8006ca0:	7023      	strb	r3, [r4, #0]
  __HAL_UNLOCK(hspi);
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	9a01      	ldr	r2, [sp, #4]
 8006ca6:	7013      	strb	r3, [r2, #0]
}
 8006ca8:	b005      	add	sp, #20
 8006caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d001      	beq.n	8006cb4 <HAL_SPI_Transmit+0x120>
 8006cb0:	2f01      	cmp	r7, #1
 8006cb2:	d108      	bne.n	8006cc6 <HAL_SPI_Transmit+0x132>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006cb4:	782b      	ldrb	r3, [r5, #0]
 8006cb6:	7313      	strb	r3, [r2, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006cb8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006cba:	3301      	adds	r3, #1
 8006cbc:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8006cbe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	86e3      	strh	r3, [r4, #54]	; 0x36
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006cc6:	2502      	movs	r5, #2
 8006cc8:	e00d      	b.n	8006ce6 <HAL_SPI_Transmit+0x152>
 8006cca:	6823      	ldr	r3, [r4, #0]
 8006ccc:	689a      	ldr	r2, [r3, #8]
 8006cce:	422a      	tst	r2, r5
 8006cd0:	d00d      	beq.n	8006cee <HAL_SPI_Transmit+0x15a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006cd2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006cd4:	7812      	ldrb	r2, [r2, #0]
 8006cd6:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006cd8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006cda:	3301      	adds	r3, #1
 8006cdc:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8006cde:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8006ce6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1ee      	bne.n	8006cca <HAL_SPI_Transmit+0x136>
 8006cec:	e7b7      	b.n	8006c5e <HAL_SPI_Transmit+0xca>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cee:	f7fe f99d 	bl	800502c <HAL_GetTick>
 8006cf2:	9b00      	ldr	r3, [sp, #0]
 8006cf4:	1ac0      	subs	r0, r0, r3
 8006cf6:	42b0      	cmp	r0, r6
 8006cf8:	d3f5      	bcc.n	8006ce6 <HAL_SPI_Transmit+0x152>
 8006cfa:	1c73      	adds	r3, r6, #1
 8006cfc:	d0f3      	beq.n	8006ce6 <HAL_SPI_Transmit+0x152>
 8006cfe:	e7cc      	b.n	8006c9a <HAL_SPI_Transmit+0x106>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d00:	2320      	movs	r3, #32
 8006d02:	6563      	str	r3, [r4, #84]	; 0x54
 8006d04:	e7b2      	b.n	8006c6c <HAL_SPI_Transmit+0xd8>
    errorcode = HAL_BUSY;
 8006d06:	2002      	movs	r0, #2
 8006d08:	e7c8      	b.n	8006c9c <HAL_SPI_Transmit+0x108>

08006d0a <HAL_SPI_TransmitReceive>:
{
 8006d0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d0c:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8006d0e:	0003      	movs	r3, r0
 8006d10:	3350      	adds	r3, #80	; 0x50
{
 8006d12:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 8006d14:	781a      	ldrb	r2, [r3, #0]
{
 8006d16:	0004      	movs	r4, r0
 8006d18:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8006d1a:	2002      	movs	r0, #2
{
 8006d1c:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8006d1e:	2a01      	cmp	r2, #1
 8006d20:	d100      	bne.n	8006d24 <HAL_SPI_TransmitReceive+0x1a>
 8006d22:	e092      	b.n	8006e4a <HAL_SPI_TransmitReceive+0x140>
 8006d24:	2201      	movs	r2, #1
 8006d26:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8006d28:	f7fe f980 	bl	800502c <HAL_GetTick>
  tmp_state           = hspi->State;
 8006d2c:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8006d2e:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8006d30:	3351      	adds	r3, #81	; 0x51
 8006d32:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006d34:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8006d36:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d00a      	beq.n	8006d52 <HAL_SPI_TransmitReceive+0x48>
 8006d3c:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 8006d3e:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d40:	005b      	lsls	r3, r3, #1
 8006d42:	4299      	cmp	r1, r3
 8006d44:	d000      	beq.n	8006d48 <HAL_SPI_TransmitReceive+0x3e>
 8006d46:	e079      	b.n	8006e3c <HAL_SPI_TransmitReceive+0x132>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d48:	68a3      	ldr	r3, [r4, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d176      	bne.n	8006e3c <HAL_SPI_TransmitReceive+0x132>
 8006d4e:	2a04      	cmp	r2, #4
 8006d50:	d174      	bne.n	8006e3c <HAL_SPI_TransmitReceive+0x132>
    errorcode = HAL_ERROR;
 8006d52:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d54:	2d00      	cmp	r5, #0
 8006d56:	d071      	beq.n	8006e3c <HAL_SPI_TransmitReceive+0x132>
 8006d58:	2f00      	cmp	r7, #0
 8006d5a:	d06f      	beq.n	8006e3c <HAL_SPI_TransmitReceive+0x132>
 8006d5c:	2e00      	cmp	r6, #0
 8006d5e:	d06d      	beq.n	8006e3c <HAL_SPI_TransmitReceive+0x132>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d60:	0023      	movs	r3, r4
 8006d62:	3351      	adds	r3, #81	; 0x51
 8006d64:	781a      	ldrb	r2, [r3, #0]
 8006d66:	2a04      	cmp	r2, #4
 8006d68:	d001      	beq.n	8006d6e <HAL_SPI_TransmitReceive+0x64>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d6a:	2205      	movs	r2, #5
 8006d6c:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d6e:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d70:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d72:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8006d74:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006d76:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d78:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8006d7a:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8006d7c:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d7e:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d80:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006d82:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006d84:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006d86:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d88:	4210      	tst	r0, r2
 8006d8a:	d102      	bne.n	8006d92 <HAL_SPI_TransmitReceive+0x88>
    __HAL_SPI_ENABLE(hspi);
 8006d8c:	6818      	ldr	r0, [r3, #0]
 8006d8e:	4302      	orrs	r2, r0
 8006d90:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d92:	2280      	movs	r2, #128	; 0x80
 8006d94:	68e0      	ldr	r0, [r4, #12]
 8006d96:	0112      	lsls	r2, r2, #4
 8006d98:	4290      	cmp	r0, r2
 8006d9a:	d158      	bne.n	8006e4e <HAL_SPI_TransmitReceive+0x144>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d9c:	2900      	cmp	r1, #0
 8006d9e:	d001      	beq.n	8006da4 <HAL_SPI_TransmitReceive+0x9a>
 8006da0:	2e01      	cmp	r6, #1
 8006da2:	d107      	bne.n	8006db4 <HAL_SPI_TransmitReceive+0xaa>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006da4:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006da6:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006da8:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8006daa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dac:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8006dae:	3b01      	subs	r3, #1
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8006db4:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006db6:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006db8:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10e      	bne.n	8006dde <HAL_SPI_TransmitReceive+0xd4>
 8006dc0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10b      	bne.n	8006dde <HAL_SPI_TransmitReceive+0xd4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006dc6:	0020      	movs	r0, r4
 8006dc8:	9a01      	ldr	r2, [sp, #4]
 8006dca:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006dcc:	f7ff fe4e 	bl	8006a6c <SPI_EndRxTxTransaction>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	d100      	bne.n	8006dd6 <HAL_SPI_TransmitReceive+0xcc>
 8006dd4:	e083      	b.n	8006ede <HAL_SPI_TransmitReceive+0x1d4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006dd6:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8006dd8:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006dda:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 8006ddc:	e02e      	b.n	8006e3c <HAL_SPI_TransmitReceive+0x132>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006dde:	6821      	ldr	r1, [r4, #0]
 8006de0:	688b      	ldr	r3, [r1, #8]
 8006de2:	423b      	tst	r3, r7
 8006de4:	d00e      	beq.n	8006e04 <HAL_SPI_TransmitReceive+0xfa>
 8006de6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d00b      	beq.n	8006e04 <HAL_SPI_TransmitReceive+0xfa>
 8006dec:	2d01      	cmp	r5, #1
 8006dee:	d109      	bne.n	8006e04 <HAL_SPI_TransmitReceive+0xfa>
        txallowed = 0U;
 8006df0:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006df2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006df4:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006df6:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006df8:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dfa:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8006dfc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e04:	688b      	ldr	r3, [r1, #8]
 8006e06:	001a      	movs	r2, r3
 8006e08:	4032      	ands	r2, r6
 8006e0a:	4233      	tst	r3, r6
 8006e0c:	d00c      	beq.n	8006e28 <HAL_SPI_TransmitReceive+0x11e>
 8006e0e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d009      	beq.n	8006e28 <HAL_SPI_TransmitReceive+0x11e>
        txallowed = 1U;
 8006e14:	0015      	movs	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e16:	68c9      	ldr	r1, [r1, #12]
 8006e18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006e1a:	8019      	strh	r1, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e1c:	3302      	adds	r3, #2
 8006e1e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8006e20:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006e22:	3b01      	subs	r3, #1
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e28:	f7fe f900 	bl	800502c <HAL_GetTick>
 8006e2c:	9b01      	ldr	r3, [sp, #4]
 8006e2e:	1ac0      	subs	r0, r0, r3
 8006e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e32:	4298      	cmp	r0, r3
 8006e34:	d3c1      	bcc.n	8006dba <HAL_SPI_TransmitReceive+0xb0>
 8006e36:	3301      	adds	r3, #1
 8006e38:	d0bf      	beq.n	8006dba <HAL_SPI_TransmitReceive+0xb0>
        errorcode = HAL_TIMEOUT;
 8006e3a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8006e3c:	0023      	movs	r3, r4
 8006e3e:	2201      	movs	r2, #1
 8006e40:	3351      	adds	r3, #81	; 0x51
 8006e42:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006e44:	2300      	movs	r3, #0
 8006e46:	3450      	adds	r4, #80	; 0x50
 8006e48:	7023      	strb	r3, [r4, #0]
}
 8006e4a:	b005      	add	sp, #20
 8006e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e4e:	2900      	cmp	r1, #0
 8006e50:	d001      	beq.n	8006e56 <HAL_SPI_TransmitReceive+0x14c>
 8006e52:	2e01      	cmp	r6, #1
 8006e54:	d108      	bne.n	8006e68 <HAL_SPI_TransmitReceive+0x15e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e56:	782a      	ldrb	r2, [r5, #0]
 8006e58:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8006e60:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006e62:	3b01      	subs	r3, #1
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8006e68:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e6a:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e6c:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e6e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d102      	bne.n	8006e7a <HAL_SPI_TransmitReceive+0x170>
 8006e74:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d0a5      	beq.n	8006dc6 <HAL_SPI_TransmitReceive+0xbc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e7a:	6823      	ldr	r3, [r4, #0]
 8006e7c:	689a      	ldr	r2, [r3, #8]
 8006e7e:	423a      	tst	r2, r7
 8006e80:	d00f      	beq.n	8006ea2 <HAL_SPI_TransmitReceive+0x198>
 8006e82:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8006e84:	2a00      	cmp	r2, #0
 8006e86:	d00c      	beq.n	8006ea2 <HAL_SPI_TransmitReceive+0x198>
 8006e88:	2d01      	cmp	r5, #1
 8006e8a:	d10a      	bne.n	8006ea2 <HAL_SPI_TransmitReceive+0x198>
        txallowed = 0U;
 8006e8c:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006e8e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006e90:	7812      	ldrb	r2, [r2, #0]
 8006e92:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8006e94:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006e96:	3301      	adds	r3, #1
 8006e98:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8006e9a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ea2:	6823      	ldr	r3, [r4, #0]
 8006ea4:	6899      	ldr	r1, [r3, #8]
 8006ea6:	000a      	movs	r2, r1
 8006ea8:	4032      	ands	r2, r6
 8006eaa:	4231      	tst	r1, r6
 8006eac:	d00d      	beq.n	8006eca <HAL_SPI_TransmitReceive+0x1c0>
 8006eae:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8006eb0:	2900      	cmp	r1, #0
 8006eb2:	d00a      	beq.n	8006eca <HAL_SPI_TransmitReceive+0x1c0>
        txallowed = 1U;
 8006eb4:	0015      	movs	r5, r2
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006eba:	700b      	strb	r3, [r1, #0]
        hspi->pRxBuffPtr++;
 8006ebc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8006ec2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006eca:	f7fe f8af 	bl	800502c <HAL_GetTick>
 8006ece:	9b01      	ldr	r3, [sp, #4]
 8006ed0:	1ac0      	subs	r0, r0, r3
 8006ed2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ed4:	4298      	cmp	r0, r3
 8006ed6:	d3ca      	bcc.n	8006e6e <HAL_SPI_TransmitReceive+0x164>
 8006ed8:	3301      	adds	r3, #1
 8006eda:	d0c8      	beq.n	8006e6e <HAL_SPI_TransmitReceive+0x164>
 8006edc:	e7ad      	b.n	8006e3a <HAL_SPI_TransmitReceive+0x130>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ede:	68a3      	ldr	r3, [r4, #8]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d1ab      	bne.n	8006e3c <HAL_SPI_TransmitReceive+0x132>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ee4:	6823      	ldr	r3, [r4, #0]
 8006ee6:	9003      	str	r0, [sp, #12]
 8006ee8:	68da      	ldr	r2, [r3, #12]
 8006eea:	9203      	str	r2, [sp, #12]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	9303      	str	r3, [sp, #12]
 8006ef0:	9b03      	ldr	r3, [sp, #12]
 8006ef2:	e7a3      	b.n	8006e3c <HAL_SPI_TransmitReceive+0x132>

08006ef4 <HAL_SPI_GetState>:
  return hspi->State;
 8006ef4:	3051      	adds	r0, #81	; 0x51
 8006ef6:	7800      	ldrb	r0, [r0, #0]
 8006ef8:	b2c0      	uxtb	r0, r0
}
 8006efa:	4770      	bx	lr

08006efc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006efc:	6803      	ldr	r3, [r0, #0]
 8006efe:	490b      	ldr	r1, [pc, #44]	; (8006f2c <UART_EndRxTransfer+0x30>)
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	400a      	ands	r2, r1
 8006f04:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f06:	689a      	ldr	r2, [r3, #8]
 8006f08:	3123      	adds	r1, #35	; 0x23
 8006f0a:	31ff      	adds	r1, #255	; 0xff
 8006f0c:	438a      	bics	r2, r1
 8006f0e:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f10:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8006f12:	428a      	cmp	r2, r1
 8006f14:	d103      	bne.n	8006f1e <UART_EndRxTransfer+0x22>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	310f      	adds	r1, #15
 8006f1a:	438a      	bics	r2, r1
 8006f1c:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f1e:	2320      	movs	r3, #32
 8006f20:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f22:	2300      	movs	r3, #0
 8006f24:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f26:	6643      	str	r3, [r0, #100]	; 0x64
}
 8006f28:	4770      	bx	lr
 8006f2a:	46c0      	nop			; (mov r8, r8)
 8006f2c:	fffffedf 	.word	0xfffffedf

08006f30 <HAL_UART_TxCpltCallback>:
 8006f30:	4770      	bx	lr

08006f32 <HAL_UART_RxCpltCallback>:
 8006f32:	4770      	bx	lr

08006f34 <HAL_UART_RxHalfCpltCallback>:
 8006f34:	4770      	bx	lr

08006f36 <HAL_UART_ErrorCallback>:
 8006f36:	4770      	bx	lr

08006f38 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f38:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f3a:	6a84      	ldr	r4, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006f3c:	6823      	ldr	r3, [r4, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006f3e:	6fa2      	ldr	r2, [r4, #120]	; 0x78
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006f40:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006f42:	6898      	ldr	r0, [r3, #8]
 8006f44:	0600      	lsls	r0, r0, #24
 8006f46:	d50b      	bpl.n	8006f60 <UART_DMAError+0x28>
 8006f48:	2a21      	cmp	r2, #33	; 0x21
 8006f4a:	d109      	bne.n	8006f60 <UART_DMAError+0x28>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006f4c:	0022      	movs	r2, r4
 8006f4e:	2000      	movs	r0, #0
 8006f50:	3252      	adds	r2, #82	; 0x52
 8006f52:	8010      	strh	r0, [r2, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	30c0      	adds	r0, #192	; 0xc0
 8006f58:	4382      	bics	r2, r0
 8006f5a:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006f5c:	2220      	movs	r2, #32
 8006f5e:	67a2      	str	r2, [r4, #120]	; 0x78
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	065b      	lsls	r3, r3, #25
 8006f64:	d508      	bpl.n	8006f78 <UART_DMAError+0x40>
 8006f66:	2922      	cmp	r1, #34	; 0x22
 8006f68:	d106      	bne.n	8006f78 <UART_DMAError+0x40>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006f6a:	0023      	movs	r3, r4
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	335a      	adds	r3, #90	; 0x5a
    UART_EndRxTransfer(huart);
 8006f70:	0020      	movs	r0, r4
    huart->RxXferCount = 0U;
 8006f72:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 8006f74:	f7ff ffc2 	bl	8006efc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f78:	2310      	movs	r3, #16
 8006f7a:	1d22      	adds	r2, r4, #4
 8006f7c:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f7e:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f80:	430b      	orrs	r3, r1
 8006f82:	67d3      	str	r3, [r2, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 8006f84:	f7ff ffd7 	bl	8006f36 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f88:	bd10      	pop	{r4, pc}

08006f8a <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f8a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	0002      	movs	r2, r0
{
 8006f90:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8006f92:	325a      	adds	r2, #90	; 0x5a
 8006f94:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8006f96:	3a08      	subs	r2, #8
 8006f98:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f9a:	f7ff ffcc 	bl	8006f36 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f9e:	bd10      	pop	{r4, pc}

08006fa0 <HAL_UARTEx_RxEventCallback>:
}
 8006fa0:	4770      	bx	lr
	...

08006fa4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fa4:	6803      	ldr	r3, [r0, #0]
{
 8006fa6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fa8:	69d9      	ldr	r1, [r3, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006faa:	4a85      	ldr	r2, [pc, #532]	; (80071c0 <HAL_UART_IRQHandler+0x21c>)
{
 8006fac:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fae:	6818      	ldr	r0, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fb0:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 8006fb2:	4211      	tst	r1, r2
 8006fb4:	d10b      	bne.n	8006fce <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fb6:	2220      	movs	r2, #32
 8006fb8:	4211      	tst	r1, r2
 8006fba:	d100      	bne.n	8006fbe <HAL_UART_IRQHandler+0x1a>
 8006fbc:	e076      	b.n	80070ac <HAL_UART_IRQHandler+0x108>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fbe:	4210      	tst	r0, r2
 8006fc0:	d100      	bne.n	8006fc4 <HAL_UART_IRQHandler+0x20>
 8006fc2:	e073      	b.n	80070ac <HAL_UART_IRQHandler+0x108>
      if (huart->RxISR != NULL)
 8006fc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
      huart->TxISR(huart);
 8006fc6:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d165      	bne.n	8007098 <HAL_UART_IRQHandler+0xf4>
 8006fcc:	e065      	b.n	800709a <HAL_UART_IRQHandler+0xf6>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006fce:	2201      	movs	r2, #1
 8006fd0:	0037      	movs	r7, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006fd2:	4d7c      	ldr	r5, [pc, #496]	; (80071c4 <HAL_UART_IRQHandler+0x220>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006fd4:	4017      	ands	r7, r2
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006fd6:	4005      	ands	r5, r0
 8006fd8:	433d      	orrs	r5, r7
 8006fda:	d067      	beq.n	80070ac <HAL_UART_IRQHandler+0x108>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006fdc:	1d25      	adds	r5, r4, #4
 8006fde:	4211      	tst	r1, r2
 8006fe0:	d005      	beq.n	8006fee <HAL_UART_IRQHandler+0x4a>
 8006fe2:	05c6      	lsls	r6, r0, #23
 8006fe4:	d503      	bpl.n	8006fee <HAL_UART_IRQHandler+0x4a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006fe6:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006fe8:	6fee      	ldr	r6, [r5, #124]	; 0x7c
 8006fea:	4332      	orrs	r2, r6
 8006fec:	67ea      	str	r2, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fee:	2202      	movs	r2, #2
 8006ff0:	4211      	tst	r1, r2
 8006ff2:	d006      	beq.n	8007002 <HAL_UART_IRQHandler+0x5e>
 8006ff4:	2f00      	cmp	r7, #0
 8006ff6:	d004      	beq.n	8007002 <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006ff8:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ffa:	6fee      	ldr	r6, [r5, #124]	; 0x7c
 8006ffc:	1892      	adds	r2, r2, r2
 8006ffe:	4332      	orrs	r2, r6
 8007000:	67ea      	str	r2, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007002:	2204      	movs	r2, #4
 8007004:	4211      	tst	r1, r2
 8007006:	d006      	beq.n	8007016 <HAL_UART_IRQHandler+0x72>
 8007008:	2f00      	cmp	r7, #0
 800700a:	d004      	beq.n	8007016 <HAL_UART_IRQHandler+0x72>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800700c:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800700e:	6fee      	ldr	r6, [r5, #124]	; 0x7c
 8007010:	3a02      	subs	r2, #2
 8007012:	4332      	orrs	r2, r6
 8007014:	67ea      	str	r2, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007016:	2208      	movs	r2, #8
 8007018:	4211      	tst	r1, r2
 800701a:	d007      	beq.n	800702c <HAL_UART_IRQHandler+0x88>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800701c:	2620      	movs	r6, #32
 800701e:	4006      	ands	r6, r0
 8007020:	433e      	orrs	r6, r7
 8007022:	d003      	beq.n	800702c <HAL_UART_IRQHandler+0x88>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007024:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007026:	6fee      	ldr	r6, [r5, #124]	; 0x7c
 8007028:	4332      	orrs	r2, r6
 800702a:	67ea      	str	r2, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800702c:	2280      	movs	r2, #128	; 0x80
 800702e:	0112      	lsls	r2, r2, #4
 8007030:	4211      	tst	r1, r2
 8007032:	d006      	beq.n	8007042 <HAL_UART_IRQHandler+0x9e>
 8007034:	0146      	lsls	r6, r0, #5
 8007036:	d504      	bpl.n	8007042 <HAL_UART_IRQHandler+0x9e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007038:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800703a:	2320      	movs	r3, #32
 800703c:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 800703e:	4313      	orrs	r3, r2
 8007040:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007042:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 8007044:	2b00      	cmp	r3, #0
 8007046:	d028      	beq.n	800709a <HAL_UART_IRQHandler+0xf6>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007048:	2320      	movs	r3, #32
 800704a:	4219      	tst	r1, r3
 800704c:	d006      	beq.n	800705c <HAL_UART_IRQHandler+0xb8>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800704e:	4218      	tst	r0, r3
 8007050:	d004      	beq.n	800705c <HAL_UART_IRQHandler+0xb8>
        if (huart->RxISR != NULL)
 8007052:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007054:	2b00      	cmp	r3, #0
 8007056:	d001      	beq.n	800705c <HAL_UART_IRQHandler+0xb8>
          huart->RxISR(huart);
 8007058:	0020      	movs	r0, r4
 800705a:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800705c:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 800705e:	6feb      	ldr	r3, [r5, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007060:	2740      	movs	r7, #64	; 0x40
 8007062:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007064:	2228      	movs	r2, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007066:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007068:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 800706a:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800706c:	431e      	orrs	r6, r3
 800706e:	d019      	beq.n	80070a4 <HAL_UART_IRQHandler+0x100>
        UART_EndRxTransfer(huart);
 8007070:	f7ff ff44 	bl	8006efc <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007074:	6823      	ldr	r3, [r4, #0]
 8007076:	689a      	ldr	r2, [r3, #8]
 8007078:	423a      	tst	r2, r7
 800707a:	d00f      	beq.n	800709c <HAL_UART_IRQHandler+0xf8>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800707c:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800707e:	6f20      	ldr	r0, [r4, #112]	; 0x70
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007080:	43ba      	bics	r2, r7
 8007082:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8007084:	2800      	cmp	r0, #0
 8007086:	d009      	beq.n	800709c <HAL_UART_IRQHandler+0xf8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007088:	4b4f      	ldr	r3, [pc, #316]	; (80071c8 <HAL_UART_IRQHandler+0x224>)
 800708a:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800708c:	f7fe fb44 	bl	8005718 <HAL_DMA_Abort_IT>
 8007090:	2800      	cmp	r0, #0
 8007092:	d002      	beq.n	800709a <HAL_UART_IRQHandler+0xf6>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007094:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8007096:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007098:	4798      	blx	r3
}
 800709a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 800709c:	0020      	movs	r0, r4
 800709e:	f7ff ff4a 	bl	8006f36 <HAL_UART_ErrorCallback>
 80070a2:	e7fa      	b.n	800709a <HAL_UART_IRQHandler+0xf6>
        HAL_UART_ErrorCallback(huart);
 80070a4:	f7ff ff47 	bl	8006f36 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070a8:	67ee      	str	r6, [r5, #124]	; 0x7c
 80070aa:	e7f6      	b.n	800709a <HAL_UART_IRQHandler+0xf6>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070ac:	6e25      	ldr	r5, [r4, #96]	; 0x60
 80070ae:	2d01      	cmp	r5, #1
 80070b0:	d161      	bne.n	8007176 <HAL_UART_IRQHandler+0x1d2>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80070b2:	2210      	movs	r2, #16
 80070b4:	4211      	tst	r1, r2
 80070b6:	d05e      	beq.n	8007176 <HAL_UART_IRQHandler+0x1d2>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80070b8:	4210      	tst	r0, r2
 80070ba:	d05c      	beq.n	8007176 <HAL_UART_IRQHandler+0x1d2>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070bc:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070be:	6899      	ldr	r1, [r3, #8]
 80070c0:	2640      	movs	r6, #64	; 0x40
 80070c2:	000f      	movs	r7, r1
 80070c4:	4037      	ands	r7, r6
 80070c6:	4231      	tst	r1, r6
 80070c8:	d038      	beq.n	800713c <HAL_UART_IRQHandler+0x198>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070ca:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80070cc:	680f      	ldr	r7, [r1, #0]
 80070ce:	9100      	str	r1, [sp, #0]
 80070d0:	6879      	ldr	r1, [r7, #4]
 80070d2:	b289      	uxth	r1, r1
      if (  (nb_remaining_rx_data > 0U)
 80070d4:	2900      	cmp	r1, #0
 80070d6:	d0e0      	beq.n	800709a <HAL_UART_IRQHandler+0xf6>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80070d8:	2058      	movs	r0, #88	; 0x58
 80070da:	4684      	mov	ip, r0
 80070dc:	44a4      	add	ip, r4
 80070de:	4660      	mov	r0, ip
 80070e0:	8800      	ldrh	r0, [r0, #0]
 80070e2:	4288      	cmp	r0, r1
 80070e4:	d9d9      	bls.n	800709a <HAL_UART_IRQHandler+0xf6>
        huart->RxXferCount = nb_remaining_rx_data;
 80070e6:	205a      	movs	r0, #90	; 0x5a
 80070e8:	4684      	mov	ip, r0
 80070ea:	44a4      	add	ip, r4
 80070ec:	4660      	mov	r0, ip
 80070ee:	8001      	strh	r1, [r0, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80070f0:	683f      	ldr	r7, [r7, #0]
 80070f2:	2120      	movs	r1, #32
 80070f4:	0038      	movs	r0, r7
 80070f6:	4008      	ands	r0, r1
 80070f8:	9001      	str	r0, [sp, #4]
 80070fa:	420f      	tst	r7, r1
 80070fc:	d112      	bne.n	8007124 <HAL_UART_IRQHandler+0x180>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070fe:	681f      	ldr	r7, [r3, #0]
 8007100:	4832      	ldr	r0, [pc, #200]	; (80071cc <HAL_UART_IRQHandler+0x228>)
 8007102:	4007      	ands	r7, r0
 8007104:	601f      	str	r7, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007106:	689f      	ldr	r7, [r3, #8]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007108:	9800      	ldr	r0, [sp, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800710a:	43af      	bics	r7, r5
 800710c:	609f      	str	r7, [r3, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800710e:	689d      	ldr	r5, [r3, #8]
 8007110:	43b5      	bics	r5, r6
 8007112:	609d      	str	r5, [r3, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8007114:	67e1      	str	r1, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007116:	9901      	ldr	r1, [sp, #4]
 8007118:	6621      	str	r1, [r4, #96]	; 0x60
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800711a:	6819      	ldr	r1, [r3, #0]
 800711c:	4391      	bics	r1, r2
 800711e:	6019      	str	r1, [r3, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007120:	f7fe fada 	bl	80056d8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007124:	0023      	movs	r3, r4
 8007126:	0022      	movs	r2, r4
 8007128:	335a      	adds	r3, #90	; 0x5a
 800712a:	3258      	adds	r2, #88	; 0x58
 800712c:	881b      	ldrh	r3, [r3, #0]
 800712e:	8811      	ldrh	r1, [r2, #0]
 8007130:	1ac9      	subs	r1, r1, r3
 8007132:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007134:	0020      	movs	r0, r4
 8007136:	f7ff ff33 	bl	8006fa0 <HAL_UARTEx_RxEventCallback>
 800713a:	e7ae      	b.n	800709a <HAL_UART_IRQHandler+0xf6>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800713c:	0026      	movs	r6, r4
 800713e:	365a      	adds	r6, #90	; 0x5a
 8007140:	8830      	ldrh	r0, [r6, #0]
      if (  (huart->RxXferCount > 0U)
 8007142:	8831      	ldrh	r1, [r6, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007144:	b280      	uxth	r0, r0
      if (  (huart->RxXferCount > 0U)
 8007146:	2900      	cmp	r1, #0
 8007148:	d0a7      	beq.n	800709a <HAL_UART_IRQHandler+0xf6>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800714a:	0021      	movs	r1, r4
 800714c:	3158      	adds	r1, #88	; 0x58
 800714e:	8809      	ldrh	r1, [r1, #0]
 8007150:	1a09      	subs	r1, r1, r0
 8007152:	b289      	uxth	r1, r1
          &&(nb_rx_data > 0U) )
 8007154:	2900      	cmp	r1, #0
 8007156:	d0a0      	beq.n	800709a <HAL_UART_IRQHandler+0xf6>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007158:	6818      	ldr	r0, [r3, #0]
 800715a:	4e1d      	ldr	r6, [pc, #116]	; (80071d0 <HAL_UART_IRQHandler+0x22c>)
 800715c:	4030      	ands	r0, r6
 800715e:	6018      	str	r0, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007160:	6898      	ldr	r0, [r3, #8]
 8007162:	43a8      	bics	r0, r5
 8007164:	6098      	str	r0, [r3, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8007166:	2020      	movs	r0, #32
 8007168:	67e0      	str	r0, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800716a:	6627      	str	r7, [r4, #96]	; 0x60
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800716c:	6818      	ldr	r0, [r3, #0]
        huart->RxISR = NULL;
 800716e:	6667      	str	r7, [r4, #100]	; 0x64
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007170:	4390      	bics	r0, r2
 8007172:	6018      	str	r0, [r3, #0]
 8007174:	e7de      	b.n	8007134 <HAL_UART_IRQHandler+0x190>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007176:	2280      	movs	r2, #128	; 0x80
 8007178:	0352      	lsls	r2, r2, #13
 800717a:	4211      	tst	r1, r2
 800717c:	d006      	beq.n	800718c <HAL_UART_IRQHandler+0x1e8>
 800717e:	0275      	lsls	r5, r6, #9
 8007180:	d504      	bpl.n	800718c <HAL_UART_IRQHandler+0x1e8>
    HAL_UARTEx_WakeupCallback(huart);
 8007182:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007184:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8007186:	f000 fb6f 	bl	8007868 <HAL_UARTEx_WakeupCallback>
    return;
 800718a:	e786      	b.n	800709a <HAL_UART_IRQHandler+0xf6>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800718c:	2280      	movs	r2, #128	; 0x80
 800718e:	4211      	tst	r1, r2
 8007190:	d003      	beq.n	800719a <HAL_UART_IRQHandler+0x1f6>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007192:	4210      	tst	r0, r2
 8007194:	d001      	beq.n	800719a <HAL_UART_IRQHandler+0x1f6>
    if (huart->TxISR != NULL)
 8007196:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8007198:	e715      	b.n	8006fc6 <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800719a:	2540      	movs	r5, #64	; 0x40
 800719c:	4229      	tst	r1, r5
 800719e:	d100      	bne.n	80071a2 <HAL_UART_IRQHandler+0x1fe>
 80071a0:	e77b      	b.n	800709a <HAL_UART_IRQHandler+0xf6>
 80071a2:	4228      	tst	r0, r5
 80071a4:	d100      	bne.n	80071a8 <HAL_UART_IRQHandler+0x204>
 80071a6:	e778      	b.n	800709a <HAL_UART_IRQHandler+0xf6>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071a8:	681a      	ldr	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80071aa:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071ac:	43aa      	bics	r2, r5
 80071ae:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80071b0:	2320      	movs	r3, #32
 80071b2:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->TxISR = NULL;
 80071b4:	2300      	movs	r3, #0
 80071b6:	66a3      	str	r3, [r4, #104]	; 0x68
  HAL_UART_TxCpltCallback(huart);
 80071b8:	f7ff feba 	bl	8006f30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071bc:	e76d      	b.n	800709a <HAL_UART_IRQHandler+0xf6>
 80071be:	46c0      	nop			; (mov r8, r8)
 80071c0:	0000080f 	.word	0x0000080f
 80071c4:	04000120 	.word	0x04000120
 80071c8:	08006f8b 	.word	0x08006f8b
 80071cc:	fffffeff 	.word	0xfffffeff
 80071d0:	fffffedf 	.word	0xfffffedf

080071d4 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071d4:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80071d6:	b510      	push	{r4, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071d8:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d106      	bne.n	80071ec <UART_DMARxHalfCplt+0x18>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80071de:	0003      	movs	r3, r0
 80071e0:	3358      	adds	r3, #88	; 0x58
 80071e2:	8819      	ldrh	r1, [r3, #0]
 80071e4:	0849      	lsrs	r1, r1, #1
 80071e6:	f7ff fedb 	bl	8006fa0 <HAL_UARTEx_RxEventCallback>
}
 80071ea:	bd10      	pop	{r4, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 80071ec:	f7ff fea2 	bl	8006f34 <HAL_UART_RxHalfCpltCallback>
}
 80071f0:	e7fb      	b.n	80071ea <UART_DMARxHalfCplt+0x16>
	...

080071f4 <UART_DMAReceiveCplt>:
{
 80071f4:	0003      	movs	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	2220      	movs	r2, #32
 80071fa:	681b      	ldr	r3, [r3, #0]
{
 80071fc:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80071fe:	0019      	movs	r1, r3
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007200:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007202:	4011      	ands	r1, r2
 8007204:	4213      	tst	r3, r2
 8007206:	d118      	bne.n	800723a <UART_DMAReceiveCplt+0x46>
    huart->RxXferCount = 0U;
 8007208:	0003      	movs	r3, r0
 800720a:	335a      	adds	r3, #90	; 0x5a
 800720c:	8019      	strh	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800720e:	6803      	ldr	r3, [r0, #0]
 8007210:	4c10      	ldr	r4, [pc, #64]	; (8007254 <UART_DMAReceiveCplt+0x60>)
 8007212:	6819      	ldr	r1, [r3, #0]
 8007214:	4021      	ands	r1, r4
 8007216:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007218:	6899      	ldr	r1, [r3, #8]
 800721a:	3403      	adds	r4, #3
 800721c:	34ff      	adds	r4, #255	; 0xff
 800721e:	43a1      	bics	r1, r4
 8007220:	6099      	str	r1, [r3, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007222:	6899      	ldr	r1, [r3, #8]
 8007224:	343f      	adds	r4, #63	; 0x3f
 8007226:	43a1      	bics	r1, r4
 8007228:	6099      	str	r1, [r3, #8]
    huart->RxState = HAL_UART_STATE_READY;
 800722a:	67c2      	str	r2, [r0, #124]	; 0x7c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800722c:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800722e:	2a01      	cmp	r2, #1
 8007230:	d103      	bne.n	800723a <UART_DMAReceiveCplt+0x46>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007232:	2110      	movs	r1, #16
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	438a      	bics	r2, r1
 8007238:	601a      	str	r2, [r3, #0]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800723a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800723c:	2b01      	cmp	r3, #1
 800723e:	d105      	bne.n	800724c <UART_DMAReceiveCplt+0x58>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007240:	0003      	movs	r3, r0
 8007242:	3358      	adds	r3, #88	; 0x58
 8007244:	8819      	ldrh	r1, [r3, #0]
 8007246:	f7ff feab 	bl	8006fa0 <HAL_UARTEx_RxEventCallback>
}
 800724a:	bd10      	pop	{r4, pc}
    HAL_UART_RxCpltCallback(huart);
 800724c:	f7ff fe71 	bl	8006f32 <HAL_UART_RxCpltCallback>
}
 8007250:	e7fb      	b.n	800724a <UART_DMAReceiveCplt+0x56>
 8007252:	46c0      	nop			; (mov r8, r8)
 8007254:	fffffeff 	.word	0xfffffeff

08007258 <UART_SetConfig>:
{
 8007258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800725a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800725c:	6925      	ldr	r5, [r4, #16]
 800725e:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8007260:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007262:	4329      	orrs	r1, r5
 8007264:	6965      	ldr	r5, [r4, #20]
 8007266:	69c3      	ldr	r3, [r0, #28]
 8007268:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800726a:	6810      	ldr	r0, [r2, #0]
 800726c:	4d72      	ldr	r5, [pc, #456]	; (8007438 <UART_SetConfig+0x1e0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800726e:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007270:	4028      	ands	r0, r5
 8007272:	4301      	orrs	r1, r0
 8007274:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007276:	6851      	ldr	r1, [r2, #4]
 8007278:	4870      	ldr	r0, [pc, #448]	; (800743c <UART_SetConfig+0x1e4>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800727a:	4d71      	ldr	r5, [pc, #452]	; (8007440 <UART_SetConfig+0x1e8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800727c:	4001      	ands	r1, r0
 800727e:	68e0      	ldr	r0, [r4, #12]
 8007280:	4301      	orrs	r1, r0
 8007282:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007284:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007286:	42aa      	cmp	r2, r5
 8007288:	d001      	beq.n	800728e <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 800728a:	6a21      	ldr	r1, [r4, #32]
 800728c:	4308      	orrs	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800728e:	6891      	ldr	r1, [r2, #8]
 8007290:	4e6c      	ldr	r6, [pc, #432]	; (8007444 <UART_SetConfig+0x1ec>)
 8007292:	4031      	ands	r1, r6
 8007294:	4301      	orrs	r1, r0
 8007296:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007298:	496b      	ldr	r1, [pc, #428]	; (8007448 <UART_SetConfig+0x1f0>)
 800729a:	428a      	cmp	r2, r1
 800729c:	d10f      	bne.n	80072be <UART_SetConfig+0x66>
 800729e:	2103      	movs	r1, #3
 80072a0:	4a6a      	ldr	r2, [pc, #424]	; (800744c <UART_SetConfig+0x1f4>)
 80072a2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80072a4:	400a      	ands	r2, r1
 80072a6:	3a01      	subs	r2, #1
 80072a8:	4969      	ldr	r1, [pc, #420]	; (8007450 <UART_SetConfig+0x1f8>)
 80072aa:	2a02      	cmp	r2, #2
 80072ac:	d90f      	bls.n	80072ce <UART_SetConfig+0x76>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072ae:	2280      	movs	r2, #128	; 0x80
 80072b0:	0212      	lsls	r2, r2, #8
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d100      	bne.n	80072b8 <UART_SetConfig+0x60>
 80072b6:	e069      	b.n	800738c <UART_SetConfig+0x134>
        pclk = HAL_RCC_GetPCLK2Freq();
 80072b8:	f7ff f97e 	bl	80065b8 <HAL_RCC_GetPCLK2Freq>
        break;
 80072bc:	e09c      	b.n	80073f8 <UART_SetConfig+0x1a0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072be:	4965      	ldr	r1, [pc, #404]	; (8007454 <UART_SetConfig+0x1fc>)
 80072c0:	428a      	cmp	r2, r1
 80072c2:	d113      	bne.n	80072ec <UART_SetConfig+0x94>
 80072c4:	210c      	movs	r1, #12
 80072c6:	4a61      	ldr	r2, [pc, #388]	; (800744c <UART_SetConfig+0x1f4>)
 80072c8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80072ca:	400a      	ands	r2, r1
 80072cc:	4962      	ldr	r1, [pc, #392]	; (8007458 <UART_SetConfig+0x200>)
 80072ce:	5c88      	ldrb	r0, [r1, r2]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072d0:	2280      	movs	r2, #128	; 0x80
 80072d2:	0212      	lsls	r2, r2, #8
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d000      	beq.n	80072da <UART_SetConfig+0x82>
 80072d8:	e07f      	b.n	80073da <UART_SetConfig+0x182>
    switch (clocksource)
 80072da:	2808      	cmp	r0, #8
 80072dc:	d818      	bhi.n	8007310 <UART_SetConfig+0xb8>
 80072de:	f7f8 ff1b 	bl	8000118 <__gnu_thumb1_case_uqi>
 80072e2:	5550      	.short	0x5550
 80072e4:	17791758 	.word	0x17791758
 80072e8:	1717      	.short	0x1717
 80072ea:	63          	.byte	0x63
 80072eb:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072ec:	42aa      	cmp	r2, r5
 80072ee:	d10f      	bne.n	8007310 <UART_SetConfig+0xb8>
 80072f0:	21c0      	movs	r1, #192	; 0xc0
 80072f2:	2080      	movs	r0, #128	; 0x80
 80072f4:	4a55      	ldr	r2, [pc, #340]	; (800744c <UART_SetConfig+0x1f4>)
 80072f6:	0109      	lsls	r1, r1, #4
 80072f8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80072fa:	0100      	lsls	r0, r0, #4
 80072fc:	400b      	ands	r3, r1
 80072fe:	4283      	cmp	r3, r0
 8007300:	d016      	beq.n	8007330 <UART_SetConfig+0xd8>
 8007302:	d807      	bhi.n	8007314 <UART_SetConfig+0xbc>
 8007304:	2b00      	cmp	r3, #0
 8007306:	d00a      	beq.n	800731e <UART_SetConfig+0xc6>
 8007308:	2280      	movs	r2, #128	; 0x80
 800730a:	00d2      	lsls	r2, r2, #3
 800730c:	4293      	cmp	r3, r2
 800730e:	d035      	beq.n	800737c <UART_SetConfig+0x124>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007310:	2001      	movs	r0, #1
 8007312:	e009      	b.n	8007328 <UART_SetConfig+0xd0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007314:	428b      	cmp	r3, r1
 8007316:	d1fb      	bne.n	8007310 <UART_SetConfig+0xb8>
 8007318:	2080      	movs	r0, #128	; 0x80
 800731a:	0200      	lsls	r0, r0, #8
 800731c:	e012      	b.n	8007344 <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetPCLK1Freq();
 800731e:	f7ff f93b 	bl	8006598 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007322:	2800      	cmp	r0, #0
 8007324:	d10e      	bne.n	8007344 <UART_SetConfig+0xec>
 8007326:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8007328:	2300      	movs	r3, #0
 800732a:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 800732c:	66a3      	str	r3, [r4, #104]	; 0x68
}
 800732e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007330:	2310      	movs	r3, #16
 8007332:	6810      	ldr	r0, [r2, #0]
 8007334:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007336:	4243      	negs	r3, r0
 8007338:	4158      	adcs	r0, r3
 800733a:	4b48      	ldr	r3, [pc, #288]	; (800745c <UART_SetConfig+0x204>)
 800733c:	4240      	negs	r0, r0
 800733e:	4018      	ands	r0, r3
 8007340:	4b47      	ldr	r3, [pc, #284]	; (8007460 <UART_SetConfig+0x208>)
 8007342:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007344:	2203      	movs	r2, #3
 8007346:	6863      	ldr	r3, [r4, #4]
 8007348:	435a      	muls	r2, r3
 800734a:	4282      	cmp	r2, r0
 800734c:	d8e0      	bhi.n	8007310 <UART_SetConfig+0xb8>
          (pclk > (4096U * huart->Init.BaudRate)))
 800734e:	031a      	lsls	r2, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007350:	4282      	cmp	r2, r0
 8007352:	d3dd      	bcc.n	8007310 <UART_SetConfig+0xb8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007354:	2700      	movs	r7, #0
 8007356:	0e02      	lsrs	r2, r0, #24
 8007358:	0201      	lsls	r1, r0, #8
 800735a:	085e      	lsrs	r6, r3, #1
 800735c:	1989      	adds	r1, r1, r6
 800735e:	417a      	adcs	r2, r7
 8007360:	0008      	movs	r0, r1
 8007362:	0011      	movs	r1, r2
 8007364:	001a      	movs	r2, r3
 8007366:	003b      	movs	r3, r7
 8007368:	f7f9 f8d8 	bl	800051c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800736c:	4b3d      	ldr	r3, [pc, #244]	; (8007464 <UART_SetConfig+0x20c>)
 800736e:	18c2      	adds	r2, r0, r3
 8007370:	4b3d      	ldr	r3, [pc, #244]	; (8007468 <UART_SetConfig+0x210>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007372:	429a      	cmp	r2, r3
 8007374:	d8cc      	bhi.n	8007310 <UART_SetConfig+0xb8>
        huart->Instance->BRR = usartdiv;
 8007376:	6823      	ldr	r3, [r4, #0]
 8007378:	60d8      	str	r0, [r3, #12]
 800737a:	e7d4      	b.n	8007326 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 800737c:	f7fe fdae 	bl	8005edc <HAL_RCC_GetSysClockFreq>
        break;
 8007380:	e7cf      	b.n	8007322 <UART_SetConfig+0xca>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007382:	f7ff f909 	bl	8006598 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8007386:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 8007388:	d0cd      	beq.n	8007326 <UART_SetConfig+0xce>
 800738a:	e00d      	b.n	80073a8 <UART_SetConfig+0x150>
        pclk = HAL_RCC_GetPCLK2Freq();
 800738c:	f7ff f914 	bl	80065b8 <HAL_RCC_GetPCLK2Freq>
 8007390:	e7f9      	b.n	8007386 <UART_SetConfig+0x12e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007392:	4b2e      	ldr	r3, [pc, #184]	; (800744c <UART_SetConfig+0x1f4>)
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007394:	4a32      	ldr	r2, [pc, #200]	; (8007460 <UART_SetConfig+0x208>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007396:	6818      	ldr	r0, [r3, #0]
 8007398:	2310      	movs	r3, #16
 800739a:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800739c:	4243      	negs	r3, r0
 800739e:	4158      	adcs	r0, r3
 80073a0:	4b2e      	ldr	r3, [pc, #184]	; (800745c <UART_SetConfig+0x204>)
 80073a2:	4240      	negs	r0, r0
 80073a4:	4003      	ands	r3, r0
 80073a6:	189b      	adds	r3, r3, r2
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073a8:	0058      	lsls	r0, r3, #1
 80073aa:	6863      	ldr	r3, [r4, #4]
 80073ac:	6861      	ldr	r1, [r4, #4]
 80073ae:	085b      	lsrs	r3, r3, #1
 80073b0:	18c0      	adds	r0, r0, r3
 80073b2:	f7f8 fec5 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073b6:	492d      	ldr	r1, [pc, #180]	; (800746c <UART_SetConfig+0x214>)
 80073b8:	b282      	uxth	r2, r0
 80073ba:	3a10      	subs	r2, #16
 80073bc:	0403      	lsls	r3, r0, #16
 80073be:	428a      	cmp	r2, r1
 80073c0:	d8a6      	bhi.n	8007310 <UART_SetConfig+0xb8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073c2:	220f      	movs	r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073c4:	031b      	lsls	r3, r3, #12
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073c6:	4390      	bics	r0, r2
 80073c8:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 80073ca:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073cc:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 80073ce:	4318      	orrs	r0, r3
 80073d0:	60d0      	str	r0, [r2, #12]
 80073d2:	e7a8      	b.n	8007326 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 80073d4:	f7fe fd82 	bl	8005edc <HAL_RCC_GetSysClockFreq>
 80073d8:	e7d5      	b.n	8007386 <UART_SetConfig+0x12e>
    switch (clocksource)
 80073da:	2808      	cmp	r0, #8
 80073dc:	d898      	bhi.n	8007310 <UART_SetConfig+0xb8>
 80073de:	f7f8 fea5 	bl	800012c <__gnu_thumb1_case_shi>
 80073e2:	0009      	.short	0x0009
 80073e4:	000fff6b 	.word	0x000fff6b
 80073e8:	0025ff97 	.word	0x0025ff97
 80073ec:	ff97ff97 	.word	0xff97ff97
 80073f0:	0028ff97 	.word	0x0028ff97
        pclk = HAL_RCC_GetPCLK1Freq();
 80073f4:	f7ff f8d0 	bl	8006598 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80073f8:	2800      	cmp	r0, #0
 80073fa:	d100      	bne.n	80073fe <UART_SetConfig+0x1a6>
 80073fc:	e793      	b.n	8007326 <UART_SetConfig+0xce>
 80073fe:	e00a      	b.n	8007416 <UART_SetConfig+0x1be>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007400:	4b12      	ldr	r3, [pc, #72]	; (800744c <UART_SetConfig+0x1f4>)
 8007402:	6818      	ldr	r0, [r3, #0]
 8007404:	2310      	movs	r3, #16
 8007406:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007408:	4243      	negs	r3, r0
 800740a:	4158      	adcs	r0, r3
 800740c:	4b13      	ldr	r3, [pc, #76]	; (800745c <UART_SetConfig+0x204>)
 800740e:	4240      	negs	r0, r0
 8007410:	4018      	ands	r0, r3
 8007412:	4b13      	ldr	r3, [pc, #76]	; (8007460 <UART_SetConfig+0x208>)
 8007414:	18c0      	adds	r0, r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007416:	6863      	ldr	r3, [r4, #4]
 8007418:	6861      	ldr	r1, [r4, #4]
 800741a:	085b      	lsrs	r3, r3, #1
 800741c:	1818      	adds	r0, r3, r0
 800741e:	f7f8 fe8f 	bl	8000140 <__udivsi3>
 8007422:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007424:	0002      	movs	r2, r0
 8007426:	4b11      	ldr	r3, [pc, #68]	; (800746c <UART_SetConfig+0x214>)
 8007428:	3a10      	subs	r2, #16
 800742a:	e7a2      	b.n	8007372 <UART_SetConfig+0x11a>
        pclk = HAL_RCC_GetSysClockFreq();
 800742c:	f7fe fd56 	bl	8005edc <HAL_RCC_GetSysClockFreq>
        break;
 8007430:	e7e2      	b.n	80073f8 <UART_SetConfig+0x1a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007432:	2080      	movs	r0, #128	; 0x80
 8007434:	0200      	lsls	r0, r0, #8
 8007436:	e7ee      	b.n	8007416 <UART_SetConfig+0x1be>
 8007438:	efff69f3 	.word	0xefff69f3
 800743c:	ffffcfff 	.word	0xffffcfff
 8007440:	40004800 	.word	0x40004800
 8007444:	fffff4ff 	.word	0xfffff4ff
 8007448:	40013800 	.word	0x40013800
 800744c:	40021000 	.word	0x40021000
 8007450:	0800af35 	.word	0x0800af35
 8007454:	40004400 	.word	0x40004400
 8007458:	0800af38 	.word	0x0800af38
 800745c:	00b71b00 	.word	0x00b71b00
 8007460:	003d0900 	.word	0x003d0900
 8007464:	fffffd00 	.word	0xfffffd00
 8007468:	000ffcff 	.word	0x000ffcff
 800746c:	0000ffef 	.word	0x0000ffef

08007470 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007470:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8007472:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007474:	07da      	lsls	r2, r3, #31
 8007476:	d506      	bpl.n	8007486 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007478:	6801      	ldr	r1, [r0, #0]
 800747a:	4c28      	ldr	r4, [pc, #160]	; (800751c <UART_AdvFeatureConfig+0xac>)
 800747c:	684a      	ldr	r2, [r1, #4]
 800747e:	4022      	ands	r2, r4
 8007480:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8007482:	4322      	orrs	r2, r4
 8007484:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007486:	079a      	lsls	r2, r3, #30
 8007488:	d506      	bpl.n	8007498 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800748a:	6801      	ldr	r1, [r0, #0]
 800748c:	4c24      	ldr	r4, [pc, #144]	; (8007520 <UART_AdvFeatureConfig+0xb0>)
 800748e:	684a      	ldr	r2, [r1, #4]
 8007490:	4022      	ands	r2, r4
 8007492:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007494:	4322      	orrs	r2, r4
 8007496:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007498:	075a      	lsls	r2, r3, #29
 800749a:	d506      	bpl.n	80074aa <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800749c:	6801      	ldr	r1, [r0, #0]
 800749e:	4c21      	ldr	r4, [pc, #132]	; (8007524 <UART_AdvFeatureConfig+0xb4>)
 80074a0:	684a      	ldr	r2, [r1, #4]
 80074a2:	4022      	ands	r2, r4
 80074a4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80074a6:	4322      	orrs	r2, r4
 80074a8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074aa:	071a      	lsls	r2, r3, #28
 80074ac:	d506      	bpl.n	80074bc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074ae:	6801      	ldr	r1, [r0, #0]
 80074b0:	4c1d      	ldr	r4, [pc, #116]	; (8007528 <UART_AdvFeatureConfig+0xb8>)
 80074b2:	684a      	ldr	r2, [r1, #4]
 80074b4:	4022      	ands	r2, r4
 80074b6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80074b8:	4322      	orrs	r2, r4
 80074ba:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074bc:	06da      	lsls	r2, r3, #27
 80074be:	d506      	bpl.n	80074ce <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074c0:	6801      	ldr	r1, [r0, #0]
 80074c2:	4c1a      	ldr	r4, [pc, #104]	; (800752c <UART_AdvFeatureConfig+0xbc>)
 80074c4:	688a      	ldr	r2, [r1, #8]
 80074c6:	4022      	ands	r2, r4
 80074c8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80074ca:	4322      	orrs	r2, r4
 80074cc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074ce:	069a      	lsls	r2, r3, #26
 80074d0:	d506      	bpl.n	80074e0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074d2:	6801      	ldr	r1, [r0, #0]
 80074d4:	4c16      	ldr	r4, [pc, #88]	; (8007530 <UART_AdvFeatureConfig+0xc0>)
 80074d6:	688a      	ldr	r2, [r1, #8]
 80074d8:	4022      	ands	r2, r4
 80074da:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80074dc:	4322      	orrs	r2, r4
 80074de:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074e0:	065a      	lsls	r2, r3, #25
 80074e2:	d510      	bpl.n	8007506 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80074e4:	6801      	ldr	r1, [r0, #0]
 80074e6:	4d13      	ldr	r5, [pc, #76]	; (8007534 <UART_AdvFeatureConfig+0xc4>)
 80074e8:	684a      	ldr	r2, [r1, #4]
 80074ea:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80074ec:	402a      	ands	r2, r5
 80074ee:	4322      	orrs	r2, r4
 80074f0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80074f2:	2280      	movs	r2, #128	; 0x80
 80074f4:	0352      	lsls	r2, r2, #13
 80074f6:	4294      	cmp	r4, r2
 80074f8:	d105      	bne.n	8007506 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80074fa:	684a      	ldr	r2, [r1, #4]
 80074fc:	4c0e      	ldr	r4, [pc, #56]	; (8007538 <UART_AdvFeatureConfig+0xc8>)
 80074fe:	4022      	ands	r2, r4
 8007500:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8007502:	4322      	orrs	r2, r4
 8007504:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007506:	061b      	lsls	r3, r3, #24
 8007508:	d506      	bpl.n	8007518 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800750a:	6802      	ldr	r2, [r0, #0]
 800750c:	490b      	ldr	r1, [pc, #44]	; (800753c <UART_AdvFeatureConfig+0xcc>)
 800750e:	6853      	ldr	r3, [r2, #4]
 8007510:	400b      	ands	r3, r1
 8007512:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007514:	430b      	orrs	r3, r1
 8007516:	6053      	str	r3, [r2, #4]
}
 8007518:	bd30      	pop	{r4, r5, pc}
 800751a:	46c0      	nop			; (mov r8, r8)
 800751c:	fffdffff 	.word	0xfffdffff
 8007520:	fffeffff 	.word	0xfffeffff
 8007524:	fffbffff 	.word	0xfffbffff
 8007528:	ffff7fff 	.word	0xffff7fff
 800752c:	ffffefff 	.word	0xffffefff
 8007530:	ffffdfff 	.word	0xffffdfff
 8007534:	ffefffff 	.word	0xffefffff
 8007538:	ff9fffff 	.word	0xff9fffff
 800753c:	fff7ffff 	.word	0xfff7ffff

08007540 <UART_WaitOnFlagUntilTimeout>:
{
 8007540:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007542:	2780      	movs	r7, #128	; 0x80
{
 8007544:	0004      	movs	r4, r0
 8007546:	000d      	movs	r5, r1
 8007548:	0016      	movs	r6, r2
 800754a:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800754c:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800754e:	6822      	ldr	r2, [r4, #0]
 8007550:	69d3      	ldr	r3, [r2, #28]
 8007552:	402b      	ands	r3, r5
 8007554:	1b5b      	subs	r3, r3, r5
 8007556:	4259      	negs	r1, r3
 8007558:	414b      	adcs	r3, r1
 800755a:	42b3      	cmp	r3, r6
 800755c:	d001      	beq.n	8007562 <UART_WaitOnFlagUntilTimeout+0x22>
  return HAL_OK;
 800755e:	2000      	movs	r0, #0
 8007560:	e01c      	b.n	800759c <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8007562:	9b08      	ldr	r3, [sp, #32]
 8007564:	3301      	adds	r3, #1
 8007566:	d0f3      	beq.n	8007550 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007568:	f7fd fd60 	bl	800502c <HAL_GetTick>
 800756c:	9b01      	ldr	r3, [sp, #4]
 800756e:	9a08      	ldr	r2, [sp, #32]
 8007570:	1ac0      	subs	r0, r0, r3
 8007572:	6823      	ldr	r3, [r4, #0]
 8007574:	4290      	cmp	r0, r2
 8007576:	d801      	bhi.n	800757c <UART_WaitOnFlagUntilTimeout+0x3c>
 8007578:	2a00      	cmp	r2, #0
 800757a:	d110      	bne.n	800759e <UART_WaitOnFlagUntilTimeout+0x5e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	4913      	ldr	r1, [pc, #76]	; (80075cc <UART_WaitOnFlagUntilTimeout+0x8c>)
 8007580:	400a      	ands	r2, r1
 8007582:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007584:	689a      	ldr	r2, [r3, #8]
 8007586:	31a3      	adds	r1, #163	; 0xa3
 8007588:	31ff      	adds	r1, #255	; 0xff
 800758a:	438a      	bics	r2, r1
 800758c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800758e:	2320      	movs	r3, #32
 8007590:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007592:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8007594:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8007596:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8007598:	3474      	adds	r4, #116	; 0x74
 800759a:	7023      	strb	r3, [r4, #0]
}
 800759c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800759e:	2104      	movs	r1, #4
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	420a      	tst	r2, r1
 80075a4:	d0d3      	beq.n	800754e <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075a6:	69da      	ldr	r2, [r3, #28]
 80075a8:	423a      	tst	r2, r7
 80075aa:	d0d0      	beq.n	800754e <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075ac:	621f      	str	r7, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	4906      	ldr	r1, [pc, #24]	; (80075cc <UART_WaitOnFlagUntilTimeout+0x8c>)
 80075b2:	400a      	ands	r2, r1
 80075b4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075b6:	689a      	ldr	r2, [r3, #8]
 80075b8:	31a3      	adds	r1, #163	; 0xa3
 80075ba:	31ff      	adds	r1, #255	; 0xff
 80075bc:	438a      	bics	r2, r1
 80075be:	609a      	str	r2, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 80075c0:	2320      	movs	r3, #32
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075c2:	1d22      	adds	r2, r4, #4
          huart->gState = HAL_UART_STATE_READY;
 80075c4:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80075c6:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075c8:	67d3      	str	r3, [r2, #124]	; 0x7c
 80075ca:	e7e3      	b.n	8007594 <UART_WaitOnFlagUntilTimeout+0x54>
 80075cc:	fffffe5f 	.word	0xfffffe5f

080075d0 <HAL_UART_Transmit>:
{
 80075d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075d2:	b087      	sub	sp, #28
 80075d4:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 80075d6:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 80075d8:	0004      	movs	r4, r0
 80075da:	000d      	movs	r5, r1
 80075dc:	0016      	movs	r6, r2
    return HAL_BUSY;
 80075de:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 80075e0:	2b20      	cmp	r3, #32
 80075e2:	d151      	bne.n	8007688 <HAL_UART_Transmit+0xb8>
      return  HAL_ERROR;
 80075e4:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80075e6:	2900      	cmp	r1, #0
 80075e8:	d04e      	beq.n	8007688 <HAL_UART_Transmit+0xb8>
 80075ea:	2a00      	cmp	r2, #0
 80075ec:	d04c      	beq.n	8007688 <HAL_UART_Transmit+0xb8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075ee:	2380      	movs	r3, #128	; 0x80
 80075f0:	68a2      	ldr	r2, [r4, #8]
 80075f2:	015b      	lsls	r3, r3, #5
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d104      	bne.n	8007602 <HAL_UART_Transmit+0x32>
 80075f8:	6923      	ldr	r3, [r4, #16]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d101      	bne.n	8007602 <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 80075fe:	4201      	tst	r1, r0
 8007600:	d142      	bne.n	8007688 <HAL_UART_Transmit+0xb8>
    __HAL_LOCK(huart);
 8007602:	0023      	movs	r3, r4
 8007604:	3374      	adds	r3, #116	; 0x74
 8007606:	9303      	str	r3, [sp, #12]
 8007608:	781b      	ldrb	r3, [r3, #0]
    return HAL_BUSY;
 800760a:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800760c:	2b01      	cmp	r3, #1
 800760e:	d03b      	beq.n	8007688 <HAL_UART_Transmit+0xb8>
 8007610:	2301      	movs	r3, #1
 8007612:	9a03      	ldr	r2, [sp, #12]
 8007614:	7013      	strb	r3, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007616:	2200      	movs	r2, #0
 8007618:	1d23      	adds	r3, r4, #4
 800761a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800761c:	2321      	movs	r3, #33	; 0x21
 800761e:	67a3      	str	r3, [r4, #120]	; 0x78
    tickstart = HAL_GetTick();
 8007620:	f7fd fd04 	bl	800502c <HAL_GetTick>
    huart->TxXferSize  = Size;
 8007624:	0023      	movs	r3, r4
 8007626:	3350      	adds	r3, #80	; 0x50
 8007628:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 800762a:	3302      	adds	r3, #2
 800762c:	801e      	strh	r6, [r3, #0]
 800762e:	9304      	str	r3, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007630:	2380      	movs	r3, #128	; 0x80
 8007632:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8007634:	0007      	movs	r7, r0
      pdata16bits = NULL;
 8007636:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007638:	015b      	lsls	r3, r3, #5
 800763a:	429a      	cmp	r2, r3
 800763c:	d104      	bne.n	8007648 <HAL_UART_Transmit+0x78>
 800763e:	6923      	ldr	r3, [r4, #16]
 8007640:	42b3      	cmp	r3, r6
 8007642:	d101      	bne.n	8007648 <HAL_UART_Transmit+0x78>
 8007644:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8007646:	001d      	movs	r5, r3
    __HAL_UNLOCK(huart);
 8007648:	2300      	movs	r3, #0
 800764a:	9a03      	ldr	r2, [sp, #12]
 800764c:	7013      	strb	r3, [r2, #0]
    while (huart->TxXferCount > 0U)
 800764e:	0023      	movs	r3, r4
 8007650:	3352      	adds	r3, #82	; 0x52
 8007652:	881b      	ldrh	r3, [r3, #0]
 8007654:	b29a      	uxth	r2, r3
 8007656:	2b00      	cmp	r3, #0
 8007658:	d10b      	bne.n	8007672 <HAL_UART_Transmit+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800765a:	9b05      	ldr	r3, [sp, #20]
 800765c:	2140      	movs	r1, #64	; 0x40
 800765e:	9300      	str	r3, [sp, #0]
 8007660:	0020      	movs	r0, r4
 8007662:	003b      	movs	r3, r7
 8007664:	f7ff ff6c 	bl	8007540 <UART_WaitOnFlagUntilTimeout>
 8007668:	2800      	cmp	r0, #0
 800766a:	d10c      	bne.n	8007686 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 800766c:	2320      	movs	r3, #32
 800766e:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8007670:	e00a      	b.n	8007688 <HAL_UART_Transmit+0xb8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007672:	9b05      	ldr	r3, [sp, #20]
 8007674:	2200      	movs	r2, #0
 8007676:	9300      	str	r3, [sp, #0]
 8007678:	2180      	movs	r1, #128	; 0x80
 800767a:	003b      	movs	r3, r7
 800767c:	0020      	movs	r0, r4
 800767e:	f7ff ff5f 	bl	8007540 <UART_WaitOnFlagUntilTimeout>
 8007682:	2800      	cmp	r0, #0
 8007684:	d002      	beq.n	800768c <HAL_UART_Transmit+0xbc>
        return HAL_TIMEOUT;
 8007686:	2003      	movs	r0, #3
}
 8007688:	b007      	add	sp, #28
 800768a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (pdata8bits == NULL)
 800768c:	6822      	ldr	r2, [r4, #0]
 800768e:	2d00      	cmp	r5, #0
 8007690:	d10b      	bne.n	80076aa <HAL_UART_Transmit+0xda>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007692:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8007694:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007696:	05db      	lsls	r3, r3, #23
 8007698:	0ddb      	lsrs	r3, r3, #23
 800769a:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800769c:	9b04      	ldr	r3, [sp, #16]
 800769e:	9a04      	ldr	r2, [sp, #16]
 80076a0:	881b      	ldrh	r3, [r3, #0]
 80076a2:	3b01      	subs	r3, #1
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	8013      	strh	r3, [r2, #0]
 80076a8:	e7d1      	b.n	800764e <HAL_UART_Transmit+0x7e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076aa:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 80076ac:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076ae:	6293      	str	r3, [r2, #40]	; 0x28
        pdata8bits++;
 80076b0:	e7f4      	b.n	800769c <HAL_UART_Transmit+0xcc>
	...

080076b4 <UART_CheckIdleState>:
{
 80076b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076b6:	2600      	movs	r6, #0
{
 80076b8:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076ba:	1d03      	adds	r3, r0, #4
 80076bc:	67de      	str	r6, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80076be:	f7fd fcb5 	bl	800502c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80076c2:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80076c4:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	071b      	lsls	r3, r3, #28
 80076ca:	d416      	bmi.n	80076fa <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076cc:	6823      	ldr	r3, [r4, #0]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	075b      	lsls	r3, r3, #29
 80076d2:	d50a      	bpl.n	80076ea <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076d4:	2180      	movs	r1, #128	; 0x80
 80076d6:	4b0f      	ldr	r3, [pc, #60]	; (8007714 <UART_CheckIdleState+0x60>)
 80076d8:	2200      	movs	r2, #0
 80076da:	9300      	str	r3, [sp, #0]
 80076dc:	0020      	movs	r0, r4
 80076de:	002b      	movs	r3, r5
 80076e0:	03c9      	lsls	r1, r1, #15
 80076e2:	f7ff ff2d 	bl	8007540 <UART_WaitOnFlagUntilTimeout>
 80076e6:	2800      	cmp	r0, #0
 80076e8:	d112      	bne.n	8007710 <UART_CheckIdleState+0x5c>
  huart->gState = HAL_UART_STATE_READY;
 80076ea:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ec:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80076ee:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80076f0:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076f2:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 80076f4:	3474      	adds	r4, #116	; 0x74
 80076f6:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 80076f8:	e00b      	b.n	8007712 <UART_CheckIdleState+0x5e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076fa:	2180      	movs	r1, #128	; 0x80
 80076fc:	4b05      	ldr	r3, [pc, #20]	; (8007714 <UART_CheckIdleState+0x60>)
 80076fe:	0032      	movs	r2, r6
 8007700:	9300      	str	r3, [sp, #0]
 8007702:	0389      	lsls	r1, r1, #14
 8007704:	0003      	movs	r3, r0
 8007706:	0020      	movs	r0, r4
 8007708:	f7ff ff1a 	bl	8007540 <UART_WaitOnFlagUntilTimeout>
 800770c:	2800      	cmp	r0, #0
 800770e:	d0dd      	beq.n	80076cc <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8007710:	2003      	movs	r0, #3
}
 8007712:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8007714:	01ffffff 	.word	0x01ffffff

08007718 <HAL_UART_Init>:
{
 8007718:	b510      	push	{r4, lr}
 800771a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800771c:	d101      	bne.n	8007722 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800771e:	2001      	movs	r0, #1
}
 8007720:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8007722:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8007724:	2b00      	cmp	r3, #0
 8007726:	d104      	bne.n	8007732 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8007728:	0002      	movs	r2, r0
 800772a:	3274      	adds	r2, #116	; 0x74
 800772c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800772e:	f7fc ff67 	bl	8004600 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8007732:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8007734:	2101      	movs	r1, #1
 8007736:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007738:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 800773a:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800773c:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800773e:	438b      	bics	r3, r1
 8007740:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007742:	f7ff fd89 	bl	8007258 <UART_SetConfig>
 8007746:	2801      	cmp	r0, #1
 8007748:	d0e9      	beq.n	800771e <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800774a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800774c:	2b00      	cmp	r3, #0
 800774e:	d002      	beq.n	8007756 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8007750:	0020      	movs	r0, r4
 8007752:	f7ff fe8d 	bl	8007470 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007756:	6823      	ldr	r3, [r4, #0]
 8007758:	4907      	ldr	r1, [pc, #28]	; (8007778 <HAL_UART_Init+0x60>)
 800775a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800775c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800775e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007760:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007762:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007764:	689a      	ldr	r2, [r3, #8]
 8007766:	438a      	bics	r2, r1
 8007768:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800776a:	2201      	movs	r2, #1
 800776c:	6819      	ldr	r1, [r3, #0]
 800776e:	430a      	orrs	r2, r1
 8007770:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8007772:	f7ff ff9f 	bl	80076b4 <UART_CheckIdleState>
 8007776:	e7d3      	b.n	8007720 <HAL_UART_Init+0x8>
 8007778:	ffffb7ff 	.word	0xffffb7ff

0800777c <UART_Start_Receive_DMA>:
{
 800777c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800777e:	0013      	movs	r3, r2
  huart->RxXferSize = Size;
 8007780:	0002      	movs	r2, r0
{
 8007782:	0004      	movs	r4, r0
  huart->RxXferSize = Size;
 8007784:	3258      	adds	r2, #88	; 0x58
  huart->pRxBuffPtr = pData;
 8007786:	6541      	str	r1, [r0, #84]	; 0x54
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007788:	2500      	movs	r5, #0
  huart->RxXferSize = Size;
 800778a:	8013      	strh	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800778c:	2222      	movs	r2, #34	; 0x22
 800778e:	0026      	movs	r6, r4
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007790:	1d07      	adds	r7, r0, #4
 8007792:	67fd      	str	r5, [r7, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007794:	67c2      	str	r2, [r0, #124]	; 0x7c
  if (huart->hdmarx != NULL)
 8007796:	6f00      	ldr	r0, [r0, #112]	; 0x70
 8007798:	3674      	adds	r6, #116	; 0x74
 800779a:	42a8      	cmp	r0, r5
 800779c:	d018      	beq.n	80077d0 <UART_Start_Receive_DMA+0x54>
 800779e:	6822      	ldr	r2, [r4, #0]
    huart->hdmarx->XferAbortCallback = NULL;
 80077a0:	6385      	str	r5, [r0, #56]	; 0x38
 80077a2:	9201      	str	r2, [sp, #4]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80077a4:	4a13      	ldr	r2, [pc, #76]	; (80077f4 <UART_Start_Receive_DMA+0x78>)
 80077a6:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80077a8:	4a13      	ldr	r2, [pc, #76]	; (80077f8 <UART_Start_Receive_DMA+0x7c>)
 80077aa:	6302      	str	r2, [r0, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80077ac:	4a13      	ldr	r2, [pc, #76]	; (80077fc <UART_Start_Receive_DMA+0x80>)
 80077ae:	6342      	str	r2, [r0, #52]	; 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80077b0:	9a01      	ldr	r2, [sp, #4]
 80077b2:	3224      	adds	r2, #36	; 0x24
 80077b4:	4694      	mov	ip, r2
 80077b6:	000a      	movs	r2, r1
 80077b8:	4661      	mov	r1, ip
 80077ba:	f7fd ff4d 	bl	8005658 <HAL_DMA_Start_IT>
 80077be:	42a8      	cmp	r0, r5
 80077c0:	d006      	beq.n	80077d0 <UART_Start_Receive_DMA+0x54>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80077c2:	2310      	movs	r3, #16
      return HAL_ERROR;
 80077c4:	2001      	movs	r0, #1
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80077c6:	67fb      	str	r3, [r7, #124]	; 0x7c
      huart->gState = HAL_UART_STATE_READY;
 80077c8:	18db      	adds	r3, r3, r3
      __HAL_UNLOCK(huart);
 80077ca:	7035      	strb	r5, [r6, #0]
      huart->gState = HAL_UART_STATE_READY;
 80077cc:	67a3      	str	r3, [r4, #120]	; 0x78
}
 80077ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  __HAL_UNLOCK(huart);
 80077d0:	2000      	movs	r0, #0
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077d2:	2280      	movs	r2, #128	; 0x80
  __HAL_UNLOCK(huart);
 80077d4:	7030      	strb	r0, [r6, #0]
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077d6:	6823      	ldr	r3, [r4, #0]
 80077d8:	0052      	lsls	r2, r2, #1
 80077da:	6819      	ldr	r1, [r3, #0]
 80077dc:	430a      	orrs	r2, r1
 80077de:	601a      	str	r2, [r3, #0]
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e0:	2201      	movs	r2, #1
 80077e2:	6899      	ldr	r1, [r3, #8]
 80077e4:	430a      	orrs	r2, r1
 80077e6:	609a      	str	r2, [r3, #8]
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077e8:	2240      	movs	r2, #64	; 0x40
 80077ea:	6899      	ldr	r1, [r3, #8]
 80077ec:	430a      	orrs	r2, r1
 80077ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80077f0:	e7ed      	b.n	80077ce <UART_Start_Receive_DMA+0x52>
 80077f2:	46c0      	nop			; (mov r8, r8)
 80077f4:	080071f5 	.word	0x080071f5
 80077f8:	080071d5 	.word	0x080071d5
 80077fc:	08006f39 	.word	0x08006f39

08007800 <HAL_UART_Receive_DMA>:
{
 8007800:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8007802:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
    return HAL_BUSY;
 8007804:	2302      	movs	r3, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8007806:	2c20      	cmp	r4, #32
 8007808:	d129      	bne.n	800785e <HAL_UART_Receive_DMA+0x5e>
      return HAL_ERROR;
 800780a:	3b01      	subs	r3, #1
    if ((pData == NULL) || (Size == 0U))
 800780c:	2900      	cmp	r1, #0
 800780e:	d026      	beq.n	800785e <HAL_UART_Receive_DMA+0x5e>
 8007810:	2a00      	cmp	r2, #0
 8007812:	d024      	beq.n	800785e <HAL_UART_Receive_DMA+0x5e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007814:	2380      	movs	r3, #128	; 0x80
 8007816:	6884      	ldr	r4, [r0, #8]
 8007818:	015b      	lsls	r3, r3, #5
 800781a:	429c      	cmp	r4, r3
 800781c:	d106      	bne.n	800782c <HAL_UART_Receive_DMA+0x2c>
 800781e:	6903      	ldr	r3, [r0, #16]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d103      	bne.n	800782c <HAL_UART_Receive_DMA+0x2c>
      if ((((uint32_t)pData) & 1U) != 0U)
 8007824:	2401      	movs	r4, #1
      return HAL_ERROR;
 8007826:	0023      	movs	r3, r4
      if ((((uint32_t)pData) & 1U) != 0U)
 8007828:	4221      	tst	r1, r4
 800782a:	d118      	bne.n	800785e <HAL_UART_Receive_DMA+0x5e>
    __HAL_LOCK(huart);
 800782c:	0004      	movs	r4, r0
 800782e:	3474      	adds	r4, #116	; 0x74
 8007830:	7825      	ldrb	r5, [r4, #0]
    return HAL_BUSY;
 8007832:	2302      	movs	r3, #2
    __HAL_LOCK(huart);
 8007834:	2d01      	cmp	r5, #1
 8007836:	d012      	beq.n	800785e <HAL_UART_Receive_DMA+0x5e>
 8007838:	3b01      	subs	r3, #1
 800783a:	7023      	strb	r3, [r4, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800783c:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800783e:	4c09      	ldr	r4, [pc, #36]	; (8007864 <HAL_UART_Receive_DMA+0x64>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007840:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007842:	6803      	ldr	r3, [r0, #0]
 8007844:	42a3      	cmp	r3, r4
 8007846:	d007      	beq.n	8007858 <HAL_UART_Receive_DMA+0x58>
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007848:	685c      	ldr	r4, [r3, #4]
 800784a:	0224      	lsls	r4, r4, #8
 800784c:	d504      	bpl.n	8007858 <HAL_UART_Receive_DMA+0x58>
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800784e:	2480      	movs	r4, #128	; 0x80
 8007850:	681d      	ldr	r5, [r3, #0]
 8007852:	04e4      	lsls	r4, r4, #19
 8007854:	432c      	orrs	r4, r5
 8007856:	601c      	str	r4, [r3, #0]
    return(UART_Start_Receive_DMA(huart, pData, Size));
 8007858:	f7ff ff90 	bl	800777c <UART_Start_Receive_DMA>
 800785c:	0003      	movs	r3, r0
}
 800785e:	0018      	movs	r0, r3
 8007860:	bd70      	pop	{r4, r5, r6, pc}
 8007862:	46c0      	nop			; (mov r8, r8)
 8007864:	40004800 	.word	0x40004800

08007868 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007868:	4770      	bx	lr

0800786a <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 800786a:	b510      	push	{r4, lr}
 800786c:	0004      	movs	r4, r0
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
  {
    return HAL_ERROR;
 800786e:	2001      	movs	r0, #1
  if (hwwdg == NULL)
 8007870:	2c00      	cmp	r4, #0
 8007872:	d00e      	beq.n	8007892 <HAL_WWDG_Init+0x28>

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 8007874:	0020      	movs	r0, r4
 8007876:	f7fc ff15 	bl	80046a4 <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 800787a:	2380      	movs	r3, #128	; 0x80

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));

  /* Return function status */
  return HAL_OK;
 800787c:	2000      	movs	r0, #0
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 800787e:	68e1      	ldr	r1, [r4, #12]
 8007880:	6822      	ldr	r2, [r4, #0]
 8007882:	430b      	orrs	r3, r1
 8007884:	6013      	str	r3, [r2, #0]
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 8007886:	6861      	ldr	r1, [r4, #4]
 8007888:	6923      	ldr	r3, [r4, #16]
 800788a:	430b      	orrs	r3, r1
 800788c:	68a1      	ldr	r1, [r4, #8]
 800788e:	430b      	orrs	r3, r1
 8007890:	6053      	str	r3, [r2, #4]
}
 8007892:	bd10      	pop	{r4, pc}

08007894 <HAL_WWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg)
{
  /* Write to WWDG CR the WWDG Counter value to refresh with */
  WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter));
 8007894:	6803      	ldr	r3, [r0, #0]
 8007896:	68c2      	ldr	r2, [r0, #12]

  /* Return function status */
  return HAL_OK;
}
 8007898:	2000      	movs	r0, #0
  WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter));
 800789a:	601a      	str	r2, [r3, #0]
}
 800789c:	4770      	bx	lr
	...

080078a0 <__errno>:
 80078a0:	4b01      	ldr	r3, [pc, #4]	; (80078a8 <__errno+0x8>)
 80078a2:	6818      	ldr	r0, [r3, #0]
 80078a4:	4770      	bx	lr
 80078a6:	46c0      	nop			; (mov r8, r8)
 80078a8:	20000020 	.word	0x20000020

080078ac <__libc_init_array>:
 80078ac:	b570      	push	{r4, r5, r6, lr}
 80078ae:	2600      	movs	r6, #0
 80078b0:	4d0c      	ldr	r5, [pc, #48]	; (80078e4 <__libc_init_array+0x38>)
 80078b2:	4c0d      	ldr	r4, [pc, #52]	; (80078e8 <__libc_init_array+0x3c>)
 80078b4:	1b64      	subs	r4, r4, r5
 80078b6:	10a4      	asrs	r4, r4, #2
 80078b8:	42a6      	cmp	r6, r4
 80078ba:	d109      	bne.n	80078d0 <__libc_init_array+0x24>
 80078bc:	2600      	movs	r6, #0
 80078be:	f003 f891 	bl	800a9e4 <_init>
 80078c2:	4d0a      	ldr	r5, [pc, #40]	; (80078ec <__libc_init_array+0x40>)
 80078c4:	4c0a      	ldr	r4, [pc, #40]	; (80078f0 <__libc_init_array+0x44>)
 80078c6:	1b64      	subs	r4, r4, r5
 80078c8:	10a4      	asrs	r4, r4, #2
 80078ca:	42a6      	cmp	r6, r4
 80078cc:	d105      	bne.n	80078da <__libc_init_array+0x2e>
 80078ce:	bd70      	pop	{r4, r5, r6, pc}
 80078d0:	00b3      	lsls	r3, r6, #2
 80078d2:	58eb      	ldr	r3, [r5, r3]
 80078d4:	4798      	blx	r3
 80078d6:	3601      	adds	r6, #1
 80078d8:	e7ee      	b.n	80078b8 <__libc_init_array+0xc>
 80078da:	00b3      	lsls	r3, r6, #2
 80078dc:	58eb      	ldr	r3, [r5, r3]
 80078de:	4798      	blx	r3
 80078e0:	3601      	adds	r6, #1
 80078e2:	e7f2      	b.n	80078ca <__libc_init_array+0x1e>
 80078e4:	0800b334 	.word	0x0800b334
 80078e8:	0800b334 	.word	0x0800b334
 80078ec:	0800b334 	.word	0x0800b334
 80078f0:	0800b338 	.word	0x0800b338

080078f4 <memcpy>:
 80078f4:	2300      	movs	r3, #0
 80078f6:	b510      	push	{r4, lr}
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d100      	bne.n	80078fe <memcpy+0xa>
 80078fc:	bd10      	pop	{r4, pc}
 80078fe:	5ccc      	ldrb	r4, [r1, r3]
 8007900:	54c4      	strb	r4, [r0, r3]
 8007902:	3301      	adds	r3, #1
 8007904:	e7f8      	b.n	80078f8 <memcpy+0x4>

08007906 <memset>:
 8007906:	0003      	movs	r3, r0
 8007908:	1882      	adds	r2, r0, r2
 800790a:	4293      	cmp	r3, r2
 800790c:	d100      	bne.n	8007910 <memset+0xa>
 800790e:	4770      	bx	lr
 8007910:	7019      	strb	r1, [r3, #0]
 8007912:	3301      	adds	r3, #1
 8007914:	e7f9      	b.n	800790a <memset+0x4>

08007916 <__cvt>:
 8007916:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007918:	001e      	movs	r6, r3
 800791a:	2300      	movs	r3, #0
 800791c:	0014      	movs	r4, r2
 800791e:	b08b      	sub	sp, #44	; 0x2c
 8007920:	429e      	cmp	r6, r3
 8007922:	da04      	bge.n	800792e <__cvt+0x18>
 8007924:	2180      	movs	r1, #128	; 0x80
 8007926:	0609      	lsls	r1, r1, #24
 8007928:	1873      	adds	r3, r6, r1
 800792a:	001e      	movs	r6, r3
 800792c:	232d      	movs	r3, #45	; 0x2d
 800792e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007930:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007932:	7013      	strb	r3, [r2, #0]
 8007934:	2320      	movs	r3, #32
 8007936:	2203      	movs	r2, #3
 8007938:	439f      	bics	r7, r3
 800793a:	2f46      	cmp	r7, #70	; 0x46
 800793c:	d007      	beq.n	800794e <__cvt+0x38>
 800793e:	003b      	movs	r3, r7
 8007940:	3b45      	subs	r3, #69	; 0x45
 8007942:	4259      	negs	r1, r3
 8007944:	414b      	adcs	r3, r1
 8007946:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007948:	3a01      	subs	r2, #1
 800794a:	18cb      	adds	r3, r1, r3
 800794c:	9310      	str	r3, [sp, #64]	; 0x40
 800794e:	ab09      	add	r3, sp, #36	; 0x24
 8007950:	9304      	str	r3, [sp, #16]
 8007952:	ab08      	add	r3, sp, #32
 8007954:	9303      	str	r3, [sp, #12]
 8007956:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007958:	9200      	str	r2, [sp, #0]
 800795a:	9302      	str	r3, [sp, #8]
 800795c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800795e:	0022      	movs	r2, r4
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	0033      	movs	r3, r6
 8007964:	f000 fe56 	bl	8008614 <_dtoa_r>
 8007968:	0005      	movs	r5, r0
 800796a:	2f47      	cmp	r7, #71	; 0x47
 800796c:	d102      	bne.n	8007974 <__cvt+0x5e>
 800796e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007970:	07db      	lsls	r3, r3, #31
 8007972:	d528      	bpl.n	80079c6 <__cvt+0xb0>
 8007974:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007976:	18eb      	adds	r3, r5, r3
 8007978:	9307      	str	r3, [sp, #28]
 800797a:	2f46      	cmp	r7, #70	; 0x46
 800797c:	d114      	bne.n	80079a8 <__cvt+0x92>
 800797e:	782b      	ldrb	r3, [r5, #0]
 8007980:	2b30      	cmp	r3, #48	; 0x30
 8007982:	d10c      	bne.n	800799e <__cvt+0x88>
 8007984:	2200      	movs	r2, #0
 8007986:	2300      	movs	r3, #0
 8007988:	0020      	movs	r0, r4
 800798a:	0031      	movs	r1, r6
 800798c:	f7f8 fd5e 	bl	800044c <__aeabi_dcmpeq>
 8007990:	2800      	cmp	r0, #0
 8007992:	d104      	bne.n	800799e <__cvt+0x88>
 8007994:	2301      	movs	r3, #1
 8007996:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007998:	1a9b      	subs	r3, r3, r2
 800799a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800799c:	6013      	str	r3, [r2, #0]
 800799e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80079a0:	9a07      	ldr	r2, [sp, #28]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	18d3      	adds	r3, r2, r3
 80079a6:	9307      	str	r3, [sp, #28]
 80079a8:	2200      	movs	r2, #0
 80079aa:	2300      	movs	r3, #0
 80079ac:	0020      	movs	r0, r4
 80079ae:	0031      	movs	r1, r6
 80079b0:	f7f8 fd4c 	bl	800044c <__aeabi_dcmpeq>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	d001      	beq.n	80079bc <__cvt+0xa6>
 80079b8:	9b07      	ldr	r3, [sp, #28]
 80079ba:	9309      	str	r3, [sp, #36]	; 0x24
 80079bc:	2230      	movs	r2, #48	; 0x30
 80079be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c0:	9907      	ldr	r1, [sp, #28]
 80079c2:	428b      	cmp	r3, r1
 80079c4:	d306      	bcc.n	80079d4 <__cvt+0xbe>
 80079c6:	0028      	movs	r0, r5
 80079c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80079cc:	1b5b      	subs	r3, r3, r5
 80079ce:	6013      	str	r3, [r2, #0]
 80079d0:	b00b      	add	sp, #44	; 0x2c
 80079d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079d4:	1c59      	adds	r1, r3, #1
 80079d6:	9109      	str	r1, [sp, #36]	; 0x24
 80079d8:	701a      	strb	r2, [r3, #0]
 80079da:	e7f0      	b.n	80079be <__cvt+0xa8>

080079dc <__exponent>:
 80079dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079de:	1c83      	adds	r3, r0, #2
 80079e0:	b087      	sub	sp, #28
 80079e2:	9303      	str	r3, [sp, #12]
 80079e4:	0005      	movs	r5, r0
 80079e6:	000c      	movs	r4, r1
 80079e8:	232b      	movs	r3, #43	; 0x2b
 80079ea:	7002      	strb	r2, [r0, #0]
 80079ec:	2900      	cmp	r1, #0
 80079ee:	da01      	bge.n	80079f4 <__exponent+0x18>
 80079f0:	424c      	negs	r4, r1
 80079f2:	3302      	adds	r3, #2
 80079f4:	706b      	strb	r3, [r5, #1]
 80079f6:	2c09      	cmp	r4, #9
 80079f8:	dd31      	ble.n	8007a5e <__exponent+0x82>
 80079fa:	270a      	movs	r7, #10
 80079fc:	ab04      	add	r3, sp, #16
 80079fe:	1dde      	adds	r6, r3, #7
 8007a00:	0020      	movs	r0, r4
 8007a02:	0039      	movs	r1, r7
 8007a04:	9601      	str	r6, [sp, #4]
 8007a06:	f7f8 fd0b 	bl	8000420 <__aeabi_idivmod>
 8007a0a:	3e01      	subs	r6, #1
 8007a0c:	3130      	adds	r1, #48	; 0x30
 8007a0e:	0020      	movs	r0, r4
 8007a10:	7031      	strb	r1, [r6, #0]
 8007a12:	0039      	movs	r1, r7
 8007a14:	9402      	str	r4, [sp, #8]
 8007a16:	f7f8 fc1d 	bl	8000254 <__divsi3>
 8007a1a:	9b02      	ldr	r3, [sp, #8]
 8007a1c:	0004      	movs	r4, r0
 8007a1e:	2b63      	cmp	r3, #99	; 0x63
 8007a20:	dcee      	bgt.n	8007a00 <__exponent+0x24>
 8007a22:	9b01      	ldr	r3, [sp, #4]
 8007a24:	3430      	adds	r4, #48	; 0x30
 8007a26:	1e9a      	subs	r2, r3, #2
 8007a28:	0013      	movs	r3, r2
 8007a2a:	9903      	ldr	r1, [sp, #12]
 8007a2c:	7014      	strb	r4, [r2, #0]
 8007a2e:	a804      	add	r0, sp, #16
 8007a30:	3007      	adds	r0, #7
 8007a32:	4298      	cmp	r0, r3
 8007a34:	d80e      	bhi.n	8007a54 <__exponent+0x78>
 8007a36:	ab04      	add	r3, sp, #16
 8007a38:	3307      	adds	r3, #7
 8007a3a:	2000      	movs	r0, #0
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d804      	bhi.n	8007a4a <__exponent+0x6e>
 8007a40:	ab04      	add	r3, sp, #16
 8007a42:	3009      	adds	r0, #9
 8007a44:	18c0      	adds	r0, r0, r3
 8007a46:	9b01      	ldr	r3, [sp, #4]
 8007a48:	1ac0      	subs	r0, r0, r3
 8007a4a:	9b03      	ldr	r3, [sp, #12]
 8007a4c:	1818      	adds	r0, r3, r0
 8007a4e:	1b40      	subs	r0, r0, r5
 8007a50:	b007      	add	sp, #28
 8007a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a54:	7818      	ldrb	r0, [r3, #0]
 8007a56:	3301      	adds	r3, #1
 8007a58:	7008      	strb	r0, [r1, #0]
 8007a5a:	3101      	adds	r1, #1
 8007a5c:	e7e7      	b.n	8007a2e <__exponent+0x52>
 8007a5e:	2330      	movs	r3, #48	; 0x30
 8007a60:	18e4      	adds	r4, r4, r3
 8007a62:	70ab      	strb	r3, [r5, #2]
 8007a64:	1d28      	adds	r0, r5, #4
 8007a66:	70ec      	strb	r4, [r5, #3]
 8007a68:	e7f1      	b.n	8007a4e <__exponent+0x72>
	...

08007a6c <_printf_float>:
 8007a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a6e:	b095      	sub	sp, #84	; 0x54
 8007a70:	000c      	movs	r4, r1
 8007a72:	9208      	str	r2, [sp, #32]
 8007a74:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8007a76:	9309      	str	r3, [sp, #36]	; 0x24
 8007a78:	0007      	movs	r7, r0
 8007a7a:	f001 fdb7 	bl	80095ec <_localeconv_r>
 8007a7e:	6803      	ldr	r3, [r0, #0]
 8007a80:	0018      	movs	r0, r3
 8007a82:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a84:	f7f8 fb40 	bl	8000108 <strlen>
 8007a88:	2300      	movs	r3, #0
 8007a8a:	9312      	str	r3, [sp, #72]	; 0x48
 8007a8c:	7e23      	ldrb	r3, [r4, #24]
 8007a8e:	2207      	movs	r2, #7
 8007a90:	001e      	movs	r6, r3
 8007a92:	6823      	ldr	r3, [r4, #0]
 8007a94:	900d      	str	r0, [sp, #52]	; 0x34
 8007a96:	930c      	str	r3, [sp, #48]	; 0x30
 8007a98:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007a9a:	682b      	ldr	r3, [r5, #0]
 8007a9c:	05c9      	lsls	r1, r1, #23
 8007a9e:	d547      	bpl.n	8007b30 <_printf_float+0xc4>
 8007aa0:	189b      	adds	r3, r3, r2
 8007aa2:	4393      	bics	r3, r2
 8007aa4:	001a      	movs	r2, r3
 8007aa6:	3208      	adds	r2, #8
 8007aa8:	602a      	str	r2, [r5, #0]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	64a2      	str	r2, [r4, #72]	; 0x48
 8007ab0:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007ab6:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8007ab8:	930a      	str	r3, [sp, #40]	; 0x28
 8007aba:	006b      	lsls	r3, r5, #1
 8007abc:	085b      	lsrs	r3, r3, #1
 8007abe:	930e      	str	r3, [sp, #56]	; 0x38
 8007ac0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007ac2:	4ba8      	ldr	r3, [pc, #672]	; (8007d64 <_printf_float+0x2f8>)
 8007ac4:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007ac6:	4252      	negs	r2, r2
 8007ac8:	f7fb fa66 	bl	8002f98 <__aeabi_dcmpun>
 8007acc:	2800      	cmp	r0, #0
 8007ace:	d131      	bne.n	8007b34 <_printf_float+0xc8>
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	4ba4      	ldr	r3, [pc, #656]	; (8007d64 <_printf_float+0x2f8>)
 8007ad4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007ad6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007ad8:	4252      	negs	r2, r2
 8007ada:	f7f8 fcc7 	bl	800046c <__aeabi_dcmple>
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	d128      	bne.n	8007b34 <_printf_float+0xc8>
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	0029      	movs	r1, r5
 8007ae8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007aea:	f7f8 fcb5 	bl	8000458 <__aeabi_dcmplt>
 8007aee:	2800      	cmp	r0, #0
 8007af0:	d003      	beq.n	8007afa <_printf_float+0x8e>
 8007af2:	0023      	movs	r3, r4
 8007af4:	222d      	movs	r2, #45	; 0x2d
 8007af6:	3343      	adds	r3, #67	; 0x43
 8007af8:	701a      	strb	r2, [r3, #0]
 8007afa:	4d9b      	ldr	r5, [pc, #620]	; (8007d68 <_printf_float+0x2fc>)
 8007afc:	2e47      	cmp	r6, #71	; 0x47
 8007afe:	d900      	bls.n	8007b02 <_printf_float+0x96>
 8007b00:	4d9a      	ldr	r5, [pc, #616]	; (8007d6c <_printf_float+0x300>)
 8007b02:	2303      	movs	r3, #3
 8007b04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b06:	6123      	str	r3, [r4, #16]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	439a      	bics	r2, r3
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	6022      	str	r2, [r4, #0]
 8007b10:	930a      	str	r3, [sp, #40]	; 0x28
 8007b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b14:	0021      	movs	r1, r4
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	0038      	movs	r0, r7
 8007b1a:	9b08      	ldr	r3, [sp, #32]
 8007b1c:	aa13      	add	r2, sp, #76	; 0x4c
 8007b1e:	f000 f9f3 	bl	8007f08 <_printf_common>
 8007b22:	1c43      	adds	r3, r0, #1
 8007b24:	d000      	beq.n	8007b28 <_printf_float+0xbc>
 8007b26:	e09e      	b.n	8007c66 <_printf_float+0x1fa>
 8007b28:	2001      	movs	r0, #1
 8007b2a:	4240      	negs	r0, r0
 8007b2c:	b015      	add	sp, #84	; 0x54
 8007b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b30:	3307      	adds	r3, #7
 8007b32:	e7b6      	b.n	8007aa2 <_printf_float+0x36>
 8007b34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b36:	002b      	movs	r3, r5
 8007b38:	0010      	movs	r0, r2
 8007b3a:	0029      	movs	r1, r5
 8007b3c:	f7fb fa2c 	bl	8002f98 <__aeabi_dcmpun>
 8007b40:	2800      	cmp	r0, #0
 8007b42:	d00a      	beq.n	8007b5a <_printf_float+0xee>
 8007b44:	2d00      	cmp	r5, #0
 8007b46:	da03      	bge.n	8007b50 <_printf_float+0xe4>
 8007b48:	0023      	movs	r3, r4
 8007b4a:	222d      	movs	r2, #45	; 0x2d
 8007b4c:	3343      	adds	r3, #67	; 0x43
 8007b4e:	701a      	strb	r2, [r3, #0]
 8007b50:	4d87      	ldr	r5, [pc, #540]	; (8007d70 <_printf_float+0x304>)
 8007b52:	2e47      	cmp	r6, #71	; 0x47
 8007b54:	d9d5      	bls.n	8007b02 <_printf_float+0x96>
 8007b56:	4d87      	ldr	r5, [pc, #540]	; (8007d74 <_printf_float+0x308>)
 8007b58:	e7d3      	b.n	8007b02 <_printf_float+0x96>
 8007b5a:	2220      	movs	r2, #32
 8007b5c:	0031      	movs	r1, r6
 8007b5e:	6863      	ldr	r3, [r4, #4]
 8007b60:	4391      	bics	r1, r2
 8007b62:	910e      	str	r1, [sp, #56]	; 0x38
 8007b64:	1c5a      	adds	r2, r3, #1
 8007b66:	d147      	bne.n	8007bf8 <_printf_float+0x18c>
 8007b68:	3307      	adds	r3, #7
 8007b6a:	6063      	str	r3, [r4, #4]
 8007b6c:	2380      	movs	r3, #128	; 0x80
 8007b6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b70:	00db      	lsls	r3, r3, #3
 8007b72:	4313      	orrs	r3, r2
 8007b74:	2200      	movs	r2, #0
 8007b76:	9206      	str	r2, [sp, #24]
 8007b78:	aa12      	add	r2, sp, #72	; 0x48
 8007b7a:	9205      	str	r2, [sp, #20]
 8007b7c:	aa11      	add	r2, sp, #68	; 0x44
 8007b7e:	9203      	str	r2, [sp, #12]
 8007b80:	2223      	movs	r2, #35	; 0x23
 8007b82:	a908      	add	r1, sp, #32
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	9301      	str	r3, [sp, #4]
 8007b88:	6863      	ldr	r3, [r4, #4]
 8007b8a:	1852      	adds	r2, r2, r1
 8007b8c:	9202      	str	r2, [sp, #8]
 8007b8e:	9300      	str	r3, [sp, #0]
 8007b90:	0038      	movs	r0, r7
 8007b92:	002b      	movs	r3, r5
 8007b94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b96:	9604      	str	r6, [sp, #16]
 8007b98:	f7ff febd 	bl	8007916 <__cvt>
 8007b9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b9e:	0005      	movs	r5, r0
 8007ba0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007ba2:	2b47      	cmp	r3, #71	; 0x47
 8007ba4:	d108      	bne.n	8007bb8 <_printf_float+0x14c>
 8007ba6:	1ccb      	adds	r3, r1, #3
 8007ba8:	db02      	blt.n	8007bb0 <_printf_float+0x144>
 8007baa:	6863      	ldr	r3, [r4, #4]
 8007bac:	4299      	cmp	r1, r3
 8007bae:	dd46      	ble.n	8007c3e <_printf_float+0x1d2>
 8007bb0:	0033      	movs	r3, r6
 8007bb2:	3b02      	subs	r3, #2
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	001e      	movs	r6, r3
 8007bb8:	2e65      	cmp	r6, #101	; 0x65
 8007bba:	d824      	bhi.n	8007c06 <_printf_float+0x19a>
 8007bbc:	0020      	movs	r0, r4
 8007bbe:	0032      	movs	r2, r6
 8007bc0:	3901      	subs	r1, #1
 8007bc2:	3050      	adds	r0, #80	; 0x50
 8007bc4:	9111      	str	r1, [sp, #68]	; 0x44
 8007bc6:	f7ff ff09 	bl	80079dc <__exponent>
 8007bca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007bcc:	900a      	str	r0, [sp, #40]	; 0x28
 8007bce:	1813      	adds	r3, r2, r0
 8007bd0:	6123      	str	r3, [r4, #16]
 8007bd2:	2a01      	cmp	r2, #1
 8007bd4:	dc02      	bgt.n	8007bdc <_printf_float+0x170>
 8007bd6:	6822      	ldr	r2, [r4, #0]
 8007bd8:	07d2      	lsls	r2, r2, #31
 8007bda:	d501      	bpl.n	8007be0 <_printf_float+0x174>
 8007bdc:	3301      	adds	r3, #1
 8007bde:	6123      	str	r3, [r4, #16]
 8007be0:	2323      	movs	r3, #35	; 0x23
 8007be2:	aa08      	add	r2, sp, #32
 8007be4:	189b      	adds	r3, r3, r2
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d100      	bne.n	8007bee <_printf_float+0x182>
 8007bec:	e791      	b.n	8007b12 <_printf_float+0xa6>
 8007bee:	0023      	movs	r3, r4
 8007bf0:	222d      	movs	r2, #45	; 0x2d
 8007bf2:	3343      	adds	r3, #67	; 0x43
 8007bf4:	701a      	strb	r2, [r3, #0]
 8007bf6:	e78c      	b.n	8007b12 <_printf_float+0xa6>
 8007bf8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007bfa:	2a47      	cmp	r2, #71	; 0x47
 8007bfc:	d1b6      	bne.n	8007b6c <_printf_float+0x100>
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d1b4      	bne.n	8007b6c <_printf_float+0x100>
 8007c02:	3301      	adds	r3, #1
 8007c04:	e7b1      	b.n	8007b6a <_printf_float+0xfe>
 8007c06:	2e66      	cmp	r6, #102	; 0x66
 8007c08:	d11b      	bne.n	8007c42 <_printf_float+0x1d6>
 8007c0a:	6863      	ldr	r3, [r4, #4]
 8007c0c:	2900      	cmp	r1, #0
 8007c0e:	dd0d      	ble.n	8007c2c <_printf_float+0x1c0>
 8007c10:	6121      	str	r1, [r4, #16]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d102      	bne.n	8007c1c <_printf_float+0x1b0>
 8007c16:	6822      	ldr	r2, [r4, #0]
 8007c18:	07d2      	lsls	r2, r2, #31
 8007c1a:	d502      	bpl.n	8007c22 <_printf_float+0x1b6>
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	1859      	adds	r1, r3, r1
 8007c20:	6121      	str	r1, [r4, #16]
 8007c22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c24:	65a3      	str	r3, [r4, #88]	; 0x58
 8007c26:	2300      	movs	r3, #0
 8007c28:	930a      	str	r3, [sp, #40]	; 0x28
 8007c2a:	e7d9      	b.n	8007be0 <_printf_float+0x174>
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d103      	bne.n	8007c38 <_printf_float+0x1cc>
 8007c30:	2201      	movs	r2, #1
 8007c32:	6821      	ldr	r1, [r4, #0]
 8007c34:	4211      	tst	r1, r2
 8007c36:	d000      	beq.n	8007c3a <_printf_float+0x1ce>
 8007c38:	1c9a      	adds	r2, r3, #2
 8007c3a:	6122      	str	r2, [r4, #16]
 8007c3c:	e7f1      	b.n	8007c22 <_printf_float+0x1b6>
 8007c3e:	2367      	movs	r3, #103	; 0x67
 8007c40:	001e      	movs	r6, r3
 8007c42:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c46:	4293      	cmp	r3, r2
 8007c48:	db06      	blt.n	8007c58 <_printf_float+0x1ec>
 8007c4a:	6822      	ldr	r2, [r4, #0]
 8007c4c:	6123      	str	r3, [r4, #16]
 8007c4e:	07d2      	lsls	r2, r2, #31
 8007c50:	d5e7      	bpl.n	8007c22 <_printf_float+0x1b6>
 8007c52:	3301      	adds	r3, #1
 8007c54:	6123      	str	r3, [r4, #16]
 8007c56:	e7e4      	b.n	8007c22 <_printf_float+0x1b6>
 8007c58:	2101      	movs	r1, #1
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	dc01      	bgt.n	8007c62 <_printf_float+0x1f6>
 8007c5e:	1849      	adds	r1, r1, r1
 8007c60:	1ac9      	subs	r1, r1, r3
 8007c62:	1852      	adds	r2, r2, r1
 8007c64:	e7e9      	b.n	8007c3a <_printf_float+0x1ce>
 8007c66:	6822      	ldr	r2, [r4, #0]
 8007c68:	0553      	lsls	r3, r2, #21
 8007c6a:	d408      	bmi.n	8007c7e <_printf_float+0x212>
 8007c6c:	6923      	ldr	r3, [r4, #16]
 8007c6e:	002a      	movs	r2, r5
 8007c70:	0038      	movs	r0, r7
 8007c72:	9908      	ldr	r1, [sp, #32]
 8007c74:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007c76:	47a8      	blx	r5
 8007c78:	1c43      	adds	r3, r0, #1
 8007c7a:	d129      	bne.n	8007cd0 <_printf_float+0x264>
 8007c7c:	e754      	b.n	8007b28 <_printf_float+0xbc>
 8007c7e:	2e65      	cmp	r6, #101	; 0x65
 8007c80:	d800      	bhi.n	8007c84 <_printf_float+0x218>
 8007c82:	e0ec      	b.n	8007e5e <_printf_float+0x3f2>
 8007c84:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007c86:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007c88:	2200      	movs	r2, #0
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	f7f8 fbde 	bl	800044c <__aeabi_dcmpeq>
 8007c90:	2800      	cmp	r0, #0
 8007c92:	d034      	beq.n	8007cfe <_printf_float+0x292>
 8007c94:	2301      	movs	r3, #1
 8007c96:	0038      	movs	r0, r7
 8007c98:	4a37      	ldr	r2, [pc, #220]	; (8007d78 <_printf_float+0x30c>)
 8007c9a:	9908      	ldr	r1, [sp, #32]
 8007c9c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007c9e:	47a8      	blx	r5
 8007ca0:	1c43      	adds	r3, r0, #1
 8007ca2:	d100      	bne.n	8007ca6 <_printf_float+0x23a>
 8007ca4:	e740      	b.n	8007b28 <_printf_float+0xbc>
 8007ca6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ca8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007caa:	4293      	cmp	r3, r2
 8007cac:	db02      	blt.n	8007cb4 <_printf_float+0x248>
 8007cae:	6823      	ldr	r3, [r4, #0]
 8007cb0:	07db      	lsls	r3, r3, #31
 8007cb2:	d50d      	bpl.n	8007cd0 <_printf_float+0x264>
 8007cb4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007cb6:	0038      	movs	r0, r7
 8007cb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cbc:	9908      	ldr	r1, [sp, #32]
 8007cbe:	47a8      	blx	r5
 8007cc0:	2500      	movs	r5, #0
 8007cc2:	1c43      	adds	r3, r0, #1
 8007cc4:	d100      	bne.n	8007cc8 <_printf_float+0x25c>
 8007cc6:	e72f      	b.n	8007b28 <_printf_float+0xbc>
 8007cc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	42ab      	cmp	r3, r5
 8007cce:	dc0a      	bgt.n	8007ce6 <_printf_float+0x27a>
 8007cd0:	6823      	ldr	r3, [r4, #0]
 8007cd2:	079b      	lsls	r3, r3, #30
 8007cd4:	d500      	bpl.n	8007cd8 <_printf_float+0x26c>
 8007cd6:	e114      	b.n	8007f02 <_printf_float+0x496>
 8007cd8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007cda:	68e0      	ldr	r0, [r4, #12]
 8007cdc:	4298      	cmp	r0, r3
 8007cde:	db00      	blt.n	8007ce2 <_printf_float+0x276>
 8007ce0:	e724      	b.n	8007b2c <_printf_float+0xc0>
 8007ce2:	0018      	movs	r0, r3
 8007ce4:	e722      	b.n	8007b2c <_printf_float+0xc0>
 8007ce6:	0022      	movs	r2, r4
 8007ce8:	2301      	movs	r3, #1
 8007cea:	0038      	movs	r0, r7
 8007cec:	9908      	ldr	r1, [sp, #32]
 8007cee:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007cf0:	321a      	adds	r2, #26
 8007cf2:	47b0      	blx	r6
 8007cf4:	1c43      	adds	r3, r0, #1
 8007cf6:	d100      	bne.n	8007cfa <_printf_float+0x28e>
 8007cf8:	e716      	b.n	8007b28 <_printf_float+0xbc>
 8007cfa:	3501      	adds	r5, #1
 8007cfc:	e7e4      	b.n	8007cc8 <_printf_float+0x25c>
 8007cfe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	dc3b      	bgt.n	8007d7c <_printf_float+0x310>
 8007d04:	2301      	movs	r3, #1
 8007d06:	0038      	movs	r0, r7
 8007d08:	4a1b      	ldr	r2, [pc, #108]	; (8007d78 <_printf_float+0x30c>)
 8007d0a:	9908      	ldr	r1, [sp, #32]
 8007d0c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007d0e:	47b0      	blx	r6
 8007d10:	1c43      	adds	r3, r0, #1
 8007d12:	d100      	bne.n	8007d16 <_printf_float+0x2aa>
 8007d14:	e708      	b.n	8007b28 <_printf_float+0xbc>
 8007d16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d18:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	d102      	bne.n	8007d24 <_printf_float+0x2b8>
 8007d1e:	6823      	ldr	r3, [r4, #0]
 8007d20:	07db      	lsls	r3, r3, #31
 8007d22:	d5d5      	bpl.n	8007cd0 <_printf_float+0x264>
 8007d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d26:	0038      	movs	r0, r7
 8007d28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d2a:	9908      	ldr	r1, [sp, #32]
 8007d2c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007d2e:	47b0      	blx	r6
 8007d30:	1c43      	adds	r3, r0, #1
 8007d32:	d100      	bne.n	8007d36 <_printf_float+0x2ca>
 8007d34:	e6f8      	b.n	8007b28 <_printf_float+0xbc>
 8007d36:	2300      	movs	r3, #0
 8007d38:	930a      	str	r3, [sp, #40]	; 0x28
 8007d3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d3e:	425b      	negs	r3, r3
 8007d40:	4293      	cmp	r3, r2
 8007d42:	dc01      	bgt.n	8007d48 <_printf_float+0x2dc>
 8007d44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d46:	e792      	b.n	8007c6e <_printf_float+0x202>
 8007d48:	0022      	movs	r2, r4
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	0038      	movs	r0, r7
 8007d4e:	9908      	ldr	r1, [sp, #32]
 8007d50:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007d52:	321a      	adds	r2, #26
 8007d54:	47b0      	blx	r6
 8007d56:	1c43      	adds	r3, r0, #1
 8007d58:	d100      	bne.n	8007d5c <_printf_float+0x2f0>
 8007d5a:	e6e5      	b.n	8007b28 <_printf_float+0xbc>
 8007d5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d5e:	3301      	adds	r3, #1
 8007d60:	e7ea      	b.n	8007d38 <_printf_float+0x2cc>
 8007d62:	46c0      	nop			; (mov r8, r8)
 8007d64:	7fefffff 	.word	0x7fefffff
 8007d68:	0800af4c 	.word	0x0800af4c
 8007d6c:	0800af50 	.word	0x0800af50
 8007d70:	0800af54 	.word	0x0800af54
 8007d74:	0800af58 	.word	0x0800af58
 8007d78:	0800af5c 	.word	0x0800af5c
 8007d7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d80:	920a      	str	r2, [sp, #40]	; 0x28
 8007d82:	429a      	cmp	r2, r3
 8007d84:	dd00      	ble.n	8007d88 <_printf_float+0x31c>
 8007d86:	930a      	str	r3, [sp, #40]	; 0x28
 8007d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	dc3d      	bgt.n	8007e0a <_printf_float+0x39e>
 8007d8e:	2300      	movs	r3, #0
 8007d90:	930e      	str	r3, [sp, #56]	; 0x38
 8007d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d94:	43db      	mvns	r3, r3
 8007d96:	17db      	asrs	r3, r3, #31
 8007d98:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d9e:	930c      	str	r3, [sp, #48]	; 0x30
 8007da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007da2:	4013      	ands	r3, r2
 8007da4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007da6:	1ad3      	subs	r3, r2, r3
 8007da8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007daa:	4293      	cmp	r3, r2
 8007dac:	dc36      	bgt.n	8007e1c <_printf_float+0x3b0>
 8007dae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007db0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007db2:	4293      	cmp	r3, r2
 8007db4:	db40      	blt.n	8007e38 <_printf_float+0x3cc>
 8007db6:	6823      	ldr	r3, [r4, #0]
 8007db8:	07db      	lsls	r3, r3, #31
 8007dba:	d43d      	bmi.n	8007e38 <_printf_float+0x3cc>
 8007dbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007dbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dc0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007dc2:	1ad3      	subs	r3, r2, r3
 8007dc4:	1a52      	subs	r2, r2, r1
 8007dc6:	920a      	str	r2, [sp, #40]	; 0x28
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	dd00      	ble.n	8007dce <_printf_float+0x362>
 8007dcc:	930a      	str	r3, [sp, #40]	; 0x28
 8007dce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	dc3a      	bgt.n	8007e4a <_printf_float+0x3de>
 8007dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dd6:	2500      	movs	r5, #0
 8007dd8:	43db      	mvns	r3, r3
 8007dda:	17db      	asrs	r3, r3, #31
 8007ddc:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dde:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007de0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007de2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007de4:	1a9b      	subs	r3, r3, r2
 8007de6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007de8:	400a      	ands	r2, r1
 8007dea:	1a9b      	subs	r3, r3, r2
 8007dec:	42ab      	cmp	r3, r5
 8007dee:	dc00      	bgt.n	8007df2 <_printf_float+0x386>
 8007df0:	e76e      	b.n	8007cd0 <_printf_float+0x264>
 8007df2:	0022      	movs	r2, r4
 8007df4:	2301      	movs	r3, #1
 8007df6:	0038      	movs	r0, r7
 8007df8:	9908      	ldr	r1, [sp, #32]
 8007dfa:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007dfc:	321a      	adds	r2, #26
 8007dfe:	47b0      	blx	r6
 8007e00:	1c43      	adds	r3, r0, #1
 8007e02:	d100      	bne.n	8007e06 <_printf_float+0x39a>
 8007e04:	e690      	b.n	8007b28 <_printf_float+0xbc>
 8007e06:	3501      	adds	r5, #1
 8007e08:	e7e9      	b.n	8007dde <_printf_float+0x372>
 8007e0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e0c:	002a      	movs	r2, r5
 8007e0e:	0038      	movs	r0, r7
 8007e10:	9908      	ldr	r1, [sp, #32]
 8007e12:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007e14:	47b0      	blx	r6
 8007e16:	1c43      	adds	r3, r0, #1
 8007e18:	d1b9      	bne.n	8007d8e <_printf_float+0x322>
 8007e1a:	e685      	b.n	8007b28 <_printf_float+0xbc>
 8007e1c:	0022      	movs	r2, r4
 8007e1e:	2301      	movs	r3, #1
 8007e20:	0038      	movs	r0, r7
 8007e22:	9908      	ldr	r1, [sp, #32]
 8007e24:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007e26:	321a      	adds	r2, #26
 8007e28:	47b0      	blx	r6
 8007e2a:	1c43      	adds	r3, r0, #1
 8007e2c:	d100      	bne.n	8007e30 <_printf_float+0x3c4>
 8007e2e:	e67b      	b.n	8007b28 <_printf_float+0xbc>
 8007e30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e32:	3301      	adds	r3, #1
 8007e34:	930e      	str	r3, [sp, #56]	; 0x38
 8007e36:	e7b0      	b.n	8007d9a <_printf_float+0x32e>
 8007e38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e3a:	0038      	movs	r0, r7
 8007e3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e3e:	9908      	ldr	r1, [sp, #32]
 8007e40:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007e42:	47b0      	blx	r6
 8007e44:	1c43      	adds	r3, r0, #1
 8007e46:	d1b9      	bne.n	8007dbc <_printf_float+0x350>
 8007e48:	e66e      	b.n	8007b28 <_printf_float+0xbc>
 8007e4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e4c:	0038      	movs	r0, r7
 8007e4e:	18ea      	adds	r2, r5, r3
 8007e50:	9908      	ldr	r1, [sp, #32]
 8007e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e54:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007e56:	47a8      	blx	r5
 8007e58:	1c43      	adds	r3, r0, #1
 8007e5a:	d1bb      	bne.n	8007dd4 <_printf_float+0x368>
 8007e5c:	e664      	b.n	8007b28 <_printf_float+0xbc>
 8007e5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	dc02      	bgt.n	8007e6a <_printf_float+0x3fe>
 8007e64:	2301      	movs	r3, #1
 8007e66:	421a      	tst	r2, r3
 8007e68:	d038      	beq.n	8007edc <_printf_float+0x470>
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	002a      	movs	r2, r5
 8007e6e:	0038      	movs	r0, r7
 8007e70:	9908      	ldr	r1, [sp, #32]
 8007e72:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007e74:	47b0      	blx	r6
 8007e76:	1c43      	adds	r3, r0, #1
 8007e78:	d100      	bne.n	8007e7c <_printf_float+0x410>
 8007e7a:	e655      	b.n	8007b28 <_printf_float+0xbc>
 8007e7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e7e:	0038      	movs	r0, r7
 8007e80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e82:	9908      	ldr	r1, [sp, #32]
 8007e84:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007e86:	47b0      	blx	r6
 8007e88:	1c43      	adds	r3, r0, #1
 8007e8a:	d100      	bne.n	8007e8e <_printf_float+0x422>
 8007e8c:	e64c      	b.n	8007b28 <_printf_float+0xbc>
 8007e8e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007e90:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007e92:	2200      	movs	r2, #0
 8007e94:	2300      	movs	r3, #0
 8007e96:	f7f8 fad9 	bl	800044c <__aeabi_dcmpeq>
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	d11c      	bne.n	8007ed8 <_printf_float+0x46c>
 8007e9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ea0:	1c6a      	adds	r2, r5, #1
 8007ea2:	3b01      	subs	r3, #1
 8007ea4:	0038      	movs	r0, r7
 8007ea6:	9908      	ldr	r1, [sp, #32]
 8007ea8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007eaa:	47a8      	blx	r5
 8007eac:	1c43      	adds	r3, r0, #1
 8007eae:	d10f      	bne.n	8007ed0 <_printf_float+0x464>
 8007eb0:	e63a      	b.n	8007b28 <_printf_float+0xbc>
 8007eb2:	0022      	movs	r2, r4
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	0038      	movs	r0, r7
 8007eb8:	9908      	ldr	r1, [sp, #32]
 8007eba:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007ebc:	321a      	adds	r2, #26
 8007ebe:	47b0      	blx	r6
 8007ec0:	1c43      	adds	r3, r0, #1
 8007ec2:	d100      	bne.n	8007ec6 <_printf_float+0x45a>
 8007ec4:	e630      	b.n	8007b28 <_printf_float+0xbc>
 8007ec6:	3501      	adds	r5, #1
 8007ec8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	42ab      	cmp	r3, r5
 8007ece:	dcf0      	bgt.n	8007eb2 <_printf_float+0x446>
 8007ed0:	0022      	movs	r2, r4
 8007ed2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ed4:	3250      	adds	r2, #80	; 0x50
 8007ed6:	e6cb      	b.n	8007c70 <_printf_float+0x204>
 8007ed8:	2500      	movs	r5, #0
 8007eda:	e7f5      	b.n	8007ec8 <_printf_float+0x45c>
 8007edc:	002a      	movs	r2, r5
 8007ede:	e7e1      	b.n	8007ea4 <_printf_float+0x438>
 8007ee0:	0022      	movs	r2, r4
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	0038      	movs	r0, r7
 8007ee6:	9908      	ldr	r1, [sp, #32]
 8007ee8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007eea:	3219      	adds	r2, #25
 8007eec:	47b0      	blx	r6
 8007eee:	1c43      	adds	r3, r0, #1
 8007ef0:	d100      	bne.n	8007ef4 <_printf_float+0x488>
 8007ef2:	e619      	b.n	8007b28 <_printf_float+0xbc>
 8007ef4:	3501      	adds	r5, #1
 8007ef6:	68e3      	ldr	r3, [r4, #12]
 8007ef8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007efa:	1a9b      	subs	r3, r3, r2
 8007efc:	42ab      	cmp	r3, r5
 8007efe:	dcef      	bgt.n	8007ee0 <_printf_float+0x474>
 8007f00:	e6ea      	b.n	8007cd8 <_printf_float+0x26c>
 8007f02:	2500      	movs	r5, #0
 8007f04:	e7f7      	b.n	8007ef6 <_printf_float+0x48a>
 8007f06:	46c0      	nop			; (mov r8, r8)

08007f08 <_printf_common>:
 8007f08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f0a:	0015      	movs	r5, r2
 8007f0c:	9301      	str	r3, [sp, #4]
 8007f0e:	688a      	ldr	r2, [r1, #8]
 8007f10:	690b      	ldr	r3, [r1, #16]
 8007f12:	000c      	movs	r4, r1
 8007f14:	9000      	str	r0, [sp, #0]
 8007f16:	4293      	cmp	r3, r2
 8007f18:	da00      	bge.n	8007f1c <_printf_common+0x14>
 8007f1a:	0013      	movs	r3, r2
 8007f1c:	0022      	movs	r2, r4
 8007f1e:	602b      	str	r3, [r5, #0]
 8007f20:	3243      	adds	r2, #67	; 0x43
 8007f22:	7812      	ldrb	r2, [r2, #0]
 8007f24:	2a00      	cmp	r2, #0
 8007f26:	d001      	beq.n	8007f2c <_printf_common+0x24>
 8007f28:	3301      	adds	r3, #1
 8007f2a:	602b      	str	r3, [r5, #0]
 8007f2c:	6823      	ldr	r3, [r4, #0]
 8007f2e:	069b      	lsls	r3, r3, #26
 8007f30:	d502      	bpl.n	8007f38 <_printf_common+0x30>
 8007f32:	682b      	ldr	r3, [r5, #0]
 8007f34:	3302      	adds	r3, #2
 8007f36:	602b      	str	r3, [r5, #0]
 8007f38:	6822      	ldr	r2, [r4, #0]
 8007f3a:	2306      	movs	r3, #6
 8007f3c:	0017      	movs	r7, r2
 8007f3e:	401f      	ands	r7, r3
 8007f40:	421a      	tst	r2, r3
 8007f42:	d027      	beq.n	8007f94 <_printf_common+0x8c>
 8007f44:	0023      	movs	r3, r4
 8007f46:	3343      	adds	r3, #67	; 0x43
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	1e5a      	subs	r2, r3, #1
 8007f4c:	4193      	sbcs	r3, r2
 8007f4e:	6822      	ldr	r2, [r4, #0]
 8007f50:	0692      	lsls	r2, r2, #26
 8007f52:	d430      	bmi.n	8007fb6 <_printf_common+0xae>
 8007f54:	0022      	movs	r2, r4
 8007f56:	9901      	ldr	r1, [sp, #4]
 8007f58:	9800      	ldr	r0, [sp, #0]
 8007f5a:	9e08      	ldr	r6, [sp, #32]
 8007f5c:	3243      	adds	r2, #67	; 0x43
 8007f5e:	47b0      	blx	r6
 8007f60:	1c43      	adds	r3, r0, #1
 8007f62:	d025      	beq.n	8007fb0 <_printf_common+0xa8>
 8007f64:	2306      	movs	r3, #6
 8007f66:	6820      	ldr	r0, [r4, #0]
 8007f68:	682a      	ldr	r2, [r5, #0]
 8007f6a:	68e1      	ldr	r1, [r4, #12]
 8007f6c:	2500      	movs	r5, #0
 8007f6e:	4003      	ands	r3, r0
 8007f70:	2b04      	cmp	r3, #4
 8007f72:	d103      	bne.n	8007f7c <_printf_common+0x74>
 8007f74:	1a8d      	subs	r5, r1, r2
 8007f76:	43eb      	mvns	r3, r5
 8007f78:	17db      	asrs	r3, r3, #31
 8007f7a:	401d      	ands	r5, r3
 8007f7c:	68a3      	ldr	r3, [r4, #8]
 8007f7e:	6922      	ldr	r2, [r4, #16]
 8007f80:	4293      	cmp	r3, r2
 8007f82:	dd01      	ble.n	8007f88 <_printf_common+0x80>
 8007f84:	1a9b      	subs	r3, r3, r2
 8007f86:	18ed      	adds	r5, r5, r3
 8007f88:	2700      	movs	r7, #0
 8007f8a:	42bd      	cmp	r5, r7
 8007f8c:	d120      	bne.n	8007fd0 <_printf_common+0xc8>
 8007f8e:	2000      	movs	r0, #0
 8007f90:	e010      	b.n	8007fb4 <_printf_common+0xac>
 8007f92:	3701      	adds	r7, #1
 8007f94:	68e3      	ldr	r3, [r4, #12]
 8007f96:	682a      	ldr	r2, [r5, #0]
 8007f98:	1a9b      	subs	r3, r3, r2
 8007f9a:	42bb      	cmp	r3, r7
 8007f9c:	ddd2      	ble.n	8007f44 <_printf_common+0x3c>
 8007f9e:	0022      	movs	r2, r4
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	9901      	ldr	r1, [sp, #4]
 8007fa4:	9800      	ldr	r0, [sp, #0]
 8007fa6:	9e08      	ldr	r6, [sp, #32]
 8007fa8:	3219      	adds	r2, #25
 8007faa:	47b0      	blx	r6
 8007fac:	1c43      	adds	r3, r0, #1
 8007fae:	d1f0      	bne.n	8007f92 <_printf_common+0x8a>
 8007fb0:	2001      	movs	r0, #1
 8007fb2:	4240      	negs	r0, r0
 8007fb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007fb6:	2030      	movs	r0, #48	; 0x30
 8007fb8:	18e1      	adds	r1, r4, r3
 8007fba:	3143      	adds	r1, #67	; 0x43
 8007fbc:	7008      	strb	r0, [r1, #0]
 8007fbe:	0021      	movs	r1, r4
 8007fc0:	1c5a      	adds	r2, r3, #1
 8007fc2:	3145      	adds	r1, #69	; 0x45
 8007fc4:	7809      	ldrb	r1, [r1, #0]
 8007fc6:	18a2      	adds	r2, r4, r2
 8007fc8:	3243      	adds	r2, #67	; 0x43
 8007fca:	3302      	adds	r3, #2
 8007fcc:	7011      	strb	r1, [r2, #0]
 8007fce:	e7c1      	b.n	8007f54 <_printf_common+0x4c>
 8007fd0:	0022      	movs	r2, r4
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	9901      	ldr	r1, [sp, #4]
 8007fd6:	9800      	ldr	r0, [sp, #0]
 8007fd8:	9e08      	ldr	r6, [sp, #32]
 8007fda:	321a      	adds	r2, #26
 8007fdc:	47b0      	blx	r6
 8007fde:	1c43      	adds	r3, r0, #1
 8007fe0:	d0e6      	beq.n	8007fb0 <_printf_common+0xa8>
 8007fe2:	3701      	adds	r7, #1
 8007fe4:	e7d1      	b.n	8007f8a <_printf_common+0x82>
	...

08007fe8 <_printf_i>:
 8007fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fea:	b08b      	sub	sp, #44	; 0x2c
 8007fec:	9206      	str	r2, [sp, #24]
 8007fee:	000a      	movs	r2, r1
 8007ff0:	3243      	adds	r2, #67	; 0x43
 8007ff2:	9307      	str	r3, [sp, #28]
 8007ff4:	9005      	str	r0, [sp, #20]
 8007ff6:	9204      	str	r2, [sp, #16]
 8007ff8:	7e0a      	ldrb	r2, [r1, #24]
 8007ffa:	000c      	movs	r4, r1
 8007ffc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ffe:	2a78      	cmp	r2, #120	; 0x78
 8008000:	d806      	bhi.n	8008010 <_printf_i+0x28>
 8008002:	2a62      	cmp	r2, #98	; 0x62
 8008004:	d808      	bhi.n	8008018 <_printf_i+0x30>
 8008006:	2a00      	cmp	r2, #0
 8008008:	d100      	bne.n	800800c <_printf_i+0x24>
 800800a:	e0c0      	b.n	800818e <_printf_i+0x1a6>
 800800c:	2a58      	cmp	r2, #88	; 0x58
 800800e:	d052      	beq.n	80080b6 <_printf_i+0xce>
 8008010:	0026      	movs	r6, r4
 8008012:	3642      	adds	r6, #66	; 0x42
 8008014:	7032      	strb	r2, [r6, #0]
 8008016:	e022      	b.n	800805e <_printf_i+0x76>
 8008018:	0010      	movs	r0, r2
 800801a:	3863      	subs	r0, #99	; 0x63
 800801c:	2815      	cmp	r0, #21
 800801e:	d8f7      	bhi.n	8008010 <_printf_i+0x28>
 8008020:	f7f8 f884 	bl	800012c <__gnu_thumb1_case_shi>
 8008024:	001f0016 	.word	0x001f0016
 8008028:	fff6fff6 	.word	0xfff6fff6
 800802c:	fff6fff6 	.word	0xfff6fff6
 8008030:	fff6001f 	.word	0xfff6001f
 8008034:	fff6fff6 	.word	0xfff6fff6
 8008038:	00a8fff6 	.word	0x00a8fff6
 800803c:	009a0036 	.word	0x009a0036
 8008040:	fff6fff6 	.word	0xfff6fff6
 8008044:	fff600b9 	.word	0xfff600b9
 8008048:	fff60036 	.word	0xfff60036
 800804c:	009efff6 	.word	0x009efff6
 8008050:	0026      	movs	r6, r4
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	3642      	adds	r6, #66	; 0x42
 8008056:	1d11      	adds	r1, r2, #4
 8008058:	6019      	str	r1, [r3, #0]
 800805a:	6813      	ldr	r3, [r2, #0]
 800805c:	7033      	strb	r3, [r6, #0]
 800805e:	2301      	movs	r3, #1
 8008060:	e0a7      	b.n	80081b2 <_printf_i+0x1ca>
 8008062:	6808      	ldr	r0, [r1, #0]
 8008064:	6819      	ldr	r1, [r3, #0]
 8008066:	1d0a      	adds	r2, r1, #4
 8008068:	0605      	lsls	r5, r0, #24
 800806a:	d50b      	bpl.n	8008084 <_printf_i+0x9c>
 800806c:	680d      	ldr	r5, [r1, #0]
 800806e:	601a      	str	r2, [r3, #0]
 8008070:	2d00      	cmp	r5, #0
 8008072:	da03      	bge.n	800807c <_printf_i+0x94>
 8008074:	232d      	movs	r3, #45	; 0x2d
 8008076:	9a04      	ldr	r2, [sp, #16]
 8008078:	426d      	negs	r5, r5
 800807a:	7013      	strb	r3, [r2, #0]
 800807c:	4b61      	ldr	r3, [pc, #388]	; (8008204 <_printf_i+0x21c>)
 800807e:	270a      	movs	r7, #10
 8008080:	9303      	str	r3, [sp, #12]
 8008082:	e032      	b.n	80080ea <_printf_i+0x102>
 8008084:	680d      	ldr	r5, [r1, #0]
 8008086:	601a      	str	r2, [r3, #0]
 8008088:	0641      	lsls	r1, r0, #25
 800808a:	d5f1      	bpl.n	8008070 <_printf_i+0x88>
 800808c:	b22d      	sxth	r5, r5
 800808e:	e7ef      	b.n	8008070 <_printf_i+0x88>
 8008090:	680d      	ldr	r5, [r1, #0]
 8008092:	6819      	ldr	r1, [r3, #0]
 8008094:	1d08      	adds	r0, r1, #4
 8008096:	6018      	str	r0, [r3, #0]
 8008098:	062e      	lsls	r6, r5, #24
 800809a:	d501      	bpl.n	80080a0 <_printf_i+0xb8>
 800809c:	680d      	ldr	r5, [r1, #0]
 800809e:	e003      	b.n	80080a8 <_printf_i+0xc0>
 80080a0:	066d      	lsls	r5, r5, #25
 80080a2:	d5fb      	bpl.n	800809c <_printf_i+0xb4>
 80080a4:	680d      	ldr	r5, [r1, #0]
 80080a6:	b2ad      	uxth	r5, r5
 80080a8:	4b56      	ldr	r3, [pc, #344]	; (8008204 <_printf_i+0x21c>)
 80080aa:	270a      	movs	r7, #10
 80080ac:	9303      	str	r3, [sp, #12]
 80080ae:	2a6f      	cmp	r2, #111	; 0x6f
 80080b0:	d117      	bne.n	80080e2 <_printf_i+0xfa>
 80080b2:	2708      	movs	r7, #8
 80080b4:	e015      	b.n	80080e2 <_printf_i+0xfa>
 80080b6:	3145      	adds	r1, #69	; 0x45
 80080b8:	700a      	strb	r2, [r1, #0]
 80080ba:	4a52      	ldr	r2, [pc, #328]	; (8008204 <_printf_i+0x21c>)
 80080bc:	9203      	str	r2, [sp, #12]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	6821      	ldr	r1, [r4, #0]
 80080c2:	ca20      	ldmia	r2!, {r5}
 80080c4:	601a      	str	r2, [r3, #0]
 80080c6:	0608      	lsls	r0, r1, #24
 80080c8:	d550      	bpl.n	800816c <_printf_i+0x184>
 80080ca:	07cb      	lsls	r3, r1, #31
 80080cc:	d502      	bpl.n	80080d4 <_printf_i+0xec>
 80080ce:	2320      	movs	r3, #32
 80080d0:	4319      	orrs	r1, r3
 80080d2:	6021      	str	r1, [r4, #0]
 80080d4:	2710      	movs	r7, #16
 80080d6:	2d00      	cmp	r5, #0
 80080d8:	d103      	bne.n	80080e2 <_printf_i+0xfa>
 80080da:	2320      	movs	r3, #32
 80080dc:	6822      	ldr	r2, [r4, #0]
 80080de:	439a      	bics	r2, r3
 80080e0:	6022      	str	r2, [r4, #0]
 80080e2:	0023      	movs	r3, r4
 80080e4:	2200      	movs	r2, #0
 80080e6:	3343      	adds	r3, #67	; 0x43
 80080e8:	701a      	strb	r2, [r3, #0]
 80080ea:	6863      	ldr	r3, [r4, #4]
 80080ec:	60a3      	str	r3, [r4, #8]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	db03      	blt.n	80080fa <_printf_i+0x112>
 80080f2:	2204      	movs	r2, #4
 80080f4:	6821      	ldr	r1, [r4, #0]
 80080f6:	4391      	bics	r1, r2
 80080f8:	6021      	str	r1, [r4, #0]
 80080fa:	2d00      	cmp	r5, #0
 80080fc:	d102      	bne.n	8008104 <_printf_i+0x11c>
 80080fe:	9e04      	ldr	r6, [sp, #16]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d00c      	beq.n	800811e <_printf_i+0x136>
 8008104:	9e04      	ldr	r6, [sp, #16]
 8008106:	0028      	movs	r0, r5
 8008108:	0039      	movs	r1, r7
 800810a:	f7f8 f89f 	bl	800024c <__aeabi_uidivmod>
 800810e:	9b03      	ldr	r3, [sp, #12]
 8008110:	3e01      	subs	r6, #1
 8008112:	5c5b      	ldrb	r3, [r3, r1]
 8008114:	7033      	strb	r3, [r6, #0]
 8008116:	002b      	movs	r3, r5
 8008118:	0005      	movs	r5, r0
 800811a:	429f      	cmp	r7, r3
 800811c:	d9f3      	bls.n	8008106 <_printf_i+0x11e>
 800811e:	2f08      	cmp	r7, #8
 8008120:	d109      	bne.n	8008136 <_printf_i+0x14e>
 8008122:	6823      	ldr	r3, [r4, #0]
 8008124:	07db      	lsls	r3, r3, #31
 8008126:	d506      	bpl.n	8008136 <_printf_i+0x14e>
 8008128:	6863      	ldr	r3, [r4, #4]
 800812a:	6922      	ldr	r2, [r4, #16]
 800812c:	4293      	cmp	r3, r2
 800812e:	dc02      	bgt.n	8008136 <_printf_i+0x14e>
 8008130:	2330      	movs	r3, #48	; 0x30
 8008132:	3e01      	subs	r6, #1
 8008134:	7033      	strb	r3, [r6, #0]
 8008136:	9b04      	ldr	r3, [sp, #16]
 8008138:	1b9b      	subs	r3, r3, r6
 800813a:	6123      	str	r3, [r4, #16]
 800813c:	9b07      	ldr	r3, [sp, #28]
 800813e:	0021      	movs	r1, r4
 8008140:	9300      	str	r3, [sp, #0]
 8008142:	9805      	ldr	r0, [sp, #20]
 8008144:	9b06      	ldr	r3, [sp, #24]
 8008146:	aa09      	add	r2, sp, #36	; 0x24
 8008148:	f7ff fede 	bl	8007f08 <_printf_common>
 800814c:	1c43      	adds	r3, r0, #1
 800814e:	d135      	bne.n	80081bc <_printf_i+0x1d4>
 8008150:	2001      	movs	r0, #1
 8008152:	4240      	negs	r0, r0
 8008154:	b00b      	add	sp, #44	; 0x2c
 8008156:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008158:	2220      	movs	r2, #32
 800815a:	6809      	ldr	r1, [r1, #0]
 800815c:	430a      	orrs	r2, r1
 800815e:	6022      	str	r2, [r4, #0]
 8008160:	0022      	movs	r2, r4
 8008162:	2178      	movs	r1, #120	; 0x78
 8008164:	3245      	adds	r2, #69	; 0x45
 8008166:	7011      	strb	r1, [r2, #0]
 8008168:	4a27      	ldr	r2, [pc, #156]	; (8008208 <_printf_i+0x220>)
 800816a:	e7a7      	b.n	80080bc <_printf_i+0xd4>
 800816c:	0648      	lsls	r0, r1, #25
 800816e:	d5ac      	bpl.n	80080ca <_printf_i+0xe2>
 8008170:	b2ad      	uxth	r5, r5
 8008172:	e7aa      	b.n	80080ca <_printf_i+0xe2>
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	680d      	ldr	r5, [r1, #0]
 8008178:	1d10      	adds	r0, r2, #4
 800817a:	6949      	ldr	r1, [r1, #20]
 800817c:	6018      	str	r0, [r3, #0]
 800817e:	6813      	ldr	r3, [r2, #0]
 8008180:	062e      	lsls	r6, r5, #24
 8008182:	d501      	bpl.n	8008188 <_printf_i+0x1a0>
 8008184:	6019      	str	r1, [r3, #0]
 8008186:	e002      	b.n	800818e <_printf_i+0x1a6>
 8008188:	066d      	lsls	r5, r5, #25
 800818a:	d5fb      	bpl.n	8008184 <_printf_i+0x19c>
 800818c:	8019      	strh	r1, [r3, #0]
 800818e:	2300      	movs	r3, #0
 8008190:	9e04      	ldr	r6, [sp, #16]
 8008192:	6123      	str	r3, [r4, #16]
 8008194:	e7d2      	b.n	800813c <_printf_i+0x154>
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	1d11      	adds	r1, r2, #4
 800819a:	6019      	str	r1, [r3, #0]
 800819c:	6816      	ldr	r6, [r2, #0]
 800819e:	2100      	movs	r1, #0
 80081a0:	0030      	movs	r0, r6
 80081a2:	6862      	ldr	r2, [r4, #4]
 80081a4:	f001 faa0 	bl	80096e8 <memchr>
 80081a8:	2800      	cmp	r0, #0
 80081aa:	d001      	beq.n	80081b0 <_printf_i+0x1c8>
 80081ac:	1b80      	subs	r0, r0, r6
 80081ae:	6060      	str	r0, [r4, #4]
 80081b0:	6863      	ldr	r3, [r4, #4]
 80081b2:	6123      	str	r3, [r4, #16]
 80081b4:	2300      	movs	r3, #0
 80081b6:	9a04      	ldr	r2, [sp, #16]
 80081b8:	7013      	strb	r3, [r2, #0]
 80081ba:	e7bf      	b.n	800813c <_printf_i+0x154>
 80081bc:	6923      	ldr	r3, [r4, #16]
 80081be:	0032      	movs	r2, r6
 80081c0:	9906      	ldr	r1, [sp, #24]
 80081c2:	9805      	ldr	r0, [sp, #20]
 80081c4:	9d07      	ldr	r5, [sp, #28]
 80081c6:	47a8      	blx	r5
 80081c8:	1c43      	adds	r3, r0, #1
 80081ca:	d0c1      	beq.n	8008150 <_printf_i+0x168>
 80081cc:	6823      	ldr	r3, [r4, #0]
 80081ce:	079b      	lsls	r3, r3, #30
 80081d0:	d415      	bmi.n	80081fe <_printf_i+0x216>
 80081d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081d4:	68e0      	ldr	r0, [r4, #12]
 80081d6:	4298      	cmp	r0, r3
 80081d8:	dabc      	bge.n	8008154 <_printf_i+0x16c>
 80081da:	0018      	movs	r0, r3
 80081dc:	e7ba      	b.n	8008154 <_printf_i+0x16c>
 80081de:	0022      	movs	r2, r4
 80081e0:	2301      	movs	r3, #1
 80081e2:	9906      	ldr	r1, [sp, #24]
 80081e4:	9805      	ldr	r0, [sp, #20]
 80081e6:	9e07      	ldr	r6, [sp, #28]
 80081e8:	3219      	adds	r2, #25
 80081ea:	47b0      	blx	r6
 80081ec:	1c43      	adds	r3, r0, #1
 80081ee:	d0af      	beq.n	8008150 <_printf_i+0x168>
 80081f0:	3501      	adds	r5, #1
 80081f2:	68e3      	ldr	r3, [r4, #12]
 80081f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081f6:	1a9b      	subs	r3, r3, r2
 80081f8:	42ab      	cmp	r3, r5
 80081fa:	dcf0      	bgt.n	80081de <_printf_i+0x1f6>
 80081fc:	e7e9      	b.n	80081d2 <_printf_i+0x1ea>
 80081fe:	2500      	movs	r5, #0
 8008200:	e7f7      	b.n	80081f2 <_printf_i+0x20a>
 8008202:	46c0      	nop			; (mov r8, r8)
 8008204:	0800af5e 	.word	0x0800af5e
 8008208:	0800af6f 	.word	0x0800af6f

0800820c <iprintf>:
 800820c:	b40f      	push	{r0, r1, r2, r3}
 800820e:	4b0b      	ldr	r3, [pc, #44]	; (800823c <iprintf+0x30>)
 8008210:	b513      	push	{r0, r1, r4, lr}
 8008212:	681c      	ldr	r4, [r3, #0]
 8008214:	2c00      	cmp	r4, #0
 8008216:	d005      	beq.n	8008224 <iprintf+0x18>
 8008218:	69a3      	ldr	r3, [r4, #24]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d102      	bne.n	8008224 <iprintf+0x18>
 800821e:	0020      	movs	r0, r4
 8008220:	f001 f944 	bl	80094ac <__sinit>
 8008224:	ab05      	add	r3, sp, #20
 8008226:	0020      	movs	r0, r4
 8008228:	9a04      	ldr	r2, [sp, #16]
 800822a:	68a1      	ldr	r1, [r4, #8]
 800822c:	9301      	str	r3, [sp, #4]
 800822e:	f001 fee3 	bl	8009ff8 <_vfiprintf_r>
 8008232:	bc16      	pop	{r1, r2, r4}
 8008234:	bc08      	pop	{r3}
 8008236:	b004      	add	sp, #16
 8008238:	4718      	bx	r3
 800823a:	46c0      	nop			; (mov r8, r8)
 800823c:	20000020 	.word	0x20000020

08008240 <putchar>:
 8008240:	4b08      	ldr	r3, [pc, #32]	; (8008264 <putchar+0x24>)
 8008242:	b570      	push	{r4, r5, r6, lr}
 8008244:	681c      	ldr	r4, [r3, #0]
 8008246:	0005      	movs	r5, r0
 8008248:	2c00      	cmp	r4, #0
 800824a:	d005      	beq.n	8008258 <putchar+0x18>
 800824c:	69a3      	ldr	r3, [r4, #24]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d102      	bne.n	8008258 <putchar+0x18>
 8008252:	0020      	movs	r0, r4
 8008254:	f001 f92a 	bl	80094ac <__sinit>
 8008258:	0029      	movs	r1, r5
 800825a:	0020      	movs	r0, r4
 800825c:	68a2      	ldr	r2, [r4, #8]
 800825e:	f002 f805 	bl	800a26c <_putc_r>
 8008262:	bd70      	pop	{r4, r5, r6, pc}
 8008264:	20000020 	.word	0x20000020

08008268 <_puts_r>:
 8008268:	b570      	push	{r4, r5, r6, lr}
 800826a:	0005      	movs	r5, r0
 800826c:	000e      	movs	r6, r1
 800826e:	2800      	cmp	r0, #0
 8008270:	d004      	beq.n	800827c <_puts_r+0x14>
 8008272:	6983      	ldr	r3, [r0, #24]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d101      	bne.n	800827c <_puts_r+0x14>
 8008278:	f001 f918 	bl	80094ac <__sinit>
 800827c:	69ab      	ldr	r3, [r5, #24]
 800827e:	68ac      	ldr	r4, [r5, #8]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d102      	bne.n	800828a <_puts_r+0x22>
 8008284:	0028      	movs	r0, r5
 8008286:	f001 f911 	bl	80094ac <__sinit>
 800828a:	4b2d      	ldr	r3, [pc, #180]	; (8008340 <_puts_r+0xd8>)
 800828c:	429c      	cmp	r4, r3
 800828e:	d122      	bne.n	80082d6 <_puts_r+0x6e>
 8008290:	686c      	ldr	r4, [r5, #4]
 8008292:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008294:	07db      	lsls	r3, r3, #31
 8008296:	d405      	bmi.n	80082a4 <_puts_r+0x3c>
 8008298:	89a3      	ldrh	r3, [r4, #12]
 800829a:	059b      	lsls	r3, r3, #22
 800829c:	d402      	bmi.n	80082a4 <_puts_r+0x3c>
 800829e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082a0:	f001 f9a9 	bl	80095f6 <__retarget_lock_acquire_recursive>
 80082a4:	89a3      	ldrh	r3, [r4, #12]
 80082a6:	071b      	lsls	r3, r3, #28
 80082a8:	d502      	bpl.n	80082b0 <_puts_r+0x48>
 80082aa:	6923      	ldr	r3, [r4, #16]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d129      	bne.n	8008304 <_puts_r+0x9c>
 80082b0:	0021      	movs	r1, r4
 80082b2:	0028      	movs	r0, r5
 80082b4:	f000 f8aa 	bl	800840c <__swsetup_r>
 80082b8:	2800      	cmp	r0, #0
 80082ba:	d023      	beq.n	8008304 <_puts_r+0x9c>
 80082bc:	2501      	movs	r5, #1
 80082be:	426d      	negs	r5, r5
 80082c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082c2:	07db      	lsls	r3, r3, #31
 80082c4:	d405      	bmi.n	80082d2 <_puts_r+0x6a>
 80082c6:	89a3      	ldrh	r3, [r4, #12]
 80082c8:	059b      	lsls	r3, r3, #22
 80082ca:	d402      	bmi.n	80082d2 <_puts_r+0x6a>
 80082cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082ce:	f001 f993 	bl	80095f8 <__retarget_lock_release_recursive>
 80082d2:	0028      	movs	r0, r5
 80082d4:	bd70      	pop	{r4, r5, r6, pc}
 80082d6:	4b1b      	ldr	r3, [pc, #108]	; (8008344 <_puts_r+0xdc>)
 80082d8:	429c      	cmp	r4, r3
 80082da:	d101      	bne.n	80082e0 <_puts_r+0x78>
 80082dc:	68ac      	ldr	r4, [r5, #8]
 80082de:	e7d8      	b.n	8008292 <_puts_r+0x2a>
 80082e0:	4b19      	ldr	r3, [pc, #100]	; (8008348 <_puts_r+0xe0>)
 80082e2:	429c      	cmp	r4, r3
 80082e4:	d1d5      	bne.n	8008292 <_puts_r+0x2a>
 80082e6:	68ec      	ldr	r4, [r5, #12]
 80082e8:	e7d3      	b.n	8008292 <_puts_r+0x2a>
 80082ea:	3601      	adds	r6, #1
 80082ec:	60a3      	str	r3, [r4, #8]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	da04      	bge.n	80082fc <_puts_r+0x94>
 80082f2:	69a2      	ldr	r2, [r4, #24]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	dc16      	bgt.n	8008326 <_puts_r+0xbe>
 80082f8:	290a      	cmp	r1, #10
 80082fa:	d014      	beq.n	8008326 <_puts_r+0xbe>
 80082fc:	6823      	ldr	r3, [r4, #0]
 80082fe:	1c5a      	adds	r2, r3, #1
 8008300:	6022      	str	r2, [r4, #0]
 8008302:	7019      	strb	r1, [r3, #0]
 8008304:	68a3      	ldr	r3, [r4, #8]
 8008306:	7831      	ldrb	r1, [r6, #0]
 8008308:	3b01      	subs	r3, #1
 800830a:	2900      	cmp	r1, #0
 800830c:	d1ed      	bne.n	80082ea <_puts_r+0x82>
 800830e:	60a3      	str	r3, [r4, #8]
 8008310:	2b00      	cmp	r3, #0
 8008312:	da0f      	bge.n	8008334 <_puts_r+0xcc>
 8008314:	0028      	movs	r0, r5
 8008316:	0022      	movs	r2, r4
 8008318:	310a      	adds	r1, #10
 800831a:	f000 f821 	bl	8008360 <__swbuf_r>
 800831e:	250a      	movs	r5, #10
 8008320:	1c43      	adds	r3, r0, #1
 8008322:	d1cd      	bne.n	80082c0 <_puts_r+0x58>
 8008324:	e7ca      	b.n	80082bc <_puts_r+0x54>
 8008326:	0022      	movs	r2, r4
 8008328:	0028      	movs	r0, r5
 800832a:	f000 f819 	bl	8008360 <__swbuf_r>
 800832e:	1c43      	adds	r3, r0, #1
 8008330:	d1e8      	bne.n	8008304 <_puts_r+0x9c>
 8008332:	e7c3      	b.n	80082bc <_puts_r+0x54>
 8008334:	250a      	movs	r5, #10
 8008336:	6823      	ldr	r3, [r4, #0]
 8008338:	1c5a      	adds	r2, r3, #1
 800833a:	6022      	str	r2, [r4, #0]
 800833c:	701d      	strb	r5, [r3, #0]
 800833e:	e7bf      	b.n	80082c0 <_puts_r+0x58>
 8008340:	0800b034 	.word	0x0800b034
 8008344:	0800b054 	.word	0x0800b054
 8008348:	0800b014 	.word	0x0800b014

0800834c <puts>:
 800834c:	b510      	push	{r4, lr}
 800834e:	4b03      	ldr	r3, [pc, #12]	; (800835c <puts+0x10>)
 8008350:	0001      	movs	r1, r0
 8008352:	6818      	ldr	r0, [r3, #0]
 8008354:	f7ff ff88 	bl	8008268 <_puts_r>
 8008358:	bd10      	pop	{r4, pc}
 800835a:	46c0      	nop			; (mov r8, r8)
 800835c:	20000020 	.word	0x20000020

08008360 <__swbuf_r>:
 8008360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008362:	0005      	movs	r5, r0
 8008364:	000e      	movs	r6, r1
 8008366:	0014      	movs	r4, r2
 8008368:	2800      	cmp	r0, #0
 800836a:	d004      	beq.n	8008376 <__swbuf_r+0x16>
 800836c:	6983      	ldr	r3, [r0, #24]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d101      	bne.n	8008376 <__swbuf_r+0x16>
 8008372:	f001 f89b 	bl	80094ac <__sinit>
 8008376:	4b22      	ldr	r3, [pc, #136]	; (8008400 <__swbuf_r+0xa0>)
 8008378:	429c      	cmp	r4, r3
 800837a:	d12e      	bne.n	80083da <__swbuf_r+0x7a>
 800837c:	686c      	ldr	r4, [r5, #4]
 800837e:	69a3      	ldr	r3, [r4, #24]
 8008380:	60a3      	str	r3, [r4, #8]
 8008382:	89a3      	ldrh	r3, [r4, #12]
 8008384:	071b      	lsls	r3, r3, #28
 8008386:	d532      	bpl.n	80083ee <__swbuf_r+0x8e>
 8008388:	6923      	ldr	r3, [r4, #16]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d02f      	beq.n	80083ee <__swbuf_r+0x8e>
 800838e:	6823      	ldr	r3, [r4, #0]
 8008390:	6922      	ldr	r2, [r4, #16]
 8008392:	b2f7      	uxtb	r7, r6
 8008394:	1a98      	subs	r0, r3, r2
 8008396:	6963      	ldr	r3, [r4, #20]
 8008398:	b2f6      	uxtb	r6, r6
 800839a:	4283      	cmp	r3, r0
 800839c:	dc05      	bgt.n	80083aa <__swbuf_r+0x4a>
 800839e:	0021      	movs	r1, r4
 80083a0:	0028      	movs	r0, r5
 80083a2:	f000 ffe1 	bl	8009368 <_fflush_r>
 80083a6:	2800      	cmp	r0, #0
 80083a8:	d127      	bne.n	80083fa <__swbuf_r+0x9a>
 80083aa:	68a3      	ldr	r3, [r4, #8]
 80083ac:	3001      	adds	r0, #1
 80083ae:	3b01      	subs	r3, #1
 80083b0:	60a3      	str	r3, [r4, #8]
 80083b2:	6823      	ldr	r3, [r4, #0]
 80083b4:	1c5a      	adds	r2, r3, #1
 80083b6:	6022      	str	r2, [r4, #0]
 80083b8:	701f      	strb	r7, [r3, #0]
 80083ba:	6963      	ldr	r3, [r4, #20]
 80083bc:	4283      	cmp	r3, r0
 80083be:	d004      	beq.n	80083ca <__swbuf_r+0x6a>
 80083c0:	89a3      	ldrh	r3, [r4, #12]
 80083c2:	07db      	lsls	r3, r3, #31
 80083c4:	d507      	bpl.n	80083d6 <__swbuf_r+0x76>
 80083c6:	2e0a      	cmp	r6, #10
 80083c8:	d105      	bne.n	80083d6 <__swbuf_r+0x76>
 80083ca:	0021      	movs	r1, r4
 80083cc:	0028      	movs	r0, r5
 80083ce:	f000 ffcb 	bl	8009368 <_fflush_r>
 80083d2:	2800      	cmp	r0, #0
 80083d4:	d111      	bne.n	80083fa <__swbuf_r+0x9a>
 80083d6:	0030      	movs	r0, r6
 80083d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083da:	4b0a      	ldr	r3, [pc, #40]	; (8008404 <__swbuf_r+0xa4>)
 80083dc:	429c      	cmp	r4, r3
 80083de:	d101      	bne.n	80083e4 <__swbuf_r+0x84>
 80083e0:	68ac      	ldr	r4, [r5, #8]
 80083e2:	e7cc      	b.n	800837e <__swbuf_r+0x1e>
 80083e4:	4b08      	ldr	r3, [pc, #32]	; (8008408 <__swbuf_r+0xa8>)
 80083e6:	429c      	cmp	r4, r3
 80083e8:	d1c9      	bne.n	800837e <__swbuf_r+0x1e>
 80083ea:	68ec      	ldr	r4, [r5, #12]
 80083ec:	e7c7      	b.n	800837e <__swbuf_r+0x1e>
 80083ee:	0021      	movs	r1, r4
 80083f0:	0028      	movs	r0, r5
 80083f2:	f000 f80b 	bl	800840c <__swsetup_r>
 80083f6:	2800      	cmp	r0, #0
 80083f8:	d0c9      	beq.n	800838e <__swbuf_r+0x2e>
 80083fa:	2601      	movs	r6, #1
 80083fc:	4276      	negs	r6, r6
 80083fe:	e7ea      	b.n	80083d6 <__swbuf_r+0x76>
 8008400:	0800b034 	.word	0x0800b034
 8008404:	0800b054 	.word	0x0800b054
 8008408:	0800b014 	.word	0x0800b014

0800840c <__swsetup_r>:
 800840c:	4b37      	ldr	r3, [pc, #220]	; (80084ec <__swsetup_r+0xe0>)
 800840e:	b570      	push	{r4, r5, r6, lr}
 8008410:	681d      	ldr	r5, [r3, #0]
 8008412:	0006      	movs	r6, r0
 8008414:	000c      	movs	r4, r1
 8008416:	2d00      	cmp	r5, #0
 8008418:	d005      	beq.n	8008426 <__swsetup_r+0x1a>
 800841a:	69ab      	ldr	r3, [r5, #24]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d102      	bne.n	8008426 <__swsetup_r+0x1a>
 8008420:	0028      	movs	r0, r5
 8008422:	f001 f843 	bl	80094ac <__sinit>
 8008426:	4b32      	ldr	r3, [pc, #200]	; (80084f0 <__swsetup_r+0xe4>)
 8008428:	429c      	cmp	r4, r3
 800842a:	d10f      	bne.n	800844c <__swsetup_r+0x40>
 800842c:	686c      	ldr	r4, [r5, #4]
 800842e:	230c      	movs	r3, #12
 8008430:	5ee2      	ldrsh	r2, [r4, r3]
 8008432:	b293      	uxth	r3, r2
 8008434:	0711      	lsls	r1, r2, #28
 8008436:	d42d      	bmi.n	8008494 <__swsetup_r+0x88>
 8008438:	06d9      	lsls	r1, r3, #27
 800843a:	d411      	bmi.n	8008460 <__swsetup_r+0x54>
 800843c:	2309      	movs	r3, #9
 800843e:	2001      	movs	r0, #1
 8008440:	6033      	str	r3, [r6, #0]
 8008442:	3337      	adds	r3, #55	; 0x37
 8008444:	4313      	orrs	r3, r2
 8008446:	81a3      	strh	r3, [r4, #12]
 8008448:	4240      	negs	r0, r0
 800844a:	bd70      	pop	{r4, r5, r6, pc}
 800844c:	4b29      	ldr	r3, [pc, #164]	; (80084f4 <__swsetup_r+0xe8>)
 800844e:	429c      	cmp	r4, r3
 8008450:	d101      	bne.n	8008456 <__swsetup_r+0x4a>
 8008452:	68ac      	ldr	r4, [r5, #8]
 8008454:	e7eb      	b.n	800842e <__swsetup_r+0x22>
 8008456:	4b28      	ldr	r3, [pc, #160]	; (80084f8 <__swsetup_r+0xec>)
 8008458:	429c      	cmp	r4, r3
 800845a:	d1e8      	bne.n	800842e <__swsetup_r+0x22>
 800845c:	68ec      	ldr	r4, [r5, #12]
 800845e:	e7e6      	b.n	800842e <__swsetup_r+0x22>
 8008460:	075b      	lsls	r3, r3, #29
 8008462:	d513      	bpl.n	800848c <__swsetup_r+0x80>
 8008464:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008466:	2900      	cmp	r1, #0
 8008468:	d008      	beq.n	800847c <__swsetup_r+0x70>
 800846a:	0023      	movs	r3, r4
 800846c:	3344      	adds	r3, #68	; 0x44
 800846e:	4299      	cmp	r1, r3
 8008470:	d002      	beq.n	8008478 <__swsetup_r+0x6c>
 8008472:	0030      	movs	r0, r6
 8008474:	f001 fcf0 	bl	8009e58 <_free_r>
 8008478:	2300      	movs	r3, #0
 800847a:	6363      	str	r3, [r4, #52]	; 0x34
 800847c:	2224      	movs	r2, #36	; 0x24
 800847e:	89a3      	ldrh	r3, [r4, #12]
 8008480:	4393      	bics	r3, r2
 8008482:	81a3      	strh	r3, [r4, #12]
 8008484:	2300      	movs	r3, #0
 8008486:	6063      	str	r3, [r4, #4]
 8008488:	6923      	ldr	r3, [r4, #16]
 800848a:	6023      	str	r3, [r4, #0]
 800848c:	2308      	movs	r3, #8
 800848e:	89a2      	ldrh	r2, [r4, #12]
 8008490:	4313      	orrs	r3, r2
 8008492:	81a3      	strh	r3, [r4, #12]
 8008494:	6923      	ldr	r3, [r4, #16]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d10b      	bne.n	80084b2 <__swsetup_r+0xa6>
 800849a:	21a0      	movs	r1, #160	; 0xa0
 800849c:	2280      	movs	r2, #128	; 0x80
 800849e:	89a3      	ldrh	r3, [r4, #12]
 80084a0:	0089      	lsls	r1, r1, #2
 80084a2:	0092      	lsls	r2, r2, #2
 80084a4:	400b      	ands	r3, r1
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d003      	beq.n	80084b2 <__swsetup_r+0xa6>
 80084aa:	0021      	movs	r1, r4
 80084ac:	0030      	movs	r0, r6
 80084ae:	f001 f8cd 	bl	800964c <__smakebuf_r>
 80084b2:	220c      	movs	r2, #12
 80084b4:	5ea3      	ldrsh	r3, [r4, r2]
 80084b6:	2001      	movs	r0, #1
 80084b8:	001a      	movs	r2, r3
 80084ba:	b299      	uxth	r1, r3
 80084bc:	4002      	ands	r2, r0
 80084be:	4203      	tst	r3, r0
 80084c0:	d00f      	beq.n	80084e2 <__swsetup_r+0xd6>
 80084c2:	2200      	movs	r2, #0
 80084c4:	60a2      	str	r2, [r4, #8]
 80084c6:	6962      	ldr	r2, [r4, #20]
 80084c8:	4252      	negs	r2, r2
 80084ca:	61a2      	str	r2, [r4, #24]
 80084cc:	2000      	movs	r0, #0
 80084ce:	6922      	ldr	r2, [r4, #16]
 80084d0:	4282      	cmp	r2, r0
 80084d2:	d1ba      	bne.n	800844a <__swsetup_r+0x3e>
 80084d4:	060a      	lsls	r2, r1, #24
 80084d6:	d5b8      	bpl.n	800844a <__swsetup_r+0x3e>
 80084d8:	2240      	movs	r2, #64	; 0x40
 80084da:	4313      	orrs	r3, r2
 80084dc:	81a3      	strh	r3, [r4, #12]
 80084de:	3801      	subs	r0, #1
 80084e0:	e7b3      	b.n	800844a <__swsetup_r+0x3e>
 80084e2:	0788      	lsls	r0, r1, #30
 80084e4:	d400      	bmi.n	80084e8 <__swsetup_r+0xdc>
 80084e6:	6962      	ldr	r2, [r4, #20]
 80084e8:	60a2      	str	r2, [r4, #8]
 80084ea:	e7ef      	b.n	80084cc <__swsetup_r+0xc0>
 80084ec:	20000020 	.word	0x20000020
 80084f0:	0800b034 	.word	0x0800b034
 80084f4:	0800b054 	.word	0x0800b054
 80084f8:	0800b014 	.word	0x0800b014

080084fc <quorem>:
 80084fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084fe:	0006      	movs	r6, r0
 8008500:	690d      	ldr	r5, [r1, #16]
 8008502:	6933      	ldr	r3, [r6, #16]
 8008504:	b087      	sub	sp, #28
 8008506:	2000      	movs	r0, #0
 8008508:	9102      	str	r1, [sp, #8]
 800850a:	42ab      	cmp	r3, r5
 800850c:	db6b      	blt.n	80085e6 <quorem+0xea>
 800850e:	000b      	movs	r3, r1
 8008510:	3d01      	subs	r5, #1
 8008512:	00ac      	lsls	r4, r5, #2
 8008514:	3314      	adds	r3, #20
 8008516:	9305      	str	r3, [sp, #20]
 8008518:	191b      	adds	r3, r3, r4
 800851a:	9303      	str	r3, [sp, #12]
 800851c:	0033      	movs	r3, r6
 800851e:	3314      	adds	r3, #20
 8008520:	9301      	str	r3, [sp, #4]
 8008522:	191c      	adds	r4, r3, r4
 8008524:	9b03      	ldr	r3, [sp, #12]
 8008526:	6827      	ldr	r7, [r4, #0]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	0038      	movs	r0, r7
 800852c:	9300      	str	r3, [sp, #0]
 800852e:	3301      	adds	r3, #1
 8008530:	0019      	movs	r1, r3
 8008532:	9304      	str	r3, [sp, #16]
 8008534:	f7f7 fe04 	bl	8000140 <__udivsi3>
 8008538:	9b04      	ldr	r3, [sp, #16]
 800853a:	9000      	str	r0, [sp, #0]
 800853c:	429f      	cmp	r7, r3
 800853e:	d329      	bcc.n	8008594 <quorem+0x98>
 8008540:	2300      	movs	r3, #0
 8008542:	469c      	mov	ip, r3
 8008544:	9801      	ldr	r0, [sp, #4]
 8008546:	9f05      	ldr	r7, [sp, #20]
 8008548:	9304      	str	r3, [sp, #16]
 800854a:	cf08      	ldmia	r7!, {r3}
 800854c:	9a00      	ldr	r2, [sp, #0]
 800854e:	b299      	uxth	r1, r3
 8008550:	4351      	muls	r1, r2
 8008552:	0c1b      	lsrs	r3, r3, #16
 8008554:	4353      	muls	r3, r2
 8008556:	4461      	add	r1, ip
 8008558:	0c0a      	lsrs	r2, r1, #16
 800855a:	189b      	adds	r3, r3, r2
 800855c:	0c1a      	lsrs	r2, r3, #16
 800855e:	9305      	str	r3, [sp, #20]
 8008560:	6803      	ldr	r3, [r0, #0]
 8008562:	4694      	mov	ip, r2
 8008564:	b29a      	uxth	r2, r3
 8008566:	9b04      	ldr	r3, [sp, #16]
 8008568:	b289      	uxth	r1, r1
 800856a:	18d2      	adds	r2, r2, r3
 800856c:	6803      	ldr	r3, [r0, #0]
 800856e:	1a52      	subs	r2, r2, r1
 8008570:	0c19      	lsrs	r1, r3, #16
 8008572:	466b      	mov	r3, sp
 8008574:	8a9b      	ldrh	r3, [r3, #20]
 8008576:	1acb      	subs	r3, r1, r3
 8008578:	1411      	asrs	r1, r2, #16
 800857a:	185b      	adds	r3, r3, r1
 800857c:	1419      	asrs	r1, r3, #16
 800857e:	b292      	uxth	r2, r2
 8008580:	041b      	lsls	r3, r3, #16
 8008582:	431a      	orrs	r2, r3
 8008584:	9b03      	ldr	r3, [sp, #12]
 8008586:	9104      	str	r1, [sp, #16]
 8008588:	c004      	stmia	r0!, {r2}
 800858a:	42bb      	cmp	r3, r7
 800858c:	d2dd      	bcs.n	800854a <quorem+0x4e>
 800858e:	6823      	ldr	r3, [r4, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d02e      	beq.n	80085f2 <quorem+0xf6>
 8008594:	0030      	movs	r0, r6
 8008596:	9902      	ldr	r1, [sp, #8]
 8008598:	f001 fb38 	bl	8009c0c <__mcmp>
 800859c:	2800      	cmp	r0, #0
 800859e:	db21      	blt.n	80085e4 <quorem+0xe8>
 80085a0:	0030      	movs	r0, r6
 80085a2:	2400      	movs	r4, #0
 80085a4:	9b00      	ldr	r3, [sp, #0]
 80085a6:	9902      	ldr	r1, [sp, #8]
 80085a8:	3301      	adds	r3, #1
 80085aa:	9300      	str	r3, [sp, #0]
 80085ac:	3014      	adds	r0, #20
 80085ae:	3114      	adds	r1, #20
 80085b0:	6802      	ldr	r2, [r0, #0]
 80085b2:	c908      	ldmia	r1!, {r3}
 80085b4:	b292      	uxth	r2, r2
 80085b6:	1914      	adds	r4, r2, r4
 80085b8:	b29a      	uxth	r2, r3
 80085ba:	1aa2      	subs	r2, r4, r2
 80085bc:	6804      	ldr	r4, [r0, #0]
 80085be:	0c1b      	lsrs	r3, r3, #16
 80085c0:	0c24      	lsrs	r4, r4, #16
 80085c2:	1ae3      	subs	r3, r4, r3
 80085c4:	1414      	asrs	r4, r2, #16
 80085c6:	191b      	adds	r3, r3, r4
 80085c8:	141c      	asrs	r4, r3, #16
 80085ca:	b292      	uxth	r2, r2
 80085cc:	041b      	lsls	r3, r3, #16
 80085ce:	4313      	orrs	r3, r2
 80085d0:	c008      	stmia	r0!, {r3}
 80085d2:	9b03      	ldr	r3, [sp, #12]
 80085d4:	428b      	cmp	r3, r1
 80085d6:	d2eb      	bcs.n	80085b0 <quorem+0xb4>
 80085d8:	9a01      	ldr	r2, [sp, #4]
 80085da:	00ab      	lsls	r3, r5, #2
 80085dc:	18d3      	adds	r3, r2, r3
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	2a00      	cmp	r2, #0
 80085e2:	d010      	beq.n	8008606 <quorem+0x10a>
 80085e4:	9800      	ldr	r0, [sp, #0]
 80085e6:	b007      	add	sp, #28
 80085e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d104      	bne.n	80085fa <quorem+0xfe>
 80085f0:	3d01      	subs	r5, #1
 80085f2:	9b01      	ldr	r3, [sp, #4]
 80085f4:	3c04      	subs	r4, #4
 80085f6:	42a3      	cmp	r3, r4
 80085f8:	d3f7      	bcc.n	80085ea <quorem+0xee>
 80085fa:	6135      	str	r5, [r6, #16]
 80085fc:	e7ca      	b.n	8008594 <quorem+0x98>
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	2a00      	cmp	r2, #0
 8008602:	d104      	bne.n	800860e <quorem+0x112>
 8008604:	3d01      	subs	r5, #1
 8008606:	9a01      	ldr	r2, [sp, #4]
 8008608:	3b04      	subs	r3, #4
 800860a:	429a      	cmp	r2, r3
 800860c:	d3f7      	bcc.n	80085fe <quorem+0x102>
 800860e:	6135      	str	r5, [r6, #16]
 8008610:	e7e8      	b.n	80085e4 <quorem+0xe8>
	...

08008614 <_dtoa_r>:
 8008614:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008616:	b09d      	sub	sp, #116	; 0x74
 8008618:	9202      	str	r2, [sp, #8]
 800861a:	9303      	str	r3, [sp, #12]
 800861c:	9b02      	ldr	r3, [sp, #8]
 800861e:	9c03      	ldr	r4, [sp, #12]
 8008620:	930a      	str	r3, [sp, #40]	; 0x28
 8008622:	940b      	str	r4, [sp, #44]	; 0x2c
 8008624:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008626:	0007      	movs	r7, r0
 8008628:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800862a:	2c00      	cmp	r4, #0
 800862c:	d10e      	bne.n	800864c <_dtoa_r+0x38>
 800862e:	2010      	movs	r0, #16
 8008630:	f001 f850 	bl	80096d4 <malloc>
 8008634:	1e02      	subs	r2, r0, #0
 8008636:	6278      	str	r0, [r7, #36]	; 0x24
 8008638:	d104      	bne.n	8008644 <_dtoa_r+0x30>
 800863a:	21ea      	movs	r1, #234	; 0xea
 800863c:	4bc0      	ldr	r3, [pc, #768]	; (8008940 <_dtoa_r+0x32c>)
 800863e:	48c1      	ldr	r0, [pc, #772]	; (8008944 <_dtoa_r+0x330>)
 8008640:	f001 fed0 	bl	800a3e4 <__assert_func>
 8008644:	6044      	str	r4, [r0, #4]
 8008646:	6084      	str	r4, [r0, #8]
 8008648:	6004      	str	r4, [r0, #0]
 800864a:	60c4      	str	r4, [r0, #12]
 800864c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864e:	6819      	ldr	r1, [r3, #0]
 8008650:	2900      	cmp	r1, #0
 8008652:	d00a      	beq.n	800866a <_dtoa_r+0x56>
 8008654:	685a      	ldr	r2, [r3, #4]
 8008656:	2301      	movs	r3, #1
 8008658:	4093      	lsls	r3, r2
 800865a:	604a      	str	r2, [r1, #4]
 800865c:	608b      	str	r3, [r1, #8]
 800865e:	0038      	movs	r0, r7
 8008660:	f001 f892 	bl	8009788 <_Bfree>
 8008664:	2200      	movs	r2, #0
 8008666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008668:	601a      	str	r2, [r3, #0]
 800866a:	9b03      	ldr	r3, [sp, #12]
 800866c:	2b00      	cmp	r3, #0
 800866e:	da21      	bge.n	80086b4 <_dtoa_r+0xa0>
 8008670:	2301      	movs	r3, #1
 8008672:	602b      	str	r3, [r5, #0]
 8008674:	9b03      	ldr	r3, [sp, #12]
 8008676:	005b      	lsls	r3, r3, #1
 8008678:	085b      	lsrs	r3, r3, #1
 800867a:	930b      	str	r3, [sp, #44]	; 0x2c
 800867c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800867e:	4bb2      	ldr	r3, [pc, #712]	; (8008948 <_dtoa_r+0x334>)
 8008680:	002a      	movs	r2, r5
 8008682:	9318      	str	r3, [sp, #96]	; 0x60
 8008684:	401a      	ands	r2, r3
 8008686:	429a      	cmp	r2, r3
 8008688:	d117      	bne.n	80086ba <_dtoa_r+0xa6>
 800868a:	4bb0      	ldr	r3, [pc, #704]	; (800894c <_dtoa_r+0x338>)
 800868c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800868e:	0328      	lsls	r0, r5, #12
 8008690:	6013      	str	r3, [r2, #0]
 8008692:	9b02      	ldr	r3, [sp, #8]
 8008694:	0b00      	lsrs	r0, r0, #12
 8008696:	4318      	orrs	r0, r3
 8008698:	d101      	bne.n	800869e <_dtoa_r+0x8a>
 800869a:	f000 fdc3 	bl	8009224 <_dtoa_r+0xc10>
 800869e:	48ac      	ldr	r0, [pc, #688]	; (8008950 <_dtoa_r+0x33c>)
 80086a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80086a2:	9005      	str	r0, [sp, #20]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d002      	beq.n	80086ae <_dtoa_r+0x9a>
 80086a8:	4baa      	ldr	r3, [pc, #680]	; (8008954 <_dtoa_r+0x340>)
 80086aa:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80086ac:	6013      	str	r3, [r2, #0]
 80086ae:	9805      	ldr	r0, [sp, #20]
 80086b0:	b01d      	add	sp, #116	; 0x74
 80086b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b4:	2300      	movs	r3, #0
 80086b6:	602b      	str	r3, [r5, #0]
 80086b8:	e7e0      	b.n	800867c <_dtoa_r+0x68>
 80086ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086bc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80086be:	9312      	str	r3, [sp, #72]	; 0x48
 80086c0:	9413      	str	r4, [sp, #76]	; 0x4c
 80086c2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80086c4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80086c6:	2200      	movs	r2, #0
 80086c8:	2300      	movs	r3, #0
 80086ca:	f7f7 febf 	bl	800044c <__aeabi_dcmpeq>
 80086ce:	1e04      	subs	r4, r0, #0
 80086d0:	d00b      	beq.n	80086ea <_dtoa_r+0xd6>
 80086d2:	2301      	movs	r3, #1
 80086d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80086d6:	6013      	str	r3, [r2, #0]
 80086d8:	4b9f      	ldr	r3, [pc, #636]	; (8008958 <_dtoa_r+0x344>)
 80086da:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80086dc:	9305      	str	r3, [sp, #20]
 80086de:	2a00      	cmp	r2, #0
 80086e0:	d0e5      	beq.n	80086ae <_dtoa_r+0x9a>
 80086e2:	4a9e      	ldr	r2, [pc, #632]	; (800895c <_dtoa_r+0x348>)
 80086e4:	9926      	ldr	r1, [sp, #152]	; 0x98
 80086e6:	600a      	str	r2, [r1, #0]
 80086e8:	e7e1      	b.n	80086ae <_dtoa_r+0x9a>
 80086ea:	ab1a      	add	r3, sp, #104	; 0x68
 80086ec:	9301      	str	r3, [sp, #4]
 80086ee:	ab1b      	add	r3, sp, #108	; 0x6c
 80086f0:	9300      	str	r3, [sp, #0]
 80086f2:	0038      	movs	r0, r7
 80086f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80086f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80086f8:	f001 fb3c 	bl	8009d74 <__d2b>
 80086fc:	006e      	lsls	r6, r5, #1
 80086fe:	9004      	str	r0, [sp, #16]
 8008700:	0d76      	lsrs	r6, r6, #21
 8008702:	d100      	bne.n	8008706 <_dtoa_r+0xf2>
 8008704:	e07c      	b.n	8008800 <_dtoa_r+0x1ec>
 8008706:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008708:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800870a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800870c:	4a94      	ldr	r2, [pc, #592]	; (8008960 <_dtoa_r+0x34c>)
 800870e:	031b      	lsls	r3, r3, #12
 8008710:	0b1b      	lsrs	r3, r3, #12
 8008712:	431a      	orrs	r2, r3
 8008714:	0011      	movs	r1, r2
 8008716:	4b93      	ldr	r3, [pc, #588]	; (8008964 <_dtoa_r+0x350>)
 8008718:	9416      	str	r4, [sp, #88]	; 0x58
 800871a:	18f6      	adds	r6, r6, r3
 800871c:	2200      	movs	r2, #0
 800871e:	4b92      	ldr	r3, [pc, #584]	; (8008968 <_dtoa_r+0x354>)
 8008720:	f7fa f8a8 	bl	8002874 <__aeabi_dsub>
 8008724:	4a91      	ldr	r2, [pc, #580]	; (800896c <_dtoa_r+0x358>)
 8008726:	4b92      	ldr	r3, [pc, #584]	; (8008970 <_dtoa_r+0x35c>)
 8008728:	f7f9 fe38 	bl	800239c <__aeabi_dmul>
 800872c:	4a91      	ldr	r2, [pc, #580]	; (8008974 <_dtoa_r+0x360>)
 800872e:	4b92      	ldr	r3, [pc, #584]	; (8008978 <_dtoa_r+0x364>)
 8008730:	f7f8 fec4 	bl	80014bc <__aeabi_dadd>
 8008734:	0004      	movs	r4, r0
 8008736:	0030      	movs	r0, r6
 8008738:	000d      	movs	r5, r1
 800873a:	f7fa fc81 	bl	8003040 <__aeabi_i2d>
 800873e:	4a8f      	ldr	r2, [pc, #572]	; (800897c <_dtoa_r+0x368>)
 8008740:	4b8f      	ldr	r3, [pc, #572]	; (8008980 <_dtoa_r+0x36c>)
 8008742:	f7f9 fe2b 	bl	800239c <__aeabi_dmul>
 8008746:	0002      	movs	r2, r0
 8008748:	000b      	movs	r3, r1
 800874a:	0020      	movs	r0, r4
 800874c:	0029      	movs	r1, r5
 800874e:	f7f8 feb5 	bl	80014bc <__aeabi_dadd>
 8008752:	0004      	movs	r4, r0
 8008754:	000d      	movs	r5, r1
 8008756:	f7fa fc3d 	bl	8002fd4 <__aeabi_d2iz>
 800875a:	2200      	movs	r2, #0
 800875c:	9002      	str	r0, [sp, #8]
 800875e:	2300      	movs	r3, #0
 8008760:	0020      	movs	r0, r4
 8008762:	0029      	movs	r1, r5
 8008764:	f7f7 fe78 	bl	8000458 <__aeabi_dcmplt>
 8008768:	2800      	cmp	r0, #0
 800876a:	d00b      	beq.n	8008784 <_dtoa_r+0x170>
 800876c:	9802      	ldr	r0, [sp, #8]
 800876e:	f7fa fc67 	bl	8003040 <__aeabi_i2d>
 8008772:	002b      	movs	r3, r5
 8008774:	0022      	movs	r2, r4
 8008776:	f7f7 fe69 	bl	800044c <__aeabi_dcmpeq>
 800877a:	4243      	negs	r3, r0
 800877c:	4158      	adcs	r0, r3
 800877e:	9b02      	ldr	r3, [sp, #8]
 8008780:	1a1b      	subs	r3, r3, r0
 8008782:	9302      	str	r3, [sp, #8]
 8008784:	2301      	movs	r3, #1
 8008786:	9315      	str	r3, [sp, #84]	; 0x54
 8008788:	9b02      	ldr	r3, [sp, #8]
 800878a:	2b16      	cmp	r3, #22
 800878c:	d80f      	bhi.n	80087ae <_dtoa_r+0x19a>
 800878e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008790:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008792:	00da      	lsls	r2, r3, #3
 8008794:	4b7b      	ldr	r3, [pc, #492]	; (8008984 <_dtoa_r+0x370>)
 8008796:	189b      	adds	r3, r3, r2
 8008798:	681a      	ldr	r2, [r3, #0]
 800879a:	685b      	ldr	r3, [r3, #4]
 800879c:	f7f7 fe5c 	bl	8000458 <__aeabi_dcmplt>
 80087a0:	2800      	cmp	r0, #0
 80087a2:	d049      	beq.n	8008838 <_dtoa_r+0x224>
 80087a4:	9b02      	ldr	r3, [sp, #8]
 80087a6:	3b01      	subs	r3, #1
 80087a8:	9302      	str	r3, [sp, #8]
 80087aa:	2300      	movs	r3, #0
 80087ac:	9315      	str	r3, [sp, #84]	; 0x54
 80087ae:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80087b0:	1b9e      	subs	r6, r3, r6
 80087b2:	2300      	movs	r3, #0
 80087b4:	9308      	str	r3, [sp, #32]
 80087b6:	0033      	movs	r3, r6
 80087b8:	3b01      	subs	r3, #1
 80087ba:	930d      	str	r3, [sp, #52]	; 0x34
 80087bc:	d504      	bpl.n	80087c8 <_dtoa_r+0x1b4>
 80087be:	2301      	movs	r3, #1
 80087c0:	1b9b      	subs	r3, r3, r6
 80087c2:	9308      	str	r3, [sp, #32]
 80087c4:	2300      	movs	r3, #0
 80087c6:	930d      	str	r3, [sp, #52]	; 0x34
 80087c8:	9b02      	ldr	r3, [sp, #8]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	db36      	blt.n	800883c <_dtoa_r+0x228>
 80087ce:	9a02      	ldr	r2, [sp, #8]
 80087d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087d2:	4694      	mov	ip, r2
 80087d4:	4463      	add	r3, ip
 80087d6:	930d      	str	r3, [sp, #52]	; 0x34
 80087d8:	2300      	movs	r3, #0
 80087da:	9214      	str	r2, [sp, #80]	; 0x50
 80087dc:	930e      	str	r3, [sp, #56]	; 0x38
 80087de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087e0:	2401      	movs	r4, #1
 80087e2:	2b09      	cmp	r3, #9
 80087e4:	d862      	bhi.n	80088ac <_dtoa_r+0x298>
 80087e6:	2b05      	cmp	r3, #5
 80087e8:	dd02      	ble.n	80087f0 <_dtoa_r+0x1dc>
 80087ea:	2400      	movs	r4, #0
 80087ec:	3b04      	subs	r3, #4
 80087ee:	9322      	str	r3, [sp, #136]	; 0x88
 80087f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087f2:	1e98      	subs	r0, r3, #2
 80087f4:	2803      	cmp	r0, #3
 80087f6:	d862      	bhi.n	80088be <_dtoa_r+0x2aa>
 80087f8:	f7f7 fc8e 	bl	8000118 <__gnu_thumb1_case_uqi>
 80087fc:	56343629 	.word	0x56343629
 8008800:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008802:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008804:	189e      	adds	r6, r3, r2
 8008806:	4b60      	ldr	r3, [pc, #384]	; (8008988 <_dtoa_r+0x374>)
 8008808:	18f2      	adds	r2, r6, r3
 800880a:	2a20      	cmp	r2, #32
 800880c:	dd0f      	ble.n	800882e <_dtoa_r+0x21a>
 800880e:	2340      	movs	r3, #64	; 0x40
 8008810:	1a9b      	subs	r3, r3, r2
 8008812:	409d      	lsls	r5, r3
 8008814:	4b5d      	ldr	r3, [pc, #372]	; (800898c <_dtoa_r+0x378>)
 8008816:	9802      	ldr	r0, [sp, #8]
 8008818:	18f3      	adds	r3, r6, r3
 800881a:	40d8      	lsrs	r0, r3
 800881c:	4328      	orrs	r0, r5
 800881e:	f7fa fc3f 	bl	80030a0 <__aeabi_ui2d>
 8008822:	2301      	movs	r3, #1
 8008824:	4c5a      	ldr	r4, [pc, #360]	; (8008990 <_dtoa_r+0x37c>)
 8008826:	3e01      	subs	r6, #1
 8008828:	1909      	adds	r1, r1, r4
 800882a:	9316      	str	r3, [sp, #88]	; 0x58
 800882c:	e776      	b.n	800871c <_dtoa_r+0x108>
 800882e:	2320      	movs	r3, #32
 8008830:	9802      	ldr	r0, [sp, #8]
 8008832:	1a9b      	subs	r3, r3, r2
 8008834:	4098      	lsls	r0, r3
 8008836:	e7f2      	b.n	800881e <_dtoa_r+0x20a>
 8008838:	9015      	str	r0, [sp, #84]	; 0x54
 800883a:	e7b8      	b.n	80087ae <_dtoa_r+0x19a>
 800883c:	9b08      	ldr	r3, [sp, #32]
 800883e:	9a02      	ldr	r2, [sp, #8]
 8008840:	1a9b      	subs	r3, r3, r2
 8008842:	9308      	str	r3, [sp, #32]
 8008844:	4253      	negs	r3, r2
 8008846:	930e      	str	r3, [sp, #56]	; 0x38
 8008848:	2300      	movs	r3, #0
 800884a:	9314      	str	r3, [sp, #80]	; 0x50
 800884c:	e7c7      	b.n	80087de <_dtoa_r+0x1ca>
 800884e:	2300      	movs	r3, #0
 8008850:	930f      	str	r3, [sp, #60]	; 0x3c
 8008852:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008854:	2b00      	cmp	r3, #0
 8008856:	dc36      	bgt.n	80088c6 <_dtoa_r+0x2b2>
 8008858:	2301      	movs	r3, #1
 800885a:	001a      	movs	r2, r3
 800885c:	930c      	str	r3, [sp, #48]	; 0x30
 800885e:	9306      	str	r3, [sp, #24]
 8008860:	9223      	str	r2, [sp, #140]	; 0x8c
 8008862:	e00d      	b.n	8008880 <_dtoa_r+0x26c>
 8008864:	2301      	movs	r3, #1
 8008866:	e7f3      	b.n	8008850 <_dtoa_r+0x23c>
 8008868:	2300      	movs	r3, #0
 800886a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800886c:	930f      	str	r3, [sp, #60]	; 0x3c
 800886e:	4694      	mov	ip, r2
 8008870:	9b02      	ldr	r3, [sp, #8]
 8008872:	4463      	add	r3, ip
 8008874:	930c      	str	r3, [sp, #48]	; 0x30
 8008876:	3301      	adds	r3, #1
 8008878:	9306      	str	r3, [sp, #24]
 800887a:	2b00      	cmp	r3, #0
 800887c:	dc00      	bgt.n	8008880 <_dtoa_r+0x26c>
 800887e:	2301      	movs	r3, #1
 8008880:	2200      	movs	r2, #0
 8008882:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008884:	6042      	str	r2, [r0, #4]
 8008886:	3204      	adds	r2, #4
 8008888:	0015      	movs	r5, r2
 800888a:	3514      	adds	r5, #20
 800888c:	6841      	ldr	r1, [r0, #4]
 800888e:	429d      	cmp	r5, r3
 8008890:	d91d      	bls.n	80088ce <_dtoa_r+0x2ba>
 8008892:	0038      	movs	r0, r7
 8008894:	f000 ff34 	bl	8009700 <_Balloc>
 8008898:	9005      	str	r0, [sp, #20]
 800889a:	2800      	cmp	r0, #0
 800889c:	d11b      	bne.n	80088d6 <_dtoa_r+0x2c2>
 800889e:	21d5      	movs	r1, #213	; 0xd5
 80088a0:	0002      	movs	r2, r0
 80088a2:	4b3c      	ldr	r3, [pc, #240]	; (8008994 <_dtoa_r+0x380>)
 80088a4:	0049      	lsls	r1, r1, #1
 80088a6:	e6ca      	b.n	800863e <_dtoa_r+0x2a>
 80088a8:	2301      	movs	r3, #1
 80088aa:	e7de      	b.n	800886a <_dtoa_r+0x256>
 80088ac:	2300      	movs	r3, #0
 80088ae:	940f      	str	r4, [sp, #60]	; 0x3c
 80088b0:	9322      	str	r3, [sp, #136]	; 0x88
 80088b2:	3b01      	subs	r3, #1
 80088b4:	930c      	str	r3, [sp, #48]	; 0x30
 80088b6:	9306      	str	r3, [sp, #24]
 80088b8:	2200      	movs	r2, #0
 80088ba:	3313      	adds	r3, #19
 80088bc:	e7d0      	b.n	8008860 <_dtoa_r+0x24c>
 80088be:	2301      	movs	r3, #1
 80088c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80088c2:	3b02      	subs	r3, #2
 80088c4:	e7f6      	b.n	80088b4 <_dtoa_r+0x2a0>
 80088c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088c8:	930c      	str	r3, [sp, #48]	; 0x30
 80088ca:	9306      	str	r3, [sp, #24]
 80088cc:	e7d8      	b.n	8008880 <_dtoa_r+0x26c>
 80088ce:	3101      	adds	r1, #1
 80088d0:	6041      	str	r1, [r0, #4]
 80088d2:	0052      	lsls	r2, r2, #1
 80088d4:	e7d8      	b.n	8008888 <_dtoa_r+0x274>
 80088d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d8:	9a05      	ldr	r2, [sp, #20]
 80088da:	601a      	str	r2, [r3, #0]
 80088dc:	9b06      	ldr	r3, [sp, #24]
 80088de:	2b0e      	cmp	r3, #14
 80088e0:	d900      	bls.n	80088e4 <_dtoa_r+0x2d0>
 80088e2:	e0eb      	b.n	8008abc <_dtoa_r+0x4a8>
 80088e4:	2c00      	cmp	r4, #0
 80088e6:	d100      	bne.n	80088ea <_dtoa_r+0x2d6>
 80088e8:	e0e8      	b.n	8008abc <_dtoa_r+0x4a8>
 80088ea:	9b02      	ldr	r3, [sp, #8]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	dd68      	ble.n	80089c2 <_dtoa_r+0x3ae>
 80088f0:	001a      	movs	r2, r3
 80088f2:	210f      	movs	r1, #15
 80088f4:	4b23      	ldr	r3, [pc, #140]	; (8008984 <_dtoa_r+0x370>)
 80088f6:	400a      	ands	r2, r1
 80088f8:	00d2      	lsls	r2, r2, #3
 80088fa:	189b      	adds	r3, r3, r2
 80088fc:	681d      	ldr	r5, [r3, #0]
 80088fe:	685e      	ldr	r6, [r3, #4]
 8008900:	9b02      	ldr	r3, [sp, #8]
 8008902:	111c      	asrs	r4, r3, #4
 8008904:	2302      	movs	r3, #2
 8008906:	9310      	str	r3, [sp, #64]	; 0x40
 8008908:	9b02      	ldr	r3, [sp, #8]
 800890a:	05db      	lsls	r3, r3, #23
 800890c:	d50b      	bpl.n	8008926 <_dtoa_r+0x312>
 800890e:	4b22      	ldr	r3, [pc, #136]	; (8008998 <_dtoa_r+0x384>)
 8008910:	400c      	ands	r4, r1
 8008912:	6a1a      	ldr	r2, [r3, #32]
 8008914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008916:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008918:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800891a:	f7f9 f939 	bl	8001b90 <__aeabi_ddiv>
 800891e:	2303      	movs	r3, #3
 8008920:	900a      	str	r0, [sp, #40]	; 0x28
 8008922:	910b      	str	r1, [sp, #44]	; 0x2c
 8008924:	9310      	str	r3, [sp, #64]	; 0x40
 8008926:	4b1c      	ldr	r3, [pc, #112]	; (8008998 <_dtoa_r+0x384>)
 8008928:	9307      	str	r3, [sp, #28]
 800892a:	2c00      	cmp	r4, #0
 800892c:	d136      	bne.n	800899c <_dtoa_r+0x388>
 800892e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008930:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008932:	002a      	movs	r2, r5
 8008934:	0033      	movs	r3, r6
 8008936:	f7f9 f92b 	bl	8001b90 <__aeabi_ddiv>
 800893a:	900a      	str	r0, [sp, #40]	; 0x28
 800893c:	910b      	str	r1, [sp, #44]	; 0x2c
 800893e:	e05c      	b.n	80089fa <_dtoa_r+0x3e6>
 8008940:	0800af8d 	.word	0x0800af8d
 8008944:	0800afa4 	.word	0x0800afa4
 8008948:	7ff00000 	.word	0x7ff00000
 800894c:	0000270f 	.word	0x0000270f
 8008950:	0800af89 	.word	0x0800af89
 8008954:	0800af8c 	.word	0x0800af8c
 8008958:	0800af5c 	.word	0x0800af5c
 800895c:	0800af5d 	.word	0x0800af5d
 8008960:	3ff00000 	.word	0x3ff00000
 8008964:	fffffc01 	.word	0xfffffc01
 8008968:	3ff80000 	.word	0x3ff80000
 800896c:	636f4361 	.word	0x636f4361
 8008970:	3fd287a7 	.word	0x3fd287a7
 8008974:	8b60c8b3 	.word	0x8b60c8b3
 8008978:	3fc68a28 	.word	0x3fc68a28
 800897c:	509f79fb 	.word	0x509f79fb
 8008980:	3fd34413 	.word	0x3fd34413
 8008984:	0800b100 	.word	0x0800b100
 8008988:	00000432 	.word	0x00000432
 800898c:	00000412 	.word	0x00000412
 8008990:	fe100000 	.word	0xfe100000
 8008994:	0800b003 	.word	0x0800b003
 8008998:	0800b0d8 	.word	0x0800b0d8
 800899c:	2301      	movs	r3, #1
 800899e:	421c      	tst	r4, r3
 80089a0:	d00b      	beq.n	80089ba <_dtoa_r+0x3a6>
 80089a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089a4:	0028      	movs	r0, r5
 80089a6:	3301      	adds	r3, #1
 80089a8:	9310      	str	r3, [sp, #64]	; 0x40
 80089aa:	9b07      	ldr	r3, [sp, #28]
 80089ac:	0031      	movs	r1, r6
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	f7f9 fcf3 	bl	800239c <__aeabi_dmul>
 80089b6:	0005      	movs	r5, r0
 80089b8:	000e      	movs	r6, r1
 80089ba:	9b07      	ldr	r3, [sp, #28]
 80089bc:	1064      	asrs	r4, r4, #1
 80089be:	3308      	adds	r3, #8
 80089c0:	e7b2      	b.n	8008928 <_dtoa_r+0x314>
 80089c2:	2302      	movs	r3, #2
 80089c4:	9310      	str	r3, [sp, #64]	; 0x40
 80089c6:	9b02      	ldr	r3, [sp, #8]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d016      	beq.n	80089fa <_dtoa_r+0x3e6>
 80089cc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80089ce:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80089d0:	425c      	negs	r4, r3
 80089d2:	230f      	movs	r3, #15
 80089d4:	4ab5      	ldr	r2, [pc, #724]	; (8008cac <_dtoa_r+0x698>)
 80089d6:	4023      	ands	r3, r4
 80089d8:	00db      	lsls	r3, r3, #3
 80089da:	18d3      	adds	r3, r2, r3
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	f7f9 fcdc 	bl	800239c <__aeabi_dmul>
 80089e4:	2601      	movs	r6, #1
 80089e6:	2300      	movs	r3, #0
 80089e8:	900a      	str	r0, [sp, #40]	; 0x28
 80089ea:	910b      	str	r1, [sp, #44]	; 0x2c
 80089ec:	4db0      	ldr	r5, [pc, #704]	; (8008cb0 <_dtoa_r+0x69c>)
 80089ee:	1124      	asrs	r4, r4, #4
 80089f0:	2c00      	cmp	r4, #0
 80089f2:	d000      	beq.n	80089f6 <_dtoa_r+0x3e2>
 80089f4:	e094      	b.n	8008b20 <_dtoa_r+0x50c>
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d19f      	bne.n	800893a <_dtoa_r+0x326>
 80089fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d100      	bne.n	8008a02 <_dtoa_r+0x3ee>
 8008a00:	e09b      	b.n	8008b3a <_dtoa_r+0x526>
 8008a02:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a04:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008a06:	2200      	movs	r2, #0
 8008a08:	0020      	movs	r0, r4
 8008a0a:	0029      	movs	r1, r5
 8008a0c:	4ba9      	ldr	r3, [pc, #676]	; (8008cb4 <_dtoa_r+0x6a0>)
 8008a0e:	f7f7 fd23 	bl	8000458 <__aeabi_dcmplt>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	d100      	bne.n	8008a18 <_dtoa_r+0x404>
 8008a16:	e090      	b.n	8008b3a <_dtoa_r+0x526>
 8008a18:	9b06      	ldr	r3, [sp, #24]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d100      	bne.n	8008a20 <_dtoa_r+0x40c>
 8008a1e:	e08c      	b.n	8008b3a <_dtoa_r+0x526>
 8008a20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	dd46      	ble.n	8008ab4 <_dtoa_r+0x4a0>
 8008a26:	9b02      	ldr	r3, [sp, #8]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	0020      	movs	r0, r4
 8008a2c:	0029      	movs	r1, r5
 8008a2e:	1e5e      	subs	r6, r3, #1
 8008a30:	4ba1      	ldr	r3, [pc, #644]	; (8008cb8 <_dtoa_r+0x6a4>)
 8008a32:	f7f9 fcb3 	bl	800239c <__aeabi_dmul>
 8008a36:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a38:	900a      	str	r0, [sp, #40]	; 0x28
 8008a3a:	910b      	str	r1, [sp, #44]	; 0x2c
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	9310      	str	r3, [sp, #64]	; 0x40
 8008a40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a42:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008a44:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a46:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008a48:	9307      	str	r3, [sp, #28]
 8008a4a:	f7fa faf9 	bl	8003040 <__aeabi_i2d>
 8008a4e:	0022      	movs	r2, r4
 8008a50:	002b      	movs	r3, r5
 8008a52:	f7f9 fca3 	bl	800239c <__aeabi_dmul>
 8008a56:	2200      	movs	r2, #0
 8008a58:	4b98      	ldr	r3, [pc, #608]	; (8008cbc <_dtoa_r+0x6a8>)
 8008a5a:	f7f8 fd2f 	bl	80014bc <__aeabi_dadd>
 8008a5e:	9010      	str	r0, [sp, #64]	; 0x40
 8008a60:	9111      	str	r1, [sp, #68]	; 0x44
 8008a62:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a64:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a66:	920a      	str	r2, [sp, #40]	; 0x28
 8008a68:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a6a:	4a95      	ldr	r2, [pc, #596]	; (8008cc0 <_dtoa_r+0x6ac>)
 8008a6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a6e:	4694      	mov	ip, r2
 8008a70:	4463      	add	r3, ip
 8008a72:	9317      	str	r3, [sp, #92]	; 0x5c
 8008a74:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a76:	9b07      	ldr	r3, [sp, #28]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d161      	bne.n	8008b40 <_dtoa_r+0x52c>
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	0020      	movs	r0, r4
 8008a80:	0029      	movs	r1, r5
 8008a82:	4b90      	ldr	r3, [pc, #576]	; (8008cc4 <_dtoa_r+0x6b0>)
 8008a84:	f7f9 fef6 	bl	8002874 <__aeabi_dsub>
 8008a88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a8a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a8c:	0004      	movs	r4, r0
 8008a8e:	000d      	movs	r5, r1
 8008a90:	f7f7 fcf6 	bl	8000480 <__aeabi_dcmpgt>
 8008a94:	2800      	cmp	r0, #0
 8008a96:	d000      	beq.n	8008a9a <_dtoa_r+0x486>
 8008a98:	e2b5      	b.n	8009006 <_dtoa_r+0x9f2>
 8008a9a:	488b      	ldr	r0, [pc, #556]	; (8008cc8 <_dtoa_r+0x6b4>)
 8008a9c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008a9e:	4684      	mov	ip, r0
 8008aa0:	4461      	add	r1, ip
 8008aa2:	000b      	movs	r3, r1
 8008aa4:	0020      	movs	r0, r4
 8008aa6:	0029      	movs	r1, r5
 8008aa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008aaa:	f7f7 fcd5 	bl	8000458 <__aeabi_dcmplt>
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	d000      	beq.n	8008ab4 <_dtoa_r+0x4a0>
 8008ab2:	e2a5      	b.n	8009000 <_dtoa_r+0x9ec>
 8008ab4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ab6:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8008ab8:	930a      	str	r3, [sp, #40]	; 0x28
 8008aba:	940b      	str	r4, [sp, #44]	; 0x2c
 8008abc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	da00      	bge.n	8008ac4 <_dtoa_r+0x4b0>
 8008ac2:	e171      	b.n	8008da8 <_dtoa_r+0x794>
 8008ac4:	9a02      	ldr	r2, [sp, #8]
 8008ac6:	2a0e      	cmp	r2, #14
 8008ac8:	dd00      	ble.n	8008acc <_dtoa_r+0x4b8>
 8008aca:	e16d      	b.n	8008da8 <_dtoa_r+0x794>
 8008acc:	4b77      	ldr	r3, [pc, #476]	; (8008cac <_dtoa_r+0x698>)
 8008ace:	00d2      	lsls	r2, r2, #3
 8008ad0:	189b      	adds	r3, r3, r2
 8008ad2:	685c      	ldr	r4, [r3, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	9308      	str	r3, [sp, #32]
 8008ad8:	9409      	str	r4, [sp, #36]	; 0x24
 8008ada:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	db00      	blt.n	8008ae2 <_dtoa_r+0x4ce>
 8008ae0:	e0f6      	b.n	8008cd0 <_dtoa_r+0x6bc>
 8008ae2:	9b06      	ldr	r3, [sp, #24]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	dd00      	ble.n	8008aea <_dtoa_r+0x4d6>
 8008ae8:	e0f2      	b.n	8008cd0 <_dtoa_r+0x6bc>
 8008aea:	d000      	beq.n	8008aee <_dtoa_r+0x4da>
 8008aec:	e288      	b.n	8009000 <_dtoa_r+0x9ec>
 8008aee:	9808      	ldr	r0, [sp, #32]
 8008af0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008af2:	2200      	movs	r2, #0
 8008af4:	4b73      	ldr	r3, [pc, #460]	; (8008cc4 <_dtoa_r+0x6b0>)
 8008af6:	f7f9 fc51 	bl	800239c <__aeabi_dmul>
 8008afa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008afc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008afe:	f7f7 fcc9 	bl	8000494 <__aeabi_dcmpge>
 8008b02:	9e06      	ldr	r6, [sp, #24]
 8008b04:	0035      	movs	r5, r6
 8008b06:	2800      	cmp	r0, #0
 8008b08:	d000      	beq.n	8008b0c <_dtoa_r+0x4f8>
 8008b0a:	e25f      	b.n	8008fcc <_dtoa_r+0x9b8>
 8008b0c:	9b05      	ldr	r3, [sp, #20]
 8008b0e:	9a05      	ldr	r2, [sp, #20]
 8008b10:	3301      	adds	r3, #1
 8008b12:	9307      	str	r3, [sp, #28]
 8008b14:	2331      	movs	r3, #49	; 0x31
 8008b16:	7013      	strb	r3, [r2, #0]
 8008b18:	9b02      	ldr	r3, [sp, #8]
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	9302      	str	r3, [sp, #8]
 8008b1e:	e25a      	b.n	8008fd6 <_dtoa_r+0x9c2>
 8008b20:	4234      	tst	r4, r6
 8008b22:	d007      	beq.n	8008b34 <_dtoa_r+0x520>
 8008b24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b26:	3301      	adds	r3, #1
 8008b28:	9310      	str	r3, [sp, #64]	; 0x40
 8008b2a:	682a      	ldr	r2, [r5, #0]
 8008b2c:	686b      	ldr	r3, [r5, #4]
 8008b2e:	f7f9 fc35 	bl	800239c <__aeabi_dmul>
 8008b32:	0033      	movs	r3, r6
 8008b34:	1064      	asrs	r4, r4, #1
 8008b36:	3508      	adds	r5, #8
 8008b38:	e75a      	b.n	80089f0 <_dtoa_r+0x3dc>
 8008b3a:	9e02      	ldr	r6, [sp, #8]
 8008b3c:	9b06      	ldr	r3, [sp, #24]
 8008b3e:	e780      	b.n	8008a42 <_dtoa_r+0x42e>
 8008b40:	9b07      	ldr	r3, [sp, #28]
 8008b42:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008b44:	1e5a      	subs	r2, r3, #1
 8008b46:	4b59      	ldr	r3, [pc, #356]	; (8008cac <_dtoa_r+0x698>)
 8008b48:	00d2      	lsls	r2, r2, #3
 8008b4a:	189b      	adds	r3, r3, r2
 8008b4c:	681a      	ldr	r2, [r3, #0]
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	2900      	cmp	r1, #0
 8008b52:	d051      	beq.n	8008bf8 <_dtoa_r+0x5e4>
 8008b54:	2000      	movs	r0, #0
 8008b56:	495d      	ldr	r1, [pc, #372]	; (8008ccc <_dtoa_r+0x6b8>)
 8008b58:	f7f9 f81a 	bl	8001b90 <__aeabi_ddiv>
 8008b5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b60:	f7f9 fe88 	bl	8002874 <__aeabi_dsub>
 8008b64:	9a05      	ldr	r2, [sp, #20]
 8008b66:	9b05      	ldr	r3, [sp, #20]
 8008b68:	4694      	mov	ip, r2
 8008b6a:	9310      	str	r3, [sp, #64]	; 0x40
 8008b6c:	9b07      	ldr	r3, [sp, #28]
 8008b6e:	900a      	str	r0, [sp, #40]	; 0x28
 8008b70:	910b      	str	r1, [sp, #44]	; 0x2c
 8008b72:	4463      	add	r3, ip
 8008b74:	9319      	str	r3, [sp, #100]	; 0x64
 8008b76:	0029      	movs	r1, r5
 8008b78:	0020      	movs	r0, r4
 8008b7a:	f7fa fa2b 	bl	8002fd4 <__aeabi_d2iz>
 8008b7e:	9017      	str	r0, [sp, #92]	; 0x5c
 8008b80:	f7fa fa5e 	bl	8003040 <__aeabi_i2d>
 8008b84:	0002      	movs	r2, r0
 8008b86:	000b      	movs	r3, r1
 8008b88:	0020      	movs	r0, r4
 8008b8a:	0029      	movs	r1, r5
 8008b8c:	f7f9 fe72 	bl	8002874 <__aeabi_dsub>
 8008b90:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b92:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b94:	3301      	adds	r3, #1
 8008b96:	9307      	str	r3, [sp, #28]
 8008b98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b9a:	0004      	movs	r4, r0
 8008b9c:	3330      	adds	r3, #48	; 0x30
 8008b9e:	7013      	strb	r3, [r2, #0]
 8008ba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ba2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ba4:	000d      	movs	r5, r1
 8008ba6:	f7f7 fc57 	bl	8000458 <__aeabi_dcmplt>
 8008baa:	2800      	cmp	r0, #0
 8008bac:	d175      	bne.n	8008c9a <_dtoa_r+0x686>
 8008bae:	0022      	movs	r2, r4
 8008bb0:	002b      	movs	r3, r5
 8008bb2:	2000      	movs	r0, #0
 8008bb4:	493f      	ldr	r1, [pc, #252]	; (8008cb4 <_dtoa_r+0x6a0>)
 8008bb6:	f7f9 fe5d 	bl	8002874 <__aeabi_dsub>
 8008bba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bbe:	f7f7 fc4b 	bl	8000458 <__aeabi_dcmplt>
 8008bc2:	2800      	cmp	r0, #0
 8008bc4:	d000      	beq.n	8008bc8 <_dtoa_r+0x5b4>
 8008bc6:	e0d1      	b.n	8008d6c <_dtoa_r+0x758>
 8008bc8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008bca:	9a07      	ldr	r2, [sp, #28]
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d100      	bne.n	8008bd2 <_dtoa_r+0x5be>
 8008bd0:	e770      	b.n	8008ab4 <_dtoa_r+0x4a0>
 8008bd2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008bd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	4b37      	ldr	r3, [pc, #220]	; (8008cb8 <_dtoa_r+0x6a4>)
 8008bda:	f7f9 fbdf 	bl	800239c <__aeabi_dmul>
 8008bde:	4b36      	ldr	r3, [pc, #216]	; (8008cb8 <_dtoa_r+0x6a4>)
 8008be0:	900a      	str	r0, [sp, #40]	; 0x28
 8008be2:	910b      	str	r1, [sp, #44]	; 0x2c
 8008be4:	2200      	movs	r2, #0
 8008be6:	0020      	movs	r0, r4
 8008be8:	0029      	movs	r1, r5
 8008bea:	f7f9 fbd7 	bl	800239c <__aeabi_dmul>
 8008bee:	9b07      	ldr	r3, [sp, #28]
 8008bf0:	0004      	movs	r4, r0
 8008bf2:	000d      	movs	r5, r1
 8008bf4:	9310      	str	r3, [sp, #64]	; 0x40
 8008bf6:	e7be      	b.n	8008b76 <_dtoa_r+0x562>
 8008bf8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008bfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bfc:	f7f9 fbce 	bl	800239c <__aeabi_dmul>
 8008c00:	9a05      	ldr	r2, [sp, #20]
 8008c02:	9b05      	ldr	r3, [sp, #20]
 8008c04:	4694      	mov	ip, r2
 8008c06:	930a      	str	r3, [sp, #40]	; 0x28
 8008c08:	9b07      	ldr	r3, [sp, #28]
 8008c0a:	9010      	str	r0, [sp, #64]	; 0x40
 8008c0c:	9111      	str	r1, [sp, #68]	; 0x44
 8008c0e:	4463      	add	r3, ip
 8008c10:	9319      	str	r3, [sp, #100]	; 0x64
 8008c12:	0029      	movs	r1, r5
 8008c14:	0020      	movs	r0, r4
 8008c16:	f7fa f9dd 	bl	8002fd4 <__aeabi_d2iz>
 8008c1a:	9017      	str	r0, [sp, #92]	; 0x5c
 8008c1c:	f7fa fa10 	bl	8003040 <__aeabi_i2d>
 8008c20:	0002      	movs	r2, r0
 8008c22:	000b      	movs	r3, r1
 8008c24:	0020      	movs	r0, r4
 8008c26:	0029      	movs	r1, r5
 8008c28:	f7f9 fe24 	bl	8002874 <__aeabi_dsub>
 8008c2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c30:	3330      	adds	r3, #48	; 0x30
 8008c32:	7013      	strb	r3, [r2, #0]
 8008c34:	0013      	movs	r3, r2
 8008c36:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008c38:	3301      	adds	r3, #1
 8008c3a:	0004      	movs	r4, r0
 8008c3c:	000d      	movs	r5, r1
 8008c3e:	930a      	str	r3, [sp, #40]	; 0x28
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d12c      	bne.n	8008c9e <_dtoa_r+0x68a>
 8008c44:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008c46:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008c48:	9a05      	ldr	r2, [sp, #20]
 8008c4a:	9b07      	ldr	r3, [sp, #28]
 8008c4c:	4694      	mov	ip, r2
 8008c4e:	4463      	add	r3, ip
 8008c50:	2200      	movs	r2, #0
 8008c52:	9307      	str	r3, [sp, #28]
 8008c54:	4b1d      	ldr	r3, [pc, #116]	; (8008ccc <_dtoa_r+0x6b8>)
 8008c56:	f7f8 fc31 	bl	80014bc <__aeabi_dadd>
 8008c5a:	0002      	movs	r2, r0
 8008c5c:	000b      	movs	r3, r1
 8008c5e:	0020      	movs	r0, r4
 8008c60:	0029      	movs	r1, r5
 8008c62:	f7f7 fc0d 	bl	8000480 <__aeabi_dcmpgt>
 8008c66:	2800      	cmp	r0, #0
 8008c68:	d000      	beq.n	8008c6c <_dtoa_r+0x658>
 8008c6a:	e07f      	b.n	8008d6c <_dtoa_r+0x758>
 8008c6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008c6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c70:	2000      	movs	r0, #0
 8008c72:	4916      	ldr	r1, [pc, #88]	; (8008ccc <_dtoa_r+0x6b8>)
 8008c74:	f7f9 fdfe 	bl	8002874 <__aeabi_dsub>
 8008c78:	0002      	movs	r2, r0
 8008c7a:	000b      	movs	r3, r1
 8008c7c:	0020      	movs	r0, r4
 8008c7e:	0029      	movs	r1, r5
 8008c80:	f7f7 fbea 	bl	8000458 <__aeabi_dcmplt>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	d100      	bne.n	8008c8a <_dtoa_r+0x676>
 8008c88:	e714      	b.n	8008ab4 <_dtoa_r+0x4a0>
 8008c8a:	9b07      	ldr	r3, [sp, #28]
 8008c8c:	001a      	movs	r2, r3
 8008c8e:	3a01      	subs	r2, #1
 8008c90:	9207      	str	r2, [sp, #28]
 8008c92:	7812      	ldrb	r2, [r2, #0]
 8008c94:	2a30      	cmp	r2, #48	; 0x30
 8008c96:	d0f8      	beq.n	8008c8a <_dtoa_r+0x676>
 8008c98:	9307      	str	r3, [sp, #28]
 8008c9a:	9602      	str	r6, [sp, #8]
 8008c9c:	e054      	b.n	8008d48 <_dtoa_r+0x734>
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	4b05      	ldr	r3, [pc, #20]	; (8008cb8 <_dtoa_r+0x6a4>)
 8008ca2:	f7f9 fb7b 	bl	800239c <__aeabi_dmul>
 8008ca6:	0004      	movs	r4, r0
 8008ca8:	000d      	movs	r5, r1
 8008caa:	e7b2      	b.n	8008c12 <_dtoa_r+0x5fe>
 8008cac:	0800b100 	.word	0x0800b100
 8008cb0:	0800b0d8 	.word	0x0800b0d8
 8008cb4:	3ff00000 	.word	0x3ff00000
 8008cb8:	40240000 	.word	0x40240000
 8008cbc:	401c0000 	.word	0x401c0000
 8008cc0:	fcc00000 	.word	0xfcc00000
 8008cc4:	40140000 	.word	0x40140000
 8008cc8:	7cc00000 	.word	0x7cc00000
 8008ccc:	3fe00000 	.word	0x3fe00000
 8008cd0:	9b06      	ldr	r3, [sp, #24]
 8008cd2:	9e05      	ldr	r6, [sp, #20]
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	199b      	adds	r3, r3, r6
 8008cd8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008cda:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008cdc:	930a      	str	r3, [sp, #40]	; 0x28
 8008cde:	9a08      	ldr	r2, [sp, #32]
 8008ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce2:	0020      	movs	r0, r4
 8008ce4:	0029      	movs	r1, r5
 8008ce6:	f7f8 ff53 	bl	8001b90 <__aeabi_ddiv>
 8008cea:	f7fa f973 	bl	8002fd4 <__aeabi_d2iz>
 8008cee:	9006      	str	r0, [sp, #24]
 8008cf0:	f7fa f9a6 	bl	8003040 <__aeabi_i2d>
 8008cf4:	9a08      	ldr	r2, [sp, #32]
 8008cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cf8:	f7f9 fb50 	bl	800239c <__aeabi_dmul>
 8008cfc:	0002      	movs	r2, r0
 8008cfe:	000b      	movs	r3, r1
 8008d00:	0020      	movs	r0, r4
 8008d02:	0029      	movs	r1, r5
 8008d04:	f7f9 fdb6 	bl	8002874 <__aeabi_dsub>
 8008d08:	0033      	movs	r3, r6
 8008d0a:	9a06      	ldr	r2, [sp, #24]
 8008d0c:	3601      	adds	r6, #1
 8008d0e:	3230      	adds	r2, #48	; 0x30
 8008d10:	701a      	strb	r2, [r3, #0]
 8008d12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d14:	9607      	str	r6, [sp, #28]
 8008d16:	429a      	cmp	r2, r3
 8008d18:	d139      	bne.n	8008d8e <_dtoa_r+0x77a>
 8008d1a:	0002      	movs	r2, r0
 8008d1c:	000b      	movs	r3, r1
 8008d1e:	f7f8 fbcd 	bl	80014bc <__aeabi_dadd>
 8008d22:	9a08      	ldr	r2, [sp, #32]
 8008d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d26:	0004      	movs	r4, r0
 8008d28:	000d      	movs	r5, r1
 8008d2a:	f7f7 fba9 	bl	8000480 <__aeabi_dcmpgt>
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	d11b      	bne.n	8008d6a <_dtoa_r+0x756>
 8008d32:	9a08      	ldr	r2, [sp, #32]
 8008d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d36:	0020      	movs	r0, r4
 8008d38:	0029      	movs	r1, r5
 8008d3a:	f7f7 fb87 	bl	800044c <__aeabi_dcmpeq>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	d002      	beq.n	8008d48 <_dtoa_r+0x734>
 8008d42:	9b06      	ldr	r3, [sp, #24]
 8008d44:	07db      	lsls	r3, r3, #31
 8008d46:	d410      	bmi.n	8008d6a <_dtoa_r+0x756>
 8008d48:	0038      	movs	r0, r7
 8008d4a:	9904      	ldr	r1, [sp, #16]
 8008d4c:	f000 fd1c 	bl	8009788 <_Bfree>
 8008d50:	2300      	movs	r3, #0
 8008d52:	9a07      	ldr	r2, [sp, #28]
 8008d54:	9802      	ldr	r0, [sp, #8]
 8008d56:	7013      	strb	r3, [r2, #0]
 8008d58:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008d5a:	3001      	adds	r0, #1
 8008d5c:	6018      	str	r0, [r3, #0]
 8008d5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d100      	bne.n	8008d66 <_dtoa_r+0x752>
 8008d64:	e4a3      	b.n	80086ae <_dtoa_r+0x9a>
 8008d66:	601a      	str	r2, [r3, #0]
 8008d68:	e4a1      	b.n	80086ae <_dtoa_r+0x9a>
 8008d6a:	9e02      	ldr	r6, [sp, #8]
 8008d6c:	9b07      	ldr	r3, [sp, #28]
 8008d6e:	9307      	str	r3, [sp, #28]
 8008d70:	3b01      	subs	r3, #1
 8008d72:	781a      	ldrb	r2, [r3, #0]
 8008d74:	2a39      	cmp	r2, #57	; 0x39
 8008d76:	d106      	bne.n	8008d86 <_dtoa_r+0x772>
 8008d78:	9a05      	ldr	r2, [sp, #20]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d1f7      	bne.n	8008d6e <_dtoa_r+0x75a>
 8008d7e:	2230      	movs	r2, #48	; 0x30
 8008d80:	9905      	ldr	r1, [sp, #20]
 8008d82:	3601      	adds	r6, #1
 8008d84:	700a      	strb	r2, [r1, #0]
 8008d86:	781a      	ldrb	r2, [r3, #0]
 8008d88:	3201      	adds	r2, #1
 8008d8a:	701a      	strb	r2, [r3, #0]
 8008d8c:	e785      	b.n	8008c9a <_dtoa_r+0x686>
 8008d8e:	2200      	movs	r2, #0
 8008d90:	4bad      	ldr	r3, [pc, #692]	; (8009048 <_dtoa_r+0xa34>)
 8008d92:	f7f9 fb03 	bl	800239c <__aeabi_dmul>
 8008d96:	2200      	movs	r2, #0
 8008d98:	2300      	movs	r3, #0
 8008d9a:	0004      	movs	r4, r0
 8008d9c:	000d      	movs	r5, r1
 8008d9e:	f7f7 fb55 	bl	800044c <__aeabi_dcmpeq>
 8008da2:	2800      	cmp	r0, #0
 8008da4:	d09b      	beq.n	8008cde <_dtoa_r+0x6ca>
 8008da6:	e7cf      	b.n	8008d48 <_dtoa_r+0x734>
 8008da8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008daa:	2a00      	cmp	r2, #0
 8008dac:	d100      	bne.n	8008db0 <_dtoa_r+0x79c>
 8008dae:	e082      	b.n	8008eb6 <_dtoa_r+0x8a2>
 8008db0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008db2:	2a01      	cmp	r2, #1
 8008db4:	dc66      	bgt.n	8008e84 <_dtoa_r+0x870>
 8008db6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008db8:	2a00      	cmp	r2, #0
 8008dba:	d05f      	beq.n	8008e7c <_dtoa_r+0x868>
 8008dbc:	4aa3      	ldr	r2, [pc, #652]	; (800904c <_dtoa_r+0xa38>)
 8008dbe:	189b      	adds	r3, r3, r2
 8008dc0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008dc2:	9c08      	ldr	r4, [sp, #32]
 8008dc4:	9a08      	ldr	r2, [sp, #32]
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	18d2      	adds	r2, r2, r3
 8008dca:	9208      	str	r2, [sp, #32]
 8008dcc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008dce:	0038      	movs	r0, r7
 8008dd0:	18d3      	adds	r3, r2, r3
 8008dd2:	930d      	str	r3, [sp, #52]	; 0x34
 8008dd4:	f000 fd88 	bl	80098e8 <__i2b>
 8008dd8:	0005      	movs	r5, r0
 8008dda:	2c00      	cmp	r4, #0
 8008ddc:	dd0e      	ble.n	8008dfc <_dtoa_r+0x7e8>
 8008dde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	dd0b      	ble.n	8008dfc <_dtoa_r+0x7e8>
 8008de4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008de6:	0023      	movs	r3, r4
 8008de8:	4294      	cmp	r4, r2
 8008dea:	dd00      	ble.n	8008dee <_dtoa_r+0x7da>
 8008dec:	0013      	movs	r3, r2
 8008dee:	9a08      	ldr	r2, [sp, #32]
 8008df0:	1ae4      	subs	r4, r4, r3
 8008df2:	1ad2      	subs	r2, r2, r3
 8008df4:	9208      	str	r2, [sp, #32]
 8008df6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008df8:	1ad3      	subs	r3, r2, r3
 8008dfa:	930d      	str	r3, [sp, #52]	; 0x34
 8008dfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d01f      	beq.n	8008e42 <_dtoa_r+0x82e>
 8008e02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d05a      	beq.n	8008ebe <_dtoa_r+0x8aa>
 8008e08:	2e00      	cmp	r6, #0
 8008e0a:	dd11      	ble.n	8008e30 <_dtoa_r+0x81c>
 8008e0c:	0029      	movs	r1, r5
 8008e0e:	0032      	movs	r2, r6
 8008e10:	0038      	movs	r0, r7
 8008e12:	f000 fe2f 	bl	8009a74 <__pow5mult>
 8008e16:	9a04      	ldr	r2, [sp, #16]
 8008e18:	0001      	movs	r1, r0
 8008e1a:	0005      	movs	r5, r0
 8008e1c:	0038      	movs	r0, r7
 8008e1e:	f000 fd79 	bl	8009914 <__multiply>
 8008e22:	9904      	ldr	r1, [sp, #16]
 8008e24:	9007      	str	r0, [sp, #28]
 8008e26:	0038      	movs	r0, r7
 8008e28:	f000 fcae 	bl	8009788 <_Bfree>
 8008e2c:	9b07      	ldr	r3, [sp, #28]
 8008e2e:	9304      	str	r3, [sp, #16]
 8008e30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e32:	1b9a      	subs	r2, r3, r6
 8008e34:	42b3      	cmp	r3, r6
 8008e36:	d004      	beq.n	8008e42 <_dtoa_r+0x82e>
 8008e38:	0038      	movs	r0, r7
 8008e3a:	9904      	ldr	r1, [sp, #16]
 8008e3c:	f000 fe1a 	bl	8009a74 <__pow5mult>
 8008e40:	9004      	str	r0, [sp, #16]
 8008e42:	2101      	movs	r1, #1
 8008e44:	0038      	movs	r0, r7
 8008e46:	f000 fd4f 	bl	80098e8 <__i2b>
 8008e4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e4c:	0006      	movs	r6, r0
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	dd37      	ble.n	8008ec2 <_dtoa_r+0x8ae>
 8008e52:	001a      	movs	r2, r3
 8008e54:	0001      	movs	r1, r0
 8008e56:	0038      	movs	r0, r7
 8008e58:	f000 fe0c 	bl	8009a74 <__pow5mult>
 8008e5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e5e:	0006      	movs	r6, r0
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	dd33      	ble.n	8008ecc <_dtoa_r+0x8b8>
 8008e64:	2300      	movs	r3, #0
 8008e66:	9307      	str	r3, [sp, #28]
 8008e68:	6933      	ldr	r3, [r6, #16]
 8008e6a:	3303      	adds	r3, #3
 8008e6c:	009b      	lsls	r3, r3, #2
 8008e6e:	18f3      	adds	r3, r6, r3
 8008e70:	6858      	ldr	r0, [r3, #4]
 8008e72:	f000 fcf1 	bl	8009858 <__hi0bits>
 8008e76:	2320      	movs	r3, #32
 8008e78:	1a18      	subs	r0, r3, r0
 8008e7a:	e03f      	b.n	8008efc <_dtoa_r+0x8e8>
 8008e7c:	2336      	movs	r3, #54	; 0x36
 8008e7e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008e80:	1a9b      	subs	r3, r3, r2
 8008e82:	e79d      	b.n	8008dc0 <_dtoa_r+0x7ac>
 8008e84:	9b06      	ldr	r3, [sp, #24]
 8008e86:	1e5e      	subs	r6, r3, #1
 8008e88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e8a:	42b3      	cmp	r3, r6
 8008e8c:	db08      	blt.n	8008ea0 <_dtoa_r+0x88c>
 8008e8e:	1b9e      	subs	r6, r3, r6
 8008e90:	9b06      	ldr	r3, [sp, #24]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	da0c      	bge.n	8008eb0 <_dtoa_r+0x89c>
 8008e96:	9b08      	ldr	r3, [sp, #32]
 8008e98:	9a06      	ldr	r2, [sp, #24]
 8008e9a:	1a9c      	subs	r4, r3, r2
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	e791      	b.n	8008dc4 <_dtoa_r+0x7b0>
 8008ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ea2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ea4:	1af3      	subs	r3, r6, r3
 8008ea6:	18d3      	adds	r3, r2, r3
 8008ea8:	960e      	str	r6, [sp, #56]	; 0x38
 8008eaa:	9314      	str	r3, [sp, #80]	; 0x50
 8008eac:	2600      	movs	r6, #0
 8008eae:	e7ef      	b.n	8008e90 <_dtoa_r+0x87c>
 8008eb0:	9c08      	ldr	r4, [sp, #32]
 8008eb2:	9b06      	ldr	r3, [sp, #24]
 8008eb4:	e786      	b.n	8008dc4 <_dtoa_r+0x7b0>
 8008eb6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008eb8:	9c08      	ldr	r4, [sp, #32]
 8008eba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008ebc:	e78d      	b.n	8008dda <_dtoa_r+0x7c6>
 8008ebe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ec0:	e7ba      	b.n	8008e38 <_dtoa_r+0x824>
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	9307      	str	r3, [sp, #28]
 8008ec6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	dc13      	bgt.n	8008ef4 <_dtoa_r+0x8e0>
 8008ecc:	2300      	movs	r3, #0
 8008ece:	9307      	str	r3, [sp, #28]
 8008ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d10e      	bne.n	8008ef4 <_dtoa_r+0x8e0>
 8008ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ed8:	031b      	lsls	r3, r3, #12
 8008eda:	d10b      	bne.n	8008ef4 <_dtoa_r+0x8e0>
 8008edc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008ede:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ee0:	4213      	tst	r3, r2
 8008ee2:	d007      	beq.n	8008ef4 <_dtoa_r+0x8e0>
 8008ee4:	9b08      	ldr	r3, [sp, #32]
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	9308      	str	r3, [sp, #32]
 8008eea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008eec:	3301      	adds	r3, #1
 8008eee:	930d      	str	r3, [sp, #52]	; 0x34
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	9307      	str	r3, [sp, #28]
 8008ef4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ef6:	2001      	movs	r0, #1
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d1b5      	bne.n	8008e68 <_dtoa_r+0x854>
 8008efc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008efe:	221f      	movs	r2, #31
 8008f00:	1818      	adds	r0, r3, r0
 8008f02:	0003      	movs	r3, r0
 8008f04:	4013      	ands	r3, r2
 8008f06:	4210      	tst	r0, r2
 8008f08:	d046      	beq.n	8008f98 <_dtoa_r+0x984>
 8008f0a:	3201      	adds	r2, #1
 8008f0c:	1ad2      	subs	r2, r2, r3
 8008f0e:	2a04      	cmp	r2, #4
 8008f10:	dd3f      	ble.n	8008f92 <_dtoa_r+0x97e>
 8008f12:	221c      	movs	r2, #28
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	9a08      	ldr	r2, [sp, #32]
 8008f18:	18e4      	adds	r4, r4, r3
 8008f1a:	18d2      	adds	r2, r2, r3
 8008f1c:	9208      	str	r2, [sp, #32]
 8008f1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f20:	18d3      	adds	r3, r2, r3
 8008f22:	930d      	str	r3, [sp, #52]	; 0x34
 8008f24:	9b08      	ldr	r3, [sp, #32]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	dd05      	ble.n	8008f36 <_dtoa_r+0x922>
 8008f2a:	001a      	movs	r2, r3
 8008f2c:	0038      	movs	r0, r7
 8008f2e:	9904      	ldr	r1, [sp, #16]
 8008f30:	f000 fdfc 	bl	8009b2c <__lshift>
 8008f34:	9004      	str	r0, [sp, #16]
 8008f36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	dd05      	ble.n	8008f48 <_dtoa_r+0x934>
 8008f3c:	0031      	movs	r1, r6
 8008f3e:	001a      	movs	r2, r3
 8008f40:	0038      	movs	r0, r7
 8008f42:	f000 fdf3 	bl	8009b2c <__lshift>
 8008f46:	0006      	movs	r6, r0
 8008f48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d026      	beq.n	8008f9c <_dtoa_r+0x988>
 8008f4e:	0031      	movs	r1, r6
 8008f50:	9804      	ldr	r0, [sp, #16]
 8008f52:	f000 fe5b 	bl	8009c0c <__mcmp>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	da20      	bge.n	8008f9c <_dtoa_r+0x988>
 8008f5a:	9b02      	ldr	r3, [sp, #8]
 8008f5c:	220a      	movs	r2, #10
 8008f5e:	3b01      	subs	r3, #1
 8008f60:	9302      	str	r3, [sp, #8]
 8008f62:	0038      	movs	r0, r7
 8008f64:	2300      	movs	r3, #0
 8008f66:	9904      	ldr	r1, [sp, #16]
 8008f68:	f000 fc32 	bl	80097d0 <__multadd>
 8008f6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f6e:	9004      	str	r0, [sp, #16]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d100      	bne.n	8008f76 <_dtoa_r+0x962>
 8008f74:	e160      	b.n	8009238 <_dtoa_r+0xc24>
 8008f76:	2300      	movs	r3, #0
 8008f78:	0029      	movs	r1, r5
 8008f7a:	220a      	movs	r2, #10
 8008f7c:	0038      	movs	r0, r7
 8008f7e:	f000 fc27 	bl	80097d0 <__multadd>
 8008f82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f84:	0005      	movs	r5, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	dc47      	bgt.n	800901a <_dtoa_r+0xa06>
 8008f8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f8c:	2b02      	cmp	r3, #2
 8008f8e:	dc0d      	bgt.n	8008fac <_dtoa_r+0x998>
 8008f90:	e043      	b.n	800901a <_dtoa_r+0xa06>
 8008f92:	2a04      	cmp	r2, #4
 8008f94:	d0c6      	beq.n	8008f24 <_dtoa_r+0x910>
 8008f96:	0013      	movs	r3, r2
 8008f98:	331c      	adds	r3, #28
 8008f9a:	e7bc      	b.n	8008f16 <_dtoa_r+0x902>
 8008f9c:	9b06      	ldr	r3, [sp, #24]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	dc35      	bgt.n	800900e <_dtoa_r+0x9fa>
 8008fa2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	dd32      	ble.n	800900e <_dtoa_r+0x9fa>
 8008fa8:	9b06      	ldr	r3, [sp, #24]
 8008faa:	930c      	str	r3, [sp, #48]	; 0x30
 8008fac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d10c      	bne.n	8008fcc <_dtoa_r+0x9b8>
 8008fb2:	0031      	movs	r1, r6
 8008fb4:	2205      	movs	r2, #5
 8008fb6:	0038      	movs	r0, r7
 8008fb8:	f000 fc0a 	bl	80097d0 <__multadd>
 8008fbc:	0006      	movs	r6, r0
 8008fbe:	0001      	movs	r1, r0
 8008fc0:	9804      	ldr	r0, [sp, #16]
 8008fc2:	f000 fe23 	bl	8009c0c <__mcmp>
 8008fc6:	2800      	cmp	r0, #0
 8008fc8:	dd00      	ble.n	8008fcc <_dtoa_r+0x9b8>
 8008fca:	e59f      	b.n	8008b0c <_dtoa_r+0x4f8>
 8008fcc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008fce:	43db      	mvns	r3, r3
 8008fd0:	9302      	str	r3, [sp, #8]
 8008fd2:	9b05      	ldr	r3, [sp, #20]
 8008fd4:	9307      	str	r3, [sp, #28]
 8008fd6:	2400      	movs	r4, #0
 8008fd8:	0031      	movs	r1, r6
 8008fda:	0038      	movs	r0, r7
 8008fdc:	f000 fbd4 	bl	8009788 <_Bfree>
 8008fe0:	2d00      	cmp	r5, #0
 8008fe2:	d100      	bne.n	8008fe6 <_dtoa_r+0x9d2>
 8008fe4:	e6b0      	b.n	8008d48 <_dtoa_r+0x734>
 8008fe6:	2c00      	cmp	r4, #0
 8008fe8:	d005      	beq.n	8008ff6 <_dtoa_r+0x9e2>
 8008fea:	42ac      	cmp	r4, r5
 8008fec:	d003      	beq.n	8008ff6 <_dtoa_r+0x9e2>
 8008fee:	0021      	movs	r1, r4
 8008ff0:	0038      	movs	r0, r7
 8008ff2:	f000 fbc9 	bl	8009788 <_Bfree>
 8008ff6:	0029      	movs	r1, r5
 8008ff8:	0038      	movs	r0, r7
 8008ffa:	f000 fbc5 	bl	8009788 <_Bfree>
 8008ffe:	e6a3      	b.n	8008d48 <_dtoa_r+0x734>
 8009000:	2600      	movs	r6, #0
 8009002:	0035      	movs	r5, r6
 8009004:	e7e2      	b.n	8008fcc <_dtoa_r+0x9b8>
 8009006:	9602      	str	r6, [sp, #8]
 8009008:	9e07      	ldr	r6, [sp, #28]
 800900a:	0035      	movs	r5, r6
 800900c:	e57e      	b.n	8008b0c <_dtoa_r+0x4f8>
 800900e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009010:	2b00      	cmp	r3, #0
 8009012:	d100      	bne.n	8009016 <_dtoa_r+0xa02>
 8009014:	e0c8      	b.n	80091a8 <_dtoa_r+0xb94>
 8009016:	9b06      	ldr	r3, [sp, #24]
 8009018:	930c      	str	r3, [sp, #48]	; 0x30
 800901a:	2c00      	cmp	r4, #0
 800901c:	dd05      	ble.n	800902a <_dtoa_r+0xa16>
 800901e:	0029      	movs	r1, r5
 8009020:	0022      	movs	r2, r4
 8009022:	0038      	movs	r0, r7
 8009024:	f000 fd82 	bl	8009b2c <__lshift>
 8009028:	0005      	movs	r5, r0
 800902a:	9b07      	ldr	r3, [sp, #28]
 800902c:	0028      	movs	r0, r5
 800902e:	2b00      	cmp	r3, #0
 8009030:	d01f      	beq.n	8009072 <_dtoa_r+0xa5e>
 8009032:	0038      	movs	r0, r7
 8009034:	6869      	ldr	r1, [r5, #4]
 8009036:	f000 fb63 	bl	8009700 <_Balloc>
 800903a:	1e04      	subs	r4, r0, #0
 800903c:	d10c      	bne.n	8009058 <_dtoa_r+0xa44>
 800903e:	0002      	movs	r2, r0
 8009040:	4b03      	ldr	r3, [pc, #12]	; (8009050 <_dtoa_r+0xa3c>)
 8009042:	4904      	ldr	r1, [pc, #16]	; (8009054 <_dtoa_r+0xa40>)
 8009044:	f7ff fafb 	bl	800863e <_dtoa_r+0x2a>
 8009048:	40240000 	.word	0x40240000
 800904c:	00000433 	.word	0x00000433
 8009050:	0800b003 	.word	0x0800b003
 8009054:	000002ea 	.word	0x000002ea
 8009058:	0029      	movs	r1, r5
 800905a:	692b      	ldr	r3, [r5, #16]
 800905c:	310c      	adds	r1, #12
 800905e:	1c9a      	adds	r2, r3, #2
 8009060:	0092      	lsls	r2, r2, #2
 8009062:	300c      	adds	r0, #12
 8009064:	f7fe fc46 	bl	80078f4 <memcpy>
 8009068:	2201      	movs	r2, #1
 800906a:	0021      	movs	r1, r4
 800906c:	0038      	movs	r0, r7
 800906e:	f000 fd5d 	bl	8009b2c <__lshift>
 8009072:	002c      	movs	r4, r5
 8009074:	0005      	movs	r5, r0
 8009076:	9b05      	ldr	r3, [sp, #20]
 8009078:	9308      	str	r3, [sp, #32]
 800907a:	0031      	movs	r1, r6
 800907c:	9804      	ldr	r0, [sp, #16]
 800907e:	f7ff fa3d 	bl	80084fc <quorem>
 8009082:	0003      	movs	r3, r0
 8009084:	0021      	movs	r1, r4
 8009086:	3330      	adds	r3, #48	; 0x30
 8009088:	900e      	str	r0, [sp, #56]	; 0x38
 800908a:	9804      	ldr	r0, [sp, #16]
 800908c:	9306      	str	r3, [sp, #24]
 800908e:	f000 fdbd 	bl	8009c0c <__mcmp>
 8009092:	002a      	movs	r2, r5
 8009094:	900f      	str	r0, [sp, #60]	; 0x3c
 8009096:	0031      	movs	r1, r6
 8009098:	0038      	movs	r0, r7
 800909a:	f000 fdd3 	bl	8009c44 <__mdiff>
 800909e:	68c3      	ldr	r3, [r0, #12]
 80090a0:	9007      	str	r0, [sp, #28]
 80090a2:	9310      	str	r3, [sp, #64]	; 0x40
 80090a4:	2301      	movs	r3, #1
 80090a6:	930d      	str	r3, [sp, #52]	; 0x34
 80090a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d104      	bne.n	80090b8 <_dtoa_r+0xaa4>
 80090ae:	0001      	movs	r1, r0
 80090b0:	9804      	ldr	r0, [sp, #16]
 80090b2:	f000 fdab 	bl	8009c0c <__mcmp>
 80090b6:	900d      	str	r0, [sp, #52]	; 0x34
 80090b8:	0038      	movs	r0, r7
 80090ba:	9907      	ldr	r1, [sp, #28]
 80090bc:	f000 fb64 	bl	8009788 <_Bfree>
 80090c0:	2301      	movs	r3, #1
 80090c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80090c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80090c6:	4018      	ands	r0, r3
 80090c8:	9b08      	ldr	r3, [sp, #32]
 80090ca:	3301      	adds	r3, #1
 80090cc:	9307      	str	r3, [sp, #28]
 80090ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090d0:	4313      	orrs	r3, r2
 80090d2:	4303      	orrs	r3, r0
 80090d4:	d10c      	bne.n	80090f0 <_dtoa_r+0xadc>
 80090d6:	9b06      	ldr	r3, [sp, #24]
 80090d8:	2b39      	cmp	r3, #57	; 0x39
 80090da:	d025      	beq.n	8009128 <_dtoa_r+0xb14>
 80090dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090de:	2b00      	cmp	r3, #0
 80090e0:	dd02      	ble.n	80090e8 <_dtoa_r+0xad4>
 80090e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090e4:	3331      	adds	r3, #49	; 0x31
 80090e6:	9306      	str	r3, [sp, #24]
 80090e8:	9b08      	ldr	r3, [sp, #32]
 80090ea:	9a06      	ldr	r2, [sp, #24]
 80090ec:	701a      	strb	r2, [r3, #0]
 80090ee:	e773      	b.n	8008fd8 <_dtoa_r+0x9c4>
 80090f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	db03      	blt.n	80090fe <_dtoa_r+0xaea>
 80090f6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80090f8:	4313      	orrs	r3, r2
 80090fa:	4303      	orrs	r3, r0
 80090fc:	d11f      	bne.n	800913e <_dtoa_r+0xb2a>
 80090fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009100:	2b00      	cmp	r3, #0
 8009102:	ddf1      	ble.n	80090e8 <_dtoa_r+0xad4>
 8009104:	9904      	ldr	r1, [sp, #16]
 8009106:	2201      	movs	r2, #1
 8009108:	0038      	movs	r0, r7
 800910a:	f000 fd0f 	bl	8009b2c <__lshift>
 800910e:	0031      	movs	r1, r6
 8009110:	9004      	str	r0, [sp, #16]
 8009112:	f000 fd7b 	bl	8009c0c <__mcmp>
 8009116:	2800      	cmp	r0, #0
 8009118:	dc03      	bgt.n	8009122 <_dtoa_r+0xb0e>
 800911a:	d1e5      	bne.n	80090e8 <_dtoa_r+0xad4>
 800911c:	9b06      	ldr	r3, [sp, #24]
 800911e:	07db      	lsls	r3, r3, #31
 8009120:	d5e2      	bpl.n	80090e8 <_dtoa_r+0xad4>
 8009122:	9b06      	ldr	r3, [sp, #24]
 8009124:	2b39      	cmp	r3, #57	; 0x39
 8009126:	d1dc      	bne.n	80090e2 <_dtoa_r+0xace>
 8009128:	2339      	movs	r3, #57	; 0x39
 800912a:	9a08      	ldr	r2, [sp, #32]
 800912c:	7013      	strb	r3, [r2, #0]
 800912e:	9b07      	ldr	r3, [sp, #28]
 8009130:	9307      	str	r3, [sp, #28]
 8009132:	3b01      	subs	r3, #1
 8009134:	781a      	ldrb	r2, [r3, #0]
 8009136:	2a39      	cmp	r2, #57	; 0x39
 8009138:	d06c      	beq.n	8009214 <_dtoa_r+0xc00>
 800913a:	3201      	adds	r2, #1
 800913c:	e7d6      	b.n	80090ec <_dtoa_r+0xad8>
 800913e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009140:	2b00      	cmp	r3, #0
 8009142:	dd07      	ble.n	8009154 <_dtoa_r+0xb40>
 8009144:	9b06      	ldr	r3, [sp, #24]
 8009146:	2b39      	cmp	r3, #57	; 0x39
 8009148:	d0ee      	beq.n	8009128 <_dtoa_r+0xb14>
 800914a:	9b06      	ldr	r3, [sp, #24]
 800914c:	9a08      	ldr	r2, [sp, #32]
 800914e:	3301      	adds	r3, #1
 8009150:	7013      	strb	r3, [r2, #0]
 8009152:	e741      	b.n	8008fd8 <_dtoa_r+0x9c4>
 8009154:	9b08      	ldr	r3, [sp, #32]
 8009156:	9a06      	ldr	r2, [sp, #24]
 8009158:	701a      	strb	r2, [r3, #0]
 800915a:	2301      	movs	r3, #1
 800915c:	9a05      	ldr	r2, [sp, #20]
 800915e:	1a9b      	subs	r3, r3, r2
 8009160:	9a08      	ldr	r2, [sp, #32]
 8009162:	189b      	adds	r3, r3, r2
 8009164:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009166:	429a      	cmp	r2, r3
 8009168:	d03e      	beq.n	80091e8 <_dtoa_r+0xbd4>
 800916a:	2300      	movs	r3, #0
 800916c:	220a      	movs	r2, #10
 800916e:	9904      	ldr	r1, [sp, #16]
 8009170:	0038      	movs	r0, r7
 8009172:	f000 fb2d 	bl	80097d0 <__multadd>
 8009176:	2300      	movs	r3, #0
 8009178:	9004      	str	r0, [sp, #16]
 800917a:	220a      	movs	r2, #10
 800917c:	0021      	movs	r1, r4
 800917e:	0038      	movs	r0, r7
 8009180:	42ac      	cmp	r4, r5
 8009182:	d106      	bne.n	8009192 <_dtoa_r+0xb7e>
 8009184:	f000 fb24 	bl	80097d0 <__multadd>
 8009188:	0004      	movs	r4, r0
 800918a:	0005      	movs	r5, r0
 800918c:	9b07      	ldr	r3, [sp, #28]
 800918e:	9308      	str	r3, [sp, #32]
 8009190:	e773      	b.n	800907a <_dtoa_r+0xa66>
 8009192:	f000 fb1d 	bl	80097d0 <__multadd>
 8009196:	0029      	movs	r1, r5
 8009198:	0004      	movs	r4, r0
 800919a:	2300      	movs	r3, #0
 800919c:	220a      	movs	r2, #10
 800919e:	0038      	movs	r0, r7
 80091a0:	f000 fb16 	bl	80097d0 <__multadd>
 80091a4:	0005      	movs	r5, r0
 80091a6:	e7f1      	b.n	800918c <_dtoa_r+0xb78>
 80091a8:	9b06      	ldr	r3, [sp, #24]
 80091aa:	930c      	str	r3, [sp, #48]	; 0x30
 80091ac:	2400      	movs	r4, #0
 80091ae:	0031      	movs	r1, r6
 80091b0:	9804      	ldr	r0, [sp, #16]
 80091b2:	f7ff f9a3 	bl	80084fc <quorem>
 80091b6:	9b05      	ldr	r3, [sp, #20]
 80091b8:	3030      	adds	r0, #48	; 0x30
 80091ba:	5518      	strb	r0, [r3, r4]
 80091bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091be:	3401      	adds	r4, #1
 80091c0:	9006      	str	r0, [sp, #24]
 80091c2:	42a3      	cmp	r3, r4
 80091c4:	dd07      	ble.n	80091d6 <_dtoa_r+0xbc2>
 80091c6:	2300      	movs	r3, #0
 80091c8:	220a      	movs	r2, #10
 80091ca:	0038      	movs	r0, r7
 80091cc:	9904      	ldr	r1, [sp, #16]
 80091ce:	f000 faff 	bl	80097d0 <__multadd>
 80091d2:	9004      	str	r0, [sp, #16]
 80091d4:	e7eb      	b.n	80091ae <_dtoa_r+0xb9a>
 80091d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091d8:	2001      	movs	r0, #1
 80091da:	2b00      	cmp	r3, #0
 80091dc:	dd00      	ble.n	80091e0 <_dtoa_r+0xbcc>
 80091de:	0018      	movs	r0, r3
 80091e0:	2400      	movs	r4, #0
 80091e2:	9b05      	ldr	r3, [sp, #20]
 80091e4:	181b      	adds	r3, r3, r0
 80091e6:	9307      	str	r3, [sp, #28]
 80091e8:	9904      	ldr	r1, [sp, #16]
 80091ea:	2201      	movs	r2, #1
 80091ec:	0038      	movs	r0, r7
 80091ee:	f000 fc9d 	bl	8009b2c <__lshift>
 80091f2:	0031      	movs	r1, r6
 80091f4:	9004      	str	r0, [sp, #16]
 80091f6:	f000 fd09 	bl	8009c0c <__mcmp>
 80091fa:	2800      	cmp	r0, #0
 80091fc:	dc97      	bgt.n	800912e <_dtoa_r+0xb1a>
 80091fe:	d102      	bne.n	8009206 <_dtoa_r+0xbf2>
 8009200:	9b06      	ldr	r3, [sp, #24]
 8009202:	07db      	lsls	r3, r3, #31
 8009204:	d493      	bmi.n	800912e <_dtoa_r+0xb1a>
 8009206:	9b07      	ldr	r3, [sp, #28]
 8009208:	9307      	str	r3, [sp, #28]
 800920a:	3b01      	subs	r3, #1
 800920c:	781a      	ldrb	r2, [r3, #0]
 800920e:	2a30      	cmp	r2, #48	; 0x30
 8009210:	d0fa      	beq.n	8009208 <_dtoa_r+0xbf4>
 8009212:	e6e1      	b.n	8008fd8 <_dtoa_r+0x9c4>
 8009214:	9a05      	ldr	r2, [sp, #20]
 8009216:	429a      	cmp	r2, r3
 8009218:	d18a      	bne.n	8009130 <_dtoa_r+0xb1c>
 800921a:	9b02      	ldr	r3, [sp, #8]
 800921c:	3301      	adds	r3, #1
 800921e:	9302      	str	r3, [sp, #8]
 8009220:	2331      	movs	r3, #49	; 0x31
 8009222:	e795      	b.n	8009150 <_dtoa_r+0xb3c>
 8009224:	4b08      	ldr	r3, [pc, #32]	; (8009248 <_dtoa_r+0xc34>)
 8009226:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009228:	9305      	str	r3, [sp, #20]
 800922a:	4b08      	ldr	r3, [pc, #32]	; (800924c <_dtoa_r+0xc38>)
 800922c:	2a00      	cmp	r2, #0
 800922e:	d001      	beq.n	8009234 <_dtoa_r+0xc20>
 8009230:	f7ff fa3b 	bl	80086aa <_dtoa_r+0x96>
 8009234:	f7ff fa3b 	bl	80086ae <_dtoa_r+0x9a>
 8009238:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800923a:	2b00      	cmp	r3, #0
 800923c:	dcb6      	bgt.n	80091ac <_dtoa_r+0xb98>
 800923e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009240:	2b02      	cmp	r3, #2
 8009242:	dd00      	ble.n	8009246 <_dtoa_r+0xc32>
 8009244:	e6b2      	b.n	8008fac <_dtoa_r+0x998>
 8009246:	e7b1      	b.n	80091ac <_dtoa_r+0xb98>
 8009248:	0800af80 	.word	0x0800af80
 800924c:	0800af88 	.word	0x0800af88

08009250 <__sflush_r>:
 8009250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009252:	898b      	ldrh	r3, [r1, #12]
 8009254:	0005      	movs	r5, r0
 8009256:	000c      	movs	r4, r1
 8009258:	071a      	lsls	r2, r3, #28
 800925a:	d45f      	bmi.n	800931c <__sflush_r+0xcc>
 800925c:	684a      	ldr	r2, [r1, #4]
 800925e:	2a00      	cmp	r2, #0
 8009260:	dc04      	bgt.n	800926c <__sflush_r+0x1c>
 8009262:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009264:	2a00      	cmp	r2, #0
 8009266:	dc01      	bgt.n	800926c <__sflush_r+0x1c>
 8009268:	2000      	movs	r0, #0
 800926a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800926c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800926e:	2f00      	cmp	r7, #0
 8009270:	d0fa      	beq.n	8009268 <__sflush_r+0x18>
 8009272:	2200      	movs	r2, #0
 8009274:	2180      	movs	r1, #128	; 0x80
 8009276:	682e      	ldr	r6, [r5, #0]
 8009278:	602a      	str	r2, [r5, #0]
 800927a:	001a      	movs	r2, r3
 800927c:	0149      	lsls	r1, r1, #5
 800927e:	400a      	ands	r2, r1
 8009280:	420b      	tst	r3, r1
 8009282:	d034      	beq.n	80092ee <__sflush_r+0x9e>
 8009284:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009286:	89a3      	ldrh	r3, [r4, #12]
 8009288:	075b      	lsls	r3, r3, #29
 800928a:	d506      	bpl.n	800929a <__sflush_r+0x4a>
 800928c:	6863      	ldr	r3, [r4, #4]
 800928e:	1ac0      	subs	r0, r0, r3
 8009290:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009292:	2b00      	cmp	r3, #0
 8009294:	d001      	beq.n	800929a <__sflush_r+0x4a>
 8009296:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009298:	1ac0      	subs	r0, r0, r3
 800929a:	0002      	movs	r2, r0
 800929c:	6a21      	ldr	r1, [r4, #32]
 800929e:	2300      	movs	r3, #0
 80092a0:	0028      	movs	r0, r5
 80092a2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80092a4:	47b8      	blx	r7
 80092a6:	89a1      	ldrh	r1, [r4, #12]
 80092a8:	1c43      	adds	r3, r0, #1
 80092aa:	d106      	bne.n	80092ba <__sflush_r+0x6a>
 80092ac:	682b      	ldr	r3, [r5, #0]
 80092ae:	2b1d      	cmp	r3, #29
 80092b0:	d831      	bhi.n	8009316 <__sflush_r+0xc6>
 80092b2:	4a2c      	ldr	r2, [pc, #176]	; (8009364 <__sflush_r+0x114>)
 80092b4:	40da      	lsrs	r2, r3
 80092b6:	07d3      	lsls	r3, r2, #31
 80092b8:	d52d      	bpl.n	8009316 <__sflush_r+0xc6>
 80092ba:	2300      	movs	r3, #0
 80092bc:	6063      	str	r3, [r4, #4]
 80092be:	6923      	ldr	r3, [r4, #16]
 80092c0:	6023      	str	r3, [r4, #0]
 80092c2:	04cb      	lsls	r3, r1, #19
 80092c4:	d505      	bpl.n	80092d2 <__sflush_r+0x82>
 80092c6:	1c43      	adds	r3, r0, #1
 80092c8:	d102      	bne.n	80092d0 <__sflush_r+0x80>
 80092ca:	682b      	ldr	r3, [r5, #0]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d100      	bne.n	80092d2 <__sflush_r+0x82>
 80092d0:	6560      	str	r0, [r4, #84]	; 0x54
 80092d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092d4:	602e      	str	r6, [r5, #0]
 80092d6:	2900      	cmp	r1, #0
 80092d8:	d0c6      	beq.n	8009268 <__sflush_r+0x18>
 80092da:	0023      	movs	r3, r4
 80092dc:	3344      	adds	r3, #68	; 0x44
 80092de:	4299      	cmp	r1, r3
 80092e0:	d002      	beq.n	80092e8 <__sflush_r+0x98>
 80092e2:	0028      	movs	r0, r5
 80092e4:	f000 fdb8 	bl	8009e58 <_free_r>
 80092e8:	2000      	movs	r0, #0
 80092ea:	6360      	str	r0, [r4, #52]	; 0x34
 80092ec:	e7bd      	b.n	800926a <__sflush_r+0x1a>
 80092ee:	2301      	movs	r3, #1
 80092f0:	0028      	movs	r0, r5
 80092f2:	6a21      	ldr	r1, [r4, #32]
 80092f4:	47b8      	blx	r7
 80092f6:	1c43      	adds	r3, r0, #1
 80092f8:	d1c5      	bne.n	8009286 <__sflush_r+0x36>
 80092fa:	682b      	ldr	r3, [r5, #0]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d0c2      	beq.n	8009286 <__sflush_r+0x36>
 8009300:	2b1d      	cmp	r3, #29
 8009302:	d001      	beq.n	8009308 <__sflush_r+0xb8>
 8009304:	2b16      	cmp	r3, #22
 8009306:	d101      	bne.n	800930c <__sflush_r+0xbc>
 8009308:	602e      	str	r6, [r5, #0]
 800930a:	e7ad      	b.n	8009268 <__sflush_r+0x18>
 800930c:	2340      	movs	r3, #64	; 0x40
 800930e:	89a2      	ldrh	r2, [r4, #12]
 8009310:	4313      	orrs	r3, r2
 8009312:	81a3      	strh	r3, [r4, #12]
 8009314:	e7a9      	b.n	800926a <__sflush_r+0x1a>
 8009316:	2340      	movs	r3, #64	; 0x40
 8009318:	430b      	orrs	r3, r1
 800931a:	e7fa      	b.n	8009312 <__sflush_r+0xc2>
 800931c:	690f      	ldr	r7, [r1, #16]
 800931e:	2f00      	cmp	r7, #0
 8009320:	d0a2      	beq.n	8009268 <__sflush_r+0x18>
 8009322:	680a      	ldr	r2, [r1, #0]
 8009324:	600f      	str	r7, [r1, #0]
 8009326:	1bd2      	subs	r2, r2, r7
 8009328:	9201      	str	r2, [sp, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	079b      	lsls	r3, r3, #30
 800932e:	d100      	bne.n	8009332 <__sflush_r+0xe2>
 8009330:	694a      	ldr	r2, [r1, #20]
 8009332:	60a2      	str	r2, [r4, #8]
 8009334:	9b01      	ldr	r3, [sp, #4]
 8009336:	2b00      	cmp	r3, #0
 8009338:	dc00      	bgt.n	800933c <__sflush_r+0xec>
 800933a:	e795      	b.n	8009268 <__sflush_r+0x18>
 800933c:	003a      	movs	r2, r7
 800933e:	0028      	movs	r0, r5
 8009340:	9b01      	ldr	r3, [sp, #4]
 8009342:	6a21      	ldr	r1, [r4, #32]
 8009344:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009346:	47b0      	blx	r6
 8009348:	2800      	cmp	r0, #0
 800934a:	dc06      	bgt.n	800935a <__sflush_r+0x10a>
 800934c:	2340      	movs	r3, #64	; 0x40
 800934e:	2001      	movs	r0, #1
 8009350:	89a2      	ldrh	r2, [r4, #12]
 8009352:	4240      	negs	r0, r0
 8009354:	4313      	orrs	r3, r2
 8009356:	81a3      	strh	r3, [r4, #12]
 8009358:	e787      	b.n	800926a <__sflush_r+0x1a>
 800935a:	9b01      	ldr	r3, [sp, #4]
 800935c:	183f      	adds	r7, r7, r0
 800935e:	1a1b      	subs	r3, r3, r0
 8009360:	9301      	str	r3, [sp, #4]
 8009362:	e7e7      	b.n	8009334 <__sflush_r+0xe4>
 8009364:	20400001 	.word	0x20400001

08009368 <_fflush_r>:
 8009368:	690b      	ldr	r3, [r1, #16]
 800936a:	b570      	push	{r4, r5, r6, lr}
 800936c:	0005      	movs	r5, r0
 800936e:	000c      	movs	r4, r1
 8009370:	2b00      	cmp	r3, #0
 8009372:	d102      	bne.n	800937a <_fflush_r+0x12>
 8009374:	2500      	movs	r5, #0
 8009376:	0028      	movs	r0, r5
 8009378:	bd70      	pop	{r4, r5, r6, pc}
 800937a:	2800      	cmp	r0, #0
 800937c:	d004      	beq.n	8009388 <_fflush_r+0x20>
 800937e:	6983      	ldr	r3, [r0, #24]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d101      	bne.n	8009388 <_fflush_r+0x20>
 8009384:	f000 f892 	bl	80094ac <__sinit>
 8009388:	4b14      	ldr	r3, [pc, #80]	; (80093dc <_fflush_r+0x74>)
 800938a:	429c      	cmp	r4, r3
 800938c:	d11b      	bne.n	80093c6 <_fflush_r+0x5e>
 800938e:	686c      	ldr	r4, [r5, #4]
 8009390:	220c      	movs	r2, #12
 8009392:	5ea3      	ldrsh	r3, [r4, r2]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d0ed      	beq.n	8009374 <_fflush_r+0xc>
 8009398:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800939a:	07d2      	lsls	r2, r2, #31
 800939c:	d404      	bmi.n	80093a8 <_fflush_r+0x40>
 800939e:	059b      	lsls	r3, r3, #22
 80093a0:	d402      	bmi.n	80093a8 <_fflush_r+0x40>
 80093a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093a4:	f000 f927 	bl	80095f6 <__retarget_lock_acquire_recursive>
 80093a8:	0028      	movs	r0, r5
 80093aa:	0021      	movs	r1, r4
 80093ac:	f7ff ff50 	bl	8009250 <__sflush_r>
 80093b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093b2:	0005      	movs	r5, r0
 80093b4:	07db      	lsls	r3, r3, #31
 80093b6:	d4de      	bmi.n	8009376 <_fflush_r+0xe>
 80093b8:	89a3      	ldrh	r3, [r4, #12]
 80093ba:	059b      	lsls	r3, r3, #22
 80093bc:	d4db      	bmi.n	8009376 <_fflush_r+0xe>
 80093be:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093c0:	f000 f91a 	bl	80095f8 <__retarget_lock_release_recursive>
 80093c4:	e7d7      	b.n	8009376 <_fflush_r+0xe>
 80093c6:	4b06      	ldr	r3, [pc, #24]	; (80093e0 <_fflush_r+0x78>)
 80093c8:	429c      	cmp	r4, r3
 80093ca:	d101      	bne.n	80093d0 <_fflush_r+0x68>
 80093cc:	68ac      	ldr	r4, [r5, #8]
 80093ce:	e7df      	b.n	8009390 <_fflush_r+0x28>
 80093d0:	4b04      	ldr	r3, [pc, #16]	; (80093e4 <_fflush_r+0x7c>)
 80093d2:	429c      	cmp	r4, r3
 80093d4:	d1dc      	bne.n	8009390 <_fflush_r+0x28>
 80093d6:	68ec      	ldr	r4, [r5, #12]
 80093d8:	e7da      	b.n	8009390 <_fflush_r+0x28>
 80093da:	46c0      	nop			; (mov r8, r8)
 80093dc:	0800b034 	.word	0x0800b034
 80093e0:	0800b054 	.word	0x0800b054
 80093e4:	0800b014 	.word	0x0800b014

080093e8 <std>:
 80093e8:	2300      	movs	r3, #0
 80093ea:	b510      	push	{r4, lr}
 80093ec:	0004      	movs	r4, r0
 80093ee:	6003      	str	r3, [r0, #0]
 80093f0:	6043      	str	r3, [r0, #4]
 80093f2:	6083      	str	r3, [r0, #8]
 80093f4:	8181      	strh	r1, [r0, #12]
 80093f6:	6643      	str	r3, [r0, #100]	; 0x64
 80093f8:	0019      	movs	r1, r3
 80093fa:	81c2      	strh	r2, [r0, #14]
 80093fc:	6103      	str	r3, [r0, #16]
 80093fe:	6143      	str	r3, [r0, #20]
 8009400:	6183      	str	r3, [r0, #24]
 8009402:	2208      	movs	r2, #8
 8009404:	305c      	adds	r0, #92	; 0x5c
 8009406:	f7fe fa7e 	bl	8007906 <memset>
 800940a:	4b05      	ldr	r3, [pc, #20]	; (8009420 <std+0x38>)
 800940c:	6263      	str	r3, [r4, #36]	; 0x24
 800940e:	4b05      	ldr	r3, [pc, #20]	; (8009424 <std+0x3c>)
 8009410:	6224      	str	r4, [r4, #32]
 8009412:	62a3      	str	r3, [r4, #40]	; 0x28
 8009414:	4b04      	ldr	r3, [pc, #16]	; (8009428 <std+0x40>)
 8009416:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009418:	4b04      	ldr	r3, [pc, #16]	; (800942c <std+0x44>)
 800941a:	6323      	str	r3, [r4, #48]	; 0x30
 800941c:	bd10      	pop	{r4, pc}
 800941e:	46c0      	nop			; (mov r8, r8)
 8009420:	0800a325 	.word	0x0800a325
 8009424:	0800a34d 	.word	0x0800a34d
 8009428:	0800a385 	.word	0x0800a385
 800942c:	0800a3b1 	.word	0x0800a3b1

08009430 <_cleanup_r>:
 8009430:	b510      	push	{r4, lr}
 8009432:	4902      	ldr	r1, [pc, #8]	; (800943c <_cleanup_r+0xc>)
 8009434:	f000 f8ba 	bl	80095ac <_fwalk_reent>
 8009438:	bd10      	pop	{r4, pc}
 800943a:	46c0      	nop			; (mov r8, r8)
 800943c:	08009369 	.word	0x08009369

08009440 <__sfmoreglue>:
 8009440:	b570      	push	{r4, r5, r6, lr}
 8009442:	2568      	movs	r5, #104	; 0x68
 8009444:	1e4a      	subs	r2, r1, #1
 8009446:	4355      	muls	r5, r2
 8009448:	000e      	movs	r6, r1
 800944a:	0029      	movs	r1, r5
 800944c:	3174      	adds	r1, #116	; 0x74
 800944e:	f000 fd4d 	bl	8009eec <_malloc_r>
 8009452:	1e04      	subs	r4, r0, #0
 8009454:	d008      	beq.n	8009468 <__sfmoreglue+0x28>
 8009456:	2100      	movs	r1, #0
 8009458:	002a      	movs	r2, r5
 800945a:	6001      	str	r1, [r0, #0]
 800945c:	6046      	str	r6, [r0, #4]
 800945e:	300c      	adds	r0, #12
 8009460:	60a0      	str	r0, [r4, #8]
 8009462:	3268      	adds	r2, #104	; 0x68
 8009464:	f7fe fa4f 	bl	8007906 <memset>
 8009468:	0020      	movs	r0, r4
 800946a:	bd70      	pop	{r4, r5, r6, pc}

0800946c <__sfp_lock_acquire>:
 800946c:	b510      	push	{r4, lr}
 800946e:	4802      	ldr	r0, [pc, #8]	; (8009478 <__sfp_lock_acquire+0xc>)
 8009470:	f000 f8c1 	bl	80095f6 <__retarget_lock_acquire_recursive>
 8009474:	bd10      	pop	{r4, pc}
 8009476:	46c0      	nop			; (mov r8, r8)
 8009478:	20000524 	.word	0x20000524

0800947c <__sfp_lock_release>:
 800947c:	b510      	push	{r4, lr}
 800947e:	4802      	ldr	r0, [pc, #8]	; (8009488 <__sfp_lock_release+0xc>)
 8009480:	f000 f8ba 	bl	80095f8 <__retarget_lock_release_recursive>
 8009484:	bd10      	pop	{r4, pc}
 8009486:	46c0      	nop			; (mov r8, r8)
 8009488:	20000524 	.word	0x20000524

0800948c <__sinit_lock_acquire>:
 800948c:	b510      	push	{r4, lr}
 800948e:	4802      	ldr	r0, [pc, #8]	; (8009498 <__sinit_lock_acquire+0xc>)
 8009490:	f000 f8b1 	bl	80095f6 <__retarget_lock_acquire_recursive>
 8009494:	bd10      	pop	{r4, pc}
 8009496:	46c0      	nop			; (mov r8, r8)
 8009498:	2000051f 	.word	0x2000051f

0800949c <__sinit_lock_release>:
 800949c:	b510      	push	{r4, lr}
 800949e:	4802      	ldr	r0, [pc, #8]	; (80094a8 <__sinit_lock_release+0xc>)
 80094a0:	f000 f8aa 	bl	80095f8 <__retarget_lock_release_recursive>
 80094a4:	bd10      	pop	{r4, pc}
 80094a6:	46c0      	nop			; (mov r8, r8)
 80094a8:	2000051f 	.word	0x2000051f

080094ac <__sinit>:
 80094ac:	b513      	push	{r0, r1, r4, lr}
 80094ae:	0004      	movs	r4, r0
 80094b0:	f7ff ffec 	bl	800948c <__sinit_lock_acquire>
 80094b4:	69a3      	ldr	r3, [r4, #24]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d002      	beq.n	80094c0 <__sinit+0x14>
 80094ba:	f7ff ffef 	bl	800949c <__sinit_lock_release>
 80094be:	bd13      	pop	{r0, r1, r4, pc}
 80094c0:	64a3      	str	r3, [r4, #72]	; 0x48
 80094c2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80094c4:	6523      	str	r3, [r4, #80]	; 0x50
 80094c6:	4b13      	ldr	r3, [pc, #76]	; (8009514 <__sinit+0x68>)
 80094c8:	4a13      	ldr	r2, [pc, #76]	; (8009518 <__sinit+0x6c>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80094ce:	9301      	str	r3, [sp, #4]
 80094d0:	42a3      	cmp	r3, r4
 80094d2:	d101      	bne.n	80094d8 <__sinit+0x2c>
 80094d4:	2301      	movs	r3, #1
 80094d6:	61a3      	str	r3, [r4, #24]
 80094d8:	0020      	movs	r0, r4
 80094da:	f000 f81f 	bl	800951c <__sfp>
 80094de:	6060      	str	r0, [r4, #4]
 80094e0:	0020      	movs	r0, r4
 80094e2:	f000 f81b 	bl	800951c <__sfp>
 80094e6:	60a0      	str	r0, [r4, #8]
 80094e8:	0020      	movs	r0, r4
 80094ea:	f000 f817 	bl	800951c <__sfp>
 80094ee:	2200      	movs	r2, #0
 80094f0:	2104      	movs	r1, #4
 80094f2:	60e0      	str	r0, [r4, #12]
 80094f4:	6860      	ldr	r0, [r4, #4]
 80094f6:	f7ff ff77 	bl	80093e8 <std>
 80094fa:	2201      	movs	r2, #1
 80094fc:	2109      	movs	r1, #9
 80094fe:	68a0      	ldr	r0, [r4, #8]
 8009500:	f7ff ff72 	bl	80093e8 <std>
 8009504:	2202      	movs	r2, #2
 8009506:	2112      	movs	r1, #18
 8009508:	68e0      	ldr	r0, [r4, #12]
 800950a:	f7ff ff6d 	bl	80093e8 <std>
 800950e:	2301      	movs	r3, #1
 8009510:	61a3      	str	r3, [r4, #24]
 8009512:	e7d2      	b.n	80094ba <__sinit+0xe>
 8009514:	0800af48 	.word	0x0800af48
 8009518:	08009431 	.word	0x08009431

0800951c <__sfp>:
 800951c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800951e:	0007      	movs	r7, r0
 8009520:	f7ff ffa4 	bl	800946c <__sfp_lock_acquire>
 8009524:	4b1f      	ldr	r3, [pc, #124]	; (80095a4 <__sfp+0x88>)
 8009526:	681e      	ldr	r6, [r3, #0]
 8009528:	69b3      	ldr	r3, [r6, #24]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d102      	bne.n	8009534 <__sfp+0x18>
 800952e:	0030      	movs	r0, r6
 8009530:	f7ff ffbc 	bl	80094ac <__sinit>
 8009534:	3648      	adds	r6, #72	; 0x48
 8009536:	68b4      	ldr	r4, [r6, #8]
 8009538:	6873      	ldr	r3, [r6, #4]
 800953a:	3b01      	subs	r3, #1
 800953c:	d504      	bpl.n	8009548 <__sfp+0x2c>
 800953e:	6833      	ldr	r3, [r6, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d022      	beq.n	800958a <__sfp+0x6e>
 8009544:	6836      	ldr	r6, [r6, #0]
 8009546:	e7f6      	b.n	8009536 <__sfp+0x1a>
 8009548:	220c      	movs	r2, #12
 800954a:	5ea5      	ldrsh	r5, [r4, r2]
 800954c:	2d00      	cmp	r5, #0
 800954e:	d11a      	bne.n	8009586 <__sfp+0x6a>
 8009550:	0020      	movs	r0, r4
 8009552:	4b15      	ldr	r3, [pc, #84]	; (80095a8 <__sfp+0x8c>)
 8009554:	3058      	adds	r0, #88	; 0x58
 8009556:	60e3      	str	r3, [r4, #12]
 8009558:	6665      	str	r5, [r4, #100]	; 0x64
 800955a:	f000 f84b 	bl	80095f4 <__retarget_lock_init_recursive>
 800955e:	f7ff ff8d 	bl	800947c <__sfp_lock_release>
 8009562:	0020      	movs	r0, r4
 8009564:	2208      	movs	r2, #8
 8009566:	0029      	movs	r1, r5
 8009568:	6025      	str	r5, [r4, #0]
 800956a:	60a5      	str	r5, [r4, #8]
 800956c:	6065      	str	r5, [r4, #4]
 800956e:	6125      	str	r5, [r4, #16]
 8009570:	6165      	str	r5, [r4, #20]
 8009572:	61a5      	str	r5, [r4, #24]
 8009574:	305c      	adds	r0, #92	; 0x5c
 8009576:	f7fe f9c6 	bl	8007906 <memset>
 800957a:	6365      	str	r5, [r4, #52]	; 0x34
 800957c:	63a5      	str	r5, [r4, #56]	; 0x38
 800957e:	64a5      	str	r5, [r4, #72]	; 0x48
 8009580:	64e5      	str	r5, [r4, #76]	; 0x4c
 8009582:	0020      	movs	r0, r4
 8009584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009586:	3468      	adds	r4, #104	; 0x68
 8009588:	e7d7      	b.n	800953a <__sfp+0x1e>
 800958a:	2104      	movs	r1, #4
 800958c:	0038      	movs	r0, r7
 800958e:	f7ff ff57 	bl	8009440 <__sfmoreglue>
 8009592:	1e04      	subs	r4, r0, #0
 8009594:	6030      	str	r0, [r6, #0]
 8009596:	d1d5      	bne.n	8009544 <__sfp+0x28>
 8009598:	f7ff ff70 	bl	800947c <__sfp_lock_release>
 800959c:	230c      	movs	r3, #12
 800959e:	603b      	str	r3, [r7, #0]
 80095a0:	e7ef      	b.n	8009582 <__sfp+0x66>
 80095a2:	46c0      	nop			; (mov r8, r8)
 80095a4:	0800af48 	.word	0x0800af48
 80095a8:	ffff0001 	.word	0xffff0001

080095ac <_fwalk_reent>:
 80095ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095ae:	0004      	movs	r4, r0
 80095b0:	0006      	movs	r6, r0
 80095b2:	2700      	movs	r7, #0
 80095b4:	9101      	str	r1, [sp, #4]
 80095b6:	3448      	adds	r4, #72	; 0x48
 80095b8:	6863      	ldr	r3, [r4, #4]
 80095ba:	68a5      	ldr	r5, [r4, #8]
 80095bc:	9300      	str	r3, [sp, #0]
 80095be:	9b00      	ldr	r3, [sp, #0]
 80095c0:	3b01      	subs	r3, #1
 80095c2:	9300      	str	r3, [sp, #0]
 80095c4:	d504      	bpl.n	80095d0 <_fwalk_reent+0x24>
 80095c6:	6824      	ldr	r4, [r4, #0]
 80095c8:	2c00      	cmp	r4, #0
 80095ca:	d1f5      	bne.n	80095b8 <_fwalk_reent+0xc>
 80095cc:	0038      	movs	r0, r7
 80095ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80095d0:	89ab      	ldrh	r3, [r5, #12]
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d908      	bls.n	80095e8 <_fwalk_reent+0x3c>
 80095d6:	220e      	movs	r2, #14
 80095d8:	5eab      	ldrsh	r3, [r5, r2]
 80095da:	3301      	adds	r3, #1
 80095dc:	d004      	beq.n	80095e8 <_fwalk_reent+0x3c>
 80095de:	0029      	movs	r1, r5
 80095e0:	0030      	movs	r0, r6
 80095e2:	9b01      	ldr	r3, [sp, #4]
 80095e4:	4798      	blx	r3
 80095e6:	4307      	orrs	r7, r0
 80095e8:	3568      	adds	r5, #104	; 0x68
 80095ea:	e7e8      	b.n	80095be <_fwalk_reent+0x12>

080095ec <_localeconv_r>:
 80095ec:	4800      	ldr	r0, [pc, #0]	; (80095f0 <_localeconv_r+0x4>)
 80095ee:	4770      	bx	lr
 80095f0:	20000174 	.word	0x20000174

080095f4 <__retarget_lock_init_recursive>:
 80095f4:	4770      	bx	lr

080095f6 <__retarget_lock_acquire_recursive>:
 80095f6:	4770      	bx	lr

080095f8 <__retarget_lock_release_recursive>:
 80095f8:	4770      	bx	lr
	...

080095fc <__swhatbuf_r>:
 80095fc:	b570      	push	{r4, r5, r6, lr}
 80095fe:	000e      	movs	r6, r1
 8009600:	001d      	movs	r5, r3
 8009602:	230e      	movs	r3, #14
 8009604:	5ec9      	ldrsh	r1, [r1, r3]
 8009606:	0014      	movs	r4, r2
 8009608:	b096      	sub	sp, #88	; 0x58
 800960a:	2900      	cmp	r1, #0
 800960c:	da07      	bge.n	800961e <__swhatbuf_r+0x22>
 800960e:	2300      	movs	r3, #0
 8009610:	602b      	str	r3, [r5, #0]
 8009612:	89b3      	ldrh	r3, [r6, #12]
 8009614:	061b      	lsls	r3, r3, #24
 8009616:	d411      	bmi.n	800963c <__swhatbuf_r+0x40>
 8009618:	2380      	movs	r3, #128	; 0x80
 800961a:	00db      	lsls	r3, r3, #3
 800961c:	e00f      	b.n	800963e <__swhatbuf_r+0x42>
 800961e:	466a      	mov	r2, sp
 8009620:	f000 ff20 	bl	800a464 <_fstat_r>
 8009624:	2800      	cmp	r0, #0
 8009626:	dbf2      	blt.n	800960e <__swhatbuf_r+0x12>
 8009628:	23f0      	movs	r3, #240	; 0xf0
 800962a:	9901      	ldr	r1, [sp, #4]
 800962c:	021b      	lsls	r3, r3, #8
 800962e:	4019      	ands	r1, r3
 8009630:	4b05      	ldr	r3, [pc, #20]	; (8009648 <__swhatbuf_r+0x4c>)
 8009632:	18c9      	adds	r1, r1, r3
 8009634:	424b      	negs	r3, r1
 8009636:	4159      	adcs	r1, r3
 8009638:	6029      	str	r1, [r5, #0]
 800963a:	e7ed      	b.n	8009618 <__swhatbuf_r+0x1c>
 800963c:	2340      	movs	r3, #64	; 0x40
 800963e:	2000      	movs	r0, #0
 8009640:	6023      	str	r3, [r4, #0]
 8009642:	b016      	add	sp, #88	; 0x58
 8009644:	bd70      	pop	{r4, r5, r6, pc}
 8009646:	46c0      	nop			; (mov r8, r8)
 8009648:	ffffe000 	.word	0xffffe000

0800964c <__smakebuf_r>:
 800964c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800964e:	2602      	movs	r6, #2
 8009650:	898b      	ldrh	r3, [r1, #12]
 8009652:	0005      	movs	r5, r0
 8009654:	000c      	movs	r4, r1
 8009656:	4233      	tst	r3, r6
 8009658:	d006      	beq.n	8009668 <__smakebuf_r+0x1c>
 800965a:	0023      	movs	r3, r4
 800965c:	3347      	adds	r3, #71	; 0x47
 800965e:	6023      	str	r3, [r4, #0]
 8009660:	6123      	str	r3, [r4, #16]
 8009662:	2301      	movs	r3, #1
 8009664:	6163      	str	r3, [r4, #20]
 8009666:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009668:	466a      	mov	r2, sp
 800966a:	ab01      	add	r3, sp, #4
 800966c:	f7ff ffc6 	bl	80095fc <__swhatbuf_r>
 8009670:	9900      	ldr	r1, [sp, #0]
 8009672:	0007      	movs	r7, r0
 8009674:	0028      	movs	r0, r5
 8009676:	f000 fc39 	bl	8009eec <_malloc_r>
 800967a:	2800      	cmp	r0, #0
 800967c:	d108      	bne.n	8009690 <__smakebuf_r+0x44>
 800967e:	220c      	movs	r2, #12
 8009680:	5ea3      	ldrsh	r3, [r4, r2]
 8009682:	059a      	lsls	r2, r3, #22
 8009684:	d4ef      	bmi.n	8009666 <__smakebuf_r+0x1a>
 8009686:	2203      	movs	r2, #3
 8009688:	4393      	bics	r3, r2
 800968a:	431e      	orrs	r6, r3
 800968c:	81a6      	strh	r6, [r4, #12]
 800968e:	e7e4      	b.n	800965a <__smakebuf_r+0xe>
 8009690:	4b0f      	ldr	r3, [pc, #60]	; (80096d0 <__smakebuf_r+0x84>)
 8009692:	62ab      	str	r3, [r5, #40]	; 0x28
 8009694:	2380      	movs	r3, #128	; 0x80
 8009696:	89a2      	ldrh	r2, [r4, #12]
 8009698:	6020      	str	r0, [r4, #0]
 800969a:	4313      	orrs	r3, r2
 800969c:	81a3      	strh	r3, [r4, #12]
 800969e:	9b00      	ldr	r3, [sp, #0]
 80096a0:	6120      	str	r0, [r4, #16]
 80096a2:	6163      	str	r3, [r4, #20]
 80096a4:	9b01      	ldr	r3, [sp, #4]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d00d      	beq.n	80096c6 <__smakebuf_r+0x7a>
 80096aa:	0028      	movs	r0, r5
 80096ac:	230e      	movs	r3, #14
 80096ae:	5ee1      	ldrsh	r1, [r4, r3]
 80096b0:	f000 feea 	bl	800a488 <_isatty_r>
 80096b4:	2800      	cmp	r0, #0
 80096b6:	d006      	beq.n	80096c6 <__smakebuf_r+0x7a>
 80096b8:	2203      	movs	r2, #3
 80096ba:	89a3      	ldrh	r3, [r4, #12]
 80096bc:	4393      	bics	r3, r2
 80096be:	001a      	movs	r2, r3
 80096c0:	2301      	movs	r3, #1
 80096c2:	4313      	orrs	r3, r2
 80096c4:	81a3      	strh	r3, [r4, #12]
 80096c6:	89a0      	ldrh	r0, [r4, #12]
 80096c8:	4307      	orrs	r7, r0
 80096ca:	81a7      	strh	r7, [r4, #12]
 80096cc:	e7cb      	b.n	8009666 <__smakebuf_r+0x1a>
 80096ce:	46c0      	nop			; (mov r8, r8)
 80096d0:	08009431 	.word	0x08009431

080096d4 <malloc>:
 80096d4:	b510      	push	{r4, lr}
 80096d6:	4b03      	ldr	r3, [pc, #12]	; (80096e4 <malloc+0x10>)
 80096d8:	0001      	movs	r1, r0
 80096da:	6818      	ldr	r0, [r3, #0]
 80096dc:	f000 fc06 	bl	8009eec <_malloc_r>
 80096e0:	bd10      	pop	{r4, pc}
 80096e2:	46c0      	nop			; (mov r8, r8)
 80096e4:	20000020 	.word	0x20000020

080096e8 <memchr>:
 80096e8:	b2c9      	uxtb	r1, r1
 80096ea:	1882      	adds	r2, r0, r2
 80096ec:	4290      	cmp	r0, r2
 80096ee:	d101      	bne.n	80096f4 <memchr+0xc>
 80096f0:	2000      	movs	r0, #0
 80096f2:	4770      	bx	lr
 80096f4:	7803      	ldrb	r3, [r0, #0]
 80096f6:	428b      	cmp	r3, r1
 80096f8:	d0fb      	beq.n	80096f2 <memchr+0xa>
 80096fa:	3001      	adds	r0, #1
 80096fc:	e7f6      	b.n	80096ec <memchr+0x4>
	...

08009700 <_Balloc>:
 8009700:	b570      	push	{r4, r5, r6, lr}
 8009702:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009704:	0006      	movs	r6, r0
 8009706:	000c      	movs	r4, r1
 8009708:	2d00      	cmp	r5, #0
 800970a:	d10e      	bne.n	800972a <_Balloc+0x2a>
 800970c:	2010      	movs	r0, #16
 800970e:	f7ff ffe1 	bl	80096d4 <malloc>
 8009712:	1e02      	subs	r2, r0, #0
 8009714:	6270      	str	r0, [r6, #36]	; 0x24
 8009716:	d104      	bne.n	8009722 <_Balloc+0x22>
 8009718:	2166      	movs	r1, #102	; 0x66
 800971a:	4b19      	ldr	r3, [pc, #100]	; (8009780 <_Balloc+0x80>)
 800971c:	4819      	ldr	r0, [pc, #100]	; (8009784 <_Balloc+0x84>)
 800971e:	f000 fe61 	bl	800a3e4 <__assert_func>
 8009722:	6045      	str	r5, [r0, #4]
 8009724:	6085      	str	r5, [r0, #8]
 8009726:	6005      	str	r5, [r0, #0]
 8009728:	60c5      	str	r5, [r0, #12]
 800972a:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800972c:	68eb      	ldr	r3, [r5, #12]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d013      	beq.n	800975a <_Balloc+0x5a>
 8009732:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009734:	00a2      	lsls	r2, r4, #2
 8009736:	68db      	ldr	r3, [r3, #12]
 8009738:	189b      	adds	r3, r3, r2
 800973a:	6818      	ldr	r0, [r3, #0]
 800973c:	2800      	cmp	r0, #0
 800973e:	d118      	bne.n	8009772 <_Balloc+0x72>
 8009740:	2101      	movs	r1, #1
 8009742:	000d      	movs	r5, r1
 8009744:	40a5      	lsls	r5, r4
 8009746:	1d6a      	adds	r2, r5, #5
 8009748:	0030      	movs	r0, r6
 800974a:	0092      	lsls	r2, r2, #2
 800974c:	f000 fb76 	bl	8009e3c <_calloc_r>
 8009750:	2800      	cmp	r0, #0
 8009752:	d00c      	beq.n	800976e <_Balloc+0x6e>
 8009754:	6044      	str	r4, [r0, #4]
 8009756:	6085      	str	r5, [r0, #8]
 8009758:	e00d      	b.n	8009776 <_Balloc+0x76>
 800975a:	2221      	movs	r2, #33	; 0x21
 800975c:	2104      	movs	r1, #4
 800975e:	0030      	movs	r0, r6
 8009760:	f000 fb6c 	bl	8009e3c <_calloc_r>
 8009764:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009766:	60e8      	str	r0, [r5, #12]
 8009768:	68db      	ldr	r3, [r3, #12]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d1e1      	bne.n	8009732 <_Balloc+0x32>
 800976e:	2000      	movs	r0, #0
 8009770:	bd70      	pop	{r4, r5, r6, pc}
 8009772:	6802      	ldr	r2, [r0, #0]
 8009774:	601a      	str	r2, [r3, #0]
 8009776:	2300      	movs	r3, #0
 8009778:	6103      	str	r3, [r0, #16]
 800977a:	60c3      	str	r3, [r0, #12]
 800977c:	e7f8      	b.n	8009770 <_Balloc+0x70>
 800977e:	46c0      	nop			; (mov r8, r8)
 8009780:	0800af8d 	.word	0x0800af8d
 8009784:	0800b074 	.word	0x0800b074

08009788 <_Bfree>:
 8009788:	b570      	push	{r4, r5, r6, lr}
 800978a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800978c:	0005      	movs	r5, r0
 800978e:	000c      	movs	r4, r1
 8009790:	2e00      	cmp	r6, #0
 8009792:	d10e      	bne.n	80097b2 <_Bfree+0x2a>
 8009794:	2010      	movs	r0, #16
 8009796:	f7ff ff9d 	bl	80096d4 <malloc>
 800979a:	1e02      	subs	r2, r0, #0
 800979c:	6268      	str	r0, [r5, #36]	; 0x24
 800979e:	d104      	bne.n	80097aa <_Bfree+0x22>
 80097a0:	218a      	movs	r1, #138	; 0x8a
 80097a2:	4b09      	ldr	r3, [pc, #36]	; (80097c8 <_Bfree+0x40>)
 80097a4:	4809      	ldr	r0, [pc, #36]	; (80097cc <_Bfree+0x44>)
 80097a6:	f000 fe1d 	bl	800a3e4 <__assert_func>
 80097aa:	6046      	str	r6, [r0, #4]
 80097ac:	6086      	str	r6, [r0, #8]
 80097ae:	6006      	str	r6, [r0, #0]
 80097b0:	60c6      	str	r6, [r0, #12]
 80097b2:	2c00      	cmp	r4, #0
 80097b4:	d007      	beq.n	80097c6 <_Bfree+0x3e>
 80097b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80097b8:	6862      	ldr	r2, [r4, #4]
 80097ba:	68db      	ldr	r3, [r3, #12]
 80097bc:	0092      	lsls	r2, r2, #2
 80097be:	189b      	adds	r3, r3, r2
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	6022      	str	r2, [r4, #0]
 80097c4:	601c      	str	r4, [r3, #0]
 80097c6:	bd70      	pop	{r4, r5, r6, pc}
 80097c8:	0800af8d 	.word	0x0800af8d
 80097cc:	0800b074 	.word	0x0800b074

080097d0 <__multadd>:
 80097d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097d2:	000e      	movs	r6, r1
 80097d4:	9001      	str	r0, [sp, #4]
 80097d6:	000c      	movs	r4, r1
 80097d8:	001d      	movs	r5, r3
 80097da:	2000      	movs	r0, #0
 80097dc:	690f      	ldr	r7, [r1, #16]
 80097de:	3614      	adds	r6, #20
 80097e0:	6833      	ldr	r3, [r6, #0]
 80097e2:	3001      	adds	r0, #1
 80097e4:	b299      	uxth	r1, r3
 80097e6:	4351      	muls	r1, r2
 80097e8:	0c1b      	lsrs	r3, r3, #16
 80097ea:	4353      	muls	r3, r2
 80097ec:	1949      	adds	r1, r1, r5
 80097ee:	0c0d      	lsrs	r5, r1, #16
 80097f0:	195b      	adds	r3, r3, r5
 80097f2:	0c1d      	lsrs	r5, r3, #16
 80097f4:	b289      	uxth	r1, r1
 80097f6:	041b      	lsls	r3, r3, #16
 80097f8:	185b      	adds	r3, r3, r1
 80097fa:	c608      	stmia	r6!, {r3}
 80097fc:	4287      	cmp	r7, r0
 80097fe:	dcef      	bgt.n	80097e0 <__multadd+0x10>
 8009800:	2d00      	cmp	r5, #0
 8009802:	d022      	beq.n	800984a <__multadd+0x7a>
 8009804:	68a3      	ldr	r3, [r4, #8]
 8009806:	42bb      	cmp	r3, r7
 8009808:	dc19      	bgt.n	800983e <__multadd+0x6e>
 800980a:	6863      	ldr	r3, [r4, #4]
 800980c:	9801      	ldr	r0, [sp, #4]
 800980e:	1c59      	adds	r1, r3, #1
 8009810:	f7ff ff76 	bl	8009700 <_Balloc>
 8009814:	1e06      	subs	r6, r0, #0
 8009816:	d105      	bne.n	8009824 <__multadd+0x54>
 8009818:	0002      	movs	r2, r0
 800981a:	21b5      	movs	r1, #181	; 0xb5
 800981c:	4b0c      	ldr	r3, [pc, #48]	; (8009850 <__multadd+0x80>)
 800981e:	480d      	ldr	r0, [pc, #52]	; (8009854 <__multadd+0x84>)
 8009820:	f000 fde0 	bl	800a3e4 <__assert_func>
 8009824:	0021      	movs	r1, r4
 8009826:	6923      	ldr	r3, [r4, #16]
 8009828:	310c      	adds	r1, #12
 800982a:	1c9a      	adds	r2, r3, #2
 800982c:	0092      	lsls	r2, r2, #2
 800982e:	300c      	adds	r0, #12
 8009830:	f7fe f860 	bl	80078f4 <memcpy>
 8009834:	0021      	movs	r1, r4
 8009836:	9801      	ldr	r0, [sp, #4]
 8009838:	f7ff ffa6 	bl	8009788 <_Bfree>
 800983c:	0034      	movs	r4, r6
 800983e:	1d3b      	adds	r3, r7, #4
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	18e3      	adds	r3, r4, r3
 8009844:	605d      	str	r5, [r3, #4]
 8009846:	1c7b      	adds	r3, r7, #1
 8009848:	6123      	str	r3, [r4, #16]
 800984a:	0020      	movs	r0, r4
 800984c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800984e:	46c0      	nop			; (mov r8, r8)
 8009850:	0800b003 	.word	0x0800b003
 8009854:	0800b074 	.word	0x0800b074

08009858 <__hi0bits>:
 8009858:	0003      	movs	r3, r0
 800985a:	0c02      	lsrs	r2, r0, #16
 800985c:	2000      	movs	r0, #0
 800985e:	4282      	cmp	r2, r0
 8009860:	d101      	bne.n	8009866 <__hi0bits+0xe>
 8009862:	041b      	lsls	r3, r3, #16
 8009864:	3010      	adds	r0, #16
 8009866:	0e1a      	lsrs	r2, r3, #24
 8009868:	d101      	bne.n	800986e <__hi0bits+0x16>
 800986a:	3008      	adds	r0, #8
 800986c:	021b      	lsls	r3, r3, #8
 800986e:	0f1a      	lsrs	r2, r3, #28
 8009870:	d101      	bne.n	8009876 <__hi0bits+0x1e>
 8009872:	3004      	adds	r0, #4
 8009874:	011b      	lsls	r3, r3, #4
 8009876:	0f9a      	lsrs	r2, r3, #30
 8009878:	d101      	bne.n	800987e <__hi0bits+0x26>
 800987a:	3002      	adds	r0, #2
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	2b00      	cmp	r3, #0
 8009880:	db03      	blt.n	800988a <__hi0bits+0x32>
 8009882:	3001      	adds	r0, #1
 8009884:	005b      	lsls	r3, r3, #1
 8009886:	d400      	bmi.n	800988a <__hi0bits+0x32>
 8009888:	2020      	movs	r0, #32
 800988a:	4770      	bx	lr

0800988c <__lo0bits>:
 800988c:	6803      	ldr	r3, [r0, #0]
 800988e:	0002      	movs	r2, r0
 8009890:	2107      	movs	r1, #7
 8009892:	0018      	movs	r0, r3
 8009894:	4008      	ands	r0, r1
 8009896:	420b      	tst	r3, r1
 8009898:	d00d      	beq.n	80098b6 <__lo0bits+0x2a>
 800989a:	3906      	subs	r1, #6
 800989c:	2000      	movs	r0, #0
 800989e:	420b      	tst	r3, r1
 80098a0:	d105      	bne.n	80098ae <__lo0bits+0x22>
 80098a2:	3002      	adds	r0, #2
 80098a4:	4203      	tst	r3, r0
 80098a6:	d003      	beq.n	80098b0 <__lo0bits+0x24>
 80098a8:	40cb      	lsrs	r3, r1
 80098aa:	0008      	movs	r0, r1
 80098ac:	6013      	str	r3, [r2, #0]
 80098ae:	4770      	bx	lr
 80098b0:	089b      	lsrs	r3, r3, #2
 80098b2:	6013      	str	r3, [r2, #0]
 80098b4:	e7fb      	b.n	80098ae <__lo0bits+0x22>
 80098b6:	b299      	uxth	r1, r3
 80098b8:	2900      	cmp	r1, #0
 80098ba:	d101      	bne.n	80098c0 <__lo0bits+0x34>
 80098bc:	2010      	movs	r0, #16
 80098be:	0c1b      	lsrs	r3, r3, #16
 80098c0:	b2d9      	uxtb	r1, r3
 80098c2:	2900      	cmp	r1, #0
 80098c4:	d101      	bne.n	80098ca <__lo0bits+0x3e>
 80098c6:	3008      	adds	r0, #8
 80098c8:	0a1b      	lsrs	r3, r3, #8
 80098ca:	0719      	lsls	r1, r3, #28
 80098cc:	d101      	bne.n	80098d2 <__lo0bits+0x46>
 80098ce:	3004      	adds	r0, #4
 80098d0:	091b      	lsrs	r3, r3, #4
 80098d2:	0799      	lsls	r1, r3, #30
 80098d4:	d101      	bne.n	80098da <__lo0bits+0x4e>
 80098d6:	3002      	adds	r0, #2
 80098d8:	089b      	lsrs	r3, r3, #2
 80098da:	07d9      	lsls	r1, r3, #31
 80098dc:	d4e9      	bmi.n	80098b2 <__lo0bits+0x26>
 80098de:	3001      	adds	r0, #1
 80098e0:	085b      	lsrs	r3, r3, #1
 80098e2:	d1e6      	bne.n	80098b2 <__lo0bits+0x26>
 80098e4:	2020      	movs	r0, #32
 80098e6:	e7e2      	b.n	80098ae <__lo0bits+0x22>

080098e8 <__i2b>:
 80098e8:	b510      	push	{r4, lr}
 80098ea:	000c      	movs	r4, r1
 80098ec:	2101      	movs	r1, #1
 80098ee:	f7ff ff07 	bl	8009700 <_Balloc>
 80098f2:	2800      	cmp	r0, #0
 80098f4:	d106      	bne.n	8009904 <__i2b+0x1c>
 80098f6:	21a0      	movs	r1, #160	; 0xa0
 80098f8:	0002      	movs	r2, r0
 80098fa:	4b04      	ldr	r3, [pc, #16]	; (800990c <__i2b+0x24>)
 80098fc:	4804      	ldr	r0, [pc, #16]	; (8009910 <__i2b+0x28>)
 80098fe:	0049      	lsls	r1, r1, #1
 8009900:	f000 fd70 	bl	800a3e4 <__assert_func>
 8009904:	2301      	movs	r3, #1
 8009906:	6144      	str	r4, [r0, #20]
 8009908:	6103      	str	r3, [r0, #16]
 800990a:	bd10      	pop	{r4, pc}
 800990c:	0800b003 	.word	0x0800b003
 8009910:	0800b074 	.word	0x0800b074

08009914 <__multiply>:
 8009914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009916:	690b      	ldr	r3, [r1, #16]
 8009918:	0014      	movs	r4, r2
 800991a:	6912      	ldr	r2, [r2, #16]
 800991c:	000d      	movs	r5, r1
 800991e:	b089      	sub	sp, #36	; 0x24
 8009920:	4293      	cmp	r3, r2
 8009922:	da01      	bge.n	8009928 <__multiply+0x14>
 8009924:	0025      	movs	r5, r4
 8009926:	000c      	movs	r4, r1
 8009928:	692f      	ldr	r7, [r5, #16]
 800992a:	6926      	ldr	r6, [r4, #16]
 800992c:	6869      	ldr	r1, [r5, #4]
 800992e:	19bb      	adds	r3, r7, r6
 8009930:	9302      	str	r3, [sp, #8]
 8009932:	68ab      	ldr	r3, [r5, #8]
 8009934:	19ba      	adds	r2, r7, r6
 8009936:	4293      	cmp	r3, r2
 8009938:	da00      	bge.n	800993c <__multiply+0x28>
 800993a:	3101      	adds	r1, #1
 800993c:	f7ff fee0 	bl	8009700 <_Balloc>
 8009940:	9001      	str	r0, [sp, #4]
 8009942:	2800      	cmp	r0, #0
 8009944:	d106      	bne.n	8009954 <__multiply+0x40>
 8009946:	215e      	movs	r1, #94	; 0x5e
 8009948:	0002      	movs	r2, r0
 800994a:	4b48      	ldr	r3, [pc, #288]	; (8009a6c <__multiply+0x158>)
 800994c:	4848      	ldr	r0, [pc, #288]	; (8009a70 <__multiply+0x15c>)
 800994e:	31ff      	adds	r1, #255	; 0xff
 8009950:	f000 fd48 	bl	800a3e4 <__assert_func>
 8009954:	9b01      	ldr	r3, [sp, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	3314      	adds	r3, #20
 800995a:	469c      	mov	ip, r3
 800995c:	19bb      	adds	r3, r7, r6
 800995e:	009b      	lsls	r3, r3, #2
 8009960:	4463      	add	r3, ip
 8009962:	9303      	str	r3, [sp, #12]
 8009964:	4663      	mov	r3, ip
 8009966:	9903      	ldr	r1, [sp, #12]
 8009968:	428b      	cmp	r3, r1
 800996a:	d32c      	bcc.n	80099c6 <__multiply+0xb2>
 800996c:	002b      	movs	r3, r5
 800996e:	0022      	movs	r2, r4
 8009970:	3314      	adds	r3, #20
 8009972:	00bf      	lsls	r7, r7, #2
 8009974:	3214      	adds	r2, #20
 8009976:	9306      	str	r3, [sp, #24]
 8009978:	00b6      	lsls	r6, r6, #2
 800997a:	19db      	adds	r3, r3, r7
 800997c:	9304      	str	r3, [sp, #16]
 800997e:	1993      	adds	r3, r2, r6
 8009980:	9307      	str	r3, [sp, #28]
 8009982:	2304      	movs	r3, #4
 8009984:	9305      	str	r3, [sp, #20]
 8009986:	002b      	movs	r3, r5
 8009988:	9904      	ldr	r1, [sp, #16]
 800998a:	3315      	adds	r3, #21
 800998c:	9200      	str	r2, [sp, #0]
 800998e:	4299      	cmp	r1, r3
 8009990:	d305      	bcc.n	800999e <__multiply+0x8a>
 8009992:	1b4b      	subs	r3, r1, r5
 8009994:	3b15      	subs	r3, #21
 8009996:	089b      	lsrs	r3, r3, #2
 8009998:	3301      	adds	r3, #1
 800999a:	009b      	lsls	r3, r3, #2
 800999c:	9305      	str	r3, [sp, #20]
 800999e:	9b07      	ldr	r3, [sp, #28]
 80099a0:	9a00      	ldr	r2, [sp, #0]
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d311      	bcc.n	80099ca <__multiply+0xb6>
 80099a6:	9b02      	ldr	r3, [sp, #8]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	dd06      	ble.n	80099ba <__multiply+0xa6>
 80099ac:	9b03      	ldr	r3, [sp, #12]
 80099ae:	3b04      	subs	r3, #4
 80099b0:	9303      	str	r3, [sp, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	9300      	str	r3, [sp, #0]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d054      	beq.n	8009a64 <__multiply+0x150>
 80099ba:	9b01      	ldr	r3, [sp, #4]
 80099bc:	9a02      	ldr	r2, [sp, #8]
 80099be:	0018      	movs	r0, r3
 80099c0:	611a      	str	r2, [r3, #16]
 80099c2:	b009      	add	sp, #36	; 0x24
 80099c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099c6:	c304      	stmia	r3!, {r2}
 80099c8:	e7cd      	b.n	8009966 <__multiply+0x52>
 80099ca:	9b00      	ldr	r3, [sp, #0]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	b298      	uxth	r0, r3
 80099d0:	2800      	cmp	r0, #0
 80099d2:	d01c      	beq.n	8009a0e <__multiply+0xfa>
 80099d4:	4667      	mov	r7, ip
 80099d6:	2400      	movs	r4, #0
 80099d8:	9e06      	ldr	r6, [sp, #24]
 80099da:	ce02      	ldmia	r6!, {r1}
 80099dc:	683a      	ldr	r2, [r7, #0]
 80099de:	b28b      	uxth	r3, r1
 80099e0:	4343      	muls	r3, r0
 80099e2:	0c09      	lsrs	r1, r1, #16
 80099e4:	4341      	muls	r1, r0
 80099e6:	b292      	uxth	r2, r2
 80099e8:	189b      	adds	r3, r3, r2
 80099ea:	191b      	adds	r3, r3, r4
 80099ec:	000c      	movs	r4, r1
 80099ee:	683a      	ldr	r2, [r7, #0]
 80099f0:	0c11      	lsrs	r1, r2, #16
 80099f2:	1861      	adds	r1, r4, r1
 80099f4:	0c1c      	lsrs	r4, r3, #16
 80099f6:	1909      	adds	r1, r1, r4
 80099f8:	0c0c      	lsrs	r4, r1, #16
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	0409      	lsls	r1, r1, #16
 80099fe:	430b      	orrs	r3, r1
 8009a00:	c708      	stmia	r7!, {r3}
 8009a02:	9b04      	ldr	r3, [sp, #16]
 8009a04:	42b3      	cmp	r3, r6
 8009a06:	d8e8      	bhi.n	80099da <__multiply+0xc6>
 8009a08:	4663      	mov	r3, ip
 8009a0a:	9a05      	ldr	r2, [sp, #20]
 8009a0c:	509c      	str	r4, [r3, r2]
 8009a0e:	9b00      	ldr	r3, [sp, #0]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	0c1e      	lsrs	r6, r3, #16
 8009a14:	d020      	beq.n	8009a58 <__multiply+0x144>
 8009a16:	4663      	mov	r3, ip
 8009a18:	002c      	movs	r4, r5
 8009a1a:	4660      	mov	r0, ip
 8009a1c:	2700      	movs	r7, #0
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	3414      	adds	r4, #20
 8009a22:	6822      	ldr	r2, [r4, #0]
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	b291      	uxth	r1, r2
 8009a28:	4371      	muls	r1, r6
 8009a2a:	6802      	ldr	r2, [r0, #0]
 8009a2c:	0c12      	lsrs	r2, r2, #16
 8009a2e:	1889      	adds	r1, r1, r2
 8009a30:	19cf      	adds	r7, r1, r7
 8009a32:	0439      	lsls	r1, r7, #16
 8009a34:	430b      	orrs	r3, r1
 8009a36:	6003      	str	r3, [r0, #0]
 8009a38:	cc02      	ldmia	r4!, {r1}
 8009a3a:	6843      	ldr	r3, [r0, #4]
 8009a3c:	0c09      	lsrs	r1, r1, #16
 8009a3e:	4371      	muls	r1, r6
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	0c3f      	lsrs	r7, r7, #16
 8009a44:	18cb      	adds	r3, r1, r3
 8009a46:	9a04      	ldr	r2, [sp, #16]
 8009a48:	19db      	adds	r3, r3, r7
 8009a4a:	0c1f      	lsrs	r7, r3, #16
 8009a4c:	3004      	adds	r0, #4
 8009a4e:	42a2      	cmp	r2, r4
 8009a50:	d8e7      	bhi.n	8009a22 <__multiply+0x10e>
 8009a52:	4662      	mov	r2, ip
 8009a54:	9905      	ldr	r1, [sp, #20]
 8009a56:	5053      	str	r3, [r2, r1]
 8009a58:	9b00      	ldr	r3, [sp, #0]
 8009a5a:	3304      	adds	r3, #4
 8009a5c:	9300      	str	r3, [sp, #0]
 8009a5e:	2304      	movs	r3, #4
 8009a60:	449c      	add	ip, r3
 8009a62:	e79c      	b.n	800999e <__multiply+0x8a>
 8009a64:	9b02      	ldr	r3, [sp, #8]
 8009a66:	3b01      	subs	r3, #1
 8009a68:	9302      	str	r3, [sp, #8]
 8009a6a:	e79c      	b.n	80099a6 <__multiply+0x92>
 8009a6c:	0800b003 	.word	0x0800b003
 8009a70:	0800b074 	.word	0x0800b074

08009a74 <__pow5mult>:
 8009a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a76:	2303      	movs	r3, #3
 8009a78:	0015      	movs	r5, r2
 8009a7a:	0007      	movs	r7, r0
 8009a7c:	000e      	movs	r6, r1
 8009a7e:	401a      	ands	r2, r3
 8009a80:	421d      	tst	r5, r3
 8009a82:	d008      	beq.n	8009a96 <__pow5mult+0x22>
 8009a84:	4925      	ldr	r1, [pc, #148]	; (8009b1c <__pow5mult+0xa8>)
 8009a86:	3a01      	subs	r2, #1
 8009a88:	0092      	lsls	r2, r2, #2
 8009a8a:	5852      	ldr	r2, [r2, r1]
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	0031      	movs	r1, r6
 8009a90:	f7ff fe9e 	bl	80097d0 <__multadd>
 8009a94:	0006      	movs	r6, r0
 8009a96:	10ad      	asrs	r5, r5, #2
 8009a98:	d03d      	beq.n	8009b16 <__pow5mult+0xa2>
 8009a9a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8009a9c:	2c00      	cmp	r4, #0
 8009a9e:	d10f      	bne.n	8009ac0 <__pow5mult+0x4c>
 8009aa0:	2010      	movs	r0, #16
 8009aa2:	f7ff fe17 	bl	80096d4 <malloc>
 8009aa6:	1e02      	subs	r2, r0, #0
 8009aa8:	6278      	str	r0, [r7, #36]	; 0x24
 8009aaa:	d105      	bne.n	8009ab8 <__pow5mult+0x44>
 8009aac:	21d7      	movs	r1, #215	; 0xd7
 8009aae:	4b1c      	ldr	r3, [pc, #112]	; (8009b20 <__pow5mult+0xac>)
 8009ab0:	481c      	ldr	r0, [pc, #112]	; (8009b24 <__pow5mult+0xb0>)
 8009ab2:	0049      	lsls	r1, r1, #1
 8009ab4:	f000 fc96 	bl	800a3e4 <__assert_func>
 8009ab8:	6044      	str	r4, [r0, #4]
 8009aba:	6084      	str	r4, [r0, #8]
 8009abc:	6004      	str	r4, [r0, #0]
 8009abe:	60c4      	str	r4, [r0, #12]
 8009ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac2:	689c      	ldr	r4, [r3, #8]
 8009ac4:	9301      	str	r3, [sp, #4]
 8009ac6:	2c00      	cmp	r4, #0
 8009ac8:	d108      	bne.n	8009adc <__pow5mult+0x68>
 8009aca:	0038      	movs	r0, r7
 8009acc:	4916      	ldr	r1, [pc, #88]	; (8009b28 <__pow5mult+0xb4>)
 8009ace:	f7ff ff0b 	bl	80098e8 <__i2b>
 8009ad2:	9b01      	ldr	r3, [sp, #4]
 8009ad4:	0004      	movs	r4, r0
 8009ad6:	6098      	str	r0, [r3, #8]
 8009ad8:	2300      	movs	r3, #0
 8009ada:	6003      	str	r3, [r0, #0]
 8009adc:	2301      	movs	r3, #1
 8009ade:	421d      	tst	r5, r3
 8009ae0:	d00a      	beq.n	8009af8 <__pow5mult+0x84>
 8009ae2:	0031      	movs	r1, r6
 8009ae4:	0022      	movs	r2, r4
 8009ae6:	0038      	movs	r0, r7
 8009ae8:	f7ff ff14 	bl	8009914 <__multiply>
 8009aec:	0031      	movs	r1, r6
 8009aee:	9001      	str	r0, [sp, #4]
 8009af0:	0038      	movs	r0, r7
 8009af2:	f7ff fe49 	bl	8009788 <_Bfree>
 8009af6:	9e01      	ldr	r6, [sp, #4]
 8009af8:	106d      	asrs	r5, r5, #1
 8009afa:	d00c      	beq.n	8009b16 <__pow5mult+0xa2>
 8009afc:	6820      	ldr	r0, [r4, #0]
 8009afe:	2800      	cmp	r0, #0
 8009b00:	d107      	bne.n	8009b12 <__pow5mult+0x9e>
 8009b02:	0022      	movs	r2, r4
 8009b04:	0021      	movs	r1, r4
 8009b06:	0038      	movs	r0, r7
 8009b08:	f7ff ff04 	bl	8009914 <__multiply>
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	6020      	str	r0, [r4, #0]
 8009b10:	6003      	str	r3, [r0, #0]
 8009b12:	0004      	movs	r4, r0
 8009b14:	e7e2      	b.n	8009adc <__pow5mult+0x68>
 8009b16:	0030      	movs	r0, r6
 8009b18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009b1a:	46c0      	nop			; (mov r8, r8)
 8009b1c:	0800b1c8 	.word	0x0800b1c8
 8009b20:	0800af8d 	.word	0x0800af8d
 8009b24:	0800b074 	.word	0x0800b074
 8009b28:	00000271 	.word	0x00000271

08009b2c <__lshift>:
 8009b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b2e:	000c      	movs	r4, r1
 8009b30:	0017      	movs	r7, r2
 8009b32:	6923      	ldr	r3, [r4, #16]
 8009b34:	1155      	asrs	r5, r2, #5
 8009b36:	b087      	sub	sp, #28
 8009b38:	18eb      	adds	r3, r5, r3
 8009b3a:	9302      	str	r3, [sp, #8]
 8009b3c:	3301      	adds	r3, #1
 8009b3e:	9301      	str	r3, [sp, #4]
 8009b40:	6849      	ldr	r1, [r1, #4]
 8009b42:	68a3      	ldr	r3, [r4, #8]
 8009b44:	9004      	str	r0, [sp, #16]
 8009b46:	9a01      	ldr	r2, [sp, #4]
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	db11      	blt.n	8009b70 <__lshift+0x44>
 8009b4c:	9804      	ldr	r0, [sp, #16]
 8009b4e:	f7ff fdd7 	bl	8009700 <_Balloc>
 8009b52:	0002      	movs	r2, r0
 8009b54:	2300      	movs	r3, #0
 8009b56:	3214      	adds	r2, #20
 8009b58:	0006      	movs	r6, r0
 8009b5a:	0011      	movs	r1, r2
 8009b5c:	9203      	str	r2, [sp, #12]
 8009b5e:	4298      	cmp	r0, r3
 8009b60:	d10d      	bne.n	8009b7e <__lshift+0x52>
 8009b62:	21da      	movs	r1, #218	; 0xda
 8009b64:	0002      	movs	r2, r0
 8009b66:	4b27      	ldr	r3, [pc, #156]	; (8009c04 <__lshift+0xd8>)
 8009b68:	4827      	ldr	r0, [pc, #156]	; (8009c08 <__lshift+0xdc>)
 8009b6a:	31ff      	adds	r1, #255	; 0xff
 8009b6c:	f000 fc3a 	bl	800a3e4 <__assert_func>
 8009b70:	3101      	adds	r1, #1
 8009b72:	005b      	lsls	r3, r3, #1
 8009b74:	e7e7      	b.n	8009b46 <__lshift+0x1a>
 8009b76:	2200      	movs	r2, #0
 8009b78:	0098      	lsls	r0, r3, #2
 8009b7a:	500a      	str	r2, [r1, r0]
 8009b7c:	3301      	adds	r3, #1
 8009b7e:	42ab      	cmp	r3, r5
 8009b80:	dbf9      	blt.n	8009b76 <__lshift+0x4a>
 8009b82:	43eb      	mvns	r3, r5
 8009b84:	17db      	asrs	r3, r3, #31
 8009b86:	401d      	ands	r5, r3
 8009b88:	9b03      	ldr	r3, [sp, #12]
 8009b8a:	00ad      	lsls	r5, r5, #2
 8009b8c:	211f      	movs	r1, #31
 8009b8e:	0038      	movs	r0, r7
 8009b90:	195d      	adds	r5, r3, r5
 8009b92:	0023      	movs	r3, r4
 8009b94:	6922      	ldr	r2, [r4, #16]
 8009b96:	3314      	adds	r3, #20
 8009b98:	0092      	lsls	r2, r2, #2
 8009b9a:	4008      	ands	r0, r1
 8009b9c:	4684      	mov	ip, r0
 8009b9e:	189a      	adds	r2, r3, r2
 8009ba0:	420f      	tst	r7, r1
 8009ba2:	d02a      	beq.n	8009bfa <__lshift+0xce>
 8009ba4:	3101      	adds	r1, #1
 8009ba6:	1a09      	subs	r1, r1, r0
 8009ba8:	9105      	str	r1, [sp, #20]
 8009baa:	2100      	movs	r1, #0
 8009bac:	9503      	str	r5, [sp, #12]
 8009bae:	4667      	mov	r7, ip
 8009bb0:	6818      	ldr	r0, [r3, #0]
 8009bb2:	40b8      	lsls	r0, r7
 8009bb4:	4301      	orrs	r1, r0
 8009bb6:	9803      	ldr	r0, [sp, #12]
 8009bb8:	c002      	stmia	r0!, {r1}
 8009bba:	cb02      	ldmia	r3!, {r1}
 8009bbc:	9003      	str	r0, [sp, #12]
 8009bbe:	9805      	ldr	r0, [sp, #20]
 8009bc0:	40c1      	lsrs	r1, r0
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d8f3      	bhi.n	8009bae <__lshift+0x82>
 8009bc6:	0020      	movs	r0, r4
 8009bc8:	3015      	adds	r0, #21
 8009bca:	2304      	movs	r3, #4
 8009bcc:	4282      	cmp	r2, r0
 8009bce:	d304      	bcc.n	8009bda <__lshift+0xae>
 8009bd0:	1b13      	subs	r3, r2, r4
 8009bd2:	3b15      	subs	r3, #21
 8009bd4:	089b      	lsrs	r3, r3, #2
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	009b      	lsls	r3, r3, #2
 8009bda:	50e9      	str	r1, [r5, r3]
 8009bdc:	2900      	cmp	r1, #0
 8009bde:	d002      	beq.n	8009be6 <__lshift+0xba>
 8009be0:	9b02      	ldr	r3, [sp, #8]
 8009be2:	3302      	adds	r3, #2
 8009be4:	9301      	str	r3, [sp, #4]
 8009be6:	9b01      	ldr	r3, [sp, #4]
 8009be8:	9804      	ldr	r0, [sp, #16]
 8009bea:	3b01      	subs	r3, #1
 8009bec:	0021      	movs	r1, r4
 8009bee:	6133      	str	r3, [r6, #16]
 8009bf0:	f7ff fdca 	bl	8009788 <_Bfree>
 8009bf4:	0030      	movs	r0, r6
 8009bf6:	b007      	add	sp, #28
 8009bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bfa:	cb02      	ldmia	r3!, {r1}
 8009bfc:	c502      	stmia	r5!, {r1}
 8009bfe:	429a      	cmp	r2, r3
 8009c00:	d8fb      	bhi.n	8009bfa <__lshift+0xce>
 8009c02:	e7f0      	b.n	8009be6 <__lshift+0xba>
 8009c04:	0800b003 	.word	0x0800b003
 8009c08:	0800b074 	.word	0x0800b074

08009c0c <__mcmp>:
 8009c0c:	6902      	ldr	r2, [r0, #16]
 8009c0e:	690b      	ldr	r3, [r1, #16]
 8009c10:	b530      	push	{r4, r5, lr}
 8009c12:	0004      	movs	r4, r0
 8009c14:	1ad0      	subs	r0, r2, r3
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d10d      	bne.n	8009c36 <__mcmp+0x2a>
 8009c1a:	009b      	lsls	r3, r3, #2
 8009c1c:	3414      	adds	r4, #20
 8009c1e:	3114      	adds	r1, #20
 8009c20:	18e2      	adds	r2, r4, r3
 8009c22:	18c9      	adds	r1, r1, r3
 8009c24:	3a04      	subs	r2, #4
 8009c26:	3904      	subs	r1, #4
 8009c28:	6815      	ldr	r5, [r2, #0]
 8009c2a:	680b      	ldr	r3, [r1, #0]
 8009c2c:	429d      	cmp	r5, r3
 8009c2e:	d003      	beq.n	8009c38 <__mcmp+0x2c>
 8009c30:	2001      	movs	r0, #1
 8009c32:	429d      	cmp	r5, r3
 8009c34:	d303      	bcc.n	8009c3e <__mcmp+0x32>
 8009c36:	bd30      	pop	{r4, r5, pc}
 8009c38:	4294      	cmp	r4, r2
 8009c3a:	d3f3      	bcc.n	8009c24 <__mcmp+0x18>
 8009c3c:	e7fb      	b.n	8009c36 <__mcmp+0x2a>
 8009c3e:	4240      	negs	r0, r0
 8009c40:	e7f9      	b.n	8009c36 <__mcmp+0x2a>
	...

08009c44 <__mdiff>:
 8009c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c46:	000e      	movs	r6, r1
 8009c48:	0007      	movs	r7, r0
 8009c4a:	0011      	movs	r1, r2
 8009c4c:	0030      	movs	r0, r6
 8009c4e:	b087      	sub	sp, #28
 8009c50:	0014      	movs	r4, r2
 8009c52:	f7ff ffdb 	bl	8009c0c <__mcmp>
 8009c56:	1e05      	subs	r5, r0, #0
 8009c58:	d110      	bne.n	8009c7c <__mdiff+0x38>
 8009c5a:	0001      	movs	r1, r0
 8009c5c:	0038      	movs	r0, r7
 8009c5e:	f7ff fd4f 	bl	8009700 <_Balloc>
 8009c62:	1e02      	subs	r2, r0, #0
 8009c64:	d104      	bne.n	8009c70 <__mdiff+0x2c>
 8009c66:	4b40      	ldr	r3, [pc, #256]	; (8009d68 <__mdiff+0x124>)
 8009c68:	4940      	ldr	r1, [pc, #256]	; (8009d6c <__mdiff+0x128>)
 8009c6a:	4841      	ldr	r0, [pc, #260]	; (8009d70 <__mdiff+0x12c>)
 8009c6c:	f000 fbba 	bl	800a3e4 <__assert_func>
 8009c70:	2301      	movs	r3, #1
 8009c72:	6145      	str	r5, [r0, #20]
 8009c74:	6103      	str	r3, [r0, #16]
 8009c76:	0010      	movs	r0, r2
 8009c78:	b007      	add	sp, #28
 8009c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	9301      	str	r3, [sp, #4]
 8009c80:	2800      	cmp	r0, #0
 8009c82:	db04      	blt.n	8009c8e <__mdiff+0x4a>
 8009c84:	0023      	movs	r3, r4
 8009c86:	0034      	movs	r4, r6
 8009c88:	001e      	movs	r6, r3
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	9301      	str	r3, [sp, #4]
 8009c8e:	0038      	movs	r0, r7
 8009c90:	6861      	ldr	r1, [r4, #4]
 8009c92:	f7ff fd35 	bl	8009700 <_Balloc>
 8009c96:	1e02      	subs	r2, r0, #0
 8009c98:	d103      	bne.n	8009ca2 <__mdiff+0x5e>
 8009c9a:	2190      	movs	r1, #144	; 0x90
 8009c9c:	4b32      	ldr	r3, [pc, #200]	; (8009d68 <__mdiff+0x124>)
 8009c9e:	0089      	lsls	r1, r1, #2
 8009ca0:	e7e3      	b.n	8009c6a <__mdiff+0x26>
 8009ca2:	9b01      	ldr	r3, [sp, #4]
 8009ca4:	2700      	movs	r7, #0
 8009ca6:	60c3      	str	r3, [r0, #12]
 8009ca8:	6920      	ldr	r0, [r4, #16]
 8009caa:	3414      	adds	r4, #20
 8009cac:	9401      	str	r4, [sp, #4]
 8009cae:	9b01      	ldr	r3, [sp, #4]
 8009cb0:	0084      	lsls	r4, r0, #2
 8009cb2:	191b      	adds	r3, r3, r4
 8009cb4:	0034      	movs	r4, r6
 8009cb6:	9302      	str	r3, [sp, #8]
 8009cb8:	6933      	ldr	r3, [r6, #16]
 8009cba:	3414      	adds	r4, #20
 8009cbc:	0099      	lsls	r1, r3, #2
 8009cbe:	1863      	adds	r3, r4, r1
 8009cc0:	9303      	str	r3, [sp, #12]
 8009cc2:	0013      	movs	r3, r2
 8009cc4:	3314      	adds	r3, #20
 8009cc6:	469c      	mov	ip, r3
 8009cc8:	9305      	str	r3, [sp, #20]
 8009cca:	9b01      	ldr	r3, [sp, #4]
 8009ccc:	9304      	str	r3, [sp, #16]
 8009cce:	9b04      	ldr	r3, [sp, #16]
 8009cd0:	cc02      	ldmia	r4!, {r1}
 8009cd2:	cb20      	ldmia	r3!, {r5}
 8009cd4:	9304      	str	r3, [sp, #16]
 8009cd6:	b2ab      	uxth	r3, r5
 8009cd8:	19df      	adds	r7, r3, r7
 8009cda:	b28b      	uxth	r3, r1
 8009cdc:	1afb      	subs	r3, r7, r3
 8009cde:	0c2d      	lsrs	r5, r5, #16
 8009ce0:	0c09      	lsrs	r1, r1, #16
 8009ce2:	1a69      	subs	r1, r5, r1
 8009ce4:	141d      	asrs	r5, r3, #16
 8009ce6:	1949      	adds	r1, r1, r5
 8009ce8:	140f      	asrs	r7, r1, #16
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	0409      	lsls	r1, r1, #16
 8009cee:	430b      	orrs	r3, r1
 8009cf0:	4661      	mov	r1, ip
 8009cf2:	c108      	stmia	r1!, {r3}
 8009cf4:	9b03      	ldr	r3, [sp, #12]
 8009cf6:	468c      	mov	ip, r1
 8009cf8:	42a3      	cmp	r3, r4
 8009cfa:	d8e8      	bhi.n	8009cce <__mdiff+0x8a>
 8009cfc:	0031      	movs	r1, r6
 8009cfe:	9c03      	ldr	r4, [sp, #12]
 8009d00:	3115      	adds	r1, #21
 8009d02:	2304      	movs	r3, #4
 8009d04:	428c      	cmp	r4, r1
 8009d06:	d304      	bcc.n	8009d12 <__mdiff+0xce>
 8009d08:	1ba3      	subs	r3, r4, r6
 8009d0a:	3b15      	subs	r3, #21
 8009d0c:	089b      	lsrs	r3, r3, #2
 8009d0e:	3301      	adds	r3, #1
 8009d10:	009b      	lsls	r3, r3, #2
 8009d12:	9901      	ldr	r1, [sp, #4]
 8009d14:	18cc      	adds	r4, r1, r3
 8009d16:	9905      	ldr	r1, [sp, #20]
 8009d18:	0026      	movs	r6, r4
 8009d1a:	18cb      	adds	r3, r1, r3
 8009d1c:	469c      	mov	ip, r3
 8009d1e:	9902      	ldr	r1, [sp, #8]
 8009d20:	428e      	cmp	r6, r1
 8009d22:	d310      	bcc.n	8009d46 <__mdiff+0x102>
 8009d24:	9e02      	ldr	r6, [sp, #8]
 8009d26:	1ee5      	subs	r5, r4, #3
 8009d28:	2100      	movs	r1, #0
 8009d2a:	42ae      	cmp	r6, r5
 8009d2c:	d304      	bcc.n	8009d38 <__mdiff+0xf4>
 8009d2e:	0031      	movs	r1, r6
 8009d30:	3103      	adds	r1, #3
 8009d32:	1b09      	subs	r1, r1, r4
 8009d34:	0889      	lsrs	r1, r1, #2
 8009d36:	0089      	lsls	r1, r1, #2
 8009d38:	185b      	adds	r3, r3, r1
 8009d3a:	3b04      	subs	r3, #4
 8009d3c:	6819      	ldr	r1, [r3, #0]
 8009d3e:	2900      	cmp	r1, #0
 8009d40:	d00f      	beq.n	8009d62 <__mdiff+0x11e>
 8009d42:	6110      	str	r0, [r2, #16]
 8009d44:	e797      	b.n	8009c76 <__mdiff+0x32>
 8009d46:	ce02      	ldmia	r6!, {r1}
 8009d48:	b28d      	uxth	r5, r1
 8009d4a:	19ed      	adds	r5, r5, r7
 8009d4c:	0c0f      	lsrs	r7, r1, #16
 8009d4e:	1429      	asrs	r1, r5, #16
 8009d50:	1879      	adds	r1, r7, r1
 8009d52:	140f      	asrs	r7, r1, #16
 8009d54:	b2ad      	uxth	r5, r5
 8009d56:	0409      	lsls	r1, r1, #16
 8009d58:	430d      	orrs	r5, r1
 8009d5a:	4661      	mov	r1, ip
 8009d5c:	c120      	stmia	r1!, {r5}
 8009d5e:	468c      	mov	ip, r1
 8009d60:	e7dd      	b.n	8009d1e <__mdiff+0xda>
 8009d62:	3801      	subs	r0, #1
 8009d64:	e7e9      	b.n	8009d3a <__mdiff+0xf6>
 8009d66:	46c0      	nop			; (mov r8, r8)
 8009d68:	0800b003 	.word	0x0800b003
 8009d6c:	00000232 	.word	0x00000232
 8009d70:	0800b074 	.word	0x0800b074

08009d74 <__d2b>:
 8009d74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d76:	2101      	movs	r1, #1
 8009d78:	0014      	movs	r4, r2
 8009d7a:	001e      	movs	r6, r3
 8009d7c:	9f08      	ldr	r7, [sp, #32]
 8009d7e:	f7ff fcbf 	bl	8009700 <_Balloc>
 8009d82:	1e05      	subs	r5, r0, #0
 8009d84:	d105      	bne.n	8009d92 <__d2b+0x1e>
 8009d86:	0002      	movs	r2, r0
 8009d88:	4b26      	ldr	r3, [pc, #152]	; (8009e24 <__d2b+0xb0>)
 8009d8a:	4927      	ldr	r1, [pc, #156]	; (8009e28 <__d2b+0xb4>)
 8009d8c:	4827      	ldr	r0, [pc, #156]	; (8009e2c <__d2b+0xb8>)
 8009d8e:	f000 fb29 	bl	800a3e4 <__assert_func>
 8009d92:	0333      	lsls	r3, r6, #12
 8009d94:	0076      	lsls	r6, r6, #1
 8009d96:	0b1b      	lsrs	r3, r3, #12
 8009d98:	0d76      	lsrs	r6, r6, #21
 8009d9a:	d124      	bne.n	8009de6 <__d2b+0x72>
 8009d9c:	9301      	str	r3, [sp, #4]
 8009d9e:	2c00      	cmp	r4, #0
 8009da0:	d027      	beq.n	8009df2 <__d2b+0x7e>
 8009da2:	4668      	mov	r0, sp
 8009da4:	9400      	str	r4, [sp, #0]
 8009da6:	f7ff fd71 	bl	800988c <__lo0bits>
 8009daa:	9c00      	ldr	r4, [sp, #0]
 8009dac:	2800      	cmp	r0, #0
 8009dae:	d01e      	beq.n	8009dee <__d2b+0x7a>
 8009db0:	9b01      	ldr	r3, [sp, #4]
 8009db2:	2120      	movs	r1, #32
 8009db4:	001a      	movs	r2, r3
 8009db6:	1a09      	subs	r1, r1, r0
 8009db8:	408a      	lsls	r2, r1
 8009dba:	40c3      	lsrs	r3, r0
 8009dbc:	4322      	orrs	r2, r4
 8009dbe:	616a      	str	r2, [r5, #20]
 8009dc0:	9301      	str	r3, [sp, #4]
 8009dc2:	9c01      	ldr	r4, [sp, #4]
 8009dc4:	61ac      	str	r4, [r5, #24]
 8009dc6:	1e63      	subs	r3, r4, #1
 8009dc8:	419c      	sbcs	r4, r3
 8009dca:	3401      	adds	r4, #1
 8009dcc:	612c      	str	r4, [r5, #16]
 8009dce:	2e00      	cmp	r6, #0
 8009dd0:	d018      	beq.n	8009e04 <__d2b+0x90>
 8009dd2:	4b17      	ldr	r3, [pc, #92]	; (8009e30 <__d2b+0xbc>)
 8009dd4:	18f6      	adds	r6, r6, r3
 8009dd6:	2335      	movs	r3, #53	; 0x35
 8009dd8:	1836      	adds	r6, r6, r0
 8009dda:	1a18      	subs	r0, r3, r0
 8009ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dde:	603e      	str	r6, [r7, #0]
 8009de0:	6018      	str	r0, [r3, #0]
 8009de2:	0028      	movs	r0, r5
 8009de4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009de6:	2280      	movs	r2, #128	; 0x80
 8009de8:	0352      	lsls	r2, r2, #13
 8009dea:	4313      	orrs	r3, r2
 8009dec:	e7d6      	b.n	8009d9c <__d2b+0x28>
 8009dee:	616c      	str	r4, [r5, #20]
 8009df0:	e7e7      	b.n	8009dc2 <__d2b+0x4e>
 8009df2:	a801      	add	r0, sp, #4
 8009df4:	f7ff fd4a 	bl	800988c <__lo0bits>
 8009df8:	2401      	movs	r4, #1
 8009dfa:	9b01      	ldr	r3, [sp, #4]
 8009dfc:	612c      	str	r4, [r5, #16]
 8009dfe:	616b      	str	r3, [r5, #20]
 8009e00:	3020      	adds	r0, #32
 8009e02:	e7e4      	b.n	8009dce <__d2b+0x5a>
 8009e04:	4b0b      	ldr	r3, [pc, #44]	; (8009e34 <__d2b+0xc0>)
 8009e06:	18c0      	adds	r0, r0, r3
 8009e08:	4b0b      	ldr	r3, [pc, #44]	; (8009e38 <__d2b+0xc4>)
 8009e0a:	6038      	str	r0, [r7, #0]
 8009e0c:	18e3      	adds	r3, r4, r3
 8009e0e:	009b      	lsls	r3, r3, #2
 8009e10:	18eb      	adds	r3, r5, r3
 8009e12:	6958      	ldr	r0, [r3, #20]
 8009e14:	f7ff fd20 	bl	8009858 <__hi0bits>
 8009e18:	0164      	lsls	r4, r4, #5
 8009e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e1c:	1a24      	subs	r4, r4, r0
 8009e1e:	601c      	str	r4, [r3, #0]
 8009e20:	e7df      	b.n	8009de2 <__d2b+0x6e>
 8009e22:	46c0      	nop			; (mov r8, r8)
 8009e24:	0800b003 	.word	0x0800b003
 8009e28:	0000030a 	.word	0x0000030a
 8009e2c:	0800b074 	.word	0x0800b074
 8009e30:	fffffbcd 	.word	0xfffffbcd
 8009e34:	fffffbce 	.word	0xfffffbce
 8009e38:	3fffffff 	.word	0x3fffffff

08009e3c <_calloc_r>:
 8009e3c:	434a      	muls	r2, r1
 8009e3e:	b570      	push	{r4, r5, r6, lr}
 8009e40:	0011      	movs	r1, r2
 8009e42:	0015      	movs	r5, r2
 8009e44:	f000 f852 	bl	8009eec <_malloc_r>
 8009e48:	1e04      	subs	r4, r0, #0
 8009e4a:	d003      	beq.n	8009e54 <_calloc_r+0x18>
 8009e4c:	002a      	movs	r2, r5
 8009e4e:	2100      	movs	r1, #0
 8009e50:	f7fd fd59 	bl	8007906 <memset>
 8009e54:	0020      	movs	r0, r4
 8009e56:	bd70      	pop	{r4, r5, r6, pc}

08009e58 <_free_r>:
 8009e58:	b570      	push	{r4, r5, r6, lr}
 8009e5a:	0005      	movs	r5, r0
 8009e5c:	2900      	cmp	r1, #0
 8009e5e:	d010      	beq.n	8009e82 <_free_r+0x2a>
 8009e60:	1f0c      	subs	r4, r1, #4
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	da00      	bge.n	8009e6a <_free_r+0x12>
 8009e68:	18e4      	adds	r4, r4, r3
 8009e6a:	0028      	movs	r0, r5
 8009e6c:	f000 fb44 	bl	800a4f8 <__malloc_lock>
 8009e70:	4a1d      	ldr	r2, [pc, #116]	; (8009ee8 <_free_r+0x90>)
 8009e72:	6813      	ldr	r3, [r2, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d105      	bne.n	8009e84 <_free_r+0x2c>
 8009e78:	6063      	str	r3, [r4, #4]
 8009e7a:	6014      	str	r4, [r2, #0]
 8009e7c:	0028      	movs	r0, r5
 8009e7e:	f000 fb43 	bl	800a508 <__malloc_unlock>
 8009e82:	bd70      	pop	{r4, r5, r6, pc}
 8009e84:	42a3      	cmp	r3, r4
 8009e86:	d908      	bls.n	8009e9a <_free_r+0x42>
 8009e88:	6821      	ldr	r1, [r4, #0]
 8009e8a:	1860      	adds	r0, r4, r1
 8009e8c:	4283      	cmp	r3, r0
 8009e8e:	d1f3      	bne.n	8009e78 <_free_r+0x20>
 8009e90:	6818      	ldr	r0, [r3, #0]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	1841      	adds	r1, r0, r1
 8009e96:	6021      	str	r1, [r4, #0]
 8009e98:	e7ee      	b.n	8009e78 <_free_r+0x20>
 8009e9a:	001a      	movs	r2, r3
 8009e9c:	685b      	ldr	r3, [r3, #4]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d001      	beq.n	8009ea6 <_free_r+0x4e>
 8009ea2:	42a3      	cmp	r3, r4
 8009ea4:	d9f9      	bls.n	8009e9a <_free_r+0x42>
 8009ea6:	6811      	ldr	r1, [r2, #0]
 8009ea8:	1850      	adds	r0, r2, r1
 8009eaa:	42a0      	cmp	r0, r4
 8009eac:	d10b      	bne.n	8009ec6 <_free_r+0x6e>
 8009eae:	6820      	ldr	r0, [r4, #0]
 8009eb0:	1809      	adds	r1, r1, r0
 8009eb2:	1850      	adds	r0, r2, r1
 8009eb4:	6011      	str	r1, [r2, #0]
 8009eb6:	4283      	cmp	r3, r0
 8009eb8:	d1e0      	bne.n	8009e7c <_free_r+0x24>
 8009eba:	6818      	ldr	r0, [r3, #0]
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	1841      	adds	r1, r0, r1
 8009ec0:	6011      	str	r1, [r2, #0]
 8009ec2:	6053      	str	r3, [r2, #4]
 8009ec4:	e7da      	b.n	8009e7c <_free_r+0x24>
 8009ec6:	42a0      	cmp	r0, r4
 8009ec8:	d902      	bls.n	8009ed0 <_free_r+0x78>
 8009eca:	230c      	movs	r3, #12
 8009ecc:	602b      	str	r3, [r5, #0]
 8009ece:	e7d5      	b.n	8009e7c <_free_r+0x24>
 8009ed0:	6821      	ldr	r1, [r4, #0]
 8009ed2:	1860      	adds	r0, r4, r1
 8009ed4:	4283      	cmp	r3, r0
 8009ed6:	d103      	bne.n	8009ee0 <_free_r+0x88>
 8009ed8:	6818      	ldr	r0, [r3, #0]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	1841      	adds	r1, r0, r1
 8009ede:	6021      	str	r1, [r4, #0]
 8009ee0:	6063      	str	r3, [r4, #4]
 8009ee2:	6054      	str	r4, [r2, #4]
 8009ee4:	e7ca      	b.n	8009e7c <_free_r+0x24>
 8009ee6:	46c0      	nop			; (mov r8, r8)
 8009ee8:	20000228 	.word	0x20000228

08009eec <_malloc_r>:
 8009eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eee:	2303      	movs	r3, #3
 8009ef0:	1ccd      	adds	r5, r1, #3
 8009ef2:	439d      	bics	r5, r3
 8009ef4:	3508      	adds	r5, #8
 8009ef6:	0006      	movs	r6, r0
 8009ef8:	2d0c      	cmp	r5, #12
 8009efa:	d21f      	bcs.n	8009f3c <_malloc_r+0x50>
 8009efc:	250c      	movs	r5, #12
 8009efe:	42a9      	cmp	r1, r5
 8009f00:	d81e      	bhi.n	8009f40 <_malloc_r+0x54>
 8009f02:	0030      	movs	r0, r6
 8009f04:	f000 faf8 	bl	800a4f8 <__malloc_lock>
 8009f08:	4925      	ldr	r1, [pc, #148]	; (8009fa0 <_malloc_r+0xb4>)
 8009f0a:	680a      	ldr	r2, [r1, #0]
 8009f0c:	0014      	movs	r4, r2
 8009f0e:	2c00      	cmp	r4, #0
 8009f10:	d11a      	bne.n	8009f48 <_malloc_r+0x5c>
 8009f12:	4f24      	ldr	r7, [pc, #144]	; (8009fa4 <_malloc_r+0xb8>)
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d104      	bne.n	8009f24 <_malloc_r+0x38>
 8009f1a:	0021      	movs	r1, r4
 8009f1c:	0030      	movs	r0, r6
 8009f1e:	f000 f9ef 	bl	800a300 <_sbrk_r>
 8009f22:	6038      	str	r0, [r7, #0]
 8009f24:	0029      	movs	r1, r5
 8009f26:	0030      	movs	r0, r6
 8009f28:	f000 f9ea 	bl	800a300 <_sbrk_r>
 8009f2c:	1c43      	adds	r3, r0, #1
 8009f2e:	d12b      	bne.n	8009f88 <_malloc_r+0x9c>
 8009f30:	230c      	movs	r3, #12
 8009f32:	0030      	movs	r0, r6
 8009f34:	6033      	str	r3, [r6, #0]
 8009f36:	f000 fae7 	bl	800a508 <__malloc_unlock>
 8009f3a:	e003      	b.n	8009f44 <_malloc_r+0x58>
 8009f3c:	2d00      	cmp	r5, #0
 8009f3e:	dade      	bge.n	8009efe <_malloc_r+0x12>
 8009f40:	230c      	movs	r3, #12
 8009f42:	6033      	str	r3, [r6, #0]
 8009f44:	2000      	movs	r0, #0
 8009f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f48:	6823      	ldr	r3, [r4, #0]
 8009f4a:	1b5b      	subs	r3, r3, r5
 8009f4c:	d419      	bmi.n	8009f82 <_malloc_r+0x96>
 8009f4e:	2b0b      	cmp	r3, #11
 8009f50:	d903      	bls.n	8009f5a <_malloc_r+0x6e>
 8009f52:	6023      	str	r3, [r4, #0]
 8009f54:	18e4      	adds	r4, r4, r3
 8009f56:	6025      	str	r5, [r4, #0]
 8009f58:	e003      	b.n	8009f62 <_malloc_r+0x76>
 8009f5a:	6863      	ldr	r3, [r4, #4]
 8009f5c:	42a2      	cmp	r2, r4
 8009f5e:	d10e      	bne.n	8009f7e <_malloc_r+0x92>
 8009f60:	600b      	str	r3, [r1, #0]
 8009f62:	0030      	movs	r0, r6
 8009f64:	f000 fad0 	bl	800a508 <__malloc_unlock>
 8009f68:	0020      	movs	r0, r4
 8009f6a:	2207      	movs	r2, #7
 8009f6c:	300b      	adds	r0, #11
 8009f6e:	1d23      	adds	r3, r4, #4
 8009f70:	4390      	bics	r0, r2
 8009f72:	1ac2      	subs	r2, r0, r3
 8009f74:	4298      	cmp	r0, r3
 8009f76:	d0e6      	beq.n	8009f46 <_malloc_r+0x5a>
 8009f78:	1a1b      	subs	r3, r3, r0
 8009f7a:	50a3      	str	r3, [r4, r2]
 8009f7c:	e7e3      	b.n	8009f46 <_malloc_r+0x5a>
 8009f7e:	6053      	str	r3, [r2, #4]
 8009f80:	e7ef      	b.n	8009f62 <_malloc_r+0x76>
 8009f82:	0022      	movs	r2, r4
 8009f84:	6864      	ldr	r4, [r4, #4]
 8009f86:	e7c2      	b.n	8009f0e <_malloc_r+0x22>
 8009f88:	2303      	movs	r3, #3
 8009f8a:	1cc4      	adds	r4, r0, #3
 8009f8c:	439c      	bics	r4, r3
 8009f8e:	42a0      	cmp	r0, r4
 8009f90:	d0e1      	beq.n	8009f56 <_malloc_r+0x6a>
 8009f92:	1a21      	subs	r1, r4, r0
 8009f94:	0030      	movs	r0, r6
 8009f96:	f000 f9b3 	bl	800a300 <_sbrk_r>
 8009f9a:	1c43      	adds	r3, r0, #1
 8009f9c:	d1db      	bne.n	8009f56 <_malloc_r+0x6a>
 8009f9e:	e7c7      	b.n	8009f30 <_malloc_r+0x44>
 8009fa0:	20000228 	.word	0x20000228
 8009fa4:	2000022c 	.word	0x2000022c

08009fa8 <__sfputc_r>:
 8009fa8:	6893      	ldr	r3, [r2, #8]
 8009faa:	b510      	push	{r4, lr}
 8009fac:	3b01      	subs	r3, #1
 8009fae:	6093      	str	r3, [r2, #8]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	da04      	bge.n	8009fbe <__sfputc_r+0x16>
 8009fb4:	6994      	ldr	r4, [r2, #24]
 8009fb6:	42a3      	cmp	r3, r4
 8009fb8:	db07      	blt.n	8009fca <__sfputc_r+0x22>
 8009fba:	290a      	cmp	r1, #10
 8009fbc:	d005      	beq.n	8009fca <__sfputc_r+0x22>
 8009fbe:	6813      	ldr	r3, [r2, #0]
 8009fc0:	1c58      	adds	r0, r3, #1
 8009fc2:	6010      	str	r0, [r2, #0]
 8009fc4:	7019      	strb	r1, [r3, #0]
 8009fc6:	0008      	movs	r0, r1
 8009fc8:	bd10      	pop	{r4, pc}
 8009fca:	f7fe f9c9 	bl	8008360 <__swbuf_r>
 8009fce:	0001      	movs	r1, r0
 8009fd0:	e7f9      	b.n	8009fc6 <__sfputc_r+0x1e>

08009fd2 <__sfputs_r>:
 8009fd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fd4:	0006      	movs	r6, r0
 8009fd6:	000f      	movs	r7, r1
 8009fd8:	0014      	movs	r4, r2
 8009fda:	18d5      	adds	r5, r2, r3
 8009fdc:	42ac      	cmp	r4, r5
 8009fde:	d101      	bne.n	8009fe4 <__sfputs_r+0x12>
 8009fe0:	2000      	movs	r0, #0
 8009fe2:	e007      	b.n	8009ff4 <__sfputs_r+0x22>
 8009fe4:	7821      	ldrb	r1, [r4, #0]
 8009fe6:	003a      	movs	r2, r7
 8009fe8:	0030      	movs	r0, r6
 8009fea:	f7ff ffdd 	bl	8009fa8 <__sfputc_r>
 8009fee:	3401      	adds	r4, #1
 8009ff0:	1c43      	adds	r3, r0, #1
 8009ff2:	d1f3      	bne.n	8009fdc <__sfputs_r+0xa>
 8009ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ff8 <_vfiprintf_r>:
 8009ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ffa:	b0a1      	sub	sp, #132	; 0x84
 8009ffc:	0006      	movs	r6, r0
 8009ffe:	000c      	movs	r4, r1
 800a000:	001f      	movs	r7, r3
 800a002:	9203      	str	r2, [sp, #12]
 800a004:	2800      	cmp	r0, #0
 800a006:	d004      	beq.n	800a012 <_vfiprintf_r+0x1a>
 800a008:	6983      	ldr	r3, [r0, #24]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d101      	bne.n	800a012 <_vfiprintf_r+0x1a>
 800a00e:	f7ff fa4d 	bl	80094ac <__sinit>
 800a012:	4b8e      	ldr	r3, [pc, #568]	; (800a24c <_vfiprintf_r+0x254>)
 800a014:	429c      	cmp	r4, r3
 800a016:	d11c      	bne.n	800a052 <_vfiprintf_r+0x5a>
 800a018:	6874      	ldr	r4, [r6, #4]
 800a01a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a01c:	07db      	lsls	r3, r3, #31
 800a01e:	d405      	bmi.n	800a02c <_vfiprintf_r+0x34>
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	059b      	lsls	r3, r3, #22
 800a024:	d402      	bmi.n	800a02c <_vfiprintf_r+0x34>
 800a026:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a028:	f7ff fae5 	bl	80095f6 <__retarget_lock_acquire_recursive>
 800a02c:	89a3      	ldrh	r3, [r4, #12]
 800a02e:	071b      	lsls	r3, r3, #28
 800a030:	d502      	bpl.n	800a038 <_vfiprintf_r+0x40>
 800a032:	6923      	ldr	r3, [r4, #16]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d11d      	bne.n	800a074 <_vfiprintf_r+0x7c>
 800a038:	0021      	movs	r1, r4
 800a03a:	0030      	movs	r0, r6
 800a03c:	f7fe f9e6 	bl	800840c <__swsetup_r>
 800a040:	2800      	cmp	r0, #0
 800a042:	d017      	beq.n	800a074 <_vfiprintf_r+0x7c>
 800a044:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a046:	07db      	lsls	r3, r3, #31
 800a048:	d50d      	bpl.n	800a066 <_vfiprintf_r+0x6e>
 800a04a:	2001      	movs	r0, #1
 800a04c:	4240      	negs	r0, r0
 800a04e:	b021      	add	sp, #132	; 0x84
 800a050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a052:	4b7f      	ldr	r3, [pc, #508]	; (800a250 <_vfiprintf_r+0x258>)
 800a054:	429c      	cmp	r4, r3
 800a056:	d101      	bne.n	800a05c <_vfiprintf_r+0x64>
 800a058:	68b4      	ldr	r4, [r6, #8]
 800a05a:	e7de      	b.n	800a01a <_vfiprintf_r+0x22>
 800a05c:	4b7d      	ldr	r3, [pc, #500]	; (800a254 <_vfiprintf_r+0x25c>)
 800a05e:	429c      	cmp	r4, r3
 800a060:	d1db      	bne.n	800a01a <_vfiprintf_r+0x22>
 800a062:	68f4      	ldr	r4, [r6, #12]
 800a064:	e7d9      	b.n	800a01a <_vfiprintf_r+0x22>
 800a066:	89a3      	ldrh	r3, [r4, #12]
 800a068:	059b      	lsls	r3, r3, #22
 800a06a:	d4ee      	bmi.n	800a04a <_vfiprintf_r+0x52>
 800a06c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a06e:	f7ff fac3 	bl	80095f8 <__retarget_lock_release_recursive>
 800a072:	e7ea      	b.n	800a04a <_vfiprintf_r+0x52>
 800a074:	2300      	movs	r3, #0
 800a076:	ad08      	add	r5, sp, #32
 800a078:	616b      	str	r3, [r5, #20]
 800a07a:	3320      	adds	r3, #32
 800a07c:	766b      	strb	r3, [r5, #25]
 800a07e:	3310      	adds	r3, #16
 800a080:	76ab      	strb	r3, [r5, #26]
 800a082:	9707      	str	r7, [sp, #28]
 800a084:	9f03      	ldr	r7, [sp, #12]
 800a086:	783b      	ldrb	r3, [r7, #0]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d001      	beq.n	800a090 <_vfiprintf_r+0x98>
 800a08c:	2b25      	cmp	r3, #37	; 0x25
 800a08e:	d14e      	bne.n	800a12e <_vfiprintf_r+0x136>
 800a090:	9b03      	ldr	r3, [sp, #12]
 800a092:	1afb      	subs	r3, r7, r3
 800a094:	9305      	str	r3, [sp, #20]
 800a096:	9b03      	ldr	r3, [sp, #12]
 800a098:	429f      	cmp	r7, r3
 800a09a:	d00d      	beq.n	800a0b8 <_vfiprintf_r+0xc0>
 800a09c:	9b05      	ldr	r3, [sp, #20]
 800a09e:	0021      	movs	r1, r4
 800a0a0:	0030      	movs	r0, r6
 800a0a2:	9a03      	ldr	r2, [sp, #12]
 800a0a4:	f7ff ff95 	bl	8009fd2 <__sfputs_r>
 800a0a8:	1c43      	adds	r3, r0, #1
 800a0aa:	d100      	bne.n	800a0ae <_vfiprintf_r+0xb6>
 800a0ac:	e0b5      	b.n	800a21a <_vfiprintf_r+0x222>
 800a0ae:	696a      	ldr	r2, [r5, #20]
 800a0b0:	9b05      	ldr	r3, [sp, #20]
 800a0b2:	4694      	mov	ip, r2
 800a0b4:	4463      	add	r3, ip
 800a0b6:	616b      	str	r3, [r5, #20]
 800a0b8:	783b      	ldrb	r3, [r7, #0]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d100      	bne.n	800a0c0 <_vfiprintf_r+0xc8>
 800a0be:	e0ac      	b.n	800a21a <_vfiprintf_r+0x222>
 800a0c0:	2201      	movs	r2, #1
 800a0c2:	1c7b      	adds	r3, r7, #1
 800a0c4:	9303      	str	r3, [sp, #12]
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	4252      	negs	r2, r2
 800a0ca:	606a      	str	r2, [r5, #4]
 800a0cc:	a904      	add	r1, sp, #16
 800a0ce:	3254      	adds	r2, #84	; 0x54
 800a0d0:	1852      	adds	r2, r2, r1
 800a0d2:	602b      	str	r3, [r5, #0]
 800a0d4:	60eb      	str	r3, [r5, #12]
 800a0d6:	60ab      	str	r3, [r5, #8]
 800a0d8:	7013      	strb	r3, [r2, #0]
 800a0da:	65ab      	str	r3, [r5, #88]	; 0x58
 800a0dc:	9b03      	ldr	r3, [sp, #12]
 800a0de:	2205      	movs	r2, #5
 800a0e0:	7819      	ldrb	r1, [r3, #0]
 800a0e2:	485d      	ldr	r0, [pc, #372]	; (800a258 <_vfiprintf_r+0x260>)
 800a0e4:	f7ff fb00 	bl	80096e8 <memchr>
 800a0e8:	9b03      	ldr	r3, [sp, #12]
 800a0ea:	1c5f      	adds	r7, r3, #1
 800a0ec:	2800      	cmp	r0, #0
 800a0ee:	d120      	bne.n	800a132 <_vfiprintf_r+0x13a>
 800a0f0:	682a      	ldr	r2, [r5, #0]
 800a0f2:	06d3      	lsls	r3, r2, #27
 800a0f4:	d504      	bpl.n	800a100 <_vfiprintf_r+0x108>
 800a0f6:	2353      	movs	r3, #83	; 0x53
 800a0f8:	a904      	add	r1, sp, #16
 800a0fa:	185b      	adds	r3, r3, r1
 800a0fc:	2120      	movs	r1, #32
 800a0fe:	7019      	strb	r1, [r3, #0]
 800a100:	0713      	lsls	r3, r2, #28
 800a102:	d504      	bpl.n	800a10e <_vfiprintf_r+0x116>
 800a104:	2353      	movs	r3, #83	; 0x53
 800a106:	a904      	add	r1, sp, #16
 800a108:	185b      	adds	r3, r3, r1
 800a10a:	212b      	movs	r1, #43	; 0x2b
 800a10c:	7019      	strb	r1, [r3, #0]
 800a10e:	9b03      	ldr	r3, [sp, #12]
 800a110:	781b      	ldrb	r3, [r3, #0]
 800a112:	2b2a      	cmp	r3, #42	; 0x2a
 800a114:	d016      	beq.n	800a144 <_vfiprintf_r+0x14c>
 800a116:	2100      	movs	r1, #0
 800a118:	68eb      	ldr	r3, [r5, #12]
 800a11a:	9f03      	ldr	r7, [sp, #12]
 800a11c:	783a      	ldrb	r2, [r7, #0]
 800a11e:	1c78      	adds	r0, r7, #1
 800a120:	3a30      	subs	r2, #48	; 0x30
 800a122:	4684      	mov	ip, r0
 800a124:	2a09      	cmp	r2, #9
 800a126:	d94f      	bls.n	800a1c8 <_vfiprintf_r+0x1d0>
 800a128:	2900      	cmp	r1, #0
 800a12a:	d111      	bne.n	800a150 <_vfiprintf_r+0x158>
 800a12c:	e017      	b.n	800a15e <_vfiprintf_r+0x166>
 800a12e:	3701      	adds	r7, #1
 800a130:	e7a9      	b.n	800a086 <_vfiprintf_r+0x8e>
 800a132:	4b49      	ldr	r3, [pc, #292]	; (800a258 <_vfiprintf_r+0x260>)
 800a134:	682a      	ldr	r2, [r5, #0]
 800a136:	1ac0      	subs	r0, r0, r3
 800a138:	2301      	movs	r3, #1
 800a13a:	4083      	lsls	r3, r0
 800a13c:	4313      	orrs	r3, r2
 800a13e:	602b      	str	r3, [r5, #0]
 800a140:	9703      	str	r7, [sp, #12]
 800a142:	e7cb      	b.n	800a0dc <_vfiprintf_r+0xe4>
 800a144:	9b07      	ldr	r3, [sp, #28]
 800a146:	1d19      	adds	r1, r3, #4
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	9107      	str	r1, [sp, #28]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	db01      	blt.n	800a154 <_vfiprintf_r+0x15c>
 800a150:	930b      	str	r3, [sp, #44]	; 0x2c
 800a152:	e004      	b.n	800a15e <_vfiprintf_r+0x166>
 800a154:	425b      	negs	r3, r3
 800a156:	60eb      	str	r3, [r5, #12]
 800a158:	2302      	movs	r3, #2
 800a15a:	4313      	orrs	r3, r2
 800a15c:	602b      	str	r3, [r5, #0]
 800a15e:	783b      	ldrb	r3, [r7, #0]
 800a160:	2b2e      	cmp	r3, #46	; 0x2e
 800a162:	d10a      	bne.n	800a17a <_vfiprintf_r+0x182>
 800a164:	787b      	ldrb	r3, [r7, #1]
 800a166:	2b2a      	cmp	r3, #42	; 0x2a
 800a168:	d137      	bne.n	800a1da <_vfiprintf_r+0x1e2>
 800a16a:	9b07      	ldr	r3, [sp, #28]
 800a16c:	3702      	adds	r7, #2
 800a16e:	1d1a      	adds	r2, r3, #4
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	9207      	str	r2, [sp, #28]
 800a174:	2b00      	cmp	r3, #0
 800a176:	db2d      	blt.n	800a1d4 <_vfiprintf_r+0x1dc>
 800a178:	9309      	str	r3, [sp, #36]	; 0x24
 800a17a:	2203      	movs	r2, #3
 800a17c:	7839      	ldrb	r1, [r7, #0]
 800a17e:	4837      	ldr	r0, [pc, #220]	; (800a25c <_vfiprintf_r+0x264>)
 800a180:	f7ff fab2 	bl	80096e8 <memchr>
 800a184:	2800      	cmp	r0, #0
 800a186:	d007      	beq.n	800a198 <_vfiprintf_r+0x1a0>
 800a188:	4b34      	ldr	r3, [pc, #208]	; (800a25c <_vfiprintf_r+0x264>)
 800a18a:	682a      	ldr	r2, [r5, #0]
 800a18c:	1ac0      	subs	r0, r0, r3
 800a18e:	2340      	movs	r3, #64	; 0x40
 800a190:	4083      	lsls	r3, r0
 800a192:	4313      	orrs	r3, r2
 800a194:	3701      	adds	r7, #1
 800a196:	602b      	str	r3, [r5, #0]
 800a198:	7839      	ldrb	r1, [r7, #0]
 800a19a:	1c7b      	adds	r3, r7, #1
 800a19c:	2206      	movs	r2, #6
 800a19e:	4830      	ldr	r0, [pc, #192]	; (800a260 <_vfiprintf_r+0x268>)
 800a1a0:	9303      	str	r3, [sp, #12]
 800a1a2:	7629      	strb	r1, [r5, #24]
 800a1a4:	f7ff faa0 	bl	80096e8 <memchr>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	d045      	beq.n	800a238 <_vfiprintf_r+0x240>
 800a1ac:	4b2d      	ldr	r3, [pc, #180]	; (800a264 <_vfiprintf_r+0x26c>)
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d127      	bne.n	800a202 <_vfiprintf_r+0x20a>
 800a1b2:	2207      	movs	r2, #7
 800a1b4:	9b07      	ldr	r3, [sp, #28]
 800a1b6:	3307      	adds	r3, #7
 800a1b8:	4393      	bics	r3, r2
 800a1ba:	3308      	adds	r3, #8
 800a1bc:	9307      	str	r3, [sp, #28]
 800a1be:	696b      	ldr	r3, [r5, #20]
 800a1c0:	9a04      	ldr	r2, [sp, #16]
 800a1c2:	189b      	adds	r3, r3, r2
 800a1c4:	616b      	str	r3, [r5, #20]
 800a1c6:	e75d      	b.n	800a084 <_vfiprintf_r+0x8c>
 800a1c8:	210a      	movs	r1, #10
 800a1ca:	434b      	muls	r3, r1
 800a1cc:	4667      	mov	r7, ip
 800a1ce:	189b      	adds	r3, r3, r2
 800a1d0:	3909      	subs	r1, #9
 800a1d2:	e7a3      	b.n	800a11c <_vfiprintf_r+0x124>
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	425b      	negs	r3, r3
 800a1d8:	e7ce      	b.n	800a178 <_vfiprintf_r+0x180>
 800a1da:	2300      	movs	r3, #0
 800a1dc:	001a      	movs	r2, r3
 800a1de:	3701      	adds	r7, #1
 800a1e0:	606b      	str	r3, [r5, #4]
 800a1e2:	7839      	ldrb	r1, [r7, #0]
 800a1e4:	1c78      	adds	r0, r7, #1
 800a1e6:	3930      	subs	r1, #48	; 0x30
 800a1e8:	4684      	mov	ip, r0
 800a1ea:	2909      	cmp	r1, #9
 800a1ec:	d903      	bls.n	800a1f6 <_vfiprintf_r+0x1fe>
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d0c3      	beq.n	800a17a <_vfiprintf_r+0x182>
 800a1f2:	9209      	str	r2, [sp, #36]	; 0x24
 800a1f4:	e7c1      	b.n	800a17a <_vfiprintf_r+0x182>
 800a1f6:	230a      	movs	r3, #10
 800a1f8:	435a      	muls	r2, r3
 800a1fa:	4667      	mov	r7, ip
 800a1fc:	1852      	adds	r2, r2, r1
 800a1fe:	3b09      	subs	r3, #9
 800a200:	e7ef      	b.n	800a1e2 <_vfiprintf_r+0x1ea>
 800a202:	ab07      	add	r3, sp, #28
 800a204:	9300      	str	r3, [sp, #0]
 800a206:	0022      	movs	r2, r4
 800a208:	0029      	movs	r1, r5
 800a20a:	0030      	movs	r0, r6
 800a20c:	4b16      	ldr	r3, [pc, #88]	; (800a268 <_vfiprintf_r+0x270>)
 800a20e:	f7fd fc2d 	bl	8007a6c <_printf_float>
 800a212:	9004      	str	r0, [sp, #16]
 800a214:	9b04      	ldr	r3, [sp, #16]
 800a216:	3301      	adds	r3, #1
 800a218:	d1d1      	bne.n	800a1be <_vfiprintf_r+0x1c6>
 800a21a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a21c:	07db      	lsls	r3, r3, #31
 800a21e:	d405      	bmi.n	800a22c <_vfiprintf_r+0x234>
 800a220:	89a3      	ldrh	r3, [r4, #12]
 800a222:	059b      	lsls	r3, r3, #22
 800a224:	d402      	bmi.n	800a22c <_vfiprintf_r+0x234>
 800a226:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a228:	f7ff f9e6 	bl	80095f8 <__retarget_lock_release_recursive>
 800a22c:	89a3      	ldrh	r3, [r4, #12]
 800a22e:	065b      	lsls	r3, r3, #25
 800a230:	d500      	bpl.n	800a234 <_vfiprintf_r+0x23c>
 800a232:	e70a      	b.n	800a04a <_vfiprintf_r+0x52>
 800a234:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a236:	e70a      	b.n	800a04e <_vfiprintf_r+0x56>
 800a238:	ab07      	add	r3, sp, #28
 800a23a:	9300      	str	r3, [sp, #0]
 800a23c:	0022      	movs	r2, r4
 800a23e:	0029      	movs	r1, r5
 800a240:	0030      	movs	r0, r6
 800a242:	4b09      	ldr	r3, [pc, #36]	; (800a268 <_vfiprintf_r+0x270>)
 800a244:	f7fd fed0 	bl	8007fe8 <_printf_i>
 800a248:	e7e3      	b.n	800a212 <_vfiprintf_r+0x21a>
 800a24a:	46c0      	nop			; (mov r8, r8)
 800a24c:	0800b034 	.word	0x0800b034
 800a250:	0800b054 	.word	0x0800b054
 800a254:	0800b014 	.word	0x0800b014
 800a258:	0800b1d4 	.word	0x0800b1d4
 800a25c:	0800b1da 	.word	0x0800b1da
 800a260:	0800b1de 	.word	0x0800b1de
 800a264:	08007a6d 	.word	0x08007a6d
 800a268:	08009fd3 	.word	0x08009fd3

0800a26c <_putc_r>:
 800a26c:	b570      	push	{r4, r5, r6, lr}
 800a26e:	0006      	movs	r6, r0
 800a270:	000d      	movs	r5, r1
 800a272:	0014      	movs	r4, r2
 800a274:	2800      	cmp	r0, #0
 800a276:	d004      	beq.n	800a282 <_putc_r+0x16>
 800a278:	6983      	ldr	r3, [r0, #24]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d101      	bne.n	800a282 <_putc_r+0x16>
 800a27e:	f7ff f915 	bl	80094ac <__sinit>
 800a282:	4b1c      	ldr	r3, [pc, #112]	; (800a2f4 <_putc_r+0x88>)
 800a284:	429c      	cmp	r4, r3
 800a286:	d124      	bne.n	800a2d2 <_putc_r+0x66>
 800a288:	6874      	ldr	r4, [r6, #4]
 800a28a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a28c:	07db      	lsls	r3, r3, #31
 800a28e:	d405      	bmi.n	800a29c <_putc_r+0x30>
 800a290:	89a3      	ldrh	r3, [r4, #12]
 800a292:	059b      	lsls	r3, r3, #22
 800a294:	d402      	bmi.n	800a29c <_putc_r+0x30>
 800a296:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a298:	f7ff f9ad 	bl	80095f6 <__retarget_lock_acquire_recursive>
 800a29c:	68a3      	ldr	r3, [r4, #8]
 800a29e:	3b01      	subs	r3, #1
 800a2a0:	60a3      	str	r3, [r4, #8]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	da05      	bge.n	800a2b2 <_putc_r+0x46>
 800a2a6:	69a2      	ldr	r2, [r4, #24]
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	db1c      	blt.n	800a2e6 <_putc_r+0x7a>
 800a2ac:	b2eb      	uxtb	r3, r5
 800a2ae:	2b0a      	cmp	r3, #10
 800a2b0:	d019      	beq.n	800a2e6 <_putc_r+0x7a>
 800a2b2:	6823      	ldr	r3, [r4, #0]
 800a2b4:	1c5a      	adds	r2, r3, #1
 800a2b6:	6022      	str	r2, [r4, #0]
 800a2b8:	701d      	strb	r5, [r3, #0]
 800a2ba:	b2ed      	uxtb	r5, r5
 800a2bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a2be:	07db      	lsls	r3, r3, #31
 800a2c0:	d405      	bmi.n	800a2ce <_putc_r+0x62>
 800a2c2:	89a3      	ldrh	r3, [r4, #12]
 800a2c4:	059b      	lsls	r3, r3, #22
 800a2c6:	d402      	bmi.n	800a2ce <_putc_r+0x62>
 800a2c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2ca:	f7ff f995 	bl	80095f8 <__retarget_lock_release_recursive>
 800a2ce:	0028      	movs	r0, r5
 800a2d0:	bd70      	pop	{r4, r5, r6, pc}
 800a2d2:	4b09      	ldr	r3, [pc, #36]	; (800a2f8 <_putc_r+0x8c>)
 800a2d4:	429c      	cmp	r4, r3
 800a2d6:	d101      	bne.n	800a2dc <_putc_r+0x70>
 800a2d8:	68b4      	ldr	r4, [r6, #8]
 800a2da:	e7d6      	b.n	800a28a <_putc_r+0x1e>
 800a2dc:	4b07      	ldr	r3, [pc, #28]	; (800a2fc <_putc_r+0x90>)
 800a2de:	429c      	cmp	r4, r3
 800a2e0:	d1d3      	bne.n	800a28a <_putc_r+0x1e>
 800a2e2:	68f4      	ldr	r4, [r6, #12]
 800a2e4:	e7d1      	b.n	800a28a <_putc_r+0x1e>
 800a2e6:	0029      	movs	r1, r5
 800a2e8:	0022      	movs	r2, r4
 800a2ea:	0030      	movs	r0, r6
 800a2ec:	f7fe f838 	bl	8008360 <__swbuf_r>
 800a2f0:	0005      	movs	r5, r0
 800a2f2:	e7e3      	b.n	800a2bc <_putc_r+0x50>
 800a2f4:	0800b034 	.word	0x0800b034
 800a2f8:	0800b054 	.word	0x0800b054
 800a2fc:	0800b014 	.word	0x0800b014

0800a300 <_sbrk_r>:
 800a300:	2300      	movs	r3, #0
 800a302:	b570      	push	{r4, r5, r6, lr}
 800a304:	4d06      	ldr	r5, [pc, #24]	; (800a320 <_sbrk_r+0x20>)
 800a306:	0004      	movs	r4, r0
 800a308:	0008      	movs	r0, r1
 800a30a:	602b      	str	r3, [r5, #0]
 800a30c:	f7fa fd0a 	bl	8004d24 <_sbrk>
 800a310:	1c43      	adds	r3, r0, #1
 800a312:	d103      	bne.n	800a31c <_sbrk_r+0x1c>
 800a314:	682b      	ldr	r3, [r5, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d000      	beq.n	800a31c <_sbrk_r+0x1c>
 800a31a:	6023      	str	r3, [r4, #0]
 800a31c:	bd70      	pop	{r4, r5, r6, pc}
 800a31e:	46c0      	nop			; (mov r8, r8)
 800a320:	20000528 	.word	0x20000528

0800a324 <__sread>:
 800a324:	b570      	push	{r4, r5, r6, lr}
 800a326:	000c      	movs	r4, r1
 800a328:	250e      	movs	r5, #14
 800a32a:	5f49      	ldrsh	r1, [r1, r5]
 800a32c:	f000 f8f4 	bl	800a518 <_read_r>
 800a330:	2800      	cmp	r0, #0
 800a332:	db03      	blt.n	800a33c <__sread+0x18>
 800a334:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a336:	181b      	adds	r3, r3, r0
 800a338:	6563      	str	r3, [r4, #84]	; 0x54
 800a33a:	bd70      	pop	{r4, r5, r6, pc}
 800a33c:	89a3      	ldrh	r3, [r4, #12]
 800a33e:	4a02      	ldr	r2, [pc, #8]	; (800a348 <__sread+0x24>)
 800a340:	4013      	ands	r3, r2
 800a342:	81a3      	strh	r3, [r4, #12]
 800a344:	e7f9      	b.n	800a33a <__sread+0x16>
 800a346:	46c0      	nop			; (mov r8, r8)
 800a348:	ffffefff 	.word	0xffffefff

0800a34c <__swrite>:
 800a34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a34e:	001f      	movs	r7, r3
 800a350:	898b      	ldrh	r3, [r1, #12]
 800a352:	0005      	movs	r5, r0
 800a354:	000c      	movs	r4, r1
 800a356:	0016      	movs	r6, r2
 800a358:	05db      	lsls	r3, r3, #23
 800a35a:	d505      	bpl.n	800a368 <__swrite+0x1c>
 800a35c:	230e      	movs	r3, #14
 800a35e:	5ec9      	ldrsh	r1, [r1, r3]
 800a360:	2200      	movs	r2, #0
 800a362:	2302      	movs	r3, #2
 800a364:	f000 f8a2 	bl	800a4ac <_lseek_r>
 800a368:	89a3      	ldrh	r3, [r4, #12]
 800a36a:	4a05      	ldr	r2, [pc, #20]	; (800a380 <__swrite+0x34>)
 800a36c:	0028      	movs	r0, r5
 800a36e:	4013      	ands	r3, r2
 800a370:	81a3      	strh	r3, [r4, #12]
 800a372:	0032      	movs	r2, r6
 800a374:	230e      	movs	r3, #14
 800a376:	5ee1      	ldrsh	r1, [r4, r3]
 800a378:	003b      	movs	r3, r7
 800a37a:	f000 f81f 	bl	800a3bc <_write_r>
 800a37e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a380:	ffffefff 	.word	0xffffefff

0800a384 <__sseek>:
 800a384:	b570      	push	{r4, r5, r6, lr}
 800a386:	000c      	movs	r4, r1
 800a388:	250e      	movs	r5, #14
 800a38a:	5f49      	ldrsh	r1, [r1, r5]
 800a38c:	f000 f88e 	bl	800a4ac <_lseek_r>
 800a390:	89a3      	ldrh	r3, [r4, #12]
 800a392:	1c42      	adds	r2, r0, #1
 800a394:	d103      	bne.n	800a39e <__sseek+0x1a>
 800a396:	4a05      	ldr	r2, [pc, #20]	; (800a3ac <__sseek+0x28>)
 800a398:	4013      	ands	r3, r2
 800a39a:	81a3      	strh	r3, [r4, #12]
 800a39c:	bd70      	pop	{r4, r5, r6, pc}
 800a39e:	2280      	movs	r2, #128	; 0x80
 800a3a0:	0152      	lsls	r2, r2, #5
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	81a3      	strh	r3, [r4, #12]
 800a3a6:	6560      	str	r0, [r4, #84]	; 0x54
 800a3a8:	e7f8      	b.n	800a39c <__sseek+0x18>
 800a3aa:	46c0      	nop			; (mov r8, r8)
 800a3ac:	ffffefff 	.word	0xffffefff

0800a3b0 <__sclose>:
 800a3b0:	b510      	push	{r4, lr}
 800a3b2:	230e      	movs	r3, #14
 800a3b4:	5ec9      	ldrsh	r1, [r1, r3]
 800a3b6:	f000 f833 	bl	800a420 <_close_r>
 800a3ba:	bd10      	pop	{r4, pc}

0800a3bc <_write_r>:
 800a3bc:	b570      	push	{r4, r5, r6, lr}
 800a3be:	0004      	movs	r4, r0
 800a3c0:	0008      	movs	r0, r1
 800a3c2:	0011      	movs	r1, r2
 800a3c4:	001a      	movs	r2, r3
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	4d05      	ldr	r5, [pc, #20]	; (800a3e0 <_write_r+0x24>)
 800a3ca:	602b      	str	r3, [r5, #0]
 800a3cc:	f7f9 f806 	bl	80033dc <_write>
 800a3d0:	1c43      	adds	r3, r0, #1
 800a3d2:	d103      	bne.n	800a3dc <_write_r+0x20>
 800a3d4:	682b      	ldr	r3, [r5, #0]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d000      	beq.n	800a3dc <_write_r+0x20>
 800a3da:	6023      	str	r3, [r4, #0]
 800a3dc:	bd70      	pop	{r4, r5, r6, pc}
 800a3de:	46c0      	nop			; (mov r8, r8)
 800a3e0:	20000528 	.word	0x20000528

0800a3e4 <__assert_func>:
 800a3e4:	b530      	push	{r4, r5, lr}
 800a3e6:	0014      	movs	r4, r2
 800a3e8:	001a      	movs	r2, r3
 800a3ea:	4b09      	ldr	r3, [pc, #36]	; (800a410 <__assert_func+0x2c>)
 800a3ec:	0005      	movs	r5, r0
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	b085      	sub	sp, #20
 800a3f2:	68d8      	ldr	r0, [r3, #12]
 800a3f4:	4b07      	ldr	r3, [pc, #28]	; (800a414 <__assert_func+0x30>)
 800a3f6:	2c00      	cmp	r4, #0
 800a3f8:	d101      	bne.n	800a3fe <__assert_func+0x1a>
 800a3fa:	4b07      	ldr	r3, [pc, #28]	; (800a418 <__assert_func+0x34>)
 800a3fc:	001c      	movs	r4, r3
 800a3fe:	9301      	str	r3, [sp, #4]
 800a400:	9100      	str	r1, [sp, #0]
 800a402:	002b      	movs	r3, r5
 800a404:	4905      	ldr	r1, [pc, #20]	; (800a41c <__assert_func+0x38>)
 800a406:	9402      	str	r4, [sp, #8]
 800a408:	f000 f81c 	bl	800a444 <fiprintf>
 800a40c:	f000 f8a5 	bl	800a55a <abort>
 800a410:	20000020 	.word	0x20000020
 800a414:	0800b1e5 	.word	0x0800b1e5
 800a418:	0800af34 	.word	0x0800af34
 800a41c:	0800b1f2 	.word	0x0800b1f2

0800a420 <_close_r>:
 800a420:	2300      	movs	r3, #0
 800a422:	b570      	push	{r4, r5, r6, lr}
 800a424:	4d06      	ldr	r5, [pc, #24]	; (800a440 <_close_r+0x20>)
 800a426:	0004      	movs	r4, r0
 800a428:	0008      	movs	r0, r1
 800a42a:	602b      	str	r3, [r5, #0]
 800a42c:	f7fa fc6e 	bl	8004d0c <_close>
 800a430:	1c43      	adds	r3, r0, #1
 800a432:	d103      	bne.n	800a43c <_close_r+0x1c>
 800a434:	682b      	ldr	r3, [r5, #0]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d000      	beq.n	800a43c <_close_r+0x1c>
 800a43a:	6023      	str	r3, [r4, #0]
 800a43c:	bd70      	pop	{r4, r5, r6, pc}
 800a43e:	46c0      	nop			; (mov r8, r8)
 800a440:	20000528 	.word	0x20000528

0800a444 <fiprintf>:
 800a444:	b40e      	push	{r1, r2, r3}
 800a446:	b503      	push	{r0, r1, lr}
 800a448:	0001      	movs	r1, r0
 800a44a:	ab03      	add	r3, sp, #12
 800a44c:	4804      	ldr	r0, [pc, #16]	; (800a460 <fiprintf+0x1c>)
 800a44e:	cb04      	ldmia	r3!, {r2}
 800a450:	6800      	ldr	r0, [r0, #0]
 800a452:	9301      	str	r3, [sp, #4]
 800a454:	f7ff fdd0 	bl	8009ff8 <_vfiprintf_r>
 800a458:	b002      	add	sp, #8
 800a45a:	bc08      	pop	{r3}
 800a45c:	b003      	add	sp, #12
 800a45e:	4718      	bx	r3
 800a460:	20000020 	.word	0x20000020

0800a464 <_fstat_r>:
 800a464:	2300      	movs	r3, #0
 800a466:	b570      	push	{r4, r5, r6, lr}
 800a468:	4d06      	ldr	r5, [pc, #24]	; (800a484 <_fstat_r+0x20>)
 800a46a:	0004      	movs	r4, r0
 800a46c:	0008      	movs	r0, r1
 800a46e:	0011      	movs	r1, r2
 800a470:	602b      	str	r3, [r5, #0]
 800a472:	f7fa fc4e 	bl	8004d12 <_fstat>
 800a476:	1c43      	adds	r3, r0, #1
 800a478:	d103      	bne.n	800a482 <_fstat_r+0x1e>
 800a47a:	682b      	ldr	r3, [r5, #0]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d000      	beq.n	800a482 <_fstat_r+0x1e>
 800a480:	6023      	str	r3, [r4, #0]
 800a482:	bd70      	pop	{r4, r5, r6, pc}
 800a484:	20000528 	.word	0x20000528

0800a488 <_isatty_r>:
 800a488:	2300      	movs	r3, #0
 800a48a:	b570      	push	{r4, r5, r6, lr}
 800a48c:	4d06      	ldr	r5, [pc, #24]	; (800a4a8 <_isatty_r+0x20>)
 800a48e:	0004      	movs	r4, r0
 800a490:	0008      	movs	r0, r1
 800a492:	602b      	str	r3, [r5, #0]
 800a494:	f7fa fc42 	bl	8004d1c <_isatty>
 800a498:	1c43      	adds	r3, r0, #1
 800a49a:	d103      	bne.n	800a4a4 <_isatty_r+0x1c>
 800a49c:	682b      	ldr	r3, [r5, #0]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d000      	beq.n	800a4a4 <_isatty_r+0x1c>
 800a4a2:	6023      	str	r3, [r4, #0]
 800a4a4:	bd70      	pop	{r4, r5, r6, pc}
 800a4a6:	46c0      	nop			; (mov r8, r8)
 800a4a8:	20000528 	.word	0x20000528

0800a4ac <_lseek_r>:
 800a4ac:	b570      	push	{r4, r5, r6, lr}
 800a4ae:	0004      	movs	r4, r0
 800a4b0:	0008      	movs	r0, r1
 800a4b2:	0011      	movs	r1, r2
 800a4b4:	001a      	movs	r2, r3
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	4d05      	ldr	r5, [pc, #20]	; (800a4d0 <_lseek_r+0x24>)
 800a4ba:	602b      	str	r3, [r5, #0]
 800a4bc:	f7fa fc30 	bl	8004d20 <_lseek>
 800a4c0:	1c43      	adds	r3, r0, #1
 800a4c2:	d103      	bne.n	800a4cc <_lseek_r+0x20>
 800a4c4:	682b      	ldr	r3, [r5, #0]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d000      	beq.n	800a4cc <_lseek_r+0x20>
 800a4ca:	6023      	str	r3, [r4, #0]
 800a4cc:	bd70      	pop	{r4, r5, r6, pc}
 800a4ce:	46c0      	nop			; (mov r8, r8)
 800a4d0:	20000528 	.word	0x20000528

0800a4d4 <__ascii_mbtowc>:
 800a4d4:	b082      	sub	sp, #8
 800a4d6:	2900      	cmp	r1, #0
 800a4d8:	d100      	bne.n	800a4dc <__ascii_mbtowc+0x8>
 800a4da:	a901      	add	r1, sp, #4
 800a4dc:	1e10      	subs	r0, r2, #0
 800a4de:	d006      	beq.n	800a4ee <__ascii_mbtowc+0x1a>
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d006      	beq.n	800a4f2 <__ascii_mbtowc+0x1e>
 800a4e4:	7813      	ldrb	r3, [r2, #0]
 800a4e6:	600b      	str	r3, [r1, #0]
 800a4e8:	7810      	ldrb	r0, [r2, #0]
 800a4ea:	1e43      	subs	r3, r0, #1
 800a4ec:	4198      	sbcs	r0, r3
 800a4ee:	b002      	add	sp, #8
 800a4f0:	4770      	bx	lr
 800a4f2:	2002      	movs	r0, #2
 800a4f4:	4240      	negs	r0, r0
 800a4f6:	e7fa      	b.n	800a4ee <__ascii_mbtowc+0x1a>

0800a4f8 <__malloc_lock>:
 800a4f8:	b510      	push	{r4, lr}
 800a4fa:	4802      	ldr	r0, [pc, #8]	; (800a504 <__malloc_lock+0xc>)
 800a4fc:	f7ff f87b 	bl	80095f6 <__retarget_lock_acquire_recursive>
 800a500:	bd10      	pop	{r4, pc}
 800a502:	46c0      	nop			; (mov r8, r8)
 800a504:	20000520 	.word	0x20000520

0800a508 <__malloc_unlock>:
 800a508:	b510      	push	{r4, lr}
 800a50a:	4802      	ldr	r0, [pc, #8]	; (800a514 <__malloc_unlock+0xc>)
 800a50c:	f7ff f874 	bl	80095f8 <__retarget_lock_release_recursive>
 800a510:	bd10      	pop	{r4, pc}
 800a512:	46c0      	nop			; (mov r8, r8)
 800a514:	20000520 	.word	0x20000520

0800a518 <_read_r>:
 800a518:	b570      	push	{r4, r5, r6, lr}
 800a51a:	0004      	movs	r4, r0
 800a51c:	0008      	movs	r0, r1
 800a51e:	0011      	movs	r1, r2
 800a520:	001a      	movs	r2, r3
 800a522:	2300      	movs	r3, #0
 800a524:	4d05      	ldr	r5, [pc, #20]	; (800a53c <_read_r+0x24>)
 800a526:	602b      	str	r3, [r5, #0]
 800a528:	f7fa fbe3 	bl	8004cf2 <_read>
 800a52c:	1c43      	adds	r3, r0, #1
 800a52e:	d103      	bne.n	800a538 <_read_r+0x20>
 800a530:	682b      	ldr	r3, [r5, #0]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d000      	beq.n	800a538 <_read_r+0x20>
 800a536:	6023      	str	r3, [r4, #0]
 800a538:	bd70      	pop	{r4, r5, r6, pc}
 800a53a:	46c0      	nop			; (mov r8, r8)
 800a53c:	20000528 	.word	0x20000528

0800a540 <__ascii_wctomb>:
 800a540:	0003      	movs	r3, r0
 800a542:	1e08      	subs	r0, r1, #0
 800a544:	d005      	beq.n	800a552 <__ascii_wctomb+0x12>
 800a546:	2aff      	cmp	r2, #255	; 0xff
 800a548:	d904      	bls.n	800a554 <__ascii_wctomb+0x14>
 800a54a:	228a      	movs	r2, #138	; 0x8a
 800a54c:	2001      	movs	r0, #1
 800a54e:	601a      	str	r2, [r3, #0]
 800a550:	4240      	negs	r0, r0
 800a552:	4770      	bx	lr
 800a554:	2001      	movs	r0, #1
 800a556:	700a      	strb	r2, [r1, #0]
 800a558:	e7fb      	b.n	800a552 <__ascii_wctomb+0x12>

0800a55a <abort>:
 800a55a:	2006      	movs	r0, #6
 800a55c:	b510      	push	{r4, lr}
 800a55e:	f000 f82d 	bl	800a5bc <raise>
 800a562:	2001      	movs	r0, #1
 800a564:	f7fa fbbf 	bl	8004ce6 <_exit>

0800a568 <_raise_r>:
 800a568:	b570      	push	{r4, r5, r6, lr}
 800a56a:	0004      	movs	r4, r0
 800a56c:	000d      	movs	r5, r1
 800a56e:	291f      	cmp	r1, #31
 800a570:	d904      	bls.n	800a57c <_raise_r+0x14>
 800a572:	2316      	movs	r3, #22
 800a574:	6003      	str	r3, [r0, #0]
 800a576:	2001      	movs	r0, #1
 800a578:	4240      	negs	r0, r0
 800a57a:	bd70      	pop	{r4, r5, r6, pc}
 800a57c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d004      	beq.n	800a58c <_raise_r+0x24>
 800a582:	008a      	lsls	r2, r1, #2
 800a584:	189b      	adds	r3, r3, r2
 800a586:	681a      	ldr	r2, [r3, #0]
 800a588:	2a00      	cmp	r2, #0
 800a58a:	d108      	bne.n	800a59e <_raise_r+0x36>
 800a58c:	0020      	movs	r0, r4
 800a58e:	f000 f831 	bl	800a5f4 <_getpid_r>
 800a592:	002a      	movs	r2, r5
 800a594:	0001      	movs	r1, r0
 800a596:	0020      	movs	r0, r4
 800a598:	f000 f81a 	bl	800a5d0 <_kill_r>
 800a59c:	e7ed      	b.n	800a57a <_raise_r+0x12>
 800a59e:	2000      	movs	r0, #0
 800a5a0:	2a01      	cmp	r2, #1
 800a5a2:	d0ea      	beq.n	800a57a <_raise_r+0x12>
 800a5a4:	1c51      	adds	r1, r2, #1
 800a5a6:	d103      	bne.n	800a5b0 <_raise_r+0x48>
 800a5a8:	2316      	movs	r3, #22
 800a5aa:	3001      	adds	r0, #1
 800a5ac:	6023      	str	r3, [r4, #0]
 800a5ae:	e7e4      	b.n	800a57a <_raise_r+0x12>
 800a5b0:	2400      	movs	r4, #0
 800a5b2:	0028      	movs	r0, r5
 800a5b4:	601c      	str	r4, [r3, #0]
 800a5b6:	4790      	blx	r2
 800a5b8:	0020      	movs	r0, r4
 800a5ba:	e7de      	b.n	800a57a <_raise_r+0x12>

0800a5bc <raise>:
 800a5bc:	b510      	push	{r4, lr}
 800a5be:	4b03      	ldr	r3, [pc, #12]	; (800a5cc <raise+0x10>)
 800a5c0:	0001      	movs	r1, r0
 800a5c2:	6818      	ldr	r0, [r3, #0]
 800a5c4:	f7ff ffd0 	bl	800a568 <_raise_r>
 800a5c8:	bd10      	pop	{r4, pc}
 800a5ca:	46c0      	nop			; (mov r8, r8)
 800a5cc:	20000020 	.word	0x20000020

0800a5d0 <_kill_r>:
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	b570      	push	{r4, r5, r6, lr}
 800a5d4:	4d06      	ldr	r5, [pc, #24]	; (800a5f0 <_kill_r+0x20>)
 800a5d6:	0004      	movs	r4, r0
 800a5d8:	0008      	movs	r0, r1
 800a5da:	0011      	movs	r1, r2
 800a5dc:	602b      	str	r3, [r5, #0]
 800a5de:	f7fa fb7a 	bl	8004cd6 <_kill>
 800a5e2:	1c43      	adds	r3, r0, #1
 800a5e4:	d103      	bne.n	800a5ee <_kill_r+0x1e>
 800a5e6:	682b      	ldr	r3, [r5, #0]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d000      	beq.n	800a5ee <_kill_r+0x1e>
 800a5ec:	6023      	str	r3, [r4, #0]
 800a5ee:	bd70      	pop	{r4, r5, r6, pc}
 800a5f0:	20000528 	.word	0x20000528

0800a5f4 <_getpid_r>:
 800a5f4:	b510      	push	{r4, lr}
 800a5f6:	f7fa fb6c 	bl	8004cd2 <_getpid>
 800a5fa:	bd10      	pop	{r4, pc}

0800a5fc <log>:
 800a5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5fe:	0004      	movs	r4, r0
 800a600:	000d      	movs	r5, r1
 800a602:	f000 f839 	bl	800a678 <__ieee754_log>
 800a606:	4b19      	ldr	r3, [pc, #100]	; (800a66c <log+0x70>)
 800a608:	0006      	movs	r6, r0
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	000f      	movs	r7, r1
 800a60e:	b25b      	sxtb	r3, r3
 800a610:	3301      	adds	r3, #1
 800a612:	d01d      	beq.n	800a650 <log+0x54>
 800a614:	0022      	movs	r2, r4
 800a616:	002b      	movs	r3, r5
 800a618:	0020      	movs	r0, r4
 800a61a:	0029      	movs	r1, r5
 800a61c:	f7f8 fcbc 	bl	8002f98 <__aeabi_dcmpun>
 800a620:	2800      	cmp	r0, #0
 800a622:	d115      	bne.n	800a650 <log+0x54>
 800a624:	2200      	movs	r2, #0
 800a626:	2300      	movs	r3, #0
 800a628:	0020      	movs	r0, r4
 800a62a:	0029      	movs	r1, r5
 800a62c:	f7f5 ff28 	bl	8000480 <__aeabi_dcmpgt>
 800a630:	2800      	cmp	r0, #0
 800a632:	d10d      	bne.n	800a650 <log+0x54>
 800a634:	2200      	movs	r2, #0
 800a636:	2300      	movs	r3, #0
 800a638:	0020      	movs	r0, r4
 800a63a:	0029      	movs	r1, r5
 800a63c:	f7f5 ff06 	bl	800044c <__aeabi_dcmpeq>
 800a640:	2800      	cmp	r0, #0
 800a642:	d008      	beq.n	800a656 <log+0x5a>
 800a644:	f7fd f92c 	bl	80078a0 <__errno>
 800a648:	2322      	movs	r3, #34	; 0x22
 800a64a:	2600      	movs	r6, #0
 800a64c:	4f08      	ldr	r7, [pc, #32]	; (800a670 <log+0x74>)
 800a64e:	6003      	str	r3, [r0, #0]
 800a650:	0030      	movs	r0, r6
 800a652:	0039      	movs	r1, r7
 800a654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a656:	f7fd f923 	bl	80078a0 <__errno>
 800a65a:	2321      	movs	r3, #33	; 0x21
 800a65c:	6003      	str	r3, [r0, #0]
 800a65e:	4805      	ldr	r0, [pc, #20]	; (800a674 <log+0x78>)
 800a660:	f000 f9ba 	bl	800a9d8 <nan>
 800a664:	0006      	movs	r6, r0
 800a666:	000f      	movs	r7, r1
 800a668:	e7f2      	b.n	800a650 <log+0x54>
 800a66a:	46c0      	nop			; (mov r8, r8)
 800a66c:	200001f0 	.word	0x200001f0
 800a670:	fff00000 	.word	0xfff00000
 800a674:	0800af34 	.word	0x0800af34

0800a678 <__ieee754_log>:
 800a678:	2280      	movs	r2, #128	; 0x80
 800a67a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a67c:	000b      	movs	r3, r1
 800a67e:	b08d      	sub	sp, #52	; 0x34
 800a680:	0352      	lsls	r2, r2, #13
 800a682:	4291      	cmp	r1, r2
 800a684:	da22      	bge.n	800a6cc <__ieee754_log+0x54>
 800a686:	004a      	lsls	r2, r1, #1
 800a688:	0852      	lsrs	r2, r2, #1
 800a68a:	4302      	orrs	r2, r0
 800a68c:	d107      	bne.n	800a69e <__ieee754_log+0x26>
 800a68e:	2200      	movs	r2, #0
 800a690:	2300      	movs	r3, #0
 800a692:	2000      	movs	r0, #0
 800a694:	49b3      	ldr	r1, [pc, #716]	; (800a964 <__ieee754_log+0x2ec>)
 800a696:	f7f7 fa7b 	bl	8001b90 <__aeabi_ddiv>
 800a69a:	b00d      	add	sp, #52	; 0x34
 800a69c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a69e:	2900      	cmp	r1, #0
 800a6a0:	da05      	bge.n	800a6ae <__ieee754_log+0x36>
 800a6a2:	0002      	movs	r2, r0
 800a6a4:	f7f8 f8e6 	bl	8002874 <__aeabi_dsub>
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	e7f3      	b.n	800a696 <__ieee754_log+0x1e>
 800a6ae:	4bae      	ldr	r3, [pc, #696]	; (800a968 <__ieee754_log+0x2f0>)
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	f7f7 fe73 	bl	800239c <__aeabi_dmul>
 800a6b6:	2436      	movs	r4, #54	; 0x36
 800a6b8:	000b      	movs	r3, r1
 800a6ba:	4264      	negs	r4, r4
 800a6bc:	4aab      	ldr	r2, [pc, #684]	; (800a96c <__ieee754_log+0x2f4>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	dd06      	ble.n	800a6d0 <__ieee754_log+0x58>
 800a6c2:	0002      	movs	r2, r0
 800a6c4:	000b      	movs	r3, r1
 800a6c6:	f7f6 fef9 	bl	80014bc <__aeabi_dadd>
 800a6ca:	e7e6      	b.n	800a69a <__ieee754_log+0x22>
 800a6cc:	2400      	movs	r4, #0
 800a6ce:	e7f5      	b.n	800a6bc <__ieee754_log+0x44>
 800a6d0:	4da7      	ldr	r5, [pc, #668]	; (800a970 <__ieee754_log+0x2f8>)
 800a6d2:	151a      	asrs	r2, r3, #20
 800a6d4:	1952      	adds	r2, r2, r5
 800a6d6:	1912      	adds	r2, r2, r4
 800a6d8:	031b      	lsls	r3, r3, #12
 800a6da:	4ca6      	ldr	r4, [pc, #664]	; (800a974 <__ieee754_log+0x2fc>)
 800a6dc:	0b1b      	lsrs	r3, r3, #12
 800a6de:	9302      	str	r3, [sp, #8]
 800a6e0:	191c      	adds	r4, r3, r4
 800a6e2:	2380      	movs	r3, #128	; 0x80
 800a6e4:	035b      	lsls	r3, r3, #13
 800a6e6:	4023      	ands	r3, r4
 800a6e8:	4ca3      	ldr	r4, [pc, #652]	; (800a978 <__ieee754_log+0x300>)
 800a6ea:	9d02      	ldr	r5, [sp, #8]
 800a6ec:	405c      	eors	r4, r3
 800a6ee:	151b      	asrs	r3, r3, #20
 800a6f0:	189b      	adds	r3, r3, r2
 800a6f2:	4325      	orrs	r5, r4
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	9300      	str	r3, [sp, #0]
 800a6f8:	0029      	movs	r1, r5
 800a6fa:	4b9f      	ldr	r3, [pc, #636]	; (800a978 <__ieee754_log+0x300>)
 800a6fc:	f7f8 f8ba 	bl	8002874 <__aeabi_dsub>
 800a700:	9b02      	ldr	r3, [sp, #8]
 800a702:	0006      	movs	r6, r0
 800a704:	3302      	adds	r3, #2
 800a706:	031b      	lsls	r3, r3, #12
 800a708:	000f      	movs	r7, r1
 800a70a:	2200      	movs	r2, #0
 800a70c:	0b1b      	lsrs	r3, r3, #12
 800a70e:	2b02      	cmp	r3, #2
 800a710:	dc64      	bgt.n	800a7dc <__ieee754_log+0x164>
 800a712:	2300      	movs	r3, #0
 800a714:	f7f5 fe9a 	bl	800044c <__aeabi_dcmpeq>
 800a718:	2800      	cmp	r0, #0
 800a71a:	d019      	beq.n	800a750 <__ieee754_log+0xd8>
 800a71c:	9b00      	ldr	r3, [sp, #0]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d100      	bne.n	800a724 <__ieee754_log+0xac>
 800a722:	e11c      	b.n	800a95e <__ieee754_log+0x2e6>
 800a724:	0018      	movs	r0, r3
 800a726:	f7f8 fc8b 	bl	8003040 <__aeabi_i2d>
 800a72a:	4a94      	ldr	r2, [pc, #592]	; (800a97c <__ieee754_log+0x304>)
 800a72c:	4b94      	ldr	r3, [pc, #592]	; (800a980 <__ieee754_log+0x308>)
 800a72e:	0004      	movs	r4, r0
 800a730:	000d      	movs	r5, r1
 800a732:	f7f7 fe33 	bl	800239c <__aeabi_dmul>
 800a736:	4a93      	ldr	r2, [pc, #588]	; (800a984 <__ieee754_log+0x30c>)
 800a738:	0006      	movs	r6, r0
 800a73a:	000f      	movs	r7, r1
 800a73c:	4b92      	ldr	r3, [pc, #584]	; (800a988 <__ieee754_log+0x310>)
 800a73e:	0020      	movs	r0, r4
 800a740:	0029      	movs	r1, r5
 800a742:	f7f7 fe2b 	bl	800239c <__aeabi_dmul>
 800a746:	0002      	movs	r2, r0
 800a748:	000b      	movs	r3, r1
 800a74a:	0030      	movs	r0, r6
 800a74c:	0039      	movs	r1, r7
 800a74e:	e7ba      	b.n	800a6c6 <__ieee754_log+0x4e>
 800a750:	4a8e      	ldr	r2, [pc, #568]	; (800a98c <__ieee754_log+0x314>)
 800a752:	4b8f      	ldr	r3, [pc, #572]	; (800a990 <__ieee754_log+0x318>)
 800a754:	0030      	movs	r0, r6
 800a756:	0039      	movs	r1, r7
 800a758:	f7f7 fe20 	bl	800239c <__aeabi_dmul>
 800a75c:	0002      	movs	r2, r0
 800a75e:	000b      	movs	r3, r1
 800a760:	2000      	movs	r0, #0
 800a762:	498c      	ldr	r1, [pc, #560]	; (800a994 <__ieee754_log+0x31c>)
 800a764:	f7f8 f886 	bl	8002874 <__aeabi_dsub>
 800a768:	0032      	movs	r2, r6
 800a76a:	0004      	movs	r4, r0
 800a76c:	000d      	movs	r5, r1
 800a76e:	003b      	movs	r3, r7
 800a770:	0030      	movs	r0, r6
 800a772:	0039      	movs	r1, r7
 800a774:	f7f7 fe12 	bl	800239c <__aeabi_dmul>
 800a778:	000b      	movs	r3, r1
 800a77a:	0002      	movs	r2, r0
 800a77c:	0029      	movs	r1, r5
 800a77e:	0020      	movs	r0, r4
 800a780:	f7f7 fe0c 	bl	800239c <__aeabi_dmul>
 800a784:	9b00      	ldr	r3, [sp, #0]
 800a786:	9002      	str	r0, [sp, #8]
 800a788:	9103      	str	r1, [sp, #12]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d106      	bne.n	800a79c <__ieee754_log+0x124>
 800a78e:	0002      	movs	r2, r0
 800a790:	000b      	movs	r3, r1
 800a792:	0030      	movs	r0, r6
 800a794:	0039      	movs	r1, r7
 800a796:	f7f8 f86d 	bl	8002874 <__aeabi_dsub>
 800a79a:	e77e      	b.n	800a69a <__ieee754_log+0x22>
 800a79c:	9800      	ldr	r0, [sp, #0]
 800a79e:	f7f8 fc4f 	bl	8003040 <__aeabi_i2d>
 800a7a2:	4a76      	ldr	r2, [pc, #472]	; (800a97c <__ieee754_log+0x304>)
 800a7a4:	4b76      	ldr	r3, [pc, #472]	; (800a980 <__ieee754_log+0x308>)
 800a7a6:	0004      	movs	r4, r0
 800a7a8:	000d      	movs	r5, r1
 800a7aa:	f7f7 fdf7 	bl	800239c <__aeabi_dmul>
 800a7ae:	4a75      	ldr	r2, [pc, #468]	; (800a984 <__ieee754_log+0x30c>)
 800a7b0:	9000      	str	r0, [sp, #0]
 800a7b2:	9101      	str	r1, [sp, #4]
 800a7b4:	4b74      	ldr	r3, [pc, #464]	; (800a988 <__ieee754_log+0x310>)
 800a7b6:	0020      	movs	r0, r4
 800a7b8:	0029      	movs	r1, r5
 800a7ba:	f7f7 fdef 	bl	800239c <__aeabi_dmul>
 800a7be:	0002      	movs	r2, r0
 800a7c0:	000b      	movs	r3, r1
 800a7c2:	9802      	ldr	r0, [sp, #8]
 800a7c4:	9903      	ldr	r1, [sp, #12]
 800a7c6:	f7f8 f855 	bl	8002874 <__aeabi_dsub>
 800a7ca:	0032      	movs	r2, r6
 800a7cc:	003b      	movs	r3, r7
 800a7ce:	f7f8 f851 	bl	8002874 <__aeabi_dsub>
 800a7d2:	0002      	movs	r2, r0
 800a7d4:	000b      	movs	r3, r1
 800a7d6:	9800      	ldr	r0, [sp, #0]
 800a7d8:	9901      	ldr	r1, [sp, #4]
 800a7da:	e7dc      	b.n	800a796 <__ieee754_log+0x11e>
 800a7dc:	2380      	movs	r3, #128	; 0x80
 800a7de:	05db      	lsls	r3, r3, #23
 800a7e0:	f7f6 fe6c 	bl	80014bc <__aeabi_dadd>
 800a7e4:	0002      	movs	r2, r0
 800a7e6:	000b      	movs	r3, r1
 800a7e8:	0030      	movs	r0, r6
 800a7ea:	0039      	movs	r1, r7
 800a7ec:	f7f7 f9d0 	bl	8001b90 <__aeabi_ddiv>
 800a7f0:	9004      	str	r0, [sp, #16]
 800a7f2:	9105      	str	r1, [sp, #20]
 800a7f4:	9800      	ldr	r0, [sp, #0]
 800a7f6:	f7f8 fc23 	bl	8003040 <__aeabi_i2d>
 800a7fa:	9a04      	ldr	r2, [sp, #16]
 800a7fc:	9b05      	ldr	r3, [sp, #20]
 800a7fe:	9006      	str	r0, [sp, #24]
 800a800:	9107      	str	r1, [sp, #28]
 800a802:	0010      	movs	r0, r2
 800a804:	0019      	movs	r1, r3
 800a806:	f7f7 fdc9 	bl	800239c <__aeabi_dmul>
 800a80a:	4a63      	ldr	r2, [pc, #396]	; (800a998 <__ieee754_log+0x320>)
 800a80c:	9b02      	ldr	r3, [sp, #8]
 800a80e:	4694      	mov	ip, r2
 800a810:	4463      	add	r3, ip
 800a812:	0002      	movs	r2, r0
 800a814:	930b      	str	r3, [sp, #44]	; 0x2c
 800a816:	000b      	movs	r3, r1
 800a818:	9008      	str	r0, [sp, #32]
 800a81a:	9109      	str	r1, [sp, #36]	; 0x24
 800a81c:	f7f7 fdbe 	bl	800239c <__aeabi_dmul>
 800a820:	0004      	movs	r4, r0
 800a822:	000d      	movs	r5, r1
 800a824:	4a5d      	ldr	r2, [pc, #372]	; (800a99c <__ieee754_log+0x324>)
 800a826:	4b5e      	ldr	r3, [pc, #376]	; (800a9a0 <__ieee754_log+0x328>)
 800a828:	f7f7 fdb8 	bl	800239c <__aeabi_dmul>
 800a82c:	4a5d      	ldr	r2, [pc, #372]	; (800a9a4 <__ieee754_log+0x32c>)
 800a82e:	4b5e      	ldr	r3, [pc, #376]	; (800a9a8 <__ieee754_log+0x330>)
 800a830:	f7f6 fe44 	bl	80014bc <__aeabi_dadd>
 800a834:	0022      	movs	r2, r4
 800a836:	002b      	movs	r3, r5
 800a838:	f7f7 fdb0 	bl	800239c <__aeabi_dmul>
 800a83c:	4a5b      	ldr	r2, [pc, #364]	; (800a9ac <__ieee754_log+0x334>)
 800a83e:	4b5c      	ldr	r3, [pc, #368]	; (800a9b0 <__ieee754_log+0x338>)
 800a840:	f7f6 fe3c 	bl	80014bc <__aeabi_dadd>
 800a844:	0022      	movs	r2, r4
 800a846:	002b      	movs	r3, r5
 800a848:	f7f7 fda8 	bl	800239c <__aeabi_dmul>
 800a84c:	4a59      	ldr	r2, [pc, #356]	; (800a9b4 <__ieee754_log+0x33c>)
 800a84e:	4b5a      	ldr	r3, [pc, #360]	; (800a9b8 <__ieee754_log+0x340>)
 800a850:	f7f6 fe34 	bl	80014bc <__aeabi_dadd>
 800a854:	9a08      	ldr	r2, [sp, #32]
 800a856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a858:	f7f7 fda0 	bl	800239c <__aeabi_dmul>
 800a85c:	4a57      	ldr	r2, [pc, #348]	; (800a9bc <__ieee754_log+0x344>)
 800a85e:	9008      	str	r0, [sp, #32]
 800a860:	9109      	str	r1, [sp, #36]	; 0x24
 800a862:	4b57      	ldr	r3, [pc, #348]	; (800a9c0 <__ieee754_log+0x348>)
 800a864:	0020      	movs	r0, r4
 800a866:	0029      	movs	r1, r5
 800a868:	f7f7 fd98 	bl	800239c <__aeabi_dmul>
 800a86c:	4a55      	ldr	r2, [pc, #340]	; (800a9c4 <__ieee754_log+0x34c>)
 800a86e:	4b56      	ldr	r3, [pc, #344]	; (800a9c8 <__ieee754_log+0x350>)
 800a870:	f7f6 fe24 	bl	80014bc <__aeabi_dadd>
 800a874:	0022      	movs	r2, r4
 800a876:	002b      	movs	r3, r5
 800a878:	f7f7 fd90 	bl	800239c <__aeabi_dmul>
 800a87c:	4a53      	ldr	r2, [pc, #332]	; (800a9cc <__ieee754_log+0x354>)
 800a87e:	4b54      	ldr	r3, [pc, #336]	; (800a9d0 <__ieee754_log+0x358>)
 800a880:	f7f6 fe1c 	bl	80014bc <__aeabi_dadd>
 800a884:	0022      	movs	r2, r4
 800a886:	002b      	movs	r3, r5
 800a888:	f7f7 fd88 	bl	800239c <__aeabi_dmul>
 800a88c:	0002      	movs	r2, r0
 800a88e:	000b      	movs	r3, r1
 800a890:	9808      	ldr	r0, [sp, #32]
 800a892:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a894:	f7f6 fe12 	bl	80014bc <__aeabi_dadd>
 800a898:	9a02      	ldr	r2, [sp, #8]
 800a89a:	4b4e      	ldr	r3, [pc, #312]	; (800a9d4 <__ieee754_log+0x35c>)
 800a89c:	0004      	movs	r4, r0
 800a89e:	1a9b      	subs	r3, r3, r2
 800a8a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8a2:	000d      	movs	r5, r1
 800a8a4:	4313      	orrs	r3, r2
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	dd34      	ble.n	800a914 <__ieee754_log+0x29c>
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	4b39      	ldr	r3, [pc, #228]	; (800a994 <__ieee754_log+0x31c>)
 800a8ae:	0030      	movs	r0, r6
 800a8b0:	0039      	movs	r1, r7
 800a8b2:	f7f7 fd73 	bl	800239c <__aeabi_dmul>
 800a8b6:	0032      	movs	r2, r6
 800a8b8:	003b      	movs	r3, r7
 800a8ba:	f7f7 fd6f 	bl	800239c <__aeabi_dmul>
 800a8be:	0002      	movs	r2, r0
 800a8c0:	000b      	movs	r3, r1
 800a8c2:	9002      	str	r0, [sp, #8]
 800a8c4:	9103      	str	r1, [sp, #12]
 800a8c6:	0020      	movs	r0, r4
 800a8c8:	0029      	movs	r1, r5
 800a8ca:	f7f6 fdf7 	bl	80014bc <__aeabi_dadd>
 800a8ce:	9a04      	ldr	r2, [sp, #16]
 800a8d0:	9b05      	ldr	r3, [sp, #20]
 800a8d2:	f7f7 fd63 	bl	800239c <__aeabi_dmul>
 800a8d6:	9b00      	ldr	r3, [sp, #0]
 800a8d8:	0004      	movs	r4, r0
 800a8da:	000d      	movs	r5, r1
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d106      	bne.n	800a8ee <__ieee754_log+0x276>
 800a8e0:	0002      	movs	r2, r0
 800a8e2:	000b      	movs	r3, r1
 800a8e4:	9802      	ldr	r0, [sp, #8]
 800a8e6:	9903      	ldr	r1, [sp, #12]
 800a8e8:	f7f7 ffc4 	bl	8002874 <__aeabi_dsub>
 800a8ec:	e74f      	b.n	800a78e <__ieee754_log+0x116>
 800a8ee:	4a23      	ldr	r2, [pc, #140]	; (800a97c <__ieee754_log+0x304>)
 800a8f0:	4b23      	ldr	r3, [pc, #140]	; (800a980 <__ieee754_log+0x308>)
 800a8f2:	9806      	ldr	r0, [sp, #24]
 800a8f4:	9907      	ldr	r1, [sp, #28]
 800a8f6:	f7f7 fd51 	bl	800239c <__aeabi_dmul>
 800a8fa:	4a22      	ldr	r2, [pc, #136]	; (800a984 <__ieee754_log+0x30c>)
 800a8fc:	9000      	str	r0, [sp, #0]
 800a8fe:	9101      	str	r1, [sp, #4]
 800a900:	9806      	ldr	r0, [sp, #24]
 800a902:	9907      	ldr	r1, [sp, #28]
 800a904:	4b20      	ldr	r3, [pc, #128]	; (800a988 <__ieee754_log+0x310>)
 800a906:	f7f7 fd49 	bl	800239c <__aeabi_dmul>
 800a90a:	0022      	movs	r2, r4
 800a90c:	002b      	movs	r3, r5
 800a90e:	f7f6 fdd5 	bl	80014bc <__aeabi_dadd>
 800a912:	e754      	b.n	800a7be <__ieee754_log+0x146>
 800a914:	0002      	movs	r2, r0
 800a916:	000b      	movs	r3, r1
 800a918:	0030      	movs	r0, r6
 800a91a:	0039      	movs	r1, r7
 800a91c:	f7f7 ffaa 	bl	8002874 <__aeabi_dsub>
 800a920:	9a04      	ldr	r2, [sp, #16]
 800a922:	9b05      	ldr	r3, [sp, #20]
 800a924:	f7f7 fd3a 	bl	800239c <__aeabi_dmul>
 800a928:	9b00      	ldr	r3, [sp, #0]
 800a92a:	0004      	movs	r4, r0
 800a92c:	000d      	movs	r5, r1
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d102      	bne.n	800a938 <__ieee754_log+0x2c0>
 800a932:	0002      	movs	r2, r0
 800a934:	000b      	movs	r3, r1
 800a936:	e72c      	b.n	800a792 <__ieee754_log+0x11a>
 800a938:	4a10      	ldr	r2, [pc, #64]	; (800a97c <__ieee754_log+0x304>)
 800a93a:	4b11      	ldr	r3, [pc, #68]	; (800a980 <__ieee754_log+0x308>)
 800a93c:	9806      	ldr	r0, [sp, #24]
 800a93e:	9907      	ldr	r1, [sp, #28]
 800a940:	f7f7 fd2c 	bl	800239c <__aeabi_dmul>
 800a944:	4a0f      	ldr	r2, [pc, #60]	; (800a984 <__ieee754_log+0x30c>)
 800a946:	9000      	str	r0, [sp, #0]
 800a948:	9101      	str	r1, [sp, #4]
 800a94a:	9806      	ldr	r0, [sp, #24]
 800a94c:	9907      	ldr	r1, [sp, #28]
 800a94e:	4b0e      	ldr	r3, [pc, #56]	; (800a988 <__ieee754_log+0x310>)
 800a950:	f7f7 fd24 	bl	800239c <__aeabi_dmul>
 800a954:	0002      	movs	r2, r0
 800a956:	000b      	movs	r3, r1
 800a958:	0020      	movs	r0, r4
 800a95a:	0029      	movs	r1, r5
 800a95c:	e733      	b.n	800a7c6 <__ieee754_log+0x14e>
 800a95e:	2000      	movs	r0, #0
 800a960:	2100      	movs	r1, #0
 800a962:	e69a      	b.n	800a69a <__ieee754_log+0x22>
 800a964:	c3500000 	.word	0xc3500000
 800a968:	43500000 	.word	0x43500000
 800a96c:	7fefffff 	.word	0x7fefffff
 800a970:	fffffc01 	.word	0xfffffc01
 800a974:	00095f64 	.word	0x00095f64
 800a978:	3ff00000 	.word	0x3ff00000
 800a97c:	fee00000 	.word	0xfee00000
 800a980:	3fe62e42 	.word	0x3fe62e42
 800a984:	35793c76 	.word	0x35793c76
 800a988:	3dea39ef 	.word	0x3dea39ef
 800a98c:	55555555 	.word	0x55555555
 800a990:	3fd55555 	.word	0x3fd55555
 800a994:	3fe00000 	.word	0x3fe00000
 800a998:	fff9eb86 	.word	0xfff9eb86
 800a99c:	df3e5244 	.word	0xdf3e5244
 800a9a0:	3fc2f112 	.word	0x3fc2f112
 800a9a4:	96cb03de 	.word	0x96cb03de
 800a9a8:	3fc74664 	.word	0x3fc74664
 800a9ac:	94229359 	.word	0x94229359
 800a9b0:	3fd24924 	.word	0x3fd24924
 800a9b4:	55555593 	.word	0x55555593
 800a9b8:	3fe55555 	.word	0x3fe55555
 800a9bc:	d078c69f 	.word	0xd078c69f
 800a9c0:	3fc39a09 	.word	0x3fc39a09
 800a9c4:	1d8e78af 	.word	0x1d8e78af
 800a9c8:	3fcc71c5 	.word	0x3fcc71c5
 800a9cc:	9997fa04 	.word	0x9997fa04
 800a9d0:	3fd99999 	.word	0x3fd99999
 800a9d4:	0006b851 	.word	0x0006b851

0800a9d8 <nan>:
 800a9d8:	2000      	movs	r0, #0
 800a9da:	4901      	ldr	r1, [pc, #4]	; (800a9e0 <nan+0x8>)
 800a9dc:	4770      	bx	lr
 800a9de:	46c0      	nop			; (mov r8, r8)
 800a9e0:	7ff80000 	.word	0x7ff80000

0800a9e4 <_init>:
 800a9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9e6:	46c0      	nop			; (mov r8, r8)
 800a9e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9ea:	bc08      	pop	{r3}
 800a9ec:	469e      	mov	lr, r3
 800a9ee:	4770      	bx	lr

0800a9f0 <_fini>:
 800a9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9f2:	46c0      	nop			; (mov r8, r8)
 800a9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9f6:	bc08      	pop	{r3}
 800a9f8:	469e      	mov	lr, r3
 800a9fa:	4770      	bx	lr
