

================================================================
== Vitis HLS Report for 'flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1'
================================================================
* Date:           Wed Apr  9 14:21:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4099|     4099|  40.990 us|  40.990 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Read_Q_VITIS_LOOP_25_1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [flashattn.cpp:25]   --->   Operation 6 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [flashattn.cpp:23]   --->   Operation 7 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %Q_tile_in_V_data_V, i4 %Q_tile_in_V_keep_V, i4 %Q_tile_in_V_strb_V, i1 0, i1 %Q_tile_in_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Q_tile_in_V_last_V, i4 %Q_tile_in_V_strb_V, i4 %Q_tile_in_V_keep_V, i32 %Q_tile_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 0, i7 %row" [flashattn.cpp:23]   --->   Operation 12 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln25 = store i7 0, i7 %col" [flashattn.cpp:25]   --->   Operation 13 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [flashattn.cpp:23]   --->   Operation 14 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [flashattn.cpp:23]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.67ns)   --->   "%icmp_ln23 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [flashattn.cpp:23]   --->   Operation 16 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.67ns)   --->   "%add_ln23_1 = add i13 %indvar_flatten_load, i13 1" [flashattn.cpp:23]   --->   Operation 17 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc15, void %for.inc40.preheader.exitStub" [flashattn.cpp:23]   --->   Operation 18 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln23 = store i13 %add_ln23_1, i13 %indvar_flatten" [flashattn.cpp:23]   --->   Operation 19 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%col_load = load i7 %col" [flashattn.cpp:25]   --->   Operation 20 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%row_load = load i7 %row" [flashattn.cpp:23]   --->   Operation 21 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln23 = add i7 %row_load, i7 1" [flashattn.cpp:23]   --->   Operation 22 'add' 'add_ln23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%icmp_ln25 = icmp_eq  i7 %col_load, i7 64" [flashattn.cpp:25]   --->   Operation 23 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%select_ln23 = select i1 %icmp_ln25, i7 0, i7 %col_load" [flashattn.cpp:23]   --->   Operation 24 'select' 'select_ln23' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%select_ln23_1 = select i1 %icmp_ln25, i7 %add_ln23, i7 %row_load" [flashattn.cpp:23]   --->   Operation 25 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i7 %select_ln23_1" [flashattn.cpp:28]   --->   Operation 26 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln28, i6 0" [flashattn.cpp:28]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %select_ln23" [flashattn.cpp:28]   --->   Operation 28 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.54ns)   --->   "%add_ln28 = add i12 %tmp, i12 %zext_ln28" [flashattn.cpp:28]   --->   Operation 29 'add' 'add_ln28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln25 = add i7 %select_ln23, i7 1" [flashattn.cpp:25]   --->   Operation 30 'add' 'add_ln25' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 %select_ln23_1, i7 %row" [flashattn.cpp:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln25 = store i7 %add_ln25, i7 %col" [flashattn.cpp:25]   --->   Operation 32 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Read_Q_VITIS_LOOP_25_1_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i12 %add_ln28" [flashattn.cpp:28]   --->   Operation 35 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%Q_tile_addr = getelementptr i32 %Q_tile, i64 0, i64 %zext_ln28_1" [flashattn.cpp:28]   --->   Operation 36 'getelementptr' 'Q_tile_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [flashattn.cpp:25]   --->   Operation 37 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %Q_tile_in_V_data_V, i4 %Q_tile_in_V_keep_V, i4 %Q_tile_in_V_strb_V, i1 %Q_tile_in_V_last_V" [flashattn.cpp:27]   --->   Operation 38 'read' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty" [flashattn.cpp:27]   --->   Operation 39 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%Q_in_data = bitcast i32 %p_s" [flashattn.cpp:27]   --->   Operation 40 'bitcast' 'Q_in_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln28 = store i32 %Q_in_data, i12 %Q_tile_addr" [flashattn.cpp:28]   --->   Operation 41 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [flashattn.cpp:25]   --->   Operation 42 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.856ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [11]  (1.588 ns)
	'load' operation 13 bit ('indvar_flatten_load', flashattn.cpp:23) on local variable 'indvar_flatten' [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln23', flashattn.cpp:23) [17]  (1.679 ns)
	'store' operation 0 bit ('store_ln23', flashattn.cpp:23) of variable 'add_ln23_1', flashattn.cpp:23 on local variable 'indvar_flatten' [41]  (1.588 ns)

 <State 2>: 6.321ns
The critical path consists of the following:
	'load' operation 7 bit ('col_load', flashattn.cpp:25) on local variable 'col', flashattn.cpp:25 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln25', flashattn.cpp:25) [26]  (1.870 ns)
	'select' operation 7 bit ('select_ln23', flashattn.cpp:23) [27]  (0.993 ns)
	'add' operation 7 bit ('add_ln25', flashattn.cpp:25) [40]  (1.870 ns)
	'store' operation 0 bit ('store_ln25', flashattn.cpp:25) of variable 'add_ln25', flashattn.cpp:25 on local variable 'col', flashattn.cpp:25 [43]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 12 bit ('Q_tile_addr', flashattn.cpp:28) [34]  (0.000 ns)
	'store' operation 0 bit ('store_ln28', flashattn.cpp:28) of variable 'Q_in.data', flashattn.cpp:27 on array 'Q_tile' [39]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
