`timescale 1ns / 1ps

module memory_access(
    input clk,
    input rst
    );
endmodule
