int F_1 ( T_1 * V_1 , unsigned char V_2 )\r\n{\r\nint V_3 ;\r\nunsigned long V_4 ;\r\nV_4 = V_5 + V_6 / 10 ;\r\nfor ( V_3 = 0 ; V_3 < 500000 && ( V_4 - V_5 ) > 0 ; V_3 ++ )\r\n{\r\nif ( ( F_2 ( V_7 ) & 0x80 ) == 0 )\r\n{\r\nF_3 ( ( V_2 ) , V_8 ) ;\r\nreturn 1 ;\r\n}\r\n}\r\nF_4 ( V_9 L_1 , V_2 ) ;\r\nreturn 0 ;\r\n}\r\nint F_5 ( T_1 * V_1 )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 1000 ; V_3 ; V_3 -- )\r\n{\r\nif ( F_2 ( V_10 ) & 0x80 )\r\nreturn F_2 ( V_11 ) ;\r\n}\r\nreturn 0xffff ;\r\n}\r\nstatic void F_6 ( T_1 * V_1 )\r\n{\r\nint V_12 ;\r\nunsigned char V_13 = 0xff ;\r\nif ( V_1 -> V_14 == V_15 )\r\n{\r\nV_13 = F_7 ( V_1 , V_16 ) ;\r\nif ( V_13 & 4 )\r\nif( V_1 -> V_17 )\r\nF_8 ( V_1 -> V_18 , V_1 -> V_17 ) ;\r\nif ( ! ( V_13 & 3 ) )\r\nreturn;\r\n}\r\nif ( V_1 -> V_19 && ( ! V_1 -> V_20 || ( V_13 & 0x01 ) ) )\r\n{\r\nswitch ( V_1 -> V_21 )\r\n{\r\ncase V_22 :\r\nF_9 ( V_1 -> V_23 , 1 ) ;\r\nbreak;\r\ncase V_24 :\r\nF_10 ( V_1 -> V_23 ) ;\r\nbreak;\r\ncase V_25 :\r\nbreak;\r\ncase V_26 :\r\nF_11 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\n;\r\n}\r\n}\r\nelse if ( V_1 -> V_27 && ( V_13 & 0x02 ) )\r\n{\r\nswitch ( V_1 -> V_28 )\r\n{\r\ncase V_22 :\r\nF_9 ( V_1 -> V_23 , 1 ) ;\r\nbreak;\r\ncase V_24 :\r\nF_10 ( V_1 -> V_23 ) ;\r\nbreak;\r\ncase V_25 :\r\nbreak;\r\ndefault:\r\n;\r\n}\r\n}\r\nif ( V_13 & 0x01 )\r\nV_12 = F_2 ( V_10 ) ;\r\nif ( V_1 -> V_14 == V_15 && V_13 & 0x02 )\r\nV_12 = F_2 ( V_29 ) ;\r\n}\r\nstatic void F_12 ( T_1 * V_1 )\r\n{\r\nint V_13 = F_2 ( V_1 -> V_30 + 0x1A ) ;\r\nV_13 &= 3 ;\r\nif( V_13 )\r\nF_6 ( V_1 ) ;\r\n}\r\nstatic T_2 F_13 ( int V_18 , void * V_31 )\r\n{\r\nT_1 * V_1 = V_31 ;\r\nV_1 -> V_32 = 1 ;\r\nswitch ( V_1 -> V_14 ) {\r\ncase V_33 :\r\nF_12 ( V_1 ) ;\r\nbreak;\r\ncase V_34 :\r\nF_14 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_6 ( V_1 ) ;\r\nbreak;\r\n}\r\nreturn V_35 ;\r\n}\r\nint F_15 ( T_1 * V_1 )\r\n{\r\nint V_36 ;\r\nF_16 ( F_4 ( L_2 ) ) ;\r\nif ( V_1 -> V_14 == V_34 ) return F_17 ( V_1 ) ;\r\nF_3 ( 1 , V_37 ) ;\r\nF_18 ( 10 ) ;\r\nF_3 ( 0 , V_37 ) ;\r\nF_18 ( 30 ) ;\r\nfor ( V_36 = 0 ; V_36 < 1000 && ! ( F_2 ( V_10 ) & 0x80 ) ; V_36 ++ ) ;\r\nif ( F_2 ( V_11 ) != 0xAA )\r\n{\r\nF_19 ( F_4 ( L_3 ) ) ;\r\nreturn 0 ;\r\n}\r\nF_16 ( F_4 ( L_4 ) ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_20 ( T_1 * V_1 )\r\n{\r\nint V_3 ;\r\nunsigned long V_38 ;\r\nF_19 ( F_4 ( L_5 ) ) ;\r\nF_21 ( & V_1 -> V_39 , V_38 ) ;\r\nV_1 -> V_40 = V_1 -> V_41 = 0 ;\r\nF_1 ( V_1 , 0xe1 ) ;\r\nfor ( V_3 = 100000 ; V_3 ; V_3 -- )\r\n{\r\nif ( F_2 ( V_10 ) & 0x80 )\r\n{\r\nif ( V_1 -> V_40 == 0 )\r\nV_1 -> V_40 = F_2 ( V_11 ) ;\r\nelse\r\n{\r\nV_1 -> V_41 = F_2 ( V_11 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nF_22 ( & V_1 -> V_39 , V_38 ) ;\r\nF_19 ( F_4 ( L_6 , V_1 -> V_40 , V_1 -> V_41 ) ) ;\r\n}\r\nstatic int F_23 ( T_1 * V_1 )\r\n{\r\nint V_42 ;\r\nif ( V_1 -> V_43 != 0 && V_1 -> V_43 != 1 && V_1 -> V_43 != 3 )\r\n{\r\nF_4 ( V_44 L_7 , V_1 -> V_43 ) ;\r\nreturn 0 ;\r\n}\r\nV_42 = ( 1 << V_1 -> V_43 ) ;\r\nif ( V_1 -> V_45 >= 5 && V_1 -> V_45 <= 7 )\r\nV_42 |= ( 1 << V_1 -> V_45 ) ;\r\nF_24 ( V_1 , V_46 , V_42 ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_25 ( T_1 * V_1 , struct V_47 * V_48 )\r\n{\r\nunsigned char V_42 = F_7 ( V_1 , 0x84 ) & ~ 0x06 ;\r\nswitch ( V_48 -> V_49 )\r\n{\r\ncase 0x300 :\r\nF_24 ( V_1 , 0x84 , V_42 | 0x04 ) ;\r\nbreak;\r\ncase 0x330 :\r\nF_24 ( V_1 , 0x84 , V_42 | 0x00 ) ;\r\nbreak;\r\ndefault:\r\nF_24 ( V_1 , 0x84 , V_42 | 0x02 ) ;\r\nF_4 ( V_44 L_8 , V_48 -> V_49 ) ;\r\n}\r\n}\r\nstatic int F_26 ( T_1 * V_1 , int V_50 )\r\n{\r\nint V_51 ;\r\nswitch ( V_50 )\r\n{\r\ncase 5 :\r\nV_51 = 2 ;\r\nbreak;\r\ncase 7 :\r\nV_51 = 4 ;\r\nbreak;\r\ncase 9 :\r\nV_51 = 1 ;\r\nbreak;\r\ncase 10 :\r\nV_51 = 8 ;\r\nbreak;\r\ndefault:\r\nF_4 ( V_44 L_9 , V_50 ) ;\r\nreturn 0 ;\r\n}\r\nF_24 ( V_1 , V_52 , V_51 ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_27 ( T_1 * V_1 , struct V_47 * V_48 )\r\n{\r\nunsigned char V_42 = 0 ;\r\nunsigned long V_38 ;\r\nif ( V_53 != 0 && V_53 != V_48 -> V_49 )\r\nreturn;\r\nswitch ( V_48 -> V_49 )\r\n{\r\ncase 0x220 :\r\nV_42 = 1 ;\r\nbreak;\r\ncase 0x240 :\r\nV_42 = 2 ;\r\nbreak;\r\ncase 0x260 :\r\nV_42 = 3 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nV_42 = V_54 = V_42 << 5 ;\r\nV_53 = V_48 -> V_49 ;\r\nF_21 ( & V_55 , V_38 ) ;\r\nF_3 ( ( 0xAF ) , 0x201 ) ;\r\nF_3 ( ( 0x50 ) , 0x201 ) ;\r\nF_3 ( ( V_42 ) , 0x201 ) ;\r\nF_22 ( & V_55 , V_38 ) ;\r\n}\r\nstatic int F_28 ( T_1 * V_1 , struct V_47 * V_48 )\r\n{\r\nchar V_56 [ 100 ] ;\r\nif ( ! F_1 ( V_1 , 0xfa ) )\r\nreturn 0 ;\r\nif ( F_5 ( V_1 ) != 0x12 )\r\nreturn 0 ;\r\nif ( V_48 -> V_18 < 1 || V_48 -> V_18 > 15 || V_57 [ V_48 -> V_18 ] == 0 )\r\n{\r\nF_4 ( V_44 L_10 , V_48 -> V_18 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_48 -> V_58 < 0 || V_48 -> V_58 > 3 || V_59 [ V_48 -> V_58 ] == 0 )\r\n{\r\nF_4 ( V_44 L_11 , V_48 -> V_58 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_48 -> V_60 < 0 )\r\n{\r\nF_4 ( V_44 L_12 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_48 -> V_60 < 5 || V_48 -> V_60 > 7 || V_59 [ V_48 -> V_60 ] == 0 )\r\n{\r\nF_4 ( V_44 L_13 , V_48 -> V_60 ) ;\r\nreturn 0 ;\r\n}\r\nV_1 -> V_45 = V_48 -> V_60 ;\r\nif ( ! F_1 ( V_1 , 0xfb ) )\r\nreturn 0 ;\r\nif ( ! F_1 ( V_1 , V_59 [ V_48 -> V_58 ] |\r\n( V_59 [ V_48 -> V_60 ] << 4 ) ) )\r\nreturn 0 ;\r\nif ( ! F_1 ( V_1 , V_57 [ V_48 -> V_18 ] ) )\r\nreturn 0 ;\r\nV_1 -> V_14 = V_61 ;\r\nstrcpy ( V_56 , L_14 ) ;\r\nV_48 -> V_56 = L_14 ;\r\nV_1 -> V_62 |= V_63 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_29 ( T_1 * V_1 )\r\n{\r\nunsigned char V_42 ;\r\nswitch ( V_1 -> V_64 )\r\n{\r\ncase 0x220 :\r\nV_42 = 0x04 ;\r\nbreak;\r\ncase 0x230 :\r\nV_42 = 0x05 ;\r\nbreak;\r\ncase 0x240 :\r\nV_42 = 0x06 ;\r\nbreak;\r\ncase 0x250 :\r\nV_42 = 0x07 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_19 ( F_4 ( L_15 ) ) ;\r\nF_2 ( 0x229 ) ;\r\nF_2 ( 0x229 ) ;\r\nF_2 ( 0x229 ) ;\r\nF_2 ( 0x22b ) ;\r\nF_2 ( 0x229 ) ;\r\nF_2 ( 0x22b ) ;\r\nF_2 ( 0x229 ) ;\r\nF_2 ( 0x229 ) ;\r\nF_2 ( 0x22b ) ;\r\nF_2 ( 0x229 ) ;\r\nF_2 ( V_1 -> V_64 ) ;\r\nif ( F_15 ( V_1 ) )\r\nreturn;\r\n#if 0\r\noutb((0x00), 0xfb);\r\noutb((0x00), 0xe0);\r\noutb((bits), 0xe1);\r\noutb((0x00), 0xf9);\r\n#endif\r\n}\r\nint F_30 ( struct V_47 * V_48 , int V_65 , int V_66 , struct V_67 * V_68 )\r\n{\r\nT_1 V_69 ;\r\nT_1 * V_1 = & V_69 ;\r\nmemset ( ( char * ) & V_69 , 0 , sizeof( V_69 ) ) ;\r\nif( V_68 ) memcpy ( & V_1 -> V_68 , V_68 , sizeof( struct V_67 ) ) ;\r\nV_69 . V_70 = - 1 ;\r\nV_69 . V_71 = - 1 ;\r\nV_69 . V_23 = - 1 ;\r\nF_19 ( F_4 ( L_16 , V_48 -> V_49 ) ) ;\r\nF_31 ( & V_1 -> V_39 ) ;\r\nV_1 -> type = V_48 -> V_72 ;\r\nV_1 -> V_64 = V_48 -> V_49 ;\r\nV_1 -> V_18 = V_48 -> V_18 ;\r\nV_1 -> V_43 = V_48 -> V_58 ;\r\nV_1 -> V_45 = - 1 ;\r\nV_1 -> V_30 = V_66 ;\r\nif( V_65 == V_73 )\r\n{\r\nV_1 -> V_14 = V_33 ;\r\nV_1 -> V_62 |= V_74 ;\r\nV_48 -> V_75 |= V_74 ;\r\nV_48 -> V_72 = V_33 ;\r\n}\r\nif( V_65 == V_76 )\r\n{\r\nV_1 -> V_14 = V_77 ;\r\nV_1 -> V_62 |= V_74 ;\r\nV_48 -> V_75 |= V_74 ;\r\nV_48 -> V_72 = V_77 ;\r\nF_4 ( L_17 ) ;\r\n}\r\nif ( V_1 -> V_68 . V_78 )\r\n{\r\nunsigned long V_38 ;\r\nF_21 ( & V_1 -> V_39 , V_38 ) ;\r\nF_2 ( V_1 -> V_64 + 0x09 ) ;\r\nF_2 ( V_1 -> V_64 + 0x09 ) ;\r\nF_2 ( V_1 -> V_64 + 0x09 ) ;\r\nF_2 ( V_1 -> V_64 + 0x0b ) ;\r\nF_2 ( V_1 -> V_64 + 0x09 ) ;\r\nF_2 ( V_1 -> V_64 + 0x0b ) ;\r\nF_2 ( V_1 -> V_64 + 0x09 ) ;\r\nF_2 ( V_1 -> V_64 + 0x09 ) ;\r\nF_2 ( V_1 -> V_64 + 0x0b ) ;\r\nF_2 ( V_1 -> V_64 + 0x09 ) ;\r\nF_2 ( V_1 -> V_64 + 0x00 ) ;\r\nF_22 ( & V_1 -> V_39 , V_38 ) ;\r\n}\r\nif ( F_15 ( V_1 ) )\r\nF_20 ( V_1 ) ;\r\nelse\r\nV_1 -> V_40 = 0 ;\r\nif ( V_1 -> type == 0 || V_1 -> type == V_61 || V_1 -> type == V_79 )\r\nif ( V_1 -> V_40 == 0 || ( V_1 -> V_40 == 3 && V_1 -> V_41 == 1 ) )\r\nF_27 ( V_1 , V_48 ) ;\r\nif ( V_1 -> V_40 == 0 && ( V_1 -> type == V_34 || V_1 -> type == 0 ) )\r\nF_29 ( V_1 ) ;\r\nif ( ! F_15 ( V_1 ) )\r\n{\r\nF_19 ( F_4 ( L_18 ) ) ;\r\n#ifdef F_32\r\nF_4 ( V_80 L_19 ) ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nif ( V_1 -> V_40 == 0 )\r\nF_20 ( V_1 ) ;\r\nif ( V_1 -> V_40 == 3 && V_1 -> V_41 == 1 )\r\n{\r\nif ( V_1 -> type == V_81 )\r\n{\r\nif ( F_1 ( V_1 , 0x09 ) )\r\nif ( F_1 ( V_1 , 0x00 ) )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < 10000 ; V_3 ++ )\r\nF_2 ( V_10 ) ;\r\nV_1 -> V_62 = V_82 | V_63 ;\r\nV_1 -> V_14 = V_81 ;\r\n}\r\n}\r\n}\r\nif( V_1 -> type == V_33 )\r\nV_1 -> V_14 = V_33 ;\r\nif( V_1 -> type == V_77 )\r\n{\r\nF_4 ( L_20 ) ;\r\nV_1 -> V_14 = V_77 ;\r\n}\r\nV_83 = F_33 ( sizeof( T_1 ) , V_84 ) ;\r\nif ( V_83 == NULL )\r\n{\r\nF_4 ( V_44 L_21 ) ;\r\nreturn 0 ;\r\n}\r\nmemcpy ( V_83 , V_1 , sizeof( T_1 ) ) ;\r\nF_34 ( F_4 ( V_80 L_22 , V_1 -> V_40 , V_1 -> V_41 , V_48 -> V_49 ) ) ;\r\nreturn 1 ;\r\n}\r\nint F_35 ( struct V_47 * V_48 , struct V_85 * V_86 )\r\n{\r\nT_1 * V_1 ;\r\nchar V_56 [ 100 ] ;\r\nextern int V_87 ;\r\nint V_88 , V_89 ;\r\nF_19 ( F_4 ( L_23 , V_48 -> V_49 ) ) ;\r\nV_56 [ 0 ] = 0 ;\r\nif ( V_83 == NULL )\r\n{\r\nF_34 ( F_4 ( L_24 ) ) ;\r\nreturn 0 ;\r\n}\r\nV_1 = V_83 ;\r\nV_83 = NULL ;\r\nif ( V_1 -> V_64 != V_48 -> V_49 )\r\n{\r\nF_19 ( F_4 ( L_25 ) ) ;\r\nF_36 ( V_1 -> V_64 , 16 ) ;\r\nreturn 0 ;\r\n}\r\nV_1 -> V_62 = V_48 -> V_75 ;\r\nif ( ! ( ( V_1 -> V_62 & V_82 ) && ( V_1 -> V_62 & V_63 ) ) && V_48 -> V_18 > 0 )\r\n{\r\nint V_3 = ( V_1 -> V_62 & V_74 ) ? V_90 : 0 ;\r\nif ( F_37 ( V_48 -> V_18 , F_13 , V_3 , L_26 , V_1 ) < 0 )\r\n{\r\nF_4 ( V_44 L_27 , V_48 -> V_18 ) ;\r\nF_36 ( V_1 -> V_64 , 16 ) ;\r\nreturn 0 ;\r\n}\r\nV_1 -> V_32 = 0 ;\r\nif ( V_1 -> V_40 == 4 )\r\nif ( ! F_26 ( V_1 , V_1 -> V_18 ) )\r\n{\r\nF_38 ( V_1 -> V_18 , V_1 ) ;\r\nF_36 ( V_1 -> V_64 , 16 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_1 -> type == 0 || V_1 -> type == V_34 ) &&\r\nV_1 -> V_40 == 3 && V_1 -> V_41 == 1 )\r\n{\r\nif ( ( V_1 -> type != 0 && V_1 -> type != V_34 ) ||\r\n! F_39 ( V_1 , V_48 ) )\r\n{\r\nif ( ( V_1 -> type != 0 && V_1 -> type != V_61 &&\r\nV_1 -> type != V_79 ) || ! F_28 ( V_1 , V_48 ) )\r\n{\r\nF_19 ( F_4 ( L_28 ) ) ;\r\n}\r\n}\r\n}\r\nif ( V_1 -> V_40 == 4 && V_1 -> V_41 <= 11 )\r\nV_1 -> V_32 = 1 ;\r\nelse\r\n{\r\nint V_91 ;\r\nfor ( V_91 = 0 ; V_91 < 3 && V_1 -> V_32 == 0 ; V_91 ++ )\r\n{\r\nif ( F_1 ( V_1 , 0xf2 ) )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; ! V_1 -> V_32 && V_3 < 10000 ; V_3 ++ ) ;\r\n}\r\n}\r\nif ( ! V_1 -> V_32 )\r\nF_4 ( V_9 L_29 , V_1 -> V_18 ) ;\r\nelse\r\n{\r\nF_19 ( F_4 ( L_30 , V_1 -> V_18 ) ) ;\r\n}\r\n}\r\n}\r\nV_92 = V_1 ;\r\nswitch ( V_1 -> V_40 )\r\n{\r\ncase 1 :\r\nV_1 -> V_14 = V_48 -> V_72 = V_93 ;\r\nbreak;\r\ncase 2 :\r\nif ( V_1 -> V_41 == 0 )\r\nV_1 -> V_14 = V_48 -> V_72 = V_94 ;\r\nelse\r\nV_1 -> V_14 = V_48 -> V_72 = V_95 ;\r\nbreak;\r\ncase 3 :\r\nswitch ( V_1 -> V_14 ) {\r\ncase 0 :\r\nV_1 -> V_14 = V_48 -> V_72 = V_96 ;\r\nif ( V_48 -> V_56 == NULL )\r\nV_48 -> V_56 = L_31 ;\r\nbreak;\r\ncase V_34 :\r\nF_40 ( V_1 , V_48 ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_1 -> V_14 = V_48 -> V_72 = V_15 ;\r\nif ( ( V_1 -> V_41 == 2 ) && F_7 ( V_1 , 0x3c ) && F_7 ( V_1 , 0x4c ) )\r\n{\r\nV_89 = F_7 ( V_1 , 0x30 ) ;\r\nF_24 ( V_1 , 0x22 , ( V_88 = F_7 ( V_1 , 0x22 ) ) & 0x0f ) ;\r\nF_24 ( V_1 , 0x30 , 0xff ) ;\r\nif ( ( F_7 ( V_1 , 0x30 ) != 0xff ) || ( ( F_7 ( V_1 , 0x22 ) & 0xf0 ) != 0x10 ) )\r\n{\r\nV_1 -> V_97 = V_98 ;\r\nif ( V_48 -> V_56 == NULL )\r\nV_48 -> V_56 = L_32 ;\r\n}\r\nelse\r\n{\r\nF_24 ( V_1 , 0x3c , 0x1f ) ;\r\nF_24 ( V_1 , 0x4c , 0x1f ) ;\r\nF_24 ( V_1 , 0x22 , V_88 ) ;\r\nV_1 -> V_97 = V_99 ;\r\nif ( V_48 -> V_56 == NULL )\r\nV_48 -> V_56 = L_33 ;\r\n}\r\nF_24 ( V_1 , 0x30 , V_89 ) ;\r\n}\r\nelse if ( V_48 -> V_56 == NULL )\r\nV_48 -> V_56 = L_34 ;\r\nif ( V_48 -> V_60 == - 1 )\r\nV_1 -> V_45 = V_1 -> V_43 ;\r\nelse if ( V_48 -> V_60 < 5 || V_48 -> V_60 > 7 )\r\n{\r\nF_4 ( V_9 L_35 ) ;\r\nV_1 -> V_45 = V_1 -> V_43 ;\r\n}\r\nelse\r\nV_1 -> V_45 = V_48 -> V_60 ;\r\nif( ! F_23 ( V_1 ) ) {\r\nF_38 ( V_1 -> V_18 , V_1 ) ;\r\nF_36 ( V_48 -> V_49 , 16 ) ;\r\nreturn 0 ;\r\n}\r\nV_1 -> V_62 |= V_63 ;\r\n}\r\nif ( ! ( V_1 -> V_62 & V_100 ) )\r\nif ( V_1 -> V_40 == 3 || V_1 -> V_40 == 4 )\r\nF_41 ( V_1 , V_86 ) ;\r\nif ( ! ( V_1 -> V_62 & V_63 ) )\r\nF_42 ( V_1 , V_86 ) ;\r\nif ( V_48 -> V_56 == NULL )\r\nV_48 -> V_56 = L_36 ;\r\nsprintf ( V_56 , L_37 , V_48 -> V_56 , V_1 -> V_40 , V_1 -> V_41 ) ;\r\nF_43 ( V_56 , V_48 ) ;\r\nif ( V_1 -> V_14 <= V_96 )\r\n{\r\nif ( V_1 -> V_40 == 3 && V_1 -> V_41 != 1 )\r\n{\r\nF_4 ( V_80 L_38 ) ;\r\nF_4 ( V_80 L_39 ) ;\r\nF_4 ( V_80 L_40 ) ;\r\nF_4 ( V_80 L_41 ) ;\r\n}\r\nelse if ( ! V_87 && V_1 -> V_14 == V_96 )\r\n{\r\nF_4 ( V_80 L_42 , V_1 -> V_40 , V_1 -> V_41 ) ;\r\nF_4 ( V_80 L_43 ) ;\r\nF_4 ( V_80 L_44 ) ;\r\n}\r\n}\r\nV_48 -> V_72 = V_1 -> V_14 ;\r\nV_48 -> V_101 [ 0 ] = V_1 -> V_23 ;\r\nV_102 = V_1 ;\r\nif ( ! ( V_1 -> V_62 & V_82 ) && V_1 -> V_43 >= 0 )\r\n{\r\nif ( F_44 ( V_1 -> V_43 , L_45 ) )\r\n{\r\nF_4 ( V_9 L_46 , V_1 -> V_43 ) ;\r\n}\r\nif ( V_1 -> V_45 >= 0 && V_1 -> V_45 != V_1 -> V_43 )\r\n{\r\nif ( F_44 ( V_1 -> V_45 , L_47 ) )\r\nF_4 ( V_9 L_48 , V_1 -> V_45 ) ;\r\n}\r\nF_45 ( V_1 , V_56 , V_86 ) ;\r\nV_48 -> V_101 [ 0 ] = V_1 -> V_23 ;\r\n}\r\nelse\r\n{\r\nF_34 ( F_4 ( L_49 ) ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nvoid F_46 ( struct V_47 * V_48 , int V_103 )\r\n{\r\nT_1 * V_1 ;\r\nV_1 = V_104 [ V_48 -> V_101 [ 0 ] ] -> V_1 ;\r\nif ( V_1 && V_1 -> V_64 == V_48 -> V_49 )\r\n{\r\nif ( ( V_1 -> V_14 & V_34 ) && V_1 -> V_30 )\r\nF_36 ( V_1 -> V_30 , 8 ) ;\r\nF_36 ( V_1 -> V_64 , 16 ) ;\r\nif ( ! ( V_1 -> V_62 & V_82 ) )\r\n{\r\nF_47 ( V_1 -> V_43 ) ;\r\nif ( V_1 -> V_45 >= 0 )\r\nF_47 ( V_1 -> V_45 ) ;\r\n}\r\nif ( ! ( V_1 -> V_62 & V_82 && V_1 -> V_62 & V_63 ) )\r\n{\r\nif ( V_1 -> V_18 > 0 )\r\nF_38 ( V_1 -> V_18 , V_1 ) ;\r\nF_48 ( V_1 ) ;\r\nif ( ! V_103 )\r\nF_49 ( V_1 -> V_70 ) ;\r\nF_50 ( V_1 -> V_23 ) ;\r\n}\r\nF_51 ( V_1 ) ;\r\n}\r\nelse\r\nF_36 ( V_48 -> V_49 , 16 ) ;\r\nF_51 ( V_83 ) ;\r\n}\r\nvoid F_24 ( T_1 * V_1 , unsigned int V_105 , unsigned int V_106 )\r\n{\r\nunsigned long V_38 ;\r\nif ( V_1 -> V_14 == V_34 ) {\r\nF_52 ( V_1 , V_105 , V_106 ) ;\r\nreturn;\r\n}\r\nF_21 ( & V_1 -> V_39 , V_38 ) ;\r\nF_3 ( ( ( unsigned char ) ( V_105 & 0xff ) ) , V_107 ) ;\r\nF_18 ( 20 ) ;\r\nF_3 ( ( ( unsigned char ) ( V_106 & 0xff ) ) , V_108 ) ;\r\nF_18 ( 20 ) ;\r\nF_22 ( & V_1 -> V_39 , V_38 ) ;\r\n}\r\nunsigned int F_7 ( T_1 * V_1 , unsigned int V_105 )\r\n{\r\nunsigned int V_2 ;\r\nunsigned long V_38 ;\r\nif ( V_1 -> V_14 == V_34 ) return F_53 ( V_1 , V_105 ) ;\r\nF_21 ( & V_1 -> V_39 , V_38 ) ;\r\nF_3 ( ( ( unsigned char ) ( V_105 & 0xff ) ) , V_107 ) ;\r\nF_18 ( 20 ) ;\r\nV_2 = F_2 ( V_108 ) ;\r\nF_18 ( 20 ) ;\r\nF_22 ( & V_1 -> V_39 , V_38 ) ;\r\nreturn V_2 ;\r\n}\r\nvoid F_54\r\n( T_1 * V_1 , unsigned int V_109 , unsigned int V_110 , unsigned int V_2 )\r\n{\r\nint V_106 ;\r\nV_106 = F_7 ( V_1 , V_109 ) ;\r\nV_106 = ( V_106 & ~ V_110 ) | ( V_2 & V_110 ) ;\r\nF_24 ( V_1 , V_109 , V_106 ) ;\r\n}\r\nstatic void F_55 ( T_1 * V_1 , int V_64 , int V_111 , unsigned char V_2 )\r\n{\r\nunsigned long V_38 ;\r\nF_21 ( & V_55 , V_38 ) ;\r\nF_3 ( ( V_111 & 0xff ) , V_64 + 1 ) ;\r\nF_3 ( ( V_111 >> 8 ) , V_64 + 2 ) ;\r\nF_3 ( ( V_2 ) , V_64 ) ;\r\nF_22 ( & V_55 , V_38 ) ;\r\n}\r\nstatic unsigned char F_56 ( T_1 * V_1 , int V_64 , int V_111 )\r\n{\r\nunsigned long V_38 ;\r\nunsigned char V_2 ;\r\nF_21 ( & V_55 , V_38 ) ;\r\nF_3 ( ( V_111 & 0xff ) , V_64 + 1 ) ;\r\nF_3 ( ( V_111 >> 8 ) , V_64 + 2 ) ;\r\nV_2 = F_2 ( V_64 ) ;\r\nF_22 ( & V_55 , V_38 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic int F_57 ( T_1 * V_1 , struct V_47 * V_48 )\r\n{\r\nint V_112 = V_48 -> V_49 ;\r\nint V_113 = V_112 + 4 ;\r\nint V_3 ;\r\nunsigned char V_114 ;\r\nV_114 = F_2 ( V_112 + 7 ) ;\r\nF_3 ( ( V_114 | 3 ) , V_112 + 7 ) ;\r\nF_3 ( ( ( V_114 & 0xfe ) | 2 ) , V_112 + 7 ) ;\r\nF_58 ( 3 ) ;\r\nF_3 ( ( V_114 & 0xfc ) , V_112 + 7 ) ;\r\nF_55 ( V_1 , V_113 , 0 , 0x00 ) ;\r\nF_55 ( V_1 , V_113 , 1 , 0xff ) ;\r\nF_18 ( 10 ) ;\r\nif ( F_56 ( V_1 , V_113 , 0 ) != 0x00 || F_56 ( V_1 , V_113 , 1 ) != 0xff )\r\n{\r\nF_19 ( F_4 ( L_50 , F_56 ( V_1 , V_113 , 0 ) , F_56 ( V_1 , V_113 , 1 ) ) ) ;\r\nreturn 0 ;\r\n}\r\nV_1 -> V_14 = V_79 ;\r\nF_59 ( V_1 ) ;\r\n#ifdef F_32\r\nif ( ! V_115 )\r\n{\r\nV_116 = F_60 ( L_51 , ( void * ) & V_115 ) ;\r\nV_117 = V_115 ;\r\n}\r\n#endif\r\nif ( V_116 > 0 )\r\n{\r\nif ( V_116 != 8192 )\r\n{\r\nF_4 ( V_44 L_52 ) ;\r\nreturn 1 ;\r\n}\r\nfor ( V_3 = 0 ; V_3 < 8192 ; V_3 ++ )\r\nF_55 ( V_1 , V_113 , V_3 , V_115 [ V_3 ] ) ;\r\nfor ( V_3 = 0 ; V_3 < 8192 ; V_3 ++ )\r\nif ( F_56 ( V_1 , V_113 , V_3 ) != V_115 [ V_3 ] )\r\n{\r\nF_4 ( V_44 L_53 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nV_114 = 0 ;\r\n#ifdef F_61\r\n{\r\nstatic unsigned char V_118 [] = {\r\n0 , 0 , 3 , 1 , 0 , 0 , 0 , 0 , 0 , 3 , 2 , 0 , 0 , 0 , 0 , 0\r\n} ;\r\nV_114 |= V_118 [ F_61 ] << 6 ;\r\n}\r\n#endif\r\n#ifdef F_62\r\nV_114 |= 0x10 ;\r\n#endif\r\nF_3 ( ( V_114 | 0x03 ) , V_112 + 7 ) ;\r\nV_48 -> V_56 = L_54 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_63 ( T_1 * V_1 , struct V_47 * V_48 )\r\n{\r\nint V_112 = V_48 -> V_49 ;\r\nint V_119 = V_1 -> V_64 ;\r\nint V_18 = V_48 -> V_18 ;\r\nunsigned char V_42 = 0 ;\r\nunsigned long V_38 ;\r\nif ( V_18 < 0 )\r\nV_18 *= - 1 ;\r\nif ( V_18 < 1 || V_18 > 15 ||\r\nV_57 [ V_18 ] == 0 )\r\n{\r\nF_4 ( V_44 L_55 , V_18 ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_119 )\r\n{\r\ncase 0x220 :\r\nV_42 = 1 ;\r\nbreak;\r\ncase 0x240 :\r\nV_42 = 2 ;\r\nbreak;\r\ncase 0x260 :\r\nV_42 = 3 ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nV_42 = V_54 = V_42 << 5 ;\r\nswitch ( V_112 )\r\n{\r\ncase 0x310 :\r\nV_42 |= 1 ;\r\nbreak;\r\ncase 0x320 :\r\nV_42 |= 2 ;\r\nbreak;\r\ncase 0x330 :\r\nV_42 |= 3 ;\r\nbreak;\r\ndefault:\r\nF_4 ( V_44 L_56 , V_112 ) ;\r\nreturn 0 ;\r\n}\r\nF_21 ( & V_55 , V_38 ) ;\r\nF_3 ( 0xAF , 0x201 ) ;\r\nF_3 ( 0x50 , 0x201 ) ;\r\nF_3 ( V_42 , 0x201 ) ;\r\nF_22 ( & V_55 , V_38 ) ;\r\nV_48 -> V_56 = L_14 ;\r\nF_57 ( V_1 , V_48 ) ;\r\nif ( ! F_1 ( V_1 , 0xfb ) )\r\nreturn 0 ;\r\nif ( ! F_1 ( V_1 , V_59 [ V_1 -> V_43 ] |\r\n( V_59 [ V_1 -> V_45 ] << 4 ) ) )\r\nreturn 0 ;\r\nif ( ! F_1 ( V_1 , V_57 [ V_1 -> V_18 ] |\r\n( V_57 [ V_18 ] << 4 ) ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nint F_64 ( struct V_47 * V_48 , struct V_85 * V_86 )\r\n{\r\nT_1 * V_1 = V_102 ;\r\nint V_120 ;\r\nif ( V_102 == NULL )\r\nreturn 0 ;\r\nV_102 = NULL ;\r\nif ( V_48 -> V_49 <= 0 )\r\n{\r\nif( V_1 -> V_14 == V_15 && V_1 -> V_41 >= 12 )\r\n{\r\nunsigned char V_42 = F_7 ( V_1 , 0x84 ) & ~ 0x06 ;\r\nF_24 ( V_1 , 0x84 , V_42 | 0x02 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\n#if F_65 ( V_121 )\r\nif ( V_1 -> V_14 == V_34 )\r\n{\r\nstruct V_122 * V_123 ;\r\nV_123 = F_66 ( V_48 -> V_49 , 2 , L_57 ) ;\r\nif ( ! V_123 ) {\r\nF_4 ( V_44 L_58 , V_48 -> V_49 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_67 ( V_1 , V_48 ) ) {\r\nF_36 ( V_48 -> V_49 , 2 ) ;\r\nreturn 0 ;\r\n}\r\nV_48 -> V_56 = L_59 ;\r\nV_1 -> V_17 = NULL ;\r\nif ( ! F_68 ( V_48 , V_123 ) ) {\r\nF_36 ( V_48 -> V_49 , 2 ) ;\r\nreturn 0 ;\r\n}\r\nF_69 ( V_48 , V_86 ) ;\r\nif ( V_92 -> V_18 == - V_48 -> V_18 )\r\nV_92 -> V_17 =\r\n( void * ) ( long ) V_48 -> V_101 [ 1 ] ;\r\nreturn 1 ;\r\n}\r\n#endif\r\nswitch ( V_1 -> V_14 )\r\n{\r\ncase V_15 :\r\nif ( V_48 -> V_49 != 0x300 && V_48 -> V_49 != 0x330 )\r\n{\r\nF_4 ( V_44 L_60 , V_48 -> V_49 ) ;\r\nreturn 0 ;\r\n}\r\nV_48 -> V_56 = L_34 ;\r\nif ( V_48 -> V_18 < 3 || V_48 -> V_18 == V_1 -> V_18 )\r\nV_48 -> V_18 = - V_1 -> V_18 ;\r\nif ( V_1 -> V_41 > 12 )\r\nF_25 ( V_1 , V_48 ) ;\r\nbreak;\r\ncase V_61 :\r\nif ( V_48 -> V_18 < 3 || V_48 -> V_18 == V_1 -> V_18 )\r\nV_48 -> V_18 = - V_1 -> V_18 ;\r\nif ( ! F_63 ( V_1 , V_48 ) )\r\nreturn 0 ;\r\nbreak;\r\ncase V_77 :\r\nV_48 -> V_56 = L_61 ;\r\nF_4 ( L_62 ) ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nV_120 = F_70 ( V_48 , V_86 ) ;\r\nif ( V_120 )\r\nV_92 -> V_17 = V_124 [ V_48 -> V_101 [ 4 ] ] -> V_1 ;\r\nreturn V_120 ;\r\n}\r\nvoid F_71 ( struct V_47 * V_48 )\r\n{\r\n#if F_65 ( V_121 )\r\nif ( ! strcmp ( V_48 -> V_56 , L_59 ) ) {\r\nF_72 ( V_48 ) ;\r\nreturn;\r\n}\r\n#endif\r\nF_73 ( V_48 ) ;\r\n}
