[{"DBLP title": "Value Based BTB Indexing for indirect jump prediction.", "DBLP authors": ["Muhammad Umar Farooq", "Lei Chen", "Lizy Kurian John"], "year": 2010, "MAG papers": [{"PaperId": 2008051578, "PaperTitle": "value based btb indexing for indirect jump prediction", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Operating system support for overlapping-ISA heterogeneous multi-core architectures.", "DBLP authors": ["Tong Li", "Paul Brett", "Rob C. Knauerhase", "David A. Koufaty", "Dheeraj Reddy", "Scott Hahn"], "year": 2010, "MAG papers": [{"PaperId": 1974809793, "PaperTitle": "operating system support for overlapping isa heterogeneous multi core architectures", "Year": 2010, "CitationCount": 119, "EstimatedCitation": 197, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "Scalable architectural support for trusted software.", "DBLP authors": ["David Champagne", "Ruby B. Lee"], "year": 2010, "MAG papers": [{"PaperId": 1978703818, "PaperTitle": "scalable architectural support for trusted software", "Year": 2010, "CitationCount": 138, "EstimatedCitation": 194, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers.", "DBLP authors": ["Yoongu Kim", "Dongsu Han", "Onur Mutlu", "Mor Harchol-Balter"], "year": 2010, "MAG papers": [{"PaperId": 1964316448, "PaperTitle": "atlas a scalable and high performance scheduling algorithm for multiple memory controllers", "Year": 2010, "CitationCount": 360, "EstimatedCitation": 510, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance.", "DBLP authors": ["Fang Liu", "Xiaowei Jiang", "Yan Solihin"], "year": 2010, "MAG papers": [{"PaperId": 2005395913, "PaperTitle": "understanding how off chip memory bandwidth partitioning in chip multiprocessors affects system performance", "Year": 2010, "CitationCount": 75, "EstimatedCitation": 107, "Affiliations": {"north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores.", "DBLP authors": ["Brian Greskamp", "Ulya R. Karpuzcu", "Josep Torrellas"], "year": 2010, "MAG papers": [{"PaperId": 2065169036, "PaperTitle": "leadout composing low overhead frequency enhancing techniques for single thread performance in configurable multicores", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "LiteTM: Reducing transactional state overhead.", "DBLP authors": ["Syed Ali Raza Jafri", "Mithuna Thottethodi", "T. N. Vijaykumar"], "year": 2010, "MAG papers": [{"PaperId": 2022426851, "PaperTitle": "litetm reducing transactional state overhead", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems.", "DBLP authors": ["Dimitris Kaseridis", "Jeffrey Stuecheli", "Jian Chen", "Lizy Kurian John"], "year": 2010, "MAG papers": [{"PaperId": 2127916031, "PaperTitle": "a bandwidth aware memory subsystem resource management using non invasive resource profilers for large cmp systems", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of texas at austin": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "HARE: Hardware assisted reverse execution.", "DBLP authors": ["Ioannis Doudalis", "Milos Prvulovic"], "year": 2010, "MAG papers": [{"PaperId": 2057207432, "PaperTitle": "hare hardware assisted reverse execution", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Designing a processor from the ground up to allow voltage/reliability tradeoffs.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "year": 2010, "MAG papers": [{"PaperId": 2091903090, "PaperTitle": "designing a processor from the ground up to allow voltage reliability tradeoffs", "Year": 2010, "CitationCount": 75, "EstimatedCitation": 131, "Affiliations": {"university of illinois at urbana champaign": 2.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "IADVS: On-demand performance for interactive applications.", "DBLP authors": ["Mingsong Bi", "Igor Crk", "Chris Gniady"], "year": 2010, "MAG papers": [{"PaperId": 2095023279, "PaperTitle": "iadvs on demand performance for interactive applications", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of arizona": 3.0}}], "source": "ES"}, {"DBLP title": "A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement.", "DBLP authors": ["Guangyu Sun", "Yongsoo Joo", "Yibo Chen", "Dimin Niu", "Yuan Xie", "Yiran Chen", "Hai Li"], "year": 2010, "MAG papers": [{"PaperId": 2125812397, "PaperTitle": "a hybrid solid state storage architecture for the performance energy consumption and lifetime improvement", "Year": 2010, "CitationCount": 108, "EstimatedCitation": 167, "Affiliations": {"pennsylvania state university": 5.0, "seagate technology": 2.0}}], "source": "ES"}, {"DBLP title": "Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing.", "DBLP authors": ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Monta\u00f1o"], "year": 2010, "MAG papers": [{"PaperId": 1983826793, "PaperTitle": "improving read performance of phase change memories via write cancellation and write pausing", "Year": 2010, "CitationCount": 261, "EstimatedCitation": 345, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "DMA++: on the fly data realignment for on-chip memories.", "DBLP authors": ["Nikola Vujic", "Marc Gonz\u00e1lez", "Felipe Cabarcas", "Alex Ram\u00edrez", "Xavier Martorell", "Eduard Ayguad\u00e9"], "year": 2010, "MAG papers": [{"PaperId": 1980884328, "PaperTitle": "dma on the fly data realignment for on chip memories", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"barcelona supercomputing center": 4.0, "university of antioquia": 1.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Delay-Hiding energy management mechanisms for DRAM.", "DBLP authors": ["Mingsong Bi", "Ran Duan", "Chris Gniady"], "year": 2010, "MAG papers": [{"PaperId": 2081052092, "PaperTitle": "delay hiding energy management mechanisms for dram", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of arizona": 3.0}}], "source": "ES"}, {"DBLP title": "UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all.", "DBLP authors": ["Bogdan F. Romanescu", "Alvin R. Lebeck", "Daniel J. Sorin", "Anne Bracy"], "year": 2010, "MAG papers": [{"PaperId": 1969646797, "PaperTitle": "unified instruction translation data unitd coherence one protocol to rule them all", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 84, "Affiliations": {"duke university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "StimulusCache: Boosting performance of chip multiprocessors with excess cache.", "DBLP authors": ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "year": 2010, "MAG papers": [{"PaperId": 2031116105, "PaperTitle": "stimuluscache boosting performance of chip multiprocessors with excess cache", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture.", "DBLP authors": ["Javier Merino", "Valentin Puente", "Jos\u00e9-\u00c1ngel Gregorio"], "year": 2010, "MAG papers": [{"PaperId": 2056770377, "PaperTitle": "esp nuca a low cost adaptive non uniform cache architecture", "Year": 2010, "CitationCount": 46, "EstimatedCitation": 63, "Affiliations": {"university of cantabria": 3.0}}], "source": "ES"}, {"DBLP title": "CHOP: Adaptive filter-based DRAM caching for CMP server platforms.", "DBLP authors": ["Xiaowei Jiang", "Niti Madan", "Li Zhao", "Mike Upton", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell", "Yan Solihin", "Rajeev Balasubramonian"], "year": 2010, "MAG papers": [{"PaperId": 2074113453, "PaperTitle": "chop adaptive filter based dram caching for cmp server platforms", "Year": 2010, "CitationCount": 113, "EstimatedCitation": 176, "Affiliations": {"university of utah": 2.0, "north carolina state university": 3.0, "intel": 4.0}}], "source": "ES"}, {"DBLP title": "Towards scalable, energy-efficient, bus-based on-chip networks.", "DBLP authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian"], "year": 2010, "MAG papers": [{"PaperId": 2035223132, "PaperTitle": "towards scalable energy efficient bus based on chip networks", "Year": 2010, "CitationCount": 52, "EstimatedCitation": 99, "Affiliations": {"university of utah": 2.0, "hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "Simple virtual channel allocation for high throughput and high frequency on-chip routers.", "DBLP authors": ["Yi Xu", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "year": 2010, "MAG papers": [{"PaperId": 2078140790, "PaperTitle": "simple virtual channel allocation for high throughput and high frequency on chip routers", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 58, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "High performance network virtualization with SR-IOV.", "DBLP authors": ["Yaozu Dong", "Xiaowei Yang", "Xiaoyong Li", "Jianhui Li", "Kun Tian", "Haibing Guan"], "year": 2010, "MAG papers": [{"PaperId": 2039997795, "PaperTitle": "high performance network virtualization with sr iov", "Year": 2010, "CitationCount": 82, "EstimatedCitation": 124, "Affiliations": {"intel": 4.0, "shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance.", "DBLP authors": ["Dan Tang", "Yungang Bao", "Weiwu Hu", "Mingyu Chen"], "year": 2010, "MAG papers": [{"PaperId": 2087626951, "PaperTitle": "dma cache using on chip storage to architecturally separate i o data from cpu data for improving i o performance", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Graphite: A distributed parallel simulator for multicores.", "DBLP authors": ["Jason E. Miller", "Harshad Kasture", "George Kurian", "Charles Gruenwald III", "Nathan Beckmann", "Christopher Celio", "Jonathan Eastep", "Anant Agarwal"], "year": 2010, "MAG papers": [{"PaperId": 2161522487, "PaperTitle": "graphite a distributed parallel simulator for multicores", "Year": 2010, "CitationCount": 386, "EstimatedCitation": 575, "Affiliations": {"massachusetts institute of technology": 8.0}}], "source": "ES"}, {"DBLP title": "Interval simulation: Raising the level of abstraction in architectural simulation.", "DBLP authors": ["Davy Genbrugge", "Stijn Eyerman", "Lieven Eeckhout"], "year": 2010, "MAG papers": [{"PaperId": 1964857732, "PaperTitle": "interval simulation raising the level of abstraction in architectural simulation", "Year": 2010, "CitationCount": 89, "EstimatedCitation": 158, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "Application performance modeling in a virtualized environment.", "DBLP authors": ["Sajib Kundu", "Raju Rangaswami", "Kaushik Dutta", "Ming Zhao"], "year": 2010, "MAG papers": [{"PaperId": 1988797755, "PaperTitle": "application performance modeling in a virtualized environment", "Year": 2010, "CitationCount": 117, "EstimatedCitation": 168, "Affiliations": {"college of business administration": 1.0}}], "source": "ES"}, {"DBLP title": "COMIC++: A software SVM system for heterogeneous multicore accelerator clusters.", "DBLP authors": ["Jaejin Lee", "Jun Lee", "Sangmin Seo", "Jungwon Kim", "Seungkyun Kim", "Zehra Sura"], "year": 2010, "MAG papers": [{"PaperId": 2053063891, "PaperTitle": "comic a software svm system for heterogeneous multicore accelerator clusters", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"seoul national university": 5.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "BOLT: Energy-efficient Out-of-Order Latency-Tolerant execution.", "DBLP authors": ["Andrew D. Hilton", "Amir Roth"], "year": 2010, "MAG papers": [{"PaperId": 2141165425, "PaperTitle": "bolt energy efficient out of order latency tolerant execution", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "SIF: Overcoming the limitations of SIMD devices via implicit permutation.", "DBLP authors": ["Libo Huang", "Li Shen", "Zhiying Wang", "Wei Shi", "Nong Xiao", "Sheng Ma"], "year": 2010, "MAG papers": [{"PaperId": 1986704057, "PaperTitle": "sif overcoming the limitations of simd devices via implicit permutation", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national university of defense technology": 6.0}}], "source": "ES"}, {"DBLP title": "Handling branches in TLS systems with Multi-Path Execution.", "DBLP authors": ["Polychronis Xekalakis", "Marcelo Cintra"], "year": 2010, "MAG papers": [{"PaperId": 2044231720, "PaperTitle": "handling branches in tls systems with multi path execution", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of edinburgh": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Explaining cache SER anomaly using DUE AVF measurement.", "DBLP authors": ["Arijit Biswas", "Charles Recchia", "Shubhendu S. Mukherjee", "Vinod Ambrose", "Leo Chan", "Aamer Jaleel", "Athanasios E. Papathanasiou", "Mike Plaster", "Norbert Seifert"], "year": 2010, "MAG papers": [{"PaperId": 2075628886, "PaperTitle": "explaining cache ser anomaly using due avf measurement", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"intel": 9.0}}], "source": "ES"}, {"DBLP title": "Worth their watts? - an empirical study of datacenter servers.", "DBLP authors": ["Arunchandar Vasan", "Anand Sivasubramaniam", "Vikrant Shimpi", "T. Sivabalan", "Rajesh Subbiah"], "year": 2010, "MAG papers": [{"PaperId": 2015681217, "PaperTitle": "worth their watts an empirical study of datacenter servers", "Year": 2010, "CitationCount": 69, "EstimatedCitation": 105, "Affiliations": {"tata consultancy services": 5.0}}], "source": "ES"}, {"DBLP title": "High-Performance low-vcc in-order core.", "DBLP authors": ["Jaume Abella", "Pedro Chaparro", "Xavier Vera", "Javier Carretero", "Antonio Gonz\u00e1lez"], "year": 2010, "MAG papers": [{"PaperId": 2041228199, "PaperTitle": "high performance low vcc in order core", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Architecting for power management: The IBM POWER7TM approach.", "DBLP authors": ["Malcolm S. Ware", "Karthick Rajamani", "Michael S. Floyd", "Bishop Brock", "Juan C. Rubio", "Freeman L. Rawson III", "John B. Carter"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth.", "DBLP authors": ["Dong Hyuk Woo", "Nak Hee Seong", "Dean L. Lewis", "Hsien-Hsin S. Lee"], "year": 2010, "MAG papers": [{"PaperId": 2071208935, "PaperTitle": "an optimized 3d stacked memory architecture by exploiting excessive high density tsv bandwidth", "Year": 2010, "CitationCount": 202, "EstimatedCitation": 340, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar.", "DBLP authors": ["Yan Pan", "John Kim", "Gokhan Memik"], "year": 2010, "MAG papers": [{"PaperId": 2080106381, "PaperTitle": "flexishare channel sharing for an energy efficient nanophotonic crossbar", "Year": 2010, "CitationCount": 169, "EstimatedCitation": 226, "Affiliations": {"kaist": 1.0, "northwestern university": 2.0}}], "source": "ES"}]