graph: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb"
class {
  classname: "filesystem__fat__fat_filesystem"
  label: "filesystem__fat__fat_filesystem\filesystem-fat.ads:59:9"
  parent: "hal__filesystem__filesystem_driver"
  virtuals: "1:filesystem__fat__open,1:hal__filesystem__filesystem_driver\n
             2:filesystem__fat__create_file__2,2:hal__filesystem__filesystem_driver\n
             3:filesystem__fat__unlink__2,3:hal__filesystem__filesystem_driver\n
             4:filesystem__fat__remove_directory__2,4:hal__filesystem__filesystem_driver\n
             5:filesystem__fat__root_node,5:hal__filesystem__filesystem_driver\n
             6:filesystem__fat__open__2,6:hal__filesystem__filesystem_driver\n
             7:filesystem__fat__close__2,7:hal__filesystem__filesystem_driver\n
             -1:filesystem__fat___size__8,-1:hal__filesystem__filesystem_driver\n
             8:filesystem__fat__open__4\n
             9:filesystem__fat__version\n
             10:filesystem__fat__oem_name\n
             11:filesystem__fat__is_volume\n
             12:filesystem__fat__volume_id\n
             13:filesystem__fat__volume_label\n
             14:filesystem__fat__file_system_type\n
             15:filesystem__fat__block_size\n
             16:filesystem__fat__blocks_per_cluster\n
             17:filesystem__fat__cluster_size\n
             18:filesystem__fat__reserved_blocks\n
             19:filesystem__fat__number_of_fats\n
             20:filesystem__fat__total_number_of_blocks\n
             21:filesystem__fat__fat_table_size_in_blocks\n
             22:filesystem__fat__number_of_hidden_blocks\n
             23:filesystem__fat__root_dir_cluster\n
             24:filesystem__fat__fat16_root_dir_num_entries\n
             25:filesystem__fat__flags_for_fat_mirroring\n
             26:filesystem__fat__fs_version_number\n
             27:filesystem__fat__fsinfo_block_number\n
             28:filesystem__fat__boot_block_backup_block_number\n
             29:filesystem__fat__last_known_free_data_clusters_number\n
             30:filesystem__fat__most_recently_allocated_cluster\n
             31:filesystem__fat__ensure_block\n
             32:filesystem__fat__write_window\n
             33:filesystem__fat__cluster_to_block\n
             34:filesystem__fat__get_fat\n
             35:filesystem__fat__set_fat\n
             36:filesystem__fat__get_free_cluster\n
             37:filesystem__fat__write_fsinfo\n
             38:filesystem__fat__is_last_cluster\n
             39:filesystem__fat__is_reserved_cluster\n
             40:filesystem__fat__is_bad_cluster\n
             41:filesystem__fat__is_free_cluster\n
             42:filesystem__fat__new_cluster\n
             43:filesystem__fat__new_cluster__2\n
             44:filesystem__fat__fat_open"
}
class {
  classname: "filesystem__fat__fat_node"
  label: "filesystem__fat__fat_node\filesystem-fat.ads:63:9"
  parent: "hal__filesystem__node_handle"
  virtuals: "1:filesystem__fat__get_fs,1:hal__filesystem__node_handle\n
             2:filesystem__fat__basename__2,2:hal__filesystem__node_handle\n
             3:filesystem__fat__is_read_only,3:hal__filesystem__node_handle\n
             4:filesystem__fat__is_hidden,4:hal__filesystem__node_handle\n
             5:filesystem__fat__is_subdirectory,5:hal__filesystem__node_handle\n
             6:filesystem__fat__is_symlink,6:hal__filesystem__node_handle\n
             7:filesystem__fat__size,7:hal__filesystem__node_handle\n
             8:filesystem__fat__close,8:hal__filesystem__node_handle\n
             9:filesystem__fat__open__3,9:hal__filesystem__node_handle\n
             -1:filesystem__fat___size__7,-1:hal__filesystem__node_handle\n
             -6:filesystem__fat__Oeq__4,-6:hal__filesystem__node_handle\n
             -7:filesystem__fat___assign__2,-7:hal__filesystem__node_handle\n
             10:filesystem__fat__long_name\n
             11:filesystem__fat__short_name\n
             12:filesystem__fat__is_system_file\n
             13:filesystem__fat__is_archive\n
             14:filesystem__fat__get_start_cluster\n
             15:filesystem__fat__size__2\n
             16:filesystem__fat__fat_open__2"
}
class {
  classname: "filesystem__fat__fat_directory_handle"
  label: "filesystem__fat__fat_directory_handle\filesystem-fat.ads:397:9"
  parent: "hal__filesystem__directory_handle"
  virtuals: "1:filesystem__fat__get_fs__3,1:hal__filesystem__directory_handle\n
             2:filesystem__fat__read__2,2:hal__filesystem__directory_handle\n
             3:filesystem__fat__reset__2,3:hal__filesystem__directory_handle\n
             4:filesystem__fat__close__4,4:hal__filesystem__directory_handle\n
             -1:filesystem__fat___size__9,-1:hal__filesystem__directory_handle"
}
class {
  classname: "filesystem__fat__fat_file_handle"
  label: "filesystem__fat__fat_file_handle\filesystem-fat.ads:475:9"
  parent: "hal__filesystem__file_handle"
  virtuals: "1:filesystem__fat__get_fs__5,1:hal__filesystem__file_handle\n
             2:filesystem__fat__size__4,2:hal__filesystem__file_handle\n
             3:filesystem__fat__mode__2,3:hal__filesystem__file_handle\n
             4:filesystem__fat__read__4,4:hal__filesystem__file_handle\n
             5:filesystem__fat__write__2,5:hal__filesystem__file_handle\n
             6:filesystem__fat__offset__2,6:hal__filesystem__file_handle\n
             7:filesystem__fat__flush__2,7:hal__filesystem__file_handle\n
             8:filesystem__fat__seek__2,8:hal__filesystem__file_handle\n
             9:filesystem__fat__close__6,9:hal__filesystem__file_handle\n
             -1:filesystem__fat___size__10,-1:hal__filesystem__file_handle"
}
edge: { sourcename: "filesystem__fat__ensure_block"
  targetname: "1:hal__block_drivers__block_driver,hal__block_drivers__block_driver"
  label: "filesystem-fat.adb:517:27"
}
edge: { sourcename: "filesystem__fat__get_fat"
  targetname: "1:hal__block_drivers__block_driver,hal__block_drivers__block_driver"
  label: "filesystem-fat.adb:953:30"
}
edge: { sourcename: "filesystem__fat__set_fat"
  targetname: "1:hal__block_drivers__block_driver,hal__block_drivers__block_driver"
  label: "filesystem-fat.adb:1003:30"
}
edge: { sourcename: "filesystem__fat__set_fat"
  targetname: "2:hal__block_drivers__block_driver,hal__block_drivers__block_driver"
  label: "filesystem-fat.adb:1013:27"
}
edge: { sourcename: "filesystem__fat__write_window"
  targetname: "2:hal__block_drivers__block_driver,hal__block_drivers__block_driver"
  label: "filesystem-fat.adb:1160:23"
}
node: { title: "filesystem__fat__fat_directory_entry_attributeIP" label: "Fat_Directory_Entry_Attributeip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:447:9\n16 bytes (static)" }
node: { title: "filesystem__fat__fat_disk_parameterIP" label: "Fat_Disk_Parameterip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:229:9\n16 bytes (static)" }
node: { title: "filesystem__fat__fat_fs_infoIP" label: "Fat_Fs_Infoip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:288:9\n16 bytes (static)" }
node: { title: "filesystem__fat__fat_nameIP" label: "Fat_Nameip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:224:9\n16 bytes (static)" }
node: { title: "filesystem__fat__fat_nodeIP" label: "Fat_Nodeip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:456:9\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__fat_nodeIP" targetname: "filesystem__fat__fat_nameIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:458:7" }
node: { title: "filesystem__fat___size__7" label: "Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:456:9\n16 bytes (static)" }
node: { title: "filesystem__fat__Oeq__4" label: "=\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:456:4\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__Oeq__4" targetname: "filesystem__fat__Oeq__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:456:9" }
node: { title: "memcmp" label: "builtin_memcmp\n<built-in>" shape : ellipse }
edge: { sourcename: "filesystem__fat__Oeq__4" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:456:9" }
edge: { sourcename: "filesystem__fat__Oeq__4" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:456:9" }
node: { title: "filesystem__fat___assign__2" label: "Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:456:9\n24 bytes (static)" }
node: { title: "memcpy" label: "builtin_memcpy\n<built-in>" shape : ellipse }
edge: { sourcename: "filesystem__fat___assign__2" targetname: "memcpy" }
node: { title: "filesystem__fat__fat_filesystemIP" label: "Fat_Filesystemip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:300:9\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__fat_filesystemIP" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:315:7" }
node: { title: "filesystem__fat___size__8" label: "Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:300:9\n16 bytes (static)" }
node: { title: "filesystem__fat__version" label: "Version\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:611:4\n16 bytes (static)" }
node: { title: "filesystem__fat__oem_name" label: "Oem_Name\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:616:4\n24 bytes (static)" }
node: { title: "system__secondary_stack__ss_allocate" label: "Ss_Allocate\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-secsta.ads:58:14" shape : ellipse }
edge: { sourcename: "filesystem__fat__oem_name" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:617:26" }
node: { title: "filesystem__fat__block_size" label: "Block_Size\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:619:4\n16 bytes (static)" }
node: { title: "filesystem__fat__blocks_per_cluster" label: "Blocks_Per_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:623:4\n16 bytes (static)" }
node: { title: "filesystem__fat__cluster_size" label: "Cluster_Size\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:627:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__cluster_size" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:629:25" }
edge: { sourcename: "filesystem__fat__cluster_size" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:629:50" }
node: { title: "filesystem__fat__reserved_blocks" label: "Reserved_Blocks\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:631:4\n16 bytes (static)" }
node: { title: "filesystem__fat__number_of_fats" label: "Number_Of_Fats\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:635:4\n16 bytes (static)" }
node: { title: "filesystem__fat__total_number_of_blocks" label: "Total_Number_Of_Blocks\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:639:4\n16 bytes (static)" }
node: { title: "filesystem__fat__fat_table_size_in_blocks" label: "Fat_Table_Size_In_Blocks\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:643:4\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__fat_table_size_in_blocks" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:645:14" }
node: { title: "filesystem__fat__number_of_hidden_blocks" label: "Number_Of_Hidden_Blocks\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:649:4\n16 bytes (static)" }
node: { title: "filesystem__fat__is_volume" label: "Is_Volume\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:653:4\n16 bytes (static)" }
node: { title: "filesystem__fat__volume_id" label: "Volume_Id\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:657:4\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__volume_id" targetname: "filesystem__fat__is_volume" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:659:15" }
node: { title: "filesystem__fat__volume_label" label: "Volume_Label\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:663:4\n80 bytes (dynamic)" }
edge: { sourcename: "filesystem__fat__volume_label" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:665:13" }
edge: { sourcename: "filesystem__fat__volume_label" targetname: "filesystem__fat__is_volume" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:666:18" }
edge: { sourcename: "filesystem__fat__volume_label" targetname: "filesystem__fat__trim" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:668:13" }
node: { title: "__gnat_last_chance_handler" label: "gnat_last_chance_handler\n<built-in>" shape : ellipse }
edge: { sourcename: "filesystem__fat__volume_label" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:666:8" }
edge: { sourcename: "filesystem__fat__volume_label" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__volume_label" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:665:8" }
edge: { sourcename: "filesystem__fat__volume_label" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__volume_label" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:665:8" }
edge: { sourcename: "filesystem__fat__volume_label" targetname: "memcpy" }
node: { title: "filesystem__fat__file_system_type" label: "File_System_Type\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:670:4\n80 bytes (dynamic)" }
edge: { sourcename: "filesystem__fat__file_system_type" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:672:13" }
edge: { sourcename: "filesystem__fat__file_system_type" targetname: "filesystem__fat__is_volume" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:673:18" }
edge: { sourcename: "filesystem__fat__file_system_type" targetname: "filesystem__fat__trim" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:674:13" }
edge: { sourcename: "filesystem__fat__file_system_type" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:673:8" }
edge: { sourcename: "filesystem__fat__file_system_type" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__file_system_type" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:672:8" }
edge: { sourcename: "filesystem__fat__file_system_type" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__file_system_type" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:672:8" }
edge: { sourcename: "filesystem__fat__file_system_type" targetname: "memcpy" }
node: { title: "filesystem__fat__flags_for_fat_mirroring" label: "Flags_For_Fat_Mirroring\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:676:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__flags_for_fat_mirroring" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:207:18" }
node: { title: "system__assertions__raise_assert_failure" label: "Raise_Assert_Failure\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-assert.ads:46:14" shape : ellipse }
edge: { sourcename: "filesystem__fat__flags_for_fat_mirroring" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:207:18" }
node: { title: "filesystem__fat__fs_version_number" label: "Fs_Version_Number\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:680:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__fs_version_number" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:210:18" }
edge: { sourcename: "filesystem__fat__fs_version_number" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:210:18" }
node: { title: "filesystem__fat__root_dir_cluster" label: "Root_Dir_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:684:4\n16 bytes (static)" }
node: { title: "filesystem__fat__fat16_root_dir_num_entries" label: "Fat16_Root_Dir_Num_Entries\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:688:4\n16 bytes (static)" }
node: { title: "filesystem__fat__fsinfo_block_number" label: "Fsinfo_Block_Number\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:692:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__fsinfo_block_number" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:213:18" }
edge: { sourcename: "filesystem__fat__fsinfo_block_number" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:213:18" }
node: { title: "filesystem__fat__boot_block_backup_block_number" label: "Boot_Block_Backup_Block_Number\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:696:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__boot_block_backup_block_number" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:216:18" }
edge: { sourcename: "filesystem__fat__boot_block_backup_block_number" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:216:18" }
node: { title: "filesystem__fat__last_known_free_data_clusters_number" label: "Last_Known_Free_Data_Clusters_Number\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:700:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__last_known_free_data_clusters_number" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:219:18" }
edge: { sourcename: "filesystem__fat__last_known_free_data_clusters_number" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:219:18" }
node: { title: "filesystem__fat__most_recently_allocated_cluster" label: "Most_Recently_Allocated_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:704:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__most_recently_allocated_cluster" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:222:18" }
edge: { sourcename: "filesystem__fat__most_recently_allocated_cluster" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:222:18" }
node: { title: "filesystem__fat__fat_directory_handleIP" label: "Fat_Directory_Handleip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:397:9\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__fat_directory_handleIP" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:404:7" }
node: { title: "filesystem__fat___size__9" label: "Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:397:9\n16 bytes (static)" }
node: { title: "filesystem__fat__get_fs__3" label: "Get_Fs\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:714:15\n16 bytes (static)" }
node: { title: "filesystem__fat__fat_file_handleIP" label: "Fat_File_Handleip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:475:9\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__fat_file_handleIP" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:493:7" }
edge: { sourcename: "filesystem__fat__fat_file_handleIP" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:495:7" }
node: { title: "filesystem__fat___size__10" label: "Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:475:9\n16 bytes (static)" }
node: { title: "filesystem__fat__get_fs__5" label: "Get_Fs\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:718:15\n16 bytes (static)" }
node: { title: "filesystem__fat__get_fs" label: "Get_Fs\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:722:15\n16 bytes (static)" }
node: { title: "filesystem__fat__long_name" label: "Long_Name\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:725:4\n280 bytes (static)" }
edge: { sourcename: "filesystem__fat__long_name" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__long_name" targetname: "filesystem__fat__short_name" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:726:47" }
edge: { sourcename: "filesystem__fat__long_name" targetname: "memcpy" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__short_name__B155s___finalizer.6821" label: "B155s\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:729:8\n16 bytes (static)" }
node: { title: "system__secondary_stack__ss_release" label: "Ss_Release\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-secsta.ads:70:14" shape : ellipse }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__short_name__B155s___finalizer.6821" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:729:8" }
node: { title: "filesystem__fat__short_name" label: "Short_Name\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:728:4\n120 bytes (dynamic)" }
node: { title: "system__secondary_stack__ss_mark" label: "Ss_Mark\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-secsta.ads:67:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__short_name" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:729:8" }
edge: { sourcename: "filesystem__fat__short_name" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:730:27" }
edge: { sourcename: "filesystem__fat__short_name" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:730:11" }
edge: { sourcename: "filesystem__fat__short_name" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__short_name" targetname: "filesystem__fat__trim" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:729:10" }
edge: { sourcename: "filesystem__fat__short_name" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__short_name" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__short_name" targetname: "filesystem__fat__Osubtract__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:729:8" }
edge: { sourcename: "filesystem__fat__short_name" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__short_name__B155s___finalizer.6821" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:729:0" }
node: { title: "filesystem__fat__basename__2" label: "Basename\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:734:15\n288 bytes (static)" }
edge: { sourcename: "filesystem__fat__basename__2" targetname: "filesystem__fat__long_name" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:735:10" }
edge: { sourcename: "filesystem__fat__basename__2" targetname: "filesystem__fat__Osubtract" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:735:8" }
node: { title: "filesystem__fat__is_read_only" label: "Is_Read_Only\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:737:15\n16 bytes (static)" }
node: { title: "filesystem__fat__is_hidden" label: "Is_Hidden\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:740:15\n16 bytes (static)" }
node: { title: "filesystem__fat__is_system_file" label: "Is_System_File\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:743:4\n16 bytes (static)" }
node: { title: "filesystem__fat__is_subdirectory" label: "Is_Subdirectory\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:746:15\n16 bytes (static)" }
node: { title: "filesystem__fat__is_archive" label: "Is_Archive\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:749:4\n16 bytes (static)" }
node: { title: "filesystem__fat__get_start_cluster" label: "Get_Start_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:752:4\n16 bytes (static)" }
node: { title: "filesystem__fat__size__2" label: "Size\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:755:4\n16 bytes (static)" }
node: { title: "filesystem__fat__is_symlink" label: "Is_Symlink\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:758:15\n16 bytes (static)" }
node: { title: "filesystem__fat__fat_directory_entryIP" label: "Fat_Directory_Entryip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:552:9\n16 bytes (static)" }
node: { title: "filesystem__fat__vfat_sequenceIP" label: "Vfat_Sequenceip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:586:9\n16 bytes (static)" }
node: { title: "filesystem__fat__vfat_directory_entryIP" label: "Vfat_Directory_Entryip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:596:9\n16 bytes (static)" }
node: { title: "filesystem__fat__cluster_to_block" label: "Cluster_To_Block\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:328:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__cluster_to_block" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:331:54" }
node: { title: "filesystem__fat__Oadd" label: "+\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:333:4\n32 bytes (static)" }
node: { title: "filesystem__fat__is_last_cluster" label: "Is_Last_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:357:4\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__is_last_cluster" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:360:13" }
edge: { sourcename: "filesystem__fat__is_last_cluster" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:360:13" }
node: { title: "filesystem__fat__is_reserved_cluster" label: "Is_Reserved_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:365:4\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__is_reserved_cluster" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:368:13" }
edge: { sourcename: "filesystem__fat__is_reserved_cluster" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:368:13" }
node: { title: "filesystem__fat__is_bad_cluster" label: "Is_Bad_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:373:4\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__is_bad_cluster" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:376:13" }
edge: { sourcename: "filesystem__fat__is_bad_cluster" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:376:13" }
node: { title: "filesystem__fat__is_free_cluster" label: "Is_Free_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:381:4\n16 bytes (static)" }
node: { title: "filesystem__fat__get_num_vfat_entries" label: "Get_Num_Vfat_Entries\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:708:4\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__get_num_vfat_entries" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:709:24" }
node: { title: "filesystem__fat__Tthe_file_handlesBIP" label: "Tthe_File_Handlesbip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:43:4\n32 bytes (static)" }
edge: { sourcename: "filesystem__fat__Tthe_file_handlesBIP" targetname: "filesystem__fat__fat_file_handleIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:43:4" }
node: { title: "filesystem__fat__Tthe_dir_handlesBIP" label: "Tthe_Dir_Handlesbip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:47:4\n32 bytes (static)" }
edge: { sourcename: "filesystem__fat__Tthe_dir_handlesBIP" targetname: "filesystem__fat__fat_directory_handleIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:47:4" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_dir_handle" label: "Find_Free_Dir_Handle\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:62:4\n40 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_dir_handle" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:67:32" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_dir_handle" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:79:16" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_dir_handle" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:80:16" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_dir_handle" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:92:17" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_file_handle" label: "Find_Free_File_Handle\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:100:4\n32 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_file_handle" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:104:33" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_file_handle" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:109:20" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_file_handle" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:114:13" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_file_handle" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:115:13" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_file_handle" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:118:20" }
node: { title: "filesystem__fat__Osubtract" label: "-\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:129:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__Osubtract" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:132:27" }
edge: { sourcename: "filesystem__fat__Osubtract" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:132:7" }
edge: { sourcename: "filesystem__fat__Osubtract" targetname: "memcpy" }
node: { title: "filesystem__fat__Osubtract__2" label: "-\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:139:4\n368 bytes (static)" }
edge: { sourcename: "filesystem__fat__Osubtract__2" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:72:18" }
edge: { sourcename: "filesystem__fat__Osubtract__2" targetname: "filesystem__fat__fat_nameIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:141:7" }
edge: { sourcename: "filesystem__fat__Osubtract__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:145:13" }
edge: { sourcename: "filesystem__fat__Osubtract__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:149:22" }
edge: { sourcename: "filesystem__fat__Osubtract__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:150:19" }
edge: { sourcename: "filesystem__fat__Osubtract__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:150:26" }
edge: { sourcename: "filesystem__fat__Osubtract__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:150:38" }
edge: { sourcename: "filesystem__fat__Osubtract__2" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__Osubtract__2" targetname: "memcpy" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__Oeq__to_upper__2.7019" label: "To_Upper\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:160:7\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__Oeq__to_upper__2.7019" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:163:54" }
node: { title: "filesystem__fat__Oeq__2" label: "=\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:158:15\n40 bytes (static)" }
edge: { sourcename: "filesystem__fat__Oeq__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:171:26" }
edge: { sourcename: "filesystem__fat__Oeq__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:172:28" }
edge: { sourcename: "filesystem__fat__Oeq__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:172:57" }
edge: { sourcename: "filesystem__fat__Oeq__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__Oeq__to_upper__2.7019" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:172:13" }
edge: { sourcename: "filesystem__fat__Oeq__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__Oeq__to_upper__2.7019" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:172:42" }
node: { title: "filesystem__fat__basename" label: "Basename\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:195:4\n64 bytes (static)" }
edge: { sourcename: "filesystem__fat__basename" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:197:30" }
edge: { sourcename: "filesystem__fat__basename" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:201:10" }
edge: { sourcename: "filesystem__fat__basename" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:204:10" }
edge: { sourcename: "filesystem__fat__basename" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:205:23" }
edge: { sourcename: "filesystem__fat__basename" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:209:13" }
edge: { sourcename: "filesystem__fat__basename" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:210:32" }
edge: { sourcename: "filesystem__fat__basename" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:210:28" }
edge: { sourcename: "filesystem__fat__basename" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:210:13" }
edge: { sourcename: "filesystem__fat__basename" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__basename" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:214:31" }
edge: { sourcename: "filesystem__fat__basename" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:214:7" }
edge: { sourcename: "filesystem__fat__basename" targetname: "memcpy" }
node: { title: "filesystem__fat__parent" label: "Parent\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:221:4\n72 bytes (static)" }
edge: { sourcename: "filesystem__fat__parent" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:226:10" }
edge: { sourcename: "filesystem__fat__parent" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:229:19" }
edge: { sourcename: "filesystem__fat__parent" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:229:57" }
edge: { sourcename: "filesystem__fat__parent" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:229:57" }
edge: { sourcename: "filesystem__fat__parent" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:229:57" }
edge: { sourcename: "filesystem__fat__parent" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:229:70" }
edge: { sourcename: "filesystem__fat__parent" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:232:13" }
edge: { sourcename: "filesystem__fat__parent" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:233:37" }
edge: { sourcename: "filesystem__fat__parent" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:233:13" }
edge: { sourcename: "filesystem__fat__parent" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__parent" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:237:7" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__normalize__L_9__B85b___finalizer.7130" label: "B85b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:278:20\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__normalize__L_9__B85b___finalizer.7130" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:278:20" }
node: { title: "filesystem__fat__normalize" label: "Normalize\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:244:4\n576 bytes (dynamic)" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "filesystem__fat__fat_nameIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:249:7" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:251:28" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:255:10" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:259:10" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:260:27" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:265:18" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:273:23" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:274:36" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:275:18" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:275:39" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:278:20" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "filesystem__fat__Osubtract" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:278:13" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__normalize__L_9__B85b___finalizer.7130" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:278:0" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:280:20" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:283:29" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:285:25" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:285:50" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:285:54" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:285:41" }
node: { title: "memmove" label: "builtin_memmove\n<built-in>" shape : ellipse }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memmove" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:285:38" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:286:29" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:289:23" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "filesystem__fat__Osubtract" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:289:16" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:289:23" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__normalize__L_9__B99b___finalizer.7148" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:289:0" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:290:20" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:293:27" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:298:50" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:299:22" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:300:32" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:300:32" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:303:30" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:307:34" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:307:41" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:307:47" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:307:26" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:307:64" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:307:68" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:307:55" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memmove" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:307:52" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:308:29" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:308:36" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:308:42" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:308:42" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:314:22" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:314:47" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:314:51" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:314:38" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memmove" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:314:35" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:315:26" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:318:24" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:318:36" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:325:13" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:327:13" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:330:13" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:331:36" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:332:44" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:332:16" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:334:44" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:334:16" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:337:36" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:338:38" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:338:16" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:340:38" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:340:16" }
edge: { sourcename: "filesystem__fat__normalize" targetname: "memcpy" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__normalize__L_9__B99b___finalizer.7148" label: "B99b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:289:23\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__normalize__L_9__B99b___finalizer.7148" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:289:23" }
node: { title: "filesystem__fat__trim" label: "Trim\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:350:4\n64 bytes (static)" }
edge: { sourcename: "filesystem__fat__trim" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:355:31" }
edge: { sourcename: "filesystem__fat__trim" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:355:13" }
edge: { sourcename: "filesystem__fat__trim" targetname: "memcpy" }
edge: { sourcename: "filesystem__fat__trim" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:359:7" }
node: { title: "filesystem__fat__open__4" label: "Open\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:366:4\n32 bytes (static)" }
edge: { sourcename: "filesystem__fat__open__4" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:377:7" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs__B219b___finalizer.7367" label: "B219b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:470:21\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs__B219b___finalizer.7367" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:470:21" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" label: "Initialize_Fs\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:392:4\n48 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__ensure_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:406:19" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:412:33" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "memcpy" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:420:12" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__fsinfo_block_number" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:422:45" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__ensure_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:422:14" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:429:36" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__fat_table_size_in_blocks" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:441:34" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__number_of_fats" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:442:49" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__reserved_blocks" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:445:42" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:448:15" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:454:33" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:453:54" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__fat16_root_dir_num_entries" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:452:32" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:453:36" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:458:22" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:457:60" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:457:35" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:459:21" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:467:32" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:466:72" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__total_number_of_blocks" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:466:18" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:470:21" }
node: { title: "filesystem__fat__directories__root_entry" label: "Root_Entry\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.ads:50:13" shape : ellipse }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat__directories__root_entry" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:470:35" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "filesystem__fat___assign__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:470:21" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__initialize_fs__B219b___finalizer.7367" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:470:0" }
node: { title: "filesystem__fat__close__2" label: "Close\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:477:15\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__close__2" targetname: "filesystem__fat__close__6" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:484:33" }
edge: { sourcename: "filesystem__fat__close__2" targetname: "filesystem__fat__close__4" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:492:32" }
edge: { sourcename: "filesystem__fat__close__2" targetname: "filesystem__fat__write_fsinfo" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:497:12" }
node: { title: "filesystem__fat__ensure_block" label: "Ensure_Block\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:508:4\n56 bytes (static)" }
edge: { sourcename: "filesystem__fat__ensure_block" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:517:16" }
edge: { sourcename: "filesystem__fat__ensure_block" targetname: "filesystem__fat__Oadd" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:518:17" }
node: { title: "__indirect_call" label: "Indirect Call Placeholder" shape : ellipse }
edge: { sourcename: "filesystem__fat__ensure_block" targetname: "__indirect_call" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:517:27" }
node: { title: "filesystem__fat__root_node" label: "Root_Node\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:534:15\n296 bytes (static)" }
edge: { sourcename: "filesystem__fat__root_node" targetname: "filesystem__fat__Osubtract__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:541:31" }
edge: { sourcename: "filesystem__fat__root_node" targetname: "memcpy" }
node: { title: "filesystem__fat__open" label: "Open\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:550:15\n40 bytes (static)" }
edge: { sourcename: "filesystem__fat__open" targetname: "filesystem__fat__fat_open" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:556:14" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__fat_open___finalizer.7408" label: "Fat_Open\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:563:4\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__fat_open___finalizer.7408" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:563:4" }
node: { title: "filesystem__fat__fat_open" label: "Fat_Open\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:563:4\n432 bytes (static)" }
edge: { sourcename: "filesystem__fat__fat_open" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:563:4" }
edge: { sourcename: "filesystem__fat__fat_open" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:568:7" }
edge: { sourcename: "filesystem__fat__fat_open" targetname: "filesystem__fat__normalize" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:569:35" }
edge: { sourcename: "filesystem__fat__fat_open" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:569:35" }
edge: { sourcename: "filesystem__fat__fat_open" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:188:35" }
node: { title: "filesystem__fat__directories__find" label: "Find\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.ads:39:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__fat_open" targetname: "filesystem__fat__directories__find" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:574:31" }
edge: { sourcename: "filesystem__fat__fat_open" targetname: "filesystem__fat___assign__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:581:12" }
edge: { sourcename: "filesystem__fat__fat_open" targetname: "filesystem__fat__fat_open__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:585:15" }
edge: { sourcename: "filesystem__fat__fat_open" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__fat_open___finalizer.7408" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:586:0" }
node: { title: "filesystem__fat__fat_open__2" label: "Fat_Open\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:592:4\n32 bytes (static)" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "filesystem__fat__is_subdirectory" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:598:14" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_dir_handle" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:602:17" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:608:13" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:612:20" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:612:23" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:614:49" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:616:44" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "filesystem__fat__root_dir_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:616:47" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:618:22" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:618:51" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "filesystem__fat__root_dir_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:618:54" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:618:25" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:623:19" }
edge: { sourcename: "filesystem__fat__fat_open__2" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:623:22" }
node: { title: "filesystem__fat__reset__2" label: "Reset\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:635:15\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__reset__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:638:55" }
edge: { sourcename: "filesystem__fat__reset__2" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:638:30" }
node: { title: "filesystem__fat__read__2" label: "Read\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:647:15\n320 bytes (static)" }
edge: { sourcename: "filesystem__fat__read__2" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:651:7" }
node: { title: "filesystem__fat__directories__read" label: "Read\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.ads:52:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__read__2" targetname: "filesystem__fat__directories__read" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:654:28" }
edge: { sourcename: "filesystem__fat__read__2" targetname: "filesystem__fat___assign__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:655:24" }
node: { title: "filesystem__fat__close__4" label: "Close\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:664:15\n16 bytes (static)" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__create_file__B261b___finalizer__2.7452" label: "B261b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:688:59\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__create_file__B261b___finalizer__2.7452" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:688:59" }
node: { title: "filesystem__fat__create_file__2" label: "Create_File\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:680:4\n912 bytes (static)" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:684:7" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:685:7" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:688:59" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "filesystem__fat__parent" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:688:34" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "filesystem__fat__directories__find" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:688:21" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__create_file__B261b___finalizer__2.7452" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:688:0" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:692:11" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "filesystem__fat__basename" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:692:55" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "filesystem__fat__Osubtract__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:692:54" }
node: { title: "filesystem__fat__directories__create_file_node" label: "Create_File_Node\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.ads:79:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "filesystem__fat__directories__create_file_node" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:692:25" }
edge: { sourcename: "filesystem__fat__create_file__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__create_file__B265b___finalizer__2.7455" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:692:0" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__create_file__B265b___finalizer__2.7455" label: "B265b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:692:11\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__create_file__B265b___finalizer__2.7455" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:692:11" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__unlink__B270b___finalizer__2.7470" label: "B270b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:713:59\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__unlink__B270b___finalizer__2.7470" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:713:59" }
node: { title: "filesystem__fat__unlink__2" label: "Unlink\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:702:4\n920 bytes (static)" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:706:7" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:707:7" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:188:35" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:713:59" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "filesystem__fat__parent" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:713:34" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "filesystem__fat__directories__find" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:713:21" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__unlink__B270b___finalizer__2.7470" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:713:0" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:717:62" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "filesystem__fat__basename" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:717:39" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "filesystem__fat__Osubtract__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:717:38" }
node: { title: "filesystem__fat__directories__find__2" label: "Find\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.ads:44:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "filesystem__fat__directories__find__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:717:21" }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__unlink__B274b___finalizer__2.7474" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:717:0" }
node: { title: "filesystem__fat__directories__delete_entry" label: "Delete_Entry\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.ads:88:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__unlink__2" targetname: "filesystem__fat__directories__delete_entry" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:721:25" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__unlink__B274b___finalizer__2.7474" label: "B274b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:717:62\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__unlink__B274b___finalizer__2.7474" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:717:62" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__remove_directory___finalizer__2.7487" label: "Remove_Directory\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:730:4\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__remove_directory___finalizer__2.7487" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:730:4" }
node: { title: "filesystem__fat__remove_directory__2" label: "Remove_Directory\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:730:4\n416 bytes (static)" }
edge: { sourcename: "filesystem__fat__remove_directory__2" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:730:4" }
edge: { sourcename: "filesystem__fat__remove_directory__2" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:734:7" }
edge: { sourcename: "filesystem__fat__remove_directory__2" targetname: "filesystem__fat__normalize" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:735:35" }
edge: { sourcename: "filesystem__fat__remove_directory__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:735:35" }
edge: { sourcename: "filesystem__fat__remove_directory__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:188:35" }
edge: { sourcename: "filesystem__fat__remove_directory__2" targetname: "filesystem__fat__directories__find" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:740:31" }
node: { title: "filesystem__fat__directories__delete_subdir" label: "Delete_Subdir\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.ads:84:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__remove_directory__2" targetname: "filesystem__fat__directories__delete_subdir" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:750:25" }
edge: { sourcename: "filesystem__fat__remove_directory__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__remove_directory___finalizer__2.7487" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:751:0" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__open__B292b___finalizer__2.7519" label: "B292b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:771:57\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__open__B292b___finalizer__2.7519" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:771:57" }
node: { title: "filesystem__fat__open__2" label: "Open\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:757:15\n384 bytes (static)" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:763:7" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:188:35" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:771:57" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "filesystem__fat__parent" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:771:32" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "filesystem__fat__directories__find" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:771:21" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__open__B292b___finalizer__2.7519" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:771:0" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:775:7" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "filesystem__fat__basename" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:776:30" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "filesystem__fat__open__3" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:775:14" }
edge: { sourcename: "filesystem__fat__open__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__open__B297b___finalizer__2.7522" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:775:0" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__open__B297b___finalizer__2.7522" label: "B297b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:775:7\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__open__B297b___finalizer__2.7522" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:775:7" }
node: { title: "filesystem__fat__open__3" label: "Open\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:785:15\n336 bytes (static)" }
edge: { sourcename: "filesystem__fat__open__3" targetname: "filesystem__fat__is_subdirectory" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\hal\src\hal-filesystem.ads:179:24" }
edge: { sourcename: "filesystem__fat__open__3" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\hal\src\hal-filesystem.ads:179:24" }
edge: { sourcename: "filesystem__fat__open__3" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:130:16" }
edge: { sourcename: "filesystem__fat__open__3" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:filesystem__fat__find_free_file_handle" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:794:21" }
edge: { sourcename: "filesystem__fat__open__3" targetname: "filesystem__fat__Osubtract__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:800:34" }
node: { title: "filesystem__fat__files__open" label: "Open\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-files.ads:53:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__open__3" targetname: "filesystem__fat__files__open" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:800:19" }
node: { title: "filesystem__fat__size__4" label: "Size\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:809:15\n16 bytes (static)" }
node: { title: "filesystem__fat__mode__2" label: "Mode\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:819:15\n16 bytes (static)" }
node: { title: "filesystem__fat__read__4" label: "Read\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:829:15\n48 bytes (static)" }
edge: { sourcename: "filesystem__fat__read__4" targetname: "filesystem__fat__mode__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\hal\src\hal-filesystem.ads:195:24" }
edge: { sourcename: "filesystem__fat__read__4" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\hal\src\hal-filesystem.ads:195:24" }
edge: { sourcename: "filesystem__fat__read__4" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:834:43" }
node: { title: "filesystem__fat__files__read" label: "Read\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-files.ads:70:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__read__4" targetname: "filesystem__fat__files__read" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:837:19" }
node: { title: "filesystem__fat__offset__2" label: "Offset\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:860:15\n16 bytes (static)" }
node: { title: "filesystem__fat__write__2" label: "Write\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:868:15\n32 bytes (static)" }
edge: { sourcename: "filesystem__fat__write__2" targetname: "filesystem__fat__mode__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\hal\src\hal-filesystem.ads:203:21" }
edge: { sourcename: "filesystem__fat__write__2" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\hal\src\hal-filesystem.ads:203:21" }
edge: { sourcename: "filesystem__fat__write__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:874:54" }
node: { title: "filesystem__fat__files__write" label: "Write\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-files.ads:81:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__write__2" targetname: "filesystem__fat__files__write" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:874:19" }
node: { title: "filesystem__fat__flush__2" label: "Flush\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:881:15\n16 bytes (static)" }
node: { title: "filesystem__fat__files__flush" label: "Flush\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-files.ads:88:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__flush__2" targetname: "filesystem__fat__files__flush" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:885:19" }
node: { title: "filesystem__fat__seek__2" label: "Seek\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:892:15\n40 bytes (static)" }
edge: { sourcename: "filesystem__fat__seek__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:897:45" }
node: { title: "filesystem__fat__files__seek" label: "Seek\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-files.ads:92:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__seek__2" targetname: "filesystem__fat__files__seek" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:900:19" }
node: { title: "filesystem__fat__close__6" label: "Close\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:910:15\n16 bytes (static)" }
node: { title: "filesystem__fat__files__close" label: "Close\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-files.ads:98:14" shape : ellipse }
edge: { sourcename: "filesystem__fat__close__6" targetname: "filesystem__fat__files__close" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:913:12" }
node: { title: "filesystem__fat__get_fat" label: "Get_Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:921:4\n80 bytes (static)" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:940:12" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:943:59" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:943:41" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:947:59" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:947:41" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:953:19" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "filesystem__fat__Oadd" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:954:20" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__indirect_call" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:953:30" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:962:12" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:964:57" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:964:51" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:964:51" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:964:51" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:965:55" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:965:48" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:965:31" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:968:57" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:968:51" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:968:51" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:968:51" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:969:65" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:969:58" }
edge: { sourcename: "filesystem__fat__get_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:969:41" }
node: { title: "filesystem__fat__set_fat" label: "Set_Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:978:4\n88 bytes (static)" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:998:56" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:998:38" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1003:19" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "filesystem__fat__Oadd" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1003:44" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__indirect_call" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1003:30" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1009:57" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1009:51" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1009:51" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1009:51" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1011:33" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1011:26" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1011:55" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1013:16" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "filesystem__fat__Oadd" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1013:42" }
edge: { sourcename: "filesystem__fat__set_fat" targetname: "__indirect_call" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1013:27" }
node: { title: "filesystem__fat__write_fsinfo" label: "Write_Fsinfo\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1024:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__write_fsinfo" targetname: "filesystem__fat__fsinfo_block_number" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1033:41" }
edge: { sourcename: "filesystem__fat__write_fsinfo" targetname: "filesystem__fat__ensure_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1037:19" }
edge: { sourcename: "filesystem__fat__write_fsinfo" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1044:33" }
edge: { sourcename: "filesystem__fat__write_fsinfo" targetname: "filesystem__fat__write_window" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1051:16" }
node: { title: "filesystem__fat__get_free_cluster" label: "Get_Free_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1058:4\n24 bytes (static)" }
edge: { sourcename: "filesystem__fat__get_free_cluster" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1070:35" }
edge: { sourcename: "filesystem__fat__get_free_cluster" targetname: "filesystem__fat__is_free_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1070:15" }
edge: { sourcename: "filesystem__fat__get_free_cluster" targetname: "filesystem__fat__most_recently_allocated_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1076:22" }
edge: { sourcename: "filesystem__fat__get_free_cluster" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1085:35" }
edge: { sourcename: "filesystem__fat__get_free_cluster" targetname: "filesystem__fat__is_free_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1085:15" }
edge: { sourcename: "filesystem__fat__get_free_cluster" targetname: "filesystem__fat__most_recently_allocated_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1093:28" }
edge: { sourcename: "filesystem__fat__get_free_cluster" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1094:35" }
edge: { sourcename: "filesystem__fat__get_free_cluster" targetname: "filesystem__fat__is_free_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1094:15" }
node: { title: "filesystem__fat__new_cluster" label: "New_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1108:4\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat__new_cluster" targetname: "filesystem__fat__new_cluster__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1112:16" }
node: { title: "filesystem__fat__new_cluster__2" label: "New_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1119:4\n32 bytes (static)" }
edge: { sourcename: "filesystem__fat__new_cluster__2" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1126:12" }
edge: { sourcename: "filesystem__fat__new_cluster__2" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1126:10" }
edge: { sourcename: "filesystem__fat__new_cluster__2" targetname: "filesystem__fat__get_free_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1129:16" }
edge: { sourcename: "filesystem__fat__new_cluster__2" targetname: "filesystem__fat__set_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1136:15" }
edge: { sourcename: "filesystem__fat__new_cluster__2" targetname: "filesystem__fat__set_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1141:12" }
node: { title: "filesystem__fat__write_window" label: "Write_Window\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1156:4\n56 bytes (static)" }
edge: { sourcename: "filesystem__fat__write_window" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1160:12" }
edge: { sourcename: "filesystem__fat__write_window" targetname: "filesystem__fat__Oadd" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1160:38" }
edge: { sourcename: "filesystem__fat__write_window" targetname: "__indirect_call" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1160:23" }
node: { title: "filesystem__fat__close" label: "Close\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1171:15\n16 bytes (static)" }
node: { title: "filesystem__fat__size" label: "Size\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:1180:15\n16 bytes (static)" }
node: { title: "filesystem__fat___elabb" label: "Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:41:1\n16 bytes (static)" }
edge: { sourcename: "filesystem__fat___elabb" targetname: "filesystem__fat__Tthe_file_handlesBIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:43:4" }
edge: { sourcename: "filesystem__fat___elabb" targetname: "filesystem__fat__Tthe_dir_handlesBIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.adb:47:4" }
}
