

================================================================
== Vivado HLS Report for 'k2c_matmul_1'
================================================================
* Date:           Tue Apr 23 20:37:57 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        11|          6|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1566|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     53|    1416|     917|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     257|
|Register         |        -|      -|    2213|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     53|    3629|    2740|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      7|       1|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |WebModel_fadd_32ncud_U81  |WebModel_fadd_32ncud  |        0|      2|  205|  203|
    |WebModel_fmul_32ndEe_U82  |WebModel_fmul_32ndEe  |        0|      3|  128|  129|
    |WebModel_mul_64nseOg_U85  |WebModel_mul_64nseOg  |        0|     16|  361|  195|
    |WebModel_mul_64s_bkb_U83  |WebModel_mul_64s_bkb  |        0|     16|  361|  195|
    |WebModel_mul_64s_bkb_U84  |WebModel_mul_64s_bkb  |        0|     16|  361|  195|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     53| 1416|  917|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |a10_fu_269_p2                    |     +    |      0|  0|   22|          15|           1|
    |indvar_flatten_next_fu_378_p2    |     +    |      0|  0|  135|         128|           1|
    |indvars_iv_next7_fu_485_p2       |     +    |      0|  0|   71|          64|          64|
    |indvars_iv_next9_fu_490_p2       |     +    |      0|  0|   71|          64|          64|
    |inner_k_outcols_4_ca_fu_363_p2   |     +    |      0|  0|   23|          16|          16|
    |inner_k_outcols_4_fu_358_p2      |     +    |      0|  0|   71|          64|          64|
    |inner_k_outcols_end_fu_368_p2    |     +    |      0|  0|   71|          64|          64|
    |inneridx_2_fu_336_p2             |     +    |      0|  0|   71|          64|          64|
    |j_1_fu_480_p2                    |     +    |      0|  0|   71|           1|          64|
    |k_1_fu_306_p2                    |     +    |      0|  0|   71|          64|           1|
    |outrowidx_2_fu_341_p2            |     +    |      0|  0|   71|          64|          64|
    |sum2_fu_470_p2                   |     +    |      0|  0|   16|          16|          16|
    |sum3_fu_453_p2                   |     +    |      0|  0|   21|          14|          14|
    |sum_cast_mid2_v_fu_418_p2        |     +    |      0|  0|   16|          14|          14|
    |sum_cast_mid2_v_v_fu_413_p2      |     +    |      0|  0|   16|          14|          14|
    |tmp_11_fu_396_p2                 |     +    |      0|  0|   71|          64|          64|
    |tmp_12_fu_423_p2                 |     +    |      0|  0|   71|          64|          64|
    |tmp_5_mid2_v_fu_440_p2           |     +    |      0|  0|   23|          16|          16|
    |tmp_6_fu_326_p2                  |     +    |      0|  0|   71|          64|          64|
    |indvars_iv_fu_296_p2             |     -    |      0|  0|   71|          64|          64|
    |tmp_5_mid2_fu_462_p2             |     -    |      0|  0|   16|          16|          16|
    |exitcond1_fu_301_p2              |   icmp   |      0|  0|   29|          64|          64|
    |exitcond2_fu_264_p2              |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten_fu_373_p2       |   icmp   |      0|  0|   50|         128|         128|
    |tmp_10_fu_384_p2                 |   icmp   |      0|  0|   29|          64|          64|
    |tmp_s_fu_312_p2                  |   icmp   |      0|  0|   29|          64|          64|
    |j1_mid2_fu_389_p3                |  select  |      0|  0|   64|           1|          64|
    |sum_cast_mid2_v_v_v_s_fu_401_p3  |  select  |      0|  0|   64|           1|          64|
    |tmp_5_mid2_v_v_v_fu_428_p3       |  select  |      0|  0|   64|           1|          64|
    |umax_fu_318_p3                   |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                    |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|    2|           2|           1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0| 1566|        1345|        1456|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |C_address0                               |  21|          4|   15|         60|
    |C_d0                                     |  15|          3|   32|         96|
    |a_reg_114                                |   9|          2|   15|         30|
    |ap_NS_fsm                                |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten_phi_fu_207_p4  |   9|          2|  128|        256|
    |ap_phi_mux_inneridx_1_phi_fu_227_p4      |   9|          2|   64|        128|
    |ap_phi_mux_j1_phi_fu_237_p4              |   9|          2|   64|        128|
    |ap_phi_mux_outrowidx_1_phi_fu_217_p4     |   9|          2|   64|        128|
    |indvar_flatten_reg_203                   |   9|          2|  128|        256|
    |indvars_iv11_pn_reg_125                  |   9|          2|   64|        128|
    |indvars_iv6_reg_146                      |   9|          2|   64|        128|
    |indvars_iv8_reg_136                      |   9|          2|   64|        128|
    |inner_k_outcols_reg_156                  |   9|          2|   64|        128|
    |inneridx_1_reg_224                       |   9|          2|   64|        128|
    |inneridx_reg_180                         |   9|          2|   64|        128|
    |j1_reg_234                               |   9|          2|   64|        128|
    |k_reg_192                                |   9|          2|   64|        128|
    |outrowidx_1_reg_214                      |   9|          2|   64|        128|
    |outrowidx_reg_168                        |   9|          2|   64|        128|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 257|         57| 1152|       2380|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |B_load_2_reg_693                        |   32|   0|   32|          0|
    |B_load_reg_698                          |   32|   0|   32|          0|
    |C_addr_2_reg_688                        |   15|   0|   15|          0|
    |C_addr_2_reg_688_pp0_iter1_reg          |   15|   0|   15|          0|
    |a_reg_114                               |   15|   0|   15|          0|
    |ap_CS_fsm                               |   14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |bound_reg_629                           |  128|   0|  128|          0|
    |cast_reg_569                            |   64|   0|  128|         64|
    |exitcond_flatten_reg_634                |    1|   0|    1|          0|
    |exitcond_flatten_reg_634_pp0_iter1_reg  |    1|   0|    1|          0|
    |indvar_flatten_next_reg_638             |  128|   0|  128|          0|
    |indvar_flatten_reg_203                  |  128|   0|  128|          0|
    |indvars_iv11_pn_reg_125                 |   64|   0|   64|          0|
    |indvars_iv6_reg_146                     |   64|   0|   64|          0|
    |indvars_iv8_reg_136                     |   64|   0|   64|          0|
    |indvars_iv_reg_574                      |   64|   0|   64|          0|
    |inner_k_outcols_4_ca_reg_619            |   16|   0|   16|          0|
    |inner_k_outcols_4_reg_612               |   64|   0|   64|          0|
    |inner_k_outcols_end_reg_624             |   64|   0|   64|          0|
    |inner_k_outcols_reg_156                 |   64|   0|   64|          0|
    |inneridx_1_reg_224                      |   64|   0|   64|          0|
    |inneridx_2_reg_597                      |   64|   0|   64|          0|
    |inneridx_reg_180                        |   64|   0|   64|          0|
    |j1_mid2_reg_643                         |   64|   0|   64|          0|
    |j1_reg_234                              |   64|   0|   64|          0|
    |j_1_reg_708                             |   64|   0|   64|          0|
    |k_1_reg_582                             |   64|   0|   64|          0|
    |k_reg_192                               |   64|   0|   64|          0|
    |outrowidx_1_reg_214                     |   64|   0|   64|          0|
    |outrowidx_2_reg_602                     |   64|   0|   64|          0|
    |outrowidx_reg_168                       |   64|   0|   64|          0|
    |sum3_reg_673                            |   14|   0|   14|          0|
    |sum_cast_mid2_v_reg_653                 |   14|   0|   14|          0|
    |sum_cast_mid2_v_v_v_s_reg_648           |   64|   0|   64|          0|
    |tmp_22_reg_553                          |   16|   0|   16|          0|
    |tmp_23_reg_559                          |   14|   0|   14|          0|
    |tmp_24_reg_543                          |   14|   0|   14|          0|
    |tmp_26_reg_592                          |   14|   0|   14|          0|
    |tmp_30_reg_668                          |   16|   0|   16|          0|
    |tmp_4_reg_703                           |   32|   0|   32|          0|
    |tmp_5_mid2_v_reg_663                    |   16|   0|   16|          0|
    |tmp_5_mid2_v_v_v_reg_658                |   64|   0|   64|          0|
    |tmp_6_reg_587                           |   64|   0|   64|          0|
    |tmp_9_reg_548                           |   64|   0|   64|          0|
    |tmp_reg_529                             |   64|   0|   64|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 2213|   0| 2277|         64|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|C_address0  | out |   15|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|B_address0  | out |   13|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|B_address1  | out |   13|  ap_memory |       B      |     array    |
|B_ce1       | out |    1|  ap_memory |       B      |     array    |
|B_q1        |  in |   32|  ap_memory |       B      |     array    |
|B_offset    |  in |   64|   ap_none  |   B_offset   |    scalar    |
|outrows     |  in |   64|   ap_none  |    outrows   |    scalar    |
|outcols     |  in |   64|   ap_none  |    outcols   |    scalar    |
|innerdim    |  in |   64|   ap_none  |   innerdim   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 6, D = 11, States = { 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	19  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	8  / true
19 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.60>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outcols_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outcols)"   --->   Operation 20 'read' 'outcols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 21 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [../../../../Downloads/WebModel.c:284]   --->   Operation 22 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.60>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%innerdim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %innerdim)"   --->   Operation 23 'read' 'innerdim_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%B_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_offset)"   --->   Operation 24 'read' 'B_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [../../../../Downloads/WebModel.c:284]   --->   Operation 25 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:284]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 8.60>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%a = phi i15 [ 0, %0 ], [ %a10, %2 ]"   --->   Operation 27 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%a_cast = zext i15 %a to i64" [../../../../Downloads/WebModel.c:284]   --->   Operation 28 'zext' 'a_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %a_cast, %tmp" [../../../../Downloads/WebModel.c:284]   --->   Operation 29 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.82ns)   --->   "%a10 = add i15 %a, 1" [../../../../Downloads/WebModel.c:284]   --->   Operation 30 'add' 'a10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [../../../../Downloads/WebModel.c:284]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [26000 x float]* %C, i64 0, i64 %a_cast" [../../../../Downloads/WebModel.c:285]   --->   Operation 32 'getelementptr' 'C_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %C_addr, align 4" [../../../../Downloads/WebModel.c:285]   --->   Operation 33 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:284]   --->   Operation 34 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (8.60ns)   --->   "%tmp_9 = mul i64 %outrows_read, %innerdim_read" [../../../../Downloads/WebModel.c:291]   --->   Operation 35 'mul' 'tmp_9' <Predicate = (exitcond2)> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i64 %B_offset_read to i14"   --->   Operation 36 'trunc' 'tmp_24' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 37 [1/2] (8.60ns)   --->   "%tmp_9 = mul i64 %outrows_read, %innerdim_read" [../../../../Downloads/WebModel.c:291]   --->   Operation 37 'mul' 'tmp_9' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i64 %outcols_read to i16"   --->   Operation 38 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i64 %innerdim_read to i14"   --->   Operation 39 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_25 = shl i64 %outcols_read, 1" [../../../../Downloads/WebModel.c:291]   --->   Operation 40 'shl' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows_read to i128"   --->   Operation 41 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.35ns)   --->   "br label %4" [../../../../Downloads/WebModel.c:291]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.99>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%indvars_iv11_pn = phi i64 [ %indvars_iv, %7 ], [ 0, %3 ]" [../../../../Downloads/WebModel.c:291]   --->   Operation 43 'phi' 'indvars_iv11_pn' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%indvars_iv8 = phi i64 [ %indvars_iv_next9, %7 ], [ %tmp_25, %3 ]" [../../../../Downloads/WebModel.c:291]   --->   Operation 44 'phi' 'indvars_iv8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%indvars_iv6 = phi i64 [ %indvars_iv_next7, %7 ], [ %outcols_read, %3 ]" [../../../../Downloads/WebModel.c:291]   --->   Operation 45 'phi' 'indvars_iv6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%inner_k_outcols = phi i64 [ %inner_k_outcols_4, %7 ], [ 0, %3 ]"   --->   Operation 46 'phi' 'inner_k_outcols' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%outrowidx = phi i64 [ %outrowidx_2, %7 ], [ 0, %3 ]"   --->   Operation 47 'phi' 'outrowidx' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%inneridx = phi i64 [ %inneridx_2, %7 ], [ 0, %3 ]"   --->   Operation 48 'phi' 'inneridx' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%k = phi i64 [ %k_1, %7 ], [ 0, %3 ]"   --->   Operation 49 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.99ns)   --->   "%indvars_iv = sub i64 %indvars_iv11_pn, %outcols_read" [../../../../Downloads/WebModel.c:291]   --->   Operation 50 'sub' 'indvars_iv' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %k, %innerdim_read" [../../../../Downloads/WebModel.c:291]   --->   Operation 51 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (2.99ns)   --->   "%k_1 = add i64 %k, 1" [../../../../Downloads/WebModel.c:291]   --->   Operation 52 'add' 'k_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %8, label %5" [../../../../Downloads/WebModel.c:291]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.34ns)   --->   "%tmp_s = icmp ugt i64 %indvars_iv6, %indvars_iv8" [../../../../Downloads/WebModel.c:291]   --->   Operation 54 'icmp' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%umax = select i1 %tmp_s, i64 %indvars_iv6, i64 %indvars_iv8" [../../../../Downloads/WebModel.c:291]   --->   Operation 55 'select' 'umax' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (2.99ns) (out node of the LUT)   --->   "%tmp_6 = add i64 %indvars_iv, %umax" [../../../../Downloads/WebModel.c:291]   --->   Operation 56 'add' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i64 %k to i14" [../../../../Downloads/WebModel.c:291]   --->   Operation 57 'trunc' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (2.99ns)   --->   "%inneridx_2 = add i64 %inneridx, %tmp_9" [../../../../Downloads/WebModel.c:297]   --->   Operation 58 'add' 'inneridx_2' <Predicate = (!exitcond1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (2.99ns)   --->   "%outrowidx_2 = add i64 %outrowidx, %tmp" [../../../../Downloads/WebModel.c:296]   --->   Operation 59 'add' 'outrowidx_2' <Predicate = (!exitcond1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [../../../../Downloads/WebModel.c:305]   --->   Operation 60 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.60>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%cast2 = zext i64 %tmp_6 to i128" [../../../../Downloads/WebModel.c:291]   --->   Operation 61 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast" [../../../../Downloads/WebModel.c:291]   --->   Operation 62 'mul' 'bound' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.60>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i64 %inner_k_outcols to i16" [../../../../Downloads/WebModel.c:292]   --->   Operation 63 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.99ns)   --->   "%inner_k_outcols_4 = add i64 %outcols_read, %inner_k_outcols" [../../../../Downloads/WebModel.c:292]   --->   Operation 64 'add' 'inner_k_outcols_4' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (1.84ns)   --->   "%inner_k_outcols_4_ca = add i16 %tmp_27, %tmp_22" [../../../../Downloads/WebModel.c:292]   --->   Operation 65 'add' 'inner_k_outcols_4_ca' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (2.99ns)   --->   "%inner_k_outcols_end = add i64 %outcols_read, %inner_k_outcols_4" [../../../../Downloads/WebModel.c:293]   --->   Operation 66 'add' 'inner_k_outcols_end' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast" [../../../../Downloads/WebModel.c:291]   --->   Operation 67 'mul' 'bound' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.35ns)   --->   "br label %6" [../../../../Downloads/WebModel.c:295]   --->   Operation 68 'br' <Predicate = true> <Delay = 1.35>

State 8 <SV = 7> <Delay = 7.07>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %5 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 69 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%outrowidx_1 = phi i64 [ %outrowidx, %5 ], [ %tmp_5_mid2_v_v_v, %.reset ]" [../../../../Downloads/WebModel.c:296]   --->   Operation 70 'phi' 'outrowidx_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%inneridx_1 = phi i64 [ %inneridx, %5 ], [ %sum_cast_mid2_v_v_v_s, %.reset ]" [../../../../Downloads/WebModel.c:297]   --->   Operation 71 'phi' 'inneridx_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%j1 = phi i64 [ %inner_k_outcols_4, %5 ], [ %j_1, %.reset ]"   --->   Operation 72 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (2.91ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../../../../Downloads/WebModel.c:291]   --->   Operation 73 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (4.56ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 74 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 4.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %7, label %.reset" [../../../../Downloads/WebModel.c:291]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (2.34ns)   --->   "%tmp_10 = icmp ult i64 %j1, %inner_k_outcols_end" [../../../../Downloads/WebModel.c:299]   --->   Operation 76 'icmp' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.83ns)   --->   "%j1_mid2 = select i1 %tmp_10, i64 %j1, i64 %inner_k_outcols_4" [../../../../Downloads/WebModel.c:299]   --->   Operation 77 'select' 'j1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (2.99ns)   --->   "%tmp_11 = add i64 %innerdim_read, %inneridx_1" [../../../../Downloads/WebModel.c:297]   --->   Operation 78 'add' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.83ns)   --->   "%sum_cast_mid2_v_v_v_s = select i1 %tmp_10, i64 %inneridx_1, i64 %tmp_11" [../../../../Downloads/WebModel.c:299]   --->   Operation 79 'select' 'sum_cast_mid2_v_v_v_s' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i64 %sum_cast_mid2_v_v_v_s to i14" [../../../../Downloads/WebModel.c:299]   --->   Operation 80 'trunc' 'tmp_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum_cast_mid2_v_v = add i14 %tmp_28, %tmp_23" [../../../../Downloads/WebModel.c:299]   --->   Operation 81 'add' 'sum_cast_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 82 [1/1] (3.24ns) (root node of TernaryAdder)   --->   "%sum_cast_mid2_v = add i14 %tmp_26, %sum_cast_mid2_v_v" [../../../../Downloads/WebModel.c:291]   --->   Operation 82 'add' 'sum_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 3.24> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [1/1] (2.99ns)   --->   "%tmp_12 = add i64 %outcols_read, %outrowidx_1" [../../../../Downloads/WebModel.c:296]   --->   Operation 83 'add' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.83ns)   --->   "%tmp_5_mid2_v_v_v = select i1 %tmp_10, i64 %outrowidx_1, i64 %tmp_12" [../../../../Downloads/WebModel.c:301]   --->   Operation 84 'select' 'tmp_5_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %tmp_5_mid2_v_v_v to i16" [../../../../Downloads/WebModel.c:301]   --->   Operation 85 'trunc' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.84ns)   --->   "%tmp_5_mid2_v = add i16 %tmp_29, %tmp_22" [../../../../Downloads/WebModel.c:301]   --->   Operation 86 'add' 'tmp_5_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i64 %j1_mid2 to i16" [../../../../Downloads/WebModel.c:299]   --->   Operation 87 'trunc' 'tmp_30' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %j1_mid2 to i14" [../../../../Downloads/WebModel.c:299]   --->   Operation 88 'trunc' 'tmp_31' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.80ns)   --->   "%sum3 = add i14 %tmp_31, %tmp_24" [../../../../Downloads/WebModel.c:299]   --->   Operation 89 'add' 'sum3' <Predicate = (!exitcond_flatten)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%sum_cast_mid2 = zext i14 %sum_cast_mid2_v to i64" [../../../../Downloads/WebModel.c:291]   --->   Operation 90 'zext' 'sum_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_5_mid2 = sub i16 %tmp_5_mid2_v, %inner_k_outcols_4_ca" [../../../../Downloads/WebModel.c:301]   --->   Operation 91 'sub' 'tmp_5_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [4160 x float]* %B, i64 0, i64 %sum_cast_mid2" [../../../../Downloads/WebModel.c:301]   --->   Operation 92 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 93 [2/2] (2.77ns)   --->   "%B_load_2 = load float* %B_addr, align 4" [../../../../Downloads/WebModel.c:301]   --->   Operation 93 'load' 'B_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%sum3_cast = zext i14 %sum3 to i64" [../../../../Downloads/WebModel.c:299]   --->   Operation 94 'zext' 'sum3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [4160 x float]* %B, i64 0, i64 %sum3_cast" [../../../../Downloads/WebModel.c:301]   --->   Operation 95 'getelementptr' 'B_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 96 [2/2] (2.77ns)   --->   "%B_load = load float* %B_addr_2, align 4" [../../../../Downloads/WebModel.c:301]   --->   Operation 96 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 97 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%sum2 = add i16 %tmp_5_mid2, %tmp_30" [../../../../Downloads/WebModel.c:301]   --->   Operation 97 'add' 'sum2' <Predicate = (!exitcond_flatten)> <Delay = 3.31> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%sum2_cast = zext i16 %sum2 to i64" [../../../../Downloads/WebModel.c:301]   --->   Operation 98 'zext' 'sum2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr [26000 x float]* %C, i64 0, i64 %sum2_cast" [../../../../Downloads/WebModel.c:301]   --->   Operation 99 'getelementptr' 'C_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 100 [1/2] (2.77ns)   --->   "%B_load_2 = load float* %B_addr, align 4" [../../../../Downloads/WebModel.c:301]   --->   Operation 100 'load' 'B_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 101 [1/2] (2.77ns)   --->   "%B_load = load float* %B_addr_2, align 4" [../../../../Downloads/WebModel.c:301]   --->   Operation 101 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 11 <SV = 10> <Delay = 8.54>
ST_11 : Operation 102 [3/3] (8.54ns)   --->   "%tmp_4 = fmul float %B_load_2, %B_load" [../../../../Downloads/WebModel.c:301]   --->   Operation 102 'fmul' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.54>
ST_12 : Operation 103 [2/3] (8.54ns)   --->   "%tmp_4 = fmul float %B_load_2, %B_load" [../../../../Downloads/WebModel.c:301]   --->   Operation 103 'fmul' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.54>
ST_13 : Operation 104 [1/3] (8.54ns)   --->   "%tmp_4 = fmul float %B_load_2, %B_load" [../../../../Downloads/WebModel.c:301]   --->   Operation 104 'fmul' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [2/2] (2.77ns)   --->   "%C_load = load float* %C_addr_2, align 4" [../../../../Downloads/WebModel.c:301]   --->   Operation 105 'load' 'C_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 106 [1/1] (2.99ns)   --->   "%j_1 = add i64 1, %j1_mid2" [../../../../Downloads/WebModel.c:299]   --->   Operation 106 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.28>
ST_14 : Operation 107 [1/2] (2.77ns)   --->   "%C_load = load float* %C_addr_2, align 4" [../../../../Downloads/WebModel.c:301]   --->   Operation 107 'load' 'C_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 108 [5/5] (6.51ns)   --->   "%tmp_7 = fadd float %C_load, %tmp_4" [../../../../Downloads/WebModel.c:301]   --->   Operation 108 'fadd' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.51>
ST_15 : Operation 109 [4/5] (6.51ns)   --->   "%tmp_7 = fadd float %C_load, %tmp_4" [../../../../Downloads/WebModel.c:301]   --->   Operation 109 'fadd' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.51>
ST_16 : Operation 110 [3/5] (6.51ns)   --->   "%tmp_7 = fadd float %C_load, %tmp_4" [../../../../Downloads/WebModel.c:301]   --->   Operation 110 'fadd' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.51>
ST_17 : Operation 111 [2/5] (6.51ns)   --->   "%tmp_7 = fadd float %C_load, %tmp_4" [../../../../Downloads/WebModel.c:301]   --->   Operation 111 'fadd' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.28>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [../../../../Downloads/WebModel.c:299]   --->   Operation 112 'specregionbegin' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:300]   --->   Operation 113 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 114 [1/5] (6.51ns)   --->   "%tmp_7 = fadd float %C_load, %tmp_4" [../../../../Downloads/WebModel.c:301]   --->   Operation 114 'fadd' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (2.77ns)   --->   "store float %tmp_7, float* %C_addr_2, align 4" [../../../../Downloads/WebModel.c:301]   --->   Operation 115 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_8)" [../../../../Downloads/WebModel.c:302]   --->   Operation 116 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "br label %6" [../../../../Downloads/WebModel.c:299]   --->   Operation 117 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 2.99>
ST_19 : Operation 118 [1/1] (2.99ns)   --->   "%indvars_iv_next7 = add i64 %indvars_iv6, %outcols_read" [../../../../Downloads/WebModel.c:291]   --->   Operation 118 'add' 'indvars_iv_next7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (2.99ns)   --->   "%indvars_iv_next9 = add i64 %indvars_iv8, %outcols_read" [../../../../Downloads/WebModel.c:291]   --->   Operation 119 'add' 'indvars_iv_next9' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "br label %4" [../../../../Downloads/WebModel.c:291]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outrows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outcols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ innerdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outcols_read          (read           ) [ 00111111111111111111]
outrows_read          (read           ) [ 00111000000000000000]
innerdim_read         (read           ) [ 00011111111111111111]
B_offset_read         (read           ) [ 00010000000000000000]
tmp                   (mul            ) [ 00011111111111111111]
StgValue_26           (br             ) [ 00110000000000000000]
a                     (phi            ) [ 00010000000000000000]
a_cast                (zext           ) [ 00000000000000000000]
exitcond2             (icmp           ) [ 00010000000000000000]
a10                   (add            ) [ 00110000000000000000]
StgValue_31           (br             ) [ 00000000000000000000]
C_addr                (getelementptr  ) [ 00000000000000000000]
StgValue_33           (store          ) [ 00000000000000000000]
StgValue_34           (br             ) [ 00110000000000000000]
tmp_24                (trunc          ) [ 00001111111111111111]
tmp_9                 (mul            ) [ 00000111111111111111]
tmp_22                (trunc          ) [ 00000111111111111111]
tmp_23                (trunc          ) [ 00000111111111111111]
tmp_25                (shl            ) [ 00001111111111111111]
cast                  (zext           ) [ 00000111111111111111]
StgValue_42           (br             ) [ 00001111111111111111]
indvars_iv11_pn       (phi            ) [ 00000100000000000000]
indvars_iv8           (phi            ) [ 00000111111111111111]
indvars_iv6           (phi            ) [ 00000111111111111111]
inner_k_outcols       (phi            ) [ 00000111000000000000]
outrowidx             (phi            ) [ 00000111111111111110]
inneridx              (phi            ) [ 00000111111111111110]
k                     (phi            ) [ 00000100000000000000]
indvars_iv            (sub            ) [ 00001111111111111111]
exitcond1             (icmp           ) [ 00000111111111111111]
k_1                   (add            ) [ 00001111111111111111]
StgValue_53           (br             ) [ 00000000000000000000]
tmp_s                 (icmp           ) [ 00000000000000000000]
umax                  (select         ) [ 00000000000000000000]
tmp_6                 (add            ) [ 00000010000000000000]
tmp_26                (trunc          ) [ 00000011111111111110]
inneridx_2            (add            ) [ 00001111111111111111]
outrowidx_2           (add            ) [ 00001111111111111111]
StgValue_60           (ret            ) [ 00000000000000000000]
cast2                 (zext           ) [ 00000001000000000000]
tmp_27                (trunc          ) [ 00000000000000000000]
inner_k_outcols_4     (add            ) [ 00001111111111111111]
inner_k_outcols_4_ca  (add            ) [ 00000000111111111110]
inner_k_outcols_end   (add            ) [ 00000000111111111110]
bound                 (mul            ) [ 00000000111111111110]
StgValue_68           (br             ) [ 00000111111111111111]
indvar_flatten        (phi            ) [ 00000000100000000000]
outrowidx_1           (phi            ) [ 00000000100000000000]
inneridx_1            (phi            ) [ 00000000100000000000]
j1                    (phi            ) [ 00000000100000000000]
exitcond_flatten      (icmp           ) [ 00000111111111111111]
indvar_flatten_next   (add            ) [ 00000111111111111111]
StgValue_75           (br             ) [ 00000000000000000000]
tmp_10                (icmp           ) [ 00000000000000000000]
j1_mid2               (select         ) [ 00000000011111000000]
tmp_11                (add            ) [ 00000000000000000000]
sum_cast_mid2_v_v_v_s (select         ) [ 00000111111111111111]
tmp_28                (trunc          ) [ 00000000000000000000]
sum_cast_mid2_v_v     (add            ) [ 00000000000000000000]
sum_cast_mid2_v       (add            ) [ 00000000010000000000]
tmp_12                (add            ) [ 00000000000000000000]
tmp_5_mid2_v_v_v      (select         ) [ 00000111111111111111]
tmp_29                (trunc          ) [ 00000000000000000000]
tmp_5_mid2_v          (add            ) [ 00000000010000000000]
tmp_30                (trunc          ) [ 00000000010000000000]
tmp_31                (trunc          ) [ 00000000000000000000]
sum3                  (add            ) [ 00000000010000000000]
sum_cast_mid2         (zext           ) [ 00000000000000000000]
tmp_5_mid2            (sub            ) [ 00000000000000000000]
B_addr                (getelementptr  ) [ 00000000001000000000]
sum3_cast             (zext           ) [ 00000000000000000000]
B_addr_2              (getelementptr  ) [ 00000000001000000000]
sum2                  (add            ) [ 00000000000000000000]
sum2_cast             (zext           ) [ 00000000000000000000]
C_addr_2              (getelementptr  ) [ 00000000111111111110]
B_load_2              (load           ) [ 00000000000111000000]
B_load                (load           ) [ 00000000000111000000]
tmp_4                 (fmul           ) [ 00000000111110111110]
j_1                   (add            ) [ 00000111111110111111]
C_load                (load           ) [ 00000000011110011110]
tmp_8                 (specregionbegin) [ 00000000000000000000]
StgValue_113          (specpipeline   ) [ 00000000000000000000]
tmp_7                 (fadd           ) [ 00000000000000000000]
StgValue_115          (store          ) [ 00000000000000000000]
empty                 (specregionend  ) [ 00000000000000000000]
StgValue_117          (br             ) [ 00000111111111111111]
indvars_iv_next7      (add            ) [ 00001111111111111111]
indvars_iv_next9      (add            ) [ 00001111111111111111]
StgValue_120          (br             ) [ 00001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outrows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outrows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outcols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="innerdim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="innerdim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="outcols_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outcols_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="outrows_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outrows_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="innerdim_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="innerdim_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="B_offset_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_offset_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="C_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="15" slack="0"/>
<pin id="72" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="15" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_33/3 C_load/13 StgValue_115/18 "/>
</bind>
</comp>

<comp id="82" class="1004" name="B_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="14" slack="0"/>
<pin id="86" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/9 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="13" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
<pin id="105" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load_2/9 B_load/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="B_addr_2_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="14" slack="0"/>
<pin id="99" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/9 "/>
</bind>
</comp>

<comp id="107" class="1004" name="C_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_2/9 "/>
</bind>
</comp>

<comp id="114" class="1005" name="a_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="1"/>
<pin id="116" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="15" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="indvars_iv11_pn_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv11_pn (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="indvars_iv11_pn_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv11_pn/5 "/>
</bind>
</comp>

<comp id="136" class="1005" name="indvars_iv8_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="4"/>
<pin id="138" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="indvars_iv8 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvars_iv8_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="64" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv8/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvars_iv6_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="4"/>
<pin id="148" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="indvars_iv6 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvars_iv6_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="64" slack="4"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv6/5 "/>
</bind>
</comp>

<comp id="156" class="1005" name="inner_k_outcols_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inner_k_outcols (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="inner_k_outcols_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inner_k_outcols/5 "/>
</bind>
</comp>

<comp id="168" class="1005" name="outrowidx_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrowidx (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="outrowidx_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outrowidx/5 "/>
</bind>
</comp>

<comp id="180" class="1005" name="inneridx_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inneridx (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="inneridx_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inneridx/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="k_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="k_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="indvar_flatten_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="128" slack="1"/>
<pin id="205" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvar_flatten_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="128" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="214" class="1005" name="outrowidx_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="216" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="outrowidx_1 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="outrowidx_1_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="3"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="64" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outrowidx_1/8 "/>
</bind>
</comp>

<comp id="224" class="1005" name="inneridx_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="226" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="inneridx_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="inneridx_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="3"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="64" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inneridx_1/8 "/>
</bind>
</comp>

<comp id="234" class="1005" name="j1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="236" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="j1_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="64" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="1"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="a_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="15" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_cast/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="1"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="a10_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="15" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a10/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="2"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_24_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_22_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="3"/>
<pin id="284" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_23_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="2"/>
<pin id="287" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_25_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="3"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="3"/>
<pin id="295" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvars_iv_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="4"/>
<pin id="299" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="indvars_iv/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="exitcond1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="3"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="k_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="umax_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="0" index="2" bw="64" slack="0"/>
<pin id="322" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_26_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="inneridx_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="1"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inneridx_2/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="outrowidx_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="3"/>
<pin id="344" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outrowidx_2/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="cast2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="2"/>
<pin id="352" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_27_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="2"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="inner_k_outcols_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="6"/>
<pin id="360" dir="0" index="1" bw="64" slack="2"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_k_outcols_4/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="inner_k_outcols_4_ca_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="3"/>
<pin id="366" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_k_outcols_4_ca/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="inner_k_outcols_end_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="6"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_k_outcols_end/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="exitcond_flatten_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="128" slack="0"/>
<pin id="375" dir="0" index="1" bw="128" slack="1"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="indvar_flatten_next_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="128" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_10_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="1"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="j1_mid2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="0" index="2" bw="64" slack="1"/>
<pin id="393" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_mid2/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_11_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="6"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sum_cast_mid2_v_v_v_s_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="0"/>
<pin id="404" dir="0" index="2" bw="64" slack="0"/>
<pin id="405" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_cast_mid2_v_v_v_s/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_28_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sum_cast_mid2_v_v_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="14" slack="4"/>
<pin id="416" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_cast_mid2_v_v/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sum_cast_mid2_v_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="3"/>
<pin id="420" dir="0" index="1" bw="14" slack="0"/>
<pin id="421" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_cast_mid2_v/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_12_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="7"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_5_mid2_v_v_v_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="64" slack="0"/>
<pin id="432" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_mid2_v_v_v/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_29_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_5_mid2_v_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="4"/>
<pin id="443" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_mid2_v/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_30_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_31_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sum3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="14" slack="0"/>
<pin id="455" dir="0" index="1" bw="14" slack="5"/>
<pin id="456" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sum_cast_mid2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast_mid2/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_5_mid2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="0" index="1" bw="16" slack="2"/>
<pin id="465" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5_mid2/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sum3_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sum2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="1"/>
<pin id="473" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sum2_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="j_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="5"/>
<pin id="483" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="485" class="1004" name="indvars_iv_next7_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="4"/>
<pin id="487" dir="0" index="1" bw="64" slack="8"/>
<pin id="488" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next7/19 "/>
</bind>
</comp>

<comp id="490" class="1004" name="indvars_iv_next9_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="4"/>
<pin id="492" dir="0" index="1" bw="64" slack="8"/>
<pin id="493" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next9/19 "/>
</bind>
</comp>

<comp id="495" class="1005" name="outcols_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols_read "/>
</bind>
</comp>

<comp id="509" class="1005" name="outrows_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows_read "/>
</bind>
</comp>

<comp id="516" class="1005" name="innerdim_read_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="innerdim_read "/>
</bind>
</comp>

<comp id="524" class="1005" name="B_offset_read_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_offset_read "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="538" class="1005" name="a10_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="15" slack="0"/>
<pin id="540" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="a10 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_24_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="5"/>
<pin id="545" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_9_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_22_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="3"/>
<pin id="555" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_23_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="14" slack="4"/>
<pin id="561" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_25_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="569" class="1005" name="cast_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="128" slack="2"/>
<pin id="571" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="574" class="1005" name="indvars_iv_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="582" class="1005" name="k_1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_6_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="1"/>
<pin id="589" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_26_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="3"/>
<pin id="594" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="597" class="1005" name="inneridx_2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inneridx_2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="outrowidx_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outrowidx_2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="cast2_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="128" slack="1"/>
<pin id="609" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="612" class="1005" name="inner_k_outcols_4_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="1"/>
<pin id="614" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inner_k_outcols_4 "/>
</bind>
</comp>

<comp id="619" class="1005" name="inner_k_outcols_4_ca_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="2"/>
<pin id="621" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="inner_k_outcols_4_ca "/>
</bind>
</comp>

<comp id="624" class="1005" name="inner_k_outcols_end_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inner_k_outcols_end "/>
</bind>
</comp>

<comp id="629" class="1005" name="bound_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="128" slack="1"/>
<pin id="631" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="634" class="1005" name="exitcond_flatten_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="638" class="1005" name="indvar_flatten_next_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="128" slack="0"/>
<pin id="640" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="643" class="1005" name="j1_mid2_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="5"/>
<pin id="645" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="j1_mid2 "/>
</bind>
</comp>

<comp id="648" class="1005" name="sum_cast_mid2_v_v_v_s_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum_cast_mid2_v_v_v_s "/>
</bind>
</comp>

<comp id="653" class="1005" name="sum_cast_mid2_v_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="14" slack="1"/>
<pin id="655" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_cast_mid2_v "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_5_mid2_v_v_v_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="tmp_5_mid2_v_v_v "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_5_mid2_v_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="1"/>
<pin id="665" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_mid2_v "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_30_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="1"/>
<pin id="670" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="673" class="1005" name="sum3_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="14" slack="1"/>
<pin id="675" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum3 "/>
</bind>
</comp>

<comp id="678" class="1005" name="B_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="13" slack="1"/>
<pin id="680" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="B_addr_2_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="13" slack="1"/>
<pin id="685" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="688" class="1005" name="C_addr_2_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="15" slack="4"/>
<pin id="690" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="C_addr_2 "/>
</bind>
</comp>

<comp id="693" class="1005" name="B_load_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="B_load_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_4_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="708" class="1005" name="j_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="C_load_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="718" class="1005" name="indvars_iv_next7_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next7 "/>
</bind>
</comp>

<comp id="723" class="1005" name="indvars_iv_next9_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="1"/>
<pin id="725" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="145"><net_src comp="139" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="155"><net_src comp="149" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="168" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="233"><net_src comp="180" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="247"><net_src comp="243" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="248"><net_src comp="75" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="257"><net_src comp="44" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="50" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="118" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="118" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="129" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="196" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="196" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="149" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="139" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="149" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="139" pin="4"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="296" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="318" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="196" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="184" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="172" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="156" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="156" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="354" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="358" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="207" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="207" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="237" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="237" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="227" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="384" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="227" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="396" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="217" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="384" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="217" pin="4"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="423" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="389" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="389" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="484"><net_src comp="22" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="146" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="136" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="44" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="506"><net_src comp="495" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="507"><net_src comp="495" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="508"><net_src comp="495" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="512"><net_src comp="50" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="519"><net_src comp="56" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="527"><net_src comp="62" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="532"><net_src comp="253" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="541"><net_src comp="269" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="546"><net_src comp="279" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="551"><net_src comp="275" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="556"><net_src comp="282" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="562"><net_src comp="285" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="567"><net_src comp="288" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="572"><net_src comp="293" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="577"><net_src comp="296" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="585"><net_src comp="306" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="590"><net_src comp="326" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="595"><net_src comp="332" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="600"><net_src comp="336" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="605"><net_src comp="341" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="610"><net_src comp="346" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="615"><net_src comp="358" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="622"><net_src comp="363" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="627"><net_src comp="368" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="632"><net_src comp="349" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="637"><net_src comp="373" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="378" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="646"><net_src comp="389" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="651"><net_src comp="401" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="656"><net_src comp="418" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="661"><net_src comp="428" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="666"><net_src comp="440" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="671"><net_src comp="445" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="676"><net_src comp="453" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="681"><net_src comp="82" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="686"><net_src comp="95" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="691"><net_src comp="107" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="696"><net_src comp="89" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="701"><net_src comp="89" pin="7"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="706"><net_src comp="249" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="711"><net_src comp="480" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="716"><net_src comp="75" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="721"><net_src comp="485" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="726"><net_src comp="490" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 18 }
	Port: B | {}
 - Input state : 
	Port: k2c_matmul.1 : C | {13 14 }
	Port: k2c_matmul.1 : B | {9 10 }
	Port: k2c_matmul.1 : B_offset | {2 }
	Port: k2c_matmul.1 : outrows | {1 }
	Port: k2c_matmul.1 : outcols | {1 }
	Port: k2c_matmul.1 : innerdim | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		a_cast : 1
		exitcond2 : 2
		a10 : 1
		StgValue_31 : 3
		C_addr : 2
		StgValue_33 : 3
	State 4
	State 5
		indvars_iv : 1
		exitcond1 : 1
		k_1 : 1
		StgValue_53 : 2
		tmp_s : 1
		umax : 2
		tmp_6 : 3
		tmp_26 : 1
		inneridx_2 : 1
		outrowidx_2 : 1
	State 6
		bound : 1
	State 7
		inner_k_outcols_4_ca : 1
		inner_k_outcols_end : 1
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_75 : 2
		tmp_10 : 1
		j1_mid2 : 2
		tmp_11 : 1
		sum_cast_mid2_v_v_v_s : 2
		tmp_28 : 3
		sum_cast_mid2_v_v : 4
		sum_cast_mid2_v : 5
		tmp_12 : 1
		tmp_5_mid2_v_v_v : 2
		tmp_29 : 3
		tmp_5_mid2_v : 4
		tmp_30 : 3
		tmp_31 : 3
		sum3 : 4
	State 9
		B_addr : 1
		B_load_2 : 2
		B_addr_2 : 1
		B_load : 2
		sum2 : 1
		sum2_cast : 2
		C_addr_2 : 3
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_7 : 1
	State 15
	State 16
	State 17
	State 18
		StgValue_115 : 1
		empty : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_253          |    16   |   361   |   195   |
|    mul   |          grp_fu_275          |    16   |   361   |   195   |
|          |          grp_fu_349          |    16   |   361   |   195   |
|----------|------------------------------|---------|---------|---------|
|          |          a10_fu_269          |    0    |    0    |    22   |
|          |          k_1_fu_306          |    0    |    0    |    71   |
|          |         tmp_6_fu_326         |    0    |    0    |    71   |
|          |       inneridx_2_fu_336      |    0    |    0    |    71   |
|          |      outrowidx_2_fu_341      |    0    |    0    |    71   |
|          |   inner_k_outcols_4_fu_358   |    0    |    0    |    71   |
|          |  inner_k_outcols_4_ca_fu_363 |    0    |    0    |    23   |
|          |  inner_k_outcols_end_fu_368  |    0    |    0    |    71   |
|          |  indvar_flatten_next_fu_378  |    0    |    0    |   135   |
|    add   |         tmp_11_fu_396        |    0    |    0    |    71   |
|          |   sum_cast_mid2_v_v_fu_413   |    0    |    0    |    16   |
|          |    sum_cast_mid2_v_fu_418    |    0    |    0    |    16   |
|          |         tmp_12_fu_423        |    0    |    0    |    71   |
|          |      tmp_5_mid2_v_fu_440     |    0    |    0    |    23   |
|          |          sum3_fu_453         |    0    |    0    |    21   |
|          |          sum2_fu_470         |    0    |    0    |    16   |
|          |          j_1_fu_480          |    0    |    0    |    71   |
|          |    indvars_iv_next7_fu_485   |    0    |    0    |    71   |
|          |    indvars_iv_next9_fu_490   |    0    |    0    |    71   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_243          |    2    |   205   |   203   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_249          |    3    |   128   |   129   |
|----------|------------------------------|---------|---------|---------|
|          |          umax_fu_318         |    0    |    0    |    64   |
|  select  |        j1_mid2_fu_389        |    0    |    0    |    64   |
|          | sum_cast_mid2_v_v_v_s_fu_401 |    0    |    0    |    64   |
|          |    tmp_5_mid2_v_v_v_fu_428   |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond2_fu_264       |    0    |    0    |    29   |
|          |       exitcond1_fu_301       |    0    |    0    |    29   |
|   icmp   |         tmp_s_fu_312         |    0    |    0    |    29   |
|          |    exitcond_flatten_fu_373   |    0    |    0    |    50   |
|          |         tmp_10_fu_384        |    0    |    0    |    29   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       indvars_iv_fu_296      |    0    |    0    |    71   |
|          |       tmp_5_mid2_fu_462      |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |    outcols_read_read_fu_44   |    0    |    0    |    0    |
|   read   |    outrows_read_read_fu_50   |    0    |    0    |    0    |
|          |   innerdim_read_read_fu_56   |    0    |    0    |    0    |
|          |   B_offset_read_read_fu_62   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         a_cast_fu_259        |    0    |    0    |    0    |
|          |          cast_fu_293         |    0    |    0    |    0    |
|   zext   |         cast2_fu_346         |    0    |    0    |    0    |
|          |     sum_cast_mid2_fu_458     |    0    |    0    |    0    |
|          |       sum3_cast_fu_466       |    0    |    0    |    0    |
|          |       sum2_cast_fu_475       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_24_fu_279        |    0    |    0    |    0    |
|          |         tmp_22_fu_282        |    0    |    0    |    0    |
|          |         tmp_23_fu_285        |    0    |    0    |    0    |
|          |         tmp_26_fu_332        |    0    |    0    |    0    |
|   trunc  |         tmp_27_fu_354        |    0    |    0    |    0    |
|          |         tmp_28_fu_409        |    0    |    0    |    0    |
|          |         tmp_29_fu_436        |    0    |    0    |    0    |
|          |         tmp_30_fu_445        |    0    |    0    |    0    |
|          |         tmp_31_fu_449        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_25_fu_288        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    53   |   1416  |   2479  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       B_addr_2_reg_683      |   13   |
|        B_addr_reg_678       |   13   |
|       B_load_2_reg_693      |   32   |
|        B_load_reg_698       |   32   |
|    B_offset_read_reg_524    |   64   |
|       C_addr_2_reg_688      |   15   |
|        C_load_reg_713       |   32   |
|         a10_reg_538         |   15   |
|          a_reg_114          |   15   |
|        bound_reg_629        |   128  |
|        cast2_reg_607        |   128  |
|         cast_reg_569        |   128  |
|   exitcond_flatten_reg_634  |    1   |
| indvar_flatten_next_reg_638 |   128  |
|    indvar_flatten_reg_203   |   128  |
|   indvars_iv11_pn_reg_125   |   64   |
|     indvars_iv6_reg_146     |   64   |
|     indvars_iv8_reg_136     |   64   |
|   indvars_iv_next7_reg_718  |   64   |
|   indvars_iv_next9_reg_723  |   64   |
|      indvars_iv_reg_574     |   64   |
| inner_k_outcols_4_ca_reg_619|   16   |
|  inner_k_outcols_4_reg_612  |   64   |
| inner_k_outcols_end_reg_624 |   64   |
|   inner_k_outcols_reg_156   |   64   |
|    innerdim_read_reg_516    |   64   |
|      inneridx_1_reg_224     |   64   |
|      inneridx_2_reg_597     |   64   |
|       inneridx_reg_180      |   64   |
|       j1_mid2_reg_643       |   64   |
|          j1_reg_234         |   64   |
|         j_1_reg_708         |   64   |
|         k_1_reg_582         |   64   |
|          k_reg_192          |   64   |
|     outcols_read_reg_495    |   64   |
|     outrowidx_1_reg_214     |   64   |
|     outrowidx_2_reg_602     |   64   |
|      outrowidx_reg_168      |   64   |
|     outrows_read_reg_509    |   64   |
|         sum3_reg_673        |   14   |
|   sum_cast_mid2_v_reg_653   |   14   |
|sum_cast_mid2_v_v_v_s_reg_648|   64   |
|        tmp_22_reg_553       |   16   |
|        tmp_23_reg_559       |   14   |
|        tmp_24_reg_543       |   14   |
|        tmp_25_reg_564       |   64   |
|        tmp_26_reg_592       |   14   |
|        tmp_30_reg_668       |   16   |
|        tmp_4_reg_703        |   32   |
|     tmp_5_mid2_v_reg_663    |   16   |
|   tmp_5_mid2_v_v_v_reg_658  |   64   |
|        tmp_6_reg_587        |   64   |
|        tmp_9_reg_548        |   64   |
|         tmp_reg_529         |   64   |
+-----------------------------+--------+
|            Total            |  2894  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_75    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_access_fu_75    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_89    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_access_fu_89    |  p2  |   2  |   0  |    0   ||    9    |
| inner_k_outcols_reg_156 |  p0  |   2  |  64  |   128  ||    9    |
|    outrowidx_reg_168    |  p0  |   2  |  64  |   128  ||    9    |
|     inneridx_reg_180    |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_243       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_253       |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_253       |  p1  |   2  |  64  |   128  ||    9    |
|        grp_fu_349       |  p0  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   952  ||  14.85  ||    99   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   53   |    -   |  1416  |  2479  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   99   |
|  Register |    -   |    -   |  2894  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   53   |   14   |  4310  |  2578  |
+-----------+--------+--------+--------+--------+
