Generating HDL for page 12.12.62.1 E CYCLE REQUIRED at 7/8/2023 10:59:34 AM
Note: DOT Function at 4D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3F has input level(s) of S, and output level(s) of , Logic Function set to OR
Note: DOT Function at 3E has a forced logic function of AND
Notes indicated to force a  D FF at output of gate at 2F
Notes indicated to force a  D FF at output of gate at 2H
Removed 2 outputs from Gate at 2F to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 2H to ignored block(s) or identical signal names
Generating Statement for block at 4B with output pin(s) of OUT_4B_D
	and inputs of PS_E_CH_OUTPUT_MODE,MS_E_CH_INT_END_OF_TRANSFER,PS_E_CH_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_B
	and inputs of MS_E1_REG_FULL
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_B
	and inputs of MS_E_CYCLE_DOT_ANY_LAST_GATE
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_R
	and inputs of OUT_DOT_4D
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_F
	and inputs of MS_E_CYCLE_DOT_ANY_LAST_GATE
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_B
	and inputs of OUT_DOT_4E
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_L
	and inputs of OUT_DOT_3F
	and logic function of EQUAL
Generating Statement for block at 3F with output pin(s) of OUT_3F_C
	and inputs of MS_E_CH_READY_C
	and logic function of NOT
Generating Statement for block at 2F with *latched* output pin(s) of OUT_2F_Q_Latch
	and inputs of OUT_DOT_3E
	and logic function of EQUAL
Generating Statement for block at 4G with output pin(s) of OUT_4G_E
	and inputs of PS_E_CH_IN_PROCESS,PS_E_CH_INPUT_MODE,MS_E_CH_INT_END_OF_TRANSFER
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_F
	and inputs of MS_E_CH_READY_A
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_R
	and inputs of PS_E2_REG_FULL
	and logic function of NOT
Generating Statement for block at 3H with output pin(s) of OUT_3H_R
	and inputs of MS_E_CH_READY_B
	and logic function of NOT
Generating Statement for block at 2H with *latched* output pin(s) of OUT_2H_C_Latch
	and inputs of OUT_DOT_3E
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D
	and inputs of OUT_4B_D,OUT_4C_B,OUT_4D_B
	and logic function of OR
Generating Statement for block at 4E with output pin(s) of OUT_DOT_4E
	and inputs of OUT_4E_F,OUT_4G_E,OUT_4H_R
	and logic function of OR
Generating Statement for block at 3F with output pin(s) of OUT_DOT_3F
	and inputs of OUT_3D_R,OUT_3E_B,OUT_3F_C,OUT_3G_F,OUT_3H_R
	and logic function of OR
WARNING: Input connection from edge connection named -S LOGIC GATE A to a DOT function on page 12.12.62.1 coordinate 3E is also used as input to other page(s):
    11.10.11.1 
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E, OUT_DOT_3E
	and inputs of MS_LOGIC_GATE_A,OUT_2E_L
	and logic function of AND
Generating output sheet edge signal assignment to 
	signal PS_E_CYCLE_REQUIRED
	from gate output OUT_2F_Q
Generating output sheet edge signal assignment to 
	signal MS_E_CYCLE_REQUIRED
	from gate output OUT_2H_C
Generating D Flip Flop for block at 2F
Generating D Flip Flop for block at 2H
