// created on Tue Sep 13 09:53:51 PDT 2022
`ifdef CONFIG_INC
`else
`define CONFIG_INC

`define NDS_ISA_BASE	"rv32i"
`define NDS_RVC_SUPPORT	"yes"
`define NDS_RVN_SUPPORT   "no"
`define NDS_RVA_UNALIGNED_ACCESS	"no"
`define NDS_RVA_SUPPORT	"no"
`define NDS_CODENSE_SUPPORT       "yes"
`define NDS_ACE_SUPPORT   "no"
`define NDS_FPU_TYPE	"none"
`define NDS_MMU_SCHEME    "bare"
`define NDS_NUM_PRIVILEGE_LEVELS	1
`define NDS_PMP_ENTRIES	0
`define NDS_PERFORMANCE_MONITOR_NUM	2
`define NDS_PERFORMANCE_MONITOR	"yes"
`define NDS_EXT_PERFORMANCE_MONITOR	0
`define NDS_STACKSAFE_SUPPORT	"yes"
`define NDS_POWERBRAKE_SUPPORT	"yes"
`define NDS_RECOVERABLE_NMI_EXCEPTION  2
`define NDS_BIU_BUS	"ahb"
`define NDS_IO_AHB
`define NDS_BIU_DATA_WIDTH	32
`define NDS_BIU_DATA_WIDTH_32
`define NDS_BIU_ADDR_WIDTH	32
`define NDS_MULTIPLIER	"radix4"
`define NDS_UNALIGNED_ACCESS	"no"
`define NDS_VECTOR_PLIC_SUPPORT	"no"
`define NDS_LOCALINT_SLPECC       16
`define NDS_LOCALINT_SBE  17
`define NDS_LOCALINT_HPMINT       18
`define NDS_PERFORMANCE_BOOSTER	1
`define NDS_REGFILE_WRITE_PORT	2
`define NDS_BRANCH_PREDICTION	"static"
`define NDS_INSTRUCTION_PREFETCH	"no"
`define NDS_LDST_EXCP_PRECISE	"no"
`define NDS_REGFILE_RESET	"yes"
`define NDS_LM_INTERFACE	"ram"
`define NDS_ILM_HDATA_WIDTH	32
`define NDS_DLM_HDATA_WIDTH	32
`define NDS_LM_ENABLE_CTRL	"no"
`define NDS_IO_ILM_RAM
`define NDS_ILM_SIZE_KB	32
`define NDS_ILM_RAM_AW	15
`define NDS_ILM_ECC_TYPE	"none"
`define NDS_ILM_RAM_DW	32
`define NDS_ILM_RAM_BWEW	4
`define NDS_ILM_BASE    32'hFFFB0000
`define NDS_ILM_XONLY_SUPPORT "no"
`define NDS_IO_DLM_RAM
`define NDS_DLM_SIZE_KB	32
`define NDS_DLM_RAM_AW	15
`define NDS_DLM_ECC_TYPE	"none"
`define NDS_DLM_RAM_DW	32
`define NDS_DLM_RAM_BWEW	4
`define NDS_DLM_BASE    32'hfffD0000
`define NDS_SLAVE_PORT_SUPPORT	"no"
`define NDS_ILM_DLM_EXCLUSIVE	"no"
`define NDS_CACHE_LINE_SIZE	32
`define NDS_ICACHE_SIZE_KB	0
`define NDS_ICACHE_WAY	1
`define NDS_ICACHE_LRU	"random"
`define NDS_ICACHE_ECC_TYPE	"none"
`define NDS_DCACHE_SIZE_KB	0
`define NDS_DCACHE_WAY	1
`define NDS_DCACHE_LRU	"random"
`define NDS_DCACHE_ECC_TYPE	"none"
`define NDS_PPI_SIZE_KB	0
`define NDS_IO_PPI_REGION_ADDR_WIDTH	0
`define NDS_IO_PPI_REGION_BASE     32'hf2100000
`define NDS_FIO_SIZE_KB	0
`define NDS_IO_FAST_REGION_ADDR_WIDTH	0
`define NDS_IO_FAST_REGION_BASE    32'hf2200000
`define NDS_CLOCK_RATIO_SUPPORT	"no"
`define NDS_DEVICE_REGION	no
`define NDS_DEVICE_REGION0_BASE	32'hffffffff
`define NDS_DEVICE_REGION0_MASK	32'h00000000
`define NDS_DEVICE_REGION1_BASE	32'hffffffff
`define NDS_DEVICE_REGION1_MASK	32'h00000000
`define NDS_DEVICE_REGION2_BASE	32'h00000000
`define NDS_DEVICE_REGION2_MASK	32'hffffffff
`define NDS_DEVICE_REGION3_BASE	32'h00000000
`define NDS_DEVICE_REGION3_MASK	32'hffffffff
`define NDS_DEVICE_REGION4_BASE	32'h00000000
`define NDS_DEVICE_REGION4_MASK	32'hffffffff
`define NDS_DEVICE_REGION5_BASE	32'h00000000
`define NDS_DEVICE_REGION5_MASK	32'hffffffff
`define NDS_DEVICE_REGION6_BASE	32'h00000000
`define NDS_DEVICE_REGION6_MASK	32'hffffffff
`define NDS_DEVICE_REGION7_BASE	32'h00000000
`define NDS_DEVICE_REGION7_MASK	32'hffffffff
`define NDS_WRITETHROUGH_REGION0_BASE	32'h40000000
`define NDS_WRITETHROUGH_REGION0_MASK   32'hc0000000
`define NDS_WRITETHROUGH_REGION1_BASE   32'hffffffff
`define NDS_WRITETHROUGH_REGION1_MASK   32'h00000000
`define NDS_WRITETHROUGH_REGION2_BASE   32'hffffffff
`define NDS_WRITETHROUGH_REGION2_MASK   32'h00000000
`define NDS_WRITETHROUGH_REGION3_BASE   32'hffffffff
`define NDS_WRITETHROUGH_REGION3_MASK   32'h00000000
`define NDS_WRITETHROUGH_REGION4_BASE   32'hffffffff
`define NDS_WRITETHROUGH_REGION4_MASK   32'h00000000
`define NDS_WRITETHROUGH_REGION5_BASE   32'hffffffff
`define NDS_WRITETHROUGH_REGION5_MASK   32'h00000000
`define NDS_WRITETHROUGH_REGION6_BASE   32'hffffffff
`define NDS_WRITETHROUGH_REGION6_MASK   32'h00000000
`define NDS_WRITETHROUGH_REGION7_BASE   32'hffffffff
`define NDS_WRITETHROUGH_REGION7_MASK   32'h00000000
`define NDS_PRIV_TMR	"yes"
`define NDS_PRIV_TMR_SUPPORT
`define NDS_PRIV_TMR_REGION_BASE	32'he6000000
`define NDS_PRIV_CLIC	"yes"
`define NDS_PRIV_CLIC_SUPPORT
`define NDS_PRIV_CLIC_REGION_BASE	32'he2000000
`define NDS_PRIV_CLIC_IRQ_NUM	32
`define NDS_PRIV_CLIC_LEVEL 2
`define NDS_PRIV_CLIC_EDGE	"yes"
`define NDS_PRIV_CLIC_EDGE_SUPPORT
`define NDS_DEBUG_SUPPORT	"yes"
`define NDS_IO_DEBUG
`define NDS_NUM_TRIGGER	4
`define NDS_PRIV_DEBUG	"yes"
`define NDS_PRIV_DEBUG_SUPPORT
`define NDS_DEBUG_PORT	"jtag"
`define NDS_DEBUG_VEC  32'he6800000
`define NDS_TRACE_INTERFACE	"none"
`define NDS_ICACHE_TAG_RAM_AW	1
`define NDS_ICACHE_TAG_RAM_DW	1
`define NDS_ICACHE_DATA_RAM_AW	1
`define NDS_ICACHE_DATA_RAM_DW	1
`define NDS_DCACHE_TAG_RAM_AW	1
`define NDS_DCACHE_TAG_RAM_DW	1
`define NDS_DCACHE_DATA_RAM_AW	1
`define NDS_DCACHE_DATA_RAM_DW	1
`define NDS_DCACHE_DATA_RAM_BWEW	1
`define NDS_VALEN	32
`define NDS_XLEN	32
`define N22_CFG_REGNUM_IS_32
`define N22_CFG_ADDR_SIZE_IS_32
`define N22_CFG_HAS_PMONITOR
`define N22_CFG_HAS_STACKSAFE
`define N22_CFG_HAS_POWERBRAKE
`define N22_CFG_HAS_BTFN_BPU
`define N22_CFG_REGFILE_2WP
`define N22_CFG_REGFILE_RST
`define N22_CFG_SHARE_MULDIV
`define N22_CFG_LM_ITF_TYPE_SRAM
`define N22_CFG_HAS_ILM
`define N22_CFG_ILM_BASE_ADDR	32'hFFFB0000
`define N22_CFG_ILM_ADDR_WIDTH	15
`define N22_CFG_LSU_ACCESS_ILM
`define N22_CFG_HAS_DLM
`define N22_CFG_DLM_BASE_ADDR	32'hfffD0000
`define N22_CFG_DLM_ADDR_WIDTH	15
`define N22_CFG_HAS_CLIC
`define N22_CFG_CLIC_VERSION 1
`define N22_CFG_HAS_ECLIC
`define N22_CFG_HAS_CLIC_EDGE
`define N22_CFG_CLIC_BASE_ADDR	32'he2000000
`define N22_CFG_CLIC_IRQ_NUM	32
`define N22_CFG_CLICINTCTLBITS	2
`define N22_CFG_TMR_PRIVATE
`define N22_CFG_TMR_BASE_ADDR	32'he6000000
`define N22_CFG_HAS_DEBUG
`define N22_CFG_DEBUG_PRIVATE
`define N22_CFG_DEBUG_BASE_ADDR	32'he6800000
`define N22_CFG_HAS_DEBUG_TRIGM
`define N22_CFG_DEBUG_TRIGM_NUM	4
`define N22_CFG_EXCPSAVE_LEVEL_2

`endif // CONFIG_INC
