// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_out_proc24 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        img_0_data_stream_0_V_din,
        img_0_data_stream_0_V_full_n,
        img_0_data_stream_0_V_write,
        img_0_data_stream_1_V_din,
        img_0_data_stream_1_V_full_n,
        img_0_data_stream_1_V_write,
        img_0_data_stream_2_V_din,
        img_0_data_stream_2_V_full_n,
        img_0_data_stream_2_V_write,
        im_V,
        re_V,
        zoom_factor_V
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [7:0] img_0_data_stream_0_V_din;
input   img_0_data_stream_0_V_full_n;
output   img_0_data_stream_0_V_write;
output  [7:0] img_0_data_stream_1_V_din;
input   img_0_data_stream_1_V_full_n;
output   img_0_data_stream_1_V_write;
output  [7:0] img_0_data_stream_2_V_din;
input   img_0_data_stream_2_V_full_n;
output   img_0_data_stream_2_V_write;
input  [17:0] im_V;
input  [17:0] re_V;
input  [17:0] zoom_factor_V;

reg ap_done;
reg ap_idle;
reg start_write;
reg img_0_data_stream_0_V_write;
reg img_0_data_stream_1_V_write;
reg img_0_data_stream_2_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    img_0_data_stream_0_V_blk_n;
wire    ap_CS_fsm_state15;
reg    img_0_data_stream_1_V_blk_n;
reg    img_0_data_stream_2_V_blk_n;
reg    ap_block_state1;
wire   [35:0] r_V_11_fu_358_p2;
reg   [35:0] r_V_11_reg_3068;
wire   [0:0] p_Result_2_fu_364_p3;
reg   [0:0] p_Result_2_reg_3075;
reg   [17:0] p_Val2_3_reg_3081;
reg   [0:0] p_Result_3_reg_3086;
wire   [0:0] xor_ln779_fu_398_p2;
reg   [0:0] xor_ln779_reg_3091;
wire   [0:0] xor_ln785_1_fu_404_p2;
reg   [0:0] xor_ln785_1_reg_3096;
wire  signed [35:0] sext_ln728_fu_418_p1;
reg  signed [35:0] sext_ln728_reg_3102;
wire   [34:0] r_V_14_fu_434_p2;
reg   [34:0] r_V_14_reg_3107;
wire   [0:0] p_Result_11_fu_441_p3;
reg   [0:0] p_Result_11_reg_3117;
wire   [0:0] grp_fu_327_p3;
reg   [0:0] p_Result_12_reg_3123;
wire   [0:0] xor_ln779_1_fu_457_p2;
reg   [0:0] xor_ln779_1_reg_3128;
wire   [0:0] xor_ln785_5_fu_463_p2;
reg   [0:0] xor_ln785_5_reg_3133;
wire  signed [18:0] sext_ln703_fu_469_p1;
reg  signed [18:0] sext_ln703_reg_3139;
wire   [30:0] r_V_13_fu_2999_p2;
reg   [30:0] r_V_13_reg_3144;
wire    ap_CS_fsm_state2;
wire   [29:0] trunc_ln703_fu_505_p1;
reg   [29:0] trunc_ln703_reg_3149;
reg   [0:0] tmp_14_reg_3154;
reg   [0:0] tmp_18_reg_3159;
wire   [29:0] ret_V_11_fu_522_p2;
reg   [29:0] ret_V_11_reg_3164;
wire    ap_CS_fsm_state3;
reg   [14:0] trunc_ln2_reg_3169;
reg   [0:0] p_Result_9_reg_3174;
wire   [5:0] add_ln26_fu_551_p2;
reg   [5:0] add_ln26_reg_3182;
wire   [0:0] icmp_ln28_fu_557_p2;
reg   [0:0] icmp_ln28_reg_3187;
wire   [0:0] icmp_ln26_fu_545_p2;
wire   [1:0] trunc_ln746_1_fu_569_p1;
reg   [1:0] trunc_ln746_1_reg_3198;
reg   [0:0] tmp_19_reg_3203;
wire   [2:0] select_ln26_fu_581_p3;
reg   [2:0] select_ln26_reg_3208;
wire   [17:0] p_Val2_4_fu_607_p2;
reg   [17:0] p_Val2_4_reg_3213;
wire   [0:0] and_ln781_fu_696_p2;
reg   [0:0] and_ln781_reg_3219;
wire   [0:0] and_ln786_fu_719_p2;
reg   [0:0] and_ln786_reg_3224;
wire   [0:0] underflow_fu_737_p2;
reg   [0:0] underflow_reg_3229;
wire   [0:0] or_ln340_fu_742_p2;
reg   [0:0] or_ln340_reg_3234;
wire   [17:0] imag_btm_V_fu_925_p3;
reg  signed [17:0] imag_btm_V_reg_3239;
wire   [3:0] select_ln746_fu_933_p3;
reg   [3:0] select_ln746_reg_3244;
wire    ap_CS_fsm_state4;
wire   [30:0] mul_ln1118_1_fu_3008_p2;
reg   [30:0] mul_ln1118_1_reg_3250;
wire   [29:0] trunc_ln703_1_fu_958_p1;
reg   [29:0] trunc_ln703_1_reg_3256;
reg   [0:0] tmp_21_reg_3261;
wire   [17:0] real_top_V_fu_1092_p3;
reg  signed [17:0] real_top_V_reg_3266;
wire   [17:0] real_btm_V_fu_1121_p3;
reg  signed [17:0] real_btm_V_reg_3271;
wire   [0:0] select_ln746_7_fu_1140_p3;
reg   [0:0] select_ln746_7_reg_3276;
wire    ap_CS_fsm_state5;
wire   [0:0] xor_ln746_fu_1145_p2;
reg   [0:0] xor_ln746_reg_3282;
wire  signed [35:0] r_V_12_fu_3016_p2;
reg  signed [35:0] r_V_12_reg_3287;
wire   [14:0] trunc_ln414_1_fu_1225_p1;
reg   [14:0] trunc_ln414_1_reg_3292;
wire  signed [15:0] p_Val2_13_fu_1256_p2;
reg  signed [15:0] p_Val2_13_reg_3297;
wire   [0:0] carry_6_fu_1276_p2;
reg   [0:0] carry_6_reg_3302;
wire   [0:0] p_Result_10_fu_1282_p3;
reg   [0:0] p_Result_10_reg_3308;
reg   [0:0] Range2_all_ones_8_reg_3313;
wire   [0:0] and_ln786_4_fu_1316_p2;
reg   [0:0] and_ln786_4_reg_3320;
wire   [0:0] p_Result_5_fu_1326_p3;
reg   [0:0] p_Result_5_reg_3325;
wire    ap_CS_fsm_state6;
wire   [17:0] p_Val2_8_fu_1367_p2;
reg   [17:0] p_Val2_8_reg_3331;
wire   [0:0] carry_4_fu_1387_p2;
reg   [0:0] carry_4_reg_3337;
wire   [0:0] p_Result_7_fu_1393_p3;
reg   [0:0] p_Result_7_reg_3343;
wire   [0:0] Range1_all_ones_1_fu_1427_p2;
reg   [0:0] Range1_all_ones_1_reg_3348;
wire   [0:0] Range1_all_zeros_1_fu_1433_p2;
reg   [0:0] Range1_all_zeros_1_reg_3354;
wire   [0:0] and_ln786_2_fu_1467_p2;
reg   [0:0] and_ln786_2_reg_3359;
wire   [17:0] imag_top_V_fu_1548_p3;
reg  signed [17:0] imag_top_V_reg_3365;
wire  signed [17:0] x0_V_fu_1634_p3;
reg  signed [17:0] x0_V_reg_3370;
wire    ap_CS_fsm_state7;
wire  signed [35:0] r_V_15_fu_3023_p2;
reg  signed [35:0] r_V_15_reg_3376;
reg   [0:0] p_Result_14_reg_3383;
wire   [14:0] trunc_ln414_2_fu_1655_p1;
reg   [14:0] trunc_ln414_2_reg_3390;
reg   [1:0] p_Result_106_i_reg_3395;
reg   [2:0] p_Result_107_i_reg_3400;
wire   [17:0] p_Val2_18_fu_1706_p2;
reg   [17:0] p_Val2_18_reg_3406;
wire    ap_CS_fsm_state8;
wire   [0:0] and_ln781_4_fu_1790_p2;
reg   [0:0] and_ln781_4_reg_3412;
wire   [0:0] xor_ln785_8_fu_1808_p2;
reg   [0:0] xor_ln785_8_reg_3417;
wire   [0:0] and_ln786_9_fu_1819_p2;
reg   [0:0] and_ln786_9_reg_3422;
wire   [0:0] underflow_4_fu_1837_p2;
reg   [0:0] underflow_4_reg_3427;
wire   [0:0] or_ln340_12_fu_1842_p2;
reg   [0:0] or_ln340_12_reg_3432;
wire  signed [17:0] y0_V_fu_1953_p3;
reg  signed [17:0] y0_V_reg_3437;
wire    ap_CS_fsm_state9;
wire  signed [19:0] sext_ln43_fu_1961_p1;
reg  signed [19:0] sext_ln43_reg_3442;
wire  signed [19:0] rhs_V_2_fu_1965_p1;
reg  signed [19:0] rhs_V_2_reg_3447;
wire   [0:0] icmp_ln43_fu_1968_p2;
reg   [0:0] icmp_ln43_reg_3452;
wire    ap_CS_fsm_state10;
wire   [7:0] iter_fu_1974_p2;
reg   [7:0] iter_reg_3456;
wire   [0:0] icmp_ln1497_fu_2004_p2;
reg   [0:0] icmp_ln1497_reg_3461;
wire   [17:0] p_Val2_27_fu_2037_p2;
reg   [17:0] p_Val2_27_reg_3465;
wire   [0:0] overflow_7_fu_2078_p2;
reg   [0:0] overflow_7_reg_3470;
wire   [0:0] underflow_6_fu_2102_p2;
reg   [0:0] underflow_6_reg_3475;
wire   [17:0] select_ln340_7_fu_2114_p3;
reg   [17:0] select_ln340_7_reg_3481;
wire   [17:0] p_Val2_33_fu_2163_p2;
reg   [17:0] p_Val2_33_reg_3486;
wire   [0:0] overflow_8_fu_2204_p2;
reg   [0:0] overflow_8_reg_3492;
wire   [0:0] underflow_7_fu_2228_p2;
reg   [0:0] underflow_7_reg_3498;
wire  signed [17:0] y_V_fu_2284_p3;
reg  signed [17:0] y_V_reg_3505;
wire    ap_CS_fsm_state11;
wire  signed [35:0] r_V_16_fu_3033_p2;
reg  signed [35:0] r_V_16_reg_3510;
reg   [0:0] p_Result_23_reg_3517;
wire   [14:0] trunc_ln414_3_fu_2303_p1;
reg   [14:0] trunc_ln414_3_reg_3524;
reg   [1:0] p_Result_119_i_reg_3529;
reg   [2:0] p_Result_120_i_reg_3534;
wire   [18:0] ret_V_9_fu_2332_p2;
reg   [18:0] ret_V_9_reg_3540;
wire   [17:0] p_Val2_36_fu_2368_p2;
reg   [17:0] p_Val2_36_reg_3545;
wire    ap_CS_fsm_state12;
wire   [0:0] carry_12_fu_2388_p2;
reg   [0:0] carry_12_reg_3551;
wire   [0:0] p_Result_25_fu_2394_p3;
reg   [0:0] p_Result_25_reg_3557;
wire   [0:0] Range1_all_ones_6_fu_2407_p2;
reg   [0:0] Range1_all_ones_6_reg_3562;
wire   [0:0] Range1_all_zeros_4_fu_2412_p2;
reg   [0:0] Range1_all_zeros_4_reg_3568;
wire   [0:0] xor_ln785_12_fu_2444_p2;
reg   [0:0] xor_ln785_12_reg_3573;
wire   [0:0] and_ln786_14_fu_2449_p2;
reg   [0:0] and_ln786_14_reg_3579;
wire  signed [35:0] r_V_17_fu_3043_p2;
reg  signed [35:0] r_V_17_reg_3585;
reg   [0:0] p_Result_26_reg_3592;
wire   [14:0] trunc_ln414_4_fu_2465_p1;
reg   [14:0] trunc_ln414_4_reg_3599;
reg   [1:0] p_Result_124_i_reg_3604;
reg   [2:0] p_Result_125_i_reg_3609;
wire  signed [37:0] r_V_18_fu_3053_p2;
reg  signed [37:0] r_V_18_reg_3615;
reg   [0:0] p_Result_29_reg_3622;
wire   [14:0] trunc_ln414_5_fu_2496_p1;
reg   [14:0] trunc_ln414_5_reg_3629;
reg   [3:0] p_Result_129_i_reg_3634;
reg   [4:0] p_Result_130_i_reg_3639;
wire   [17:0] p_Val2_39_fu_2547_p2;
reg   [17:0] p_Val2_39_reg_3645;
wire    ap_CS_fsm_state13;
wire   [0:0] carry_14_fu_2567_p2;
reg   [0:0] carry_14_reg_3651;
wire   [0:0] p_Result_28_fu_2573_p3;
reg   [0:0] p_Result_28_reg_3657;
wire   [0:0] Range1_all_ones_7_fu_2586_p2;
reg   [0:0] Range1_all_ones_7_reg_3662;
wire   [0:0] Range1_all_zeros_5_fu_2591_p2;
reg   [0:0] Range1_all_zeros_5_reg_3668;
wire   [0:0] xor_ln785_14_fu_2623_p2;
reg   [0:0] xor_ln785_14_reg_3673;
wire   [0:0] and_ln786_16_fu_2628_p2;
reg   [0:0] and_ln786_16_reg_3679;
wire   [17:0] p_Val2_44_fu_2664_p2;
reg   [17:0] p_Val2_44_reg_3685;
wire   [0:0] carry_16_fu_2684_p2;
reg   [0:0] carry_16_reg_3691;
wire   [0:0] p_Result_31_fu_2690_p3;
reg   [0:0] p_Result_31_reg_3697;
wire   [0:0] Range1_all_ones_8_fu_2703_p2;
reg   [0:0] Range1_all_ones_8_reg_3702;
wire   [0:0] Range1_all_zeros_6_fu_2708_p2;
reg   [0:0] Range1_all_zeros_6_reg_3708;
wire   [0:0] and_ln786_18_fu_2740_p2;
reg   [0:0] and_ln786_18_reg_3713;
wire   [17:0] rsquare_V_fu_2817_p3;
wire    ap_CS_fsm_state14;
wire   [17:0] isquare_V_fu_2896_p3;
wire   [17:0] zsquare_V_fu_2982_p3;
wire   [3:0] col_fu_2994_p2;
reg    ap_block_state15;
reg   [2:0] p_Val2_9_reg_245;
reg   [5:0] indvar_flatten_reg_257;
reg   [3:0] p_Val2_s_reg_268;
reg   [17:0] p_Val2_22_reg_280;
reg  signed [17:0] p_Val2_23_reg_291;
reg   [17:0] p_Val2_28_reg_302;
reg   [7:0] tmp_15_reg_313;
reg   [34:0] grp_fu_327_p1;
wire   [34:0] shl_ln_fu_334_p3;
wire   [32:0] shl_ln1118_1_fu_346_p3;
wire  signed [35:0] sext_ln1118_fu_342_p1;
wire  signed [35:0] sext_ln1118_3_fu_354_p1;
wire   [0:0] tmp_7_fu_390_p3;
wire   [32:0] rhs_V_fu_410_p3;
wire   [33:0] shl_ln1118_2_fu_422_p3;
wire  signed [34:0] sext_ln1118_4_fu_430_p1;
wire   [0:0] tmp_10_fu_449_p3;
wire  signed [17:0] sext_ln703_fu_469_p0;
wire   [1:0] trunc_ln746_fu_473_p1;
wire   [0:0] p_Result_8_fu_485_p3;
wire   [16:0] shl_ln1_fu_477_p3;
wire   [16:0] p_Val2_10_fu_493_p3;
wire   [2:0] add_ln26_1_fu_563_p2;
wire   [13:0] trunc_ln718_fu_589_p1;
wire   [0:0] icmp_ln414_fu_592_p2;
wire   [0:0] and_ln414_fu_598_p2;
wire   [17:0] zext_ln415_1_fu_603_p1;
wire   [0:0] tmp_fu_612_p3;
wire   [0:0] xor_ln416_2_fu_620_p2;
wire   [1:0] p_Result_84_i_fu_639_p4;
wire   [2:0] p_Result_85_i_fu_654_p4;
wire   [0:0] carry_2_fu_626_p2;
wire   [0:0] Range1_all_ones_fu_663_p2;
wire   [0:0] Range1_all_zeros_fu_669_p2;
wire   [0:0] Range2_all_ones_fu_648_p2;
wire   [0:0] and_ln779_fu_683_p2;
wire   [0:0] deleted_zeros_fu_675_p3;
wire   [0:0] p_Result_4_fu_631_p3;
wire   [0:0] xor_ln785_fu_702_p2;
wire   [0:0] or_ln785_fu_708_p2;
wire   [0:0] deleted_ones_fu_688_p3;
wire   [0:0] or_ln786_fu_725_p2;
wire   [0:0] xor_ln786_fu_731_p2;
wire   [0:0] overflow_1_fu_714_p2;
wire   [13:0] trunc_ln718_2_fu_748_p1;
wire   [0:0] icmp_ln414_3_fu_751_p2;
wire   [16:0] tmp_5_fu_762_p4;
wire   [0:0] and_ln414_1_fu_757_p2;
wire   [0:0] tmp_43_fu_779_p3;
wire   [0:0] xor_ln416_fu_786_p2;
wire   [1:0] tmp_8_fu_804_p4;
wire   [0:0] carry_8_fu_792_p2;
wire   [0:0] Range1_all_ones_3_fu_813_p2;
wire   [0:0] Range1_all_zeros_2_fu_819_p2;
wire   [0:0] Range2_all_ones_3_fu_797_p3;
wire   [0:0] and_ln779_2_fu_833_p2;
wire   [0:0] deleted_zeros_2_fu_825_p3;
wire   [0:0] xor_ln785_6_fu_852_p2;
wire   [0:0] or_ln785_4_fu_858_p2;
wire   [0:0] deleted_ones_2_fu_838_p3;
wire   [0:0] and_ln781_3_fu_846_p2;
wire   [0:0] and_ln786_7_fu_869_p2;
wire   [0:0] or_ln786_6_fu_875_p2;
wire   [0:0] xor_ln786_3_fu_881_p2;
wire   [0:0] underflow_3_fu_887_p2;
wire   [0:0] overflow_5_fu_864_p2;
wire   [0:0] or_ln340_11_fu_898_p2;
wire   [0:0] or_ln340_9_fu_892_p2;
wire   [17:0] p_Val2_15_fu_771_p3;
wire   [0:0] or_ln340_10_fu_903_p2;
wire   [17:0] select_ln340_4_fu_909_p3;
wire   [17:0] select_ln388_3_fu_917_p3;
wire   [16:0] shl_ln746_mid1_fu_940_p3;
wire   [16:0] select_ln340_12_fu_947_p3;
wire   [1:0] trunc_ln746_2_fu_968_p1;
wire   [0:0] p_Result_s_fu_980_p3;
wire   [0:0] tmp_31_fu_988_p3;
wire   [0:0] overflow_fu_996_p2;
wire   [16:0] trunc_ln3_fu_972_p3;
wire   [16:0] select_ln340_13_fu_1002_p3;
wire   [13:0] tmp_1_fu_1010_p4;
wire   [14:0] trunc_ln708_2_fu_1020_p3;
wire   [2:0] trunc_ln414_fu_1032_p1;
wire   [14:0] tmp_4_fu_1036_p3;
wire   [0:0] icmp_ln414_8_fu_1044_p2;
wire  signed [15:0] sext_ln718_fu_1028_p1;
wire   [15:0] zext_ln415_fu_1050_p1;
wire  signed [15:0] p_Val2_1_fu_1054_p2;
wire   [0:0] tmp_32_fu_1064_p3;
wire   [0:0] p_Result_1_fu_1078_p3;
wire   [0:0] carry_fu_1072_p2;
wire   [0:0] or_ln786_3_fu_1086_p2;
wire  signed [17:0] sext_ln415_fu_1060_p1;
wire   [0:0] or_ln340_2_fu_1100_p2;
wire   [0:0] or_ln340_1_fu_1104_p2;
wire   [17:0] select_ln340_fu_1109_p3;
wire   [17:0] select_ln388_fu_1115_p3;
wire   [29:0] xor_ln1193_1_fu_1129_p2;
wire   [14:0] trunc_ln708_mid1_fu_1151_p4;
wire   [14:0] select_ln746_3_fu_1161_p3;
wire   [0:0] tmp_26_fu_1171_p3;
wire   [0:0] tmp_27_fu_1185_p3;
wire   [0:0] tmp_28_fu_1192_p3;
wire   [0:0] tmp_29_fu_1206_p3;
wire   [29:0] select_ln746_1_fu_1134_p3;
wire   [0:0] select_ln746_5_fu_1199_p3;
wire   [13:0] trunc_ln718_1_fu_1228_p1;
wire   [14:0] tmp_s_fu_1232_p3;
wire   [0:0] icmp_ln414_2_fu_1240_p2;
wire   [0:0] and_ln700_1_fu_1246_p2;
wire  signed [15:0] sext_ln746_fu_1167_p1;
wire   [15:0] zext_ln402_fu_1252_p1;
wire   [0:0] tmp_40_fu_1262_p3;
wire   [0:0] select_ln746_4_fu_1179_p3;
wire   [0:0] xor_ln416_4_fu_1270_p2;
wire   [0:0] xor_ln416_5_fu_1298_p2;
wire   [0:0] select_ln746_6_fu_1213_p3;
wire   [0:0] or_ln416_1_fu_1304_p2;
wire   [0:0] or_ln416_fu_1310_p2;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_10_fu_1322_p2;
wire   [0:0] icmp_ln414_1_fu_1352_p2;
wire   [0:0] and_ln700_fu_1357_p2;
wire   [17:0] p_Val2_7_fu_1334_p4;
wire   [17:0] zext_ln415_2_fu_1363_p1;
wire   [0:0] tmp_37_fu_1373_p3;
wire   [0:0] p_Result_6_fu_1344_p3;
wire   [0:0] xor_ln416_3_fu_1381_p2;
wire   [1:0] tmp_3_fu_1401_p4;
wire   [2:0] tmp_6_fu_1417_p4;
wire   [0:0] tmp_39_fu_1439_p3;
wire   [0:0] Range2_all_ones_1_fu_1411_p2;
wire   [0:0] xor_ln779_2_fu_1447_p2;
wire   [0:0] and_ln779_1_fu_1453_p2;
wire   [0:0] deleted_ones_1_fu_1459_p3;
wire   [0:0] xor_ln785_4_fu_1480_p2;
wire   [0:0] or_ln785_3_fu_1484_p2;
wire   [0:0] and_ln781_2_fu_1476_p2;
wire   [0:0] and_ln786_5_fu_1494_p2;
wire   [0:0] or_ln786_5_fu_1498_p2;
wire   [0:0] xor_ln786_2_fu_1504_p2;
wire   [0:0] underflow_2_fu_1510_p2;
wire   [0:0] overflow_4_fu_1489_p2;
wire   [0:0] or_ln340_8_fu_1521_p2;
wire   [0:0] or_ln340_6_fu_1515_p2;
wire  signed [17:0] sext_ln415_1_fu_1473_p1;
wire   [0:0] or_ln340_7_fu_1526_p2;
wire   [17:0] select_ln340_3_fu_1532_p3;
wire   [17:0] select_ln388_2_fu_1540_p3;
wire   [0:0] deleted_zeros_1_fu_1556_p3;
wire   [0:0] xor_ln785_2_fu_1565_p2;
wire   [0:0] or_ln785_1_fu_1571_p2;
wire   [0:0] xor_ln785_3_fu_1576_p2;
wire   [0:0] and_ln781_1_fu_1561_p2;
wire   [0:0] or_ln786_4_fu_1587_p2;
wire   [0:0] xor_ln786_1_fu_1592_p2;
wire   [0:0] underflow_1_fu_1598_p2;
wire   [0:0] overflow_2_fu_1581_p2;
wire   [0:0] or_ln340_5_fu_1609_p2;
wire   [0:0] or_ln340_3_fu_1603_p2;
wire   [0:0] or_ln340_4_fu_1614_p2;
wire   [17:0] select_ln340_1_fu_1620_p3;
wire   [17:0] select_ln388_1_fu_1627_p3;
wire   [0:0] icmp_ln414_4_fu_1692_p2;
wire   [0:0] and_ln700_2_fu_1697_p2;
wire   [17:0] p_Val2_17_fu_1676_p4;
wire   [17:0] zext_ln415_3_fu_1702_p1;
wire   [0:0] tmp_48_fu_1712_p3;
wire   [0:0] p_Result_15_fu_1685_p3;
wire   [0:0] xor_ln416_6_fu_1720_p2;
wire   [0:0] carry_10_fu_1726_p2;
wire   [0:0] Range1_all_ones_4_fu_1745_p2;
wire   [0:0] Range1_all_zeros_3_fu_1750_p2;
wire   [0:0] tmp_50_fu_1763_p3;
wire   [0:0] Range2_all_ones_4_fu_1740_p2;
wire   [0:0] xor_ln779_3_fu_1770_p2;
wire   [0:0] and_ln779_3_fu_1776_p2;
wire   [0:0] deleted_zeros_3_fu_1755_p3;
wire   [0:0] p_Result_16_fu_1732_p3;
wire   [0:0] xor_ln785_7_fu_1796_p2;
wire   [0:0] or_ln785_5_fu_1802_p2;
wire   [0:0] deleted_ones_3_fu_1782_p3;
wire   [0:0] or_ln786_7_fu_1825_p2;
wire   [0:0] xor_ln786_4_fu_1831_p2;
wire   [0:0] overflow_6_fu_1813_p2;
wire   [0:0] or_ln340_14_fu_1848_p2;
wire   [0:0] or_ln340_13_fu_1852_p2;
wire   [17:0] select_ln340_5_fu_1857_p3;
wire   [17:0] select_ln388_4_fu_1863_p3;
wire  signed [17:0] p_Val2_19_fu_1869_p3;
wire  signed [18:0] lhs_V_fu_1877_p1;
wire   [18:0] ret_V_12_fu_1881_p2;
wire  signed [17:0] p_Val2_21_fu_1894_p1;
wire   [17:0] p_Val2_21_fu_1894_p2;
wire   [0:0] p_Result_18_fu_1899_p3;
wire   [0:0] p_Result_17_fu_1886_p3;
wire   [0:0] xor_ln786_5_fu_1907_p2;
wire   [0:0] xor_ln340_1_fu_1925_p2;
wire   [0:0] xor_ln340_fu_1919_p2;
wire   [0:0] underflow_5_fu_1913_p2;
wire   [0:0] or_ln340_15_fu_1931_p2;
wire   [17:0] select_ln340_6_fu_1937_p3;
wire   [17:0] select_ln388_5_fu_1945_p3;
wire  signed [18:0] rhs_V_1_fu_1984_p1;
wire  signed [18:0] lhs_V_4_fu_1980_p1;
wire   [18:0] ret_V_fu_1988_p2;
wire   [1:0] tmp_53_fu_1994_p4;
wire  signed [18:0] ret_V_13_fu_2010_p2;
wire  signed [19:0] lhs_V_2_fu_2020_p1;
wire   [19:0] ret_V_14_fu_2024_p2;
wire   [17:0] trunc_ln1192_fu_2016_p1;
wire   [1:0] p_Result_112_i_fu_2050_p4;
wire   [0:0] p_Result_20_fu_2042_p3;
wire   [0:0] icmp_ln785_fu_2060_p2;
wire   [0:0] p_Result_19_fu_2029_p3;
wire   [0:0] or_ln785_6_fu_2066_p2;
wire   [0:0] xor_ln785_9_fu_2072_p2;
wire   [0:0] icmp_ln786_fu_2090_p2;
wire   [0:0] xor_ln786_6_fu_2084_p2;
wire   [0:0] or_ln786_1_fu_2096_p2;
wire   [0:0] or_ln340_16_fu_2108_p2;
wire  signed [18:0] sext_ln703_6_fu_2122_p1;
wire   [18:0] ret_V_15_fu_2126_p2;
wire  signed [19:0] lhs_V_3_fu_2132_p1;
wire  signed [19:0] sext_ln703_8_fu_2136_p1;
wire   [19:0] ret_V_16_fu_2140_p2;
wire   [19:0] ret_V_17_fu_2150_p2;
wire   [17:0] trunc_ln1192_1_fu_2146_p1;
wire   [1:0] tmp_12_fu_2176_p4;
wire   [0:0] p_Result_22_fu_2168_p3;
wire   [0:0] icmp_ln785_1_fu_2186_p2;
wire   [0:0] p_Result_21_fu_2155_p3;
wire   [0:0] or_ln785_7_fu_2192_p2;
wire   [0:0] xor_ln785_10_fu_2198_p2;
wire   [0:0] icmp_ln786_1_fu_2216_p2;
wire   [0:0] xor_ln786_7_fu_2210_p2;
wire   [0:0] or_ln786_2_fu_2222_p2;
wire   [0:0] xor_ln340_2_fu_2234_p2;
wire   [0:0] or_ln340_17_fu_2239_p2;
wire   [17:0] select_ln388_6_fu_2244_p3;
wire   [0:0] xor_ln340_3_fu_2261_p2;
wire   [0:0] or_ln340_18_fu_2257_p2;
wire   [0:0] or_ln340_19_fu_2266_p2;
wire   [17:0] select_ln340_8_fu_2271_p3;
wire   [17:0] select_ln388_7_fu_2278_p3;
wire  signed [17:0] x_V_fu_2250_p3;
wire  signed [18:0] sext_ln703_9_fu_2324_p1;
wire  signed [18:0] sext_ln703_10_fu_2328_p1;
wire   [0:0] icmp_ln414_5_fu_2354_p2;
wire   [0:0] and_ln700_3_fu_2359_p2;
wire   [17:0] p_Val2_35_fu_2338_p4;
wire   [17:0] zext_ln415_4_fu_2364_p1;
wire   [0:0] tmp_61_fu_2374_p3;
wire   [0:0] p_Result_24_fu_2347_p3;
wire   [0:0] xor_ln416_7_fu_2382_p2;
wire   [0:0] tmp_63_fu_2417_p3;
wire   [0:0] Range2_all_ones_5_fu_2402_p2;
wire   [0:0] xor_ln779_4_fu_2424_p2;
wire   [0:0] and_ln779_4_fu_2430_p2;
wire   [0:0] deleted_ones_5_fu_2436_p3;
wire   [0:0] icmp_ln414_6_fu_2533_p2;
wire   [0:0] and_ln700_4_fu_2538_p2;
wire   [17:0] p_Val2_38_fu_2517_p4;
wire   [17:0] zext_ln415_5_fu_2543_p1;
wire   [0:0] tmp_66_fu_2553_p3;
wire   [0:0] p_Result_27_fu_2526_p3;
wire   [0:0] xor_ln416_8_fu_2561_p2;
wire   [0:0] tmp_68_fu_2596_p3;
wire   [0:0] Range2_all_ones_6_fu_2581_p2;
wire   [0:0] xor_ln779_5_fu_2603_p2;
wire   [0:0] and_ln779_5_fu_2609_p2;
wire   [0:0] deleted_ones_6_fu_2615_p3;
wire   [0:0] icmp_ln414_7_fu_2650_p2;
wire   [0:0] and_ln700_5_fu_2655_p2;
wire   [17:0] p_Val2_43_fu_2634_p4;
wire   [17:0] zext_ln415_6_fu_2660_p1;
wire   [0:0] tmp_71_fu_2670_p3;
wire   [0:0] p_Result_30_fu_2643_p3;
wire   [0:0] xor_ln416_9_fu_2678_p2;
wire   [0:0] tmp_73_fu_2713_p3;
wire   [0:0] Range2_all_ones_7_fu_2698_p2;
wire   [0:0] xor_ln779_6_fu_2720_p2;
wire   [0:0] and_ln779_6_fu_2726_p2;
wire   [0:0] deleted_ones_7_fu_2732_p3;
wire   [0:0] deleted_zeros_4_fu_2746_p3;
wire   [0:0] xor_ln785_11_fu_2755_p2;
wire   [0:0] or_ln785_8_fu_2761_p2;
wire   [0:0] and_ln781_5_fu_2751_p2;
wire   [0:0] or_ln786_8_fu_2771_p2;
wire   [0:0] xor_ln786_8_fu_2776_p2;
wire   [0:0] underflow_8_fu_2782_p2;
wire   [0:0] overflow_9_fu_2766_p2;
wire   [0:0] or_ln340_21_fu_2793_p2;
wire   [0:0] or_ln340_20_fu_2787_p2;
wire   [0:0] or_ln340_22_fu_2797_p2;
wire   [17:0] select_ln340_9_fu_2803_p3;
wire   [17:0] select_ln388_8_fu_2810_p3;
wire   [0:0] deleted_zeros_5_fu_2825_p3;
wire   [0:0] xor_ln785_13_fu_2834_p2;
wire   [0:0] or_ln785_9_fu_2840_p2;
wire   [0:0] and_ln781_6_fu_2830_p2;
wire   [0:0] or_ln786_9_fu_2850_p2;
wire   [0:0] xor_ln786_9_fu_2855_p2;
wire   [0:0] underflow_9_fu_2861_p2;
wire   [0:0] overflow_10_fu_2845_p2;
wire   [0:0] or_ln340_24_fu_2872_p2;
wire   [0:0] or_ln340_23_fu_2866_p2;
wire   [0:0] or_ln340_25_fu_2876_p2;
wire   [17:0] select_ln340_10_fu_2882_p3;
wire   [17:0] select_ln388_9_fu_2889_p3;
wire   [0:0] deleted_zeros_6_fu_2904_p3;
wire   [0:0] xor_ln785_15_fu_2913_p2;
wire   [0:0] or_ln785_10_fu_2919_p2;
wire   [0:0] xor_ln785_16_fu_2924_p2;
wire   [0:0] and_ln781_7_fu_2909_p2;
wire   [0:0] or_ln786_10_fu_2935_p2;
wire   [0:0] xor_ln786_10_fu_2940_p2;
wire   [0:0] underflow_10_fu_2946_p2;
wire   [0:0] overflow_11_fu_2929_p2;
wire   [0:0] or_ln340_27_fu_2957_p2;
wire   [0:0] or_ln340_26_fu_2951_p2;
wire   [0:0] or_ln340_28_fu_2962_p2;
wire   [17:0] select_ln340_11_fu_2968_p3;
wire   [17:0] select_ln388_10_fu_2975_p3;
wire   [13:0] r_V_13_fu_2999_p0;
wire   [16:0] r_V_13_fu_2999_p1;
wire   [16:0] mul_ln1118_1_fu_3008_p0;
wire   [13:0] mul_ln1118_1_fu_3008_p1;
wire  signed [17:0] r_V_16_fu_3033_p0;
wire  signed [35:0] r_V_fu_2292_p1;
wire  signed [17:0] r_V_16_fu_3033_p1;
wire  signed [17:0] r_V_17_fu_3043_p0;
wire  signed [35:0] r_V_7_fu_2455_p1;
wire  signed [17:0] r_V_17_fu_3043_p1;
wire  signed [18:0] r_V_18_fu_3053_p0;
wire  signed [37:0] r_V_9_fu_2486_p1;
wire  signed [18:0] r_V_18_fu_3053_p1;
reg   [14:0] ap_NS_fsm;
wire   [30:0] mul_ln1118_1_fu_3008_p00;
wire   [30:0] r_V_13_fu_2999_p10;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
end

video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1_U1(
    .din0(r_V_13_fu_2999_p0),
    .din1(r_V_13_fu_2999_p1),
    .dout(r_V_13_fu_2999_p2)
);

video_mandelbrot_generator_mul_mul_17ns_14ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 31 ))
video_mandelbrot_generator_mul_mul_17ns_14ns_31_1_1_U2(
    .din0(mul_ln1118_1_fu_3008_p0),
    .din1(mul_ln1118_1_fu_3008_p1),
    .dout(mul_ln1118_1_fu_3008_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3(
    .din0(real_btm_V_reg_3271),
    .din1(real_top_V_reg_3266),
    .dout(r_V_12_fu_3016_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4(
    .din0(imag_top_V_reg_3365),
    .din1(imag_btm_V_reg_3239),
    .dout(r_V_15_fu_3023_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U5(
    .din0(r_V_16_fu_3033_p0),
    .din1(r_V_16_fu_3033_p1),
    .dout(r_V_16_fu_3033_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U6(
    .din0(r_V_17_fu_3043_p0),
    .din1(r_V_17_fu_3043_p1),
    .dout(r_V_17_fu_3043_p2)
);

video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 38 ))
video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U7(
    .din0(r_V_18_fu_3053_p0),
    .din1(r_V_18_fu_3053_p1),
    .dout(r_V_18_fu_3053_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln26_fu_545_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_0_data_stream_2_V_full_n == 1'b0) | (img_0_data_stream_1_V_full_n == 1'b0) | (img_0_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        indvar_flatten_reg_257 <= add_ln26_reg_3182;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_257 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln1497_reg_3461 == 1'd0) & (icmp_ln43_reg_3452 == 1'd0))) begin
        p_Val2_22_reg_280 <= rsquare_V_fu_2817_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Val2_22_reg_280 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln1497_reg_3461 == 1'd0) & (icmp_ln43_reg_3452 == 1'd0))) begin
        p_Val2_23_reg_291 <= isquare_V_fu_2896_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Val2_23_reg_291 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln1497_reg_3461 == 1'd0) & (icmp_ln43_reg_3452 == 1'd0))) begin
        p_Val2_28_reg_302 <= zsquare_V_fu_2982_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Val2_28_reg_302 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_0_data_stream_2_V_full_n == 1'b0) | (img_0_data_stream_1_V_full_n == 1'b0) | (img_0_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        p_Val2_9_reg_245 <= select_ln26_reg_3208;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_9_reg_245 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_0_data_stream_2_V_full_n == 1'b0) | (img_0_data_stream_1_V_full_n == 1'b0) | (img_0_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        p_Val2_s_reg_268 <= col_fu_2994_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_268 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln1497_reg_3461 == 1'd0) & (icmp_ln43_reg_3452 == 1'd0))) begin
        tmp_15_reg_313 <= iter_reg_3456;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_15_reg_313 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Range1_all_ones_1_reg_3348 <= Range1_all_ones_1_fu_1427_p2;
        Range1_all_zeros_1_reg_3354 <= Range1_all_zeros_1_fu_1433_p2;
        and_ln786_2_reg_3359 <= and_ln786_2_fu_1467_p2;
        carry_4_reg_3337 <= carry_4_fu_1387_p2;
        imag_top_V_reg_3365 <= imag_top_V_fu_1548_p3;
        p_Result_5_reg_3325 <= ret_V_10_fu_1322_p2[32'd35];
        p_Result_7_reg_3343 <= p_Val2_8_fu_1367_p2[32'd17];
        p_Val2_8_reg_3331 <= p_Val2_8_fu_1367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1497_reg_3461 == 1'd0) & (icmp_ln43_reg_3452 == 1'd0))) begin
        Range1_all_ones_6_reg_3562 <= Range1_all_ones_6_fu_2407_p2;
        Range1_all_zeros_4_reg_3568 <= Range1_all_zeros_4_fu_2412_p2;
        and_ln786_14_reg_3579 <= and_ln786_14_fu_2449_p2;
        carry_12_reg_3551 <= carry_12_fu_2388_p2;
        p_Result_124_i_reg_3604 <= {{r_V_17_fu_3043_p2[35:34]}};
        p_Result_125_i_reg_3609 <= {{r_V_17_fu_3043_p2[35:33]}};
        p_Result_129_i_reg_3634 <= {{r_V_18_fu_3053_p2[37:34]}};
        p_Result_130_i_reg_3639 <= {{r_V_18_fu_3053_p2[37:33]}};
        p_Result_25_reg_3557 <= p_Val2_36_fu_2368_p2[32'd17];
        p_Result_26_reg_3592 <= r_V_17_fu_3043_p2[32'd35];
        p_Result_29_reg_3622 <= r_V_18_fu_3053_p2[32'd37];
        p_Val2_36_reg_3545 <= p_Val2_36_fu_2368_p2;
        r_V_17_reg_3585 <= r_V_17_fu_3043_p2;
        r_V_18_reg_3615 <= r_V_18_fu_3053_p2;
        trunc_ln414_4_reg_3599 <= trunc_ln414_4_fu_2465_p1;
        trunc_ln414_5_reg_3629 <= trunc_ln414_5_fu_2496_p1;
        xor_ln785_12_reg_3573 <= xor_ln785_12_fu_2444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln1497_reg_3461 == 1'd0) & (icmp_ln43_reg_3452 == 1'd0))) begin
        Range1_all_ones_7_reg_3662 <= Range1_all_ones_7_fu_2586_p2;
        Range1_all_ones_8_reg_3702 <= Range1_all_ones_8_fu_2703_p2;
        Range1_all_zeros_5_reg_3668 <= Range1_all_zeros_5_fu_2591_p2;
        Range1_all_zeros_6_reg_3708 <= Range1_all_zeros_6_fu_2708_p2;
        and_ln786_16_reg_3679 <= and_ln786_16_fu_2628_p2;
        and_ln786_18_reg_3713 <= and_ln786_18_fu_2740_p2;
        carry_14_reg_3651 <= carry_14_fu_2567_p2;
        carry_16_reg_3691 <= carry_16_fu_2684_p2;
        p_Result_28_reg_3657 <= p_Val2_39_fu_2547_p2[32'd17];
        p_Result_31_reg_3697 <= p_Val2_44_fu_2664_p2[32'd17];
        p_Val2_39_reg_3645 <= p_Val2_39_fu_2547_p2;
        p_Val2_44_reg_3685 <= p_Val2_44_fu_2664_p2;
        xor_ln785_14_reg_3673 <= xor_ln785_14_fu_2623_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Range2_all_ones_8_reg_3313 <= select_ln746_1_fu_1134_p3[32'd29];
        and_ln786_4_reg_3320 <= and_ln786_4_fu_1316_p2;
        carry_6_reg_3302 <= carry_6_fu_1276_p2;
        p_Result_10_reg_3308 <= p_Val2_13_fu_1256_p2[32'd15];
        p_Val2_13_reg_3297 <= p_Val2_13_fu_1256_p2;
        r_V_12_reg_3287 <= r_V_12_fu_3016_p2;
        select_ln746_7_reg_3276 <= select_ln746_7_fu_1140_p3;
        trunc_ln414_1_reg_3292 <= trunc_ln414_1_fu_1225_p1;
        xor_ln746_reg_3282 <= xor_ln746_fu_1145_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln26_reg_3182 <= add_ln26_fu_551_p2;
        p_Result_9_reg_3174 <= ret_V_11_fu_522_p2[32'd29];
        ret_V_11_reg_3164 <= ret_V_11_fu_522_p2;
        trunc_ln2_reg_3169 <= {{ret_V_11_fu_522_p2[29:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        and_ln781_4_reg_3412 <= and_ln781_4_fu_1790_p2;
        and_ln786_9_reg_3422 <= and_ln786_9_fu_1819_p2;
        or_ln340_12_reg_3432 <= or_ln340_12_fu_1842_p2;
        p_Val2_18_reg_3406 <= p_Val2_18_fu_1706_p2;
        underflow_4_reg_3427 <= underflow_4_fu_1837_p2;
        xor_ln785_8_reg_3417 <= xor_ln785_8_fu_1808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln26_fu_545_p2 == 1'd0))) begin
        and_ln781_reg_3219 <= and_ln781_fu_696_p2;
        and_ln786_reg_3224 <= and_ln786_fu_719_p2;
        icmp_ln28_reg_3187 <= icmp_ln28_fu_557_p2;
        imag_btm_V_reg_3239 <= imag_btm_V_fu_925_p3;
        or_ln340_reg_3234 <= or_ln340_fu_742_p2;
        p_Val2_4_reg_3213 <= p_Val2_4_fu_607_p2;
        select_ln26_reg_3208 <= select_ln26_fu_581_p3;
        tmp_19_reg_3203 <= add_ln26_1_fu_563_p2[32'd2];
        trunc_ln746_1_reg_3198 <= trunc_ln746_1_fu_569_p1;
        underflow_reg_3229 <= underflow_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln43_fu_1968_p2 == 1'd0))) begin
        icmp_ln1497_reg_3461 <= icmp_ln1497_fu_2004_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln43_reg_3452 <= icmp_ln43_fu_1968_p2;
        iter_reg_3456 <= iter_fu_1974_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mul_ln1118_1_reg_3250 <= mul_ln1118_1_fu_3008_p2;
        real_btm_V_reg_3271 <= real_btm_V_fu_1121_p3;
        real_top_V_reg_3266 <= real_top_V_fu_1092_p3;
        select_ln746_reg_3244 <= select_ln746_fu_933_p3;
        trunc_ln703_1_reg_3256 <= trunc_ln703_1_fu_958_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln1497_fu_2004_p2 == 1'd0) & (icmp_ln43_fu_1968_p2 == 1'd0))) begin
        overflow_7_reg_3470 <= overflow_7_fu_2078_p2;
        overflow_8_reg_3492 <= overflow_8_fu_2204_p2;
        p_Val2_27_reg_3465 <= p_Val2_27_fu_2037_p2;
        p_Val2_33_reg_3486 <= p_Val2_33_fu_2163_p2;
        select_ln340_7_reg_3481 <= select_ln340_7_fu_2114_p3;
        underflow_6_reg_3475 <= underflow_6_fu_2102_p2;
        underflow_7_reg_3498 <= underflow_7_fu_2228_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Result_106_i_reg_3395 <= {{r_V_15_fu_3023_p2[35:34]}};
        p_Result_107_i_reg_3400 <= {{r_V_15_fu_3023_p2[35:33]}};
        p_Result_14_reg_3383 <= r_V_15_fu_3023_p2[32'd35];
        r_V_15_reg_3376 <= r_V_15_fu_3023_p2;
        trunc_ln414_2_reg_3390 <= trunc_ln414_2_fu_1655_p1;
        x0_V_reg_3370 <= x0_V_fu_1634_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1497_reg_3461 == 1'd0) & (icmp_ln43_reg_3452 == 1'd0))) begin
        p_Result_119_i_reg_3529 <= {{r_V_16_fu_3033_p2[35:34]}};
        p_Result_120_i_reg_3534 <= {{r_V_16_fu_3033_p2[35:33]}};
        p_Result_23_reg_3517 <= r_V_16_fu_3033_p2[32'd35];
        r_V_16_reg_3510 <= r_V_16_fu_3033_p2;
        ret_V_9_reg_3540 <= ret_V_9_fu_2332_p2;
        trunc_ln414_3_reg_3524 <= trunc_ln414_3_fu_2303_p1;
        y_V_reg_3505 <= y_V_fu_2284_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_11_reg_3117 <= r_V_14_fu_434_p2[32'd34];
        p_Result_12_reg_3123 <= grp_fu_327_p1[32'd32];
        p_Result_2_reg_3075 <= r_V_11_fu_358_p2[32'd35];
        p_Result_3_reg_3086 <= r_V_11_fu_358_p2[32'd32];
        p_Val2_3_reg_3081 <= {{r_V_11_fu_358_p2[32:15]}};
        r_V_11_reg_3068[35 : 15] <= r_V_11_fu_358_p2[35 : 15];
        r_V_14_reg_3107[34 : 16] <= r_V_14_fu_434_p2[34 : 16];
        sext_ln703_reg_3139 <= sext_ln703_fu_469_p1;
        sext_ln728_reg_3102[35 : 15] <= sext_ln728_fu_418_p1[35 : 15];
        xor_ln779_1_reg_3128 <= xor_ln779_1_fu_457_p2;
        xor_ln779_reg_3091 <= xor_ln779_fu_398_p2;
        xor_ln785_1_reg_3096 <= xor_ln785_1_fu_404_p2;
        xor_ln785_5_reg_3133 <= xor_ln785_5_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_V_13_reg_3144 <= r_V_13_fu_2999_p2;
        tmp_14_reg_3154 <= r_V_13_fu_2999_p2[32'd29];
        tmp_18_reg_3159 <= r_V_13_fu_2999_p2[32'd29];
        trunc_ln703_reg_3149 <= trunc_ln703_fu_505_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        rhs_V_2_reg_3447 <= rhs_V_2_fu_1965_p1;
        sext_ln43_reg_3442 <= sext_ln43_fu_1961_p1;
        y0_V_reg_3437 <= y0_V_fu_1953_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln28_reg_3187 == 1'd1))) begin
        tmp_21_reg_3261 <= mul_ln1118_1_fu_3008_p2[32'd29];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln26_fu_545_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_327_p1 = r_V_14_reg_3107;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_327_p1 = r_V_14_fu_434_p2;
    end else begin
        grp_fu_327_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        img_0_data_stream_0_V_blk_n = img_0_data_stream_0_V_full_n;
    end else begin
        img_0_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_0_data_stream_2_V_full_n == 1'b0) | (img_0_data_stream_1_V_full_n == 1'b0) | (img_0_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        img_0_data_stream_0_V_write = 1'b1;
    end else begin
        img_0_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        img_0_data_stream_1_V_blk_n = img_0_data_stream_1_V_full_n;
    end else begin
        img_0_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_0_data_stream_2_V_full_n == 1'b0) | (img_0_data_stream_1_V_full_n == 1'b0) | (img_0_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        img_0_data_stream_1_V_write = 1'b1;
    end else begin
        img_0_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        img_0_data_stream_2_V_blk_n = img_0_data_stream_2_V_full_n;
    end else begin
        img_0_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_0_data_stream_2_V_full_n == 1'b0) | (img_0_data_stream_1_V_full_n == 1'b0) | (img_0_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        img_0_data_stream_2_V_write = 1'b1;
    end else begin
        img_0_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln26_fu_545_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln26_fu_545_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln1497_fu_2004_p2 == 1'd0) & (icmp_ln43_fu_1968_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state15 : begin
            if ((~((img_0_data_stream_2_V_full_n == 1'b0) | (img_0_data_stream_1_V_full_n == 1'b0) | (img_0_data_stream_0_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_1_fu_1427_p2 = ((tmp_6_fu_1417_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_813_p2 = ((tmp_8_fu_804_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_1745_p2 = ((p_Result_107_i_reg_3400 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_fu_2407_p2 = ((p_Result_120_i_reg_3534 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_7_fu_2586_p2 = ((p_Result_125_i_reg_3609 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_8_fu_2703_p2 = ((p_Result_130_i_reg_3639 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_663_p2 = ((p_Result_85_i_fu_654_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1433_p2 = ((tmp_6_fu_1417_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_819_p2 = ((tmp_8_fu_804_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_1750_p2 = ((p_Result_107_i_reg_3400 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_4_fu_2412_p2 = ((p_Result_120_i_reg_3534 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_5_fu_2591_p2 = ((p_Result_125_i_reg_3609 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_fu_2708_p2 = ((p_Result_130_i_reg_3639 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_669_p2 = ((p_Result_85_i_fu_654_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_1411_p2 = ((tmp_3_fu_1401_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_3_fu_797_p3 = r_V_14_reg_3107[32'd34];

assign Range2_all_ones_4_fu_1740_p2 = ((p_Result_106_i_reg_3395 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_5_fu_2402_p2 = ((p_Result_119_i_reg_3529 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_fu_2581_p2 = ((p_Result_124_i_reg_3604 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_7_fu_2698_p2 = ((p_Result_129_i_reg_3634 == 4'd15) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_648_p2 = ((p_Result_84_i_fu_639_p4 == 2'd3) ? 1'b1 : 1'b0);

assign add_ln26_1_fu_563_p2 = (p_Val2_9_reg_245 + 3'd1);

assign add_ln26_fu_551_p2 = (6'd1 + indvar_flatten_reg_257);

assign and_ln414_1_fu_757_p2 = (p_Result_11_reg_3117 & icmp_ln414_3_fu_751_p2);

assign and_ln414_fu_598_p2 = (p_Result_2_reg_3075 & icmp_ln414_fu_592_p2);

assign and_ln700_1_fu_1246_p2 = (xor_ln746_fu_1145_p2 & icmp_ln414_2_fu_1240_p2);

assign and_ln700_2_fu_1697_p2 = (p_Result_14_reg_3383 & icmp_ln414_4_fu_1692_p2);

assign and_ln700_3_fu_2359_p2 = (p_Result_23_reg_3517 & icmp_ln414_5_fu_2354_p2);

assign and_ln700_4_fu_2538_p2 = (p_Result_26_reg_3592 & icmp_ln414_6_fu_2533_p2);

assign and_ln700_5_fu_2655_p2 = (p_Result_29_reg_3622 & icmp_ln414_7_fu_2650_p2);

assign and_ln700_fu_1357_p2 = (p_Result_5_fu_1326_p3 & icmp_ln414_1_fu_1352_p2);

assign and_ln779_1_fu_1453_p2 = (xor_ln779_2_fu_1447_p2 & Range2_all_ones_1_fu_1411_p2);

assign and_ln779_2_fu_833_p2 = (xor_ln779_1_reg_3128 & Range2_all_ones_3_fu_797_p3);

assign and_ln779_3_fu_1776_p2 = (xor_ln779_3_fu_1770_p2 & Range2_all_ones_4_fu_1740_p2);

assign and_ln779_4_fu_2430_p2 = (xor_ln779_4_fu_2424_p2 & Range2_all_ones_5_fu_2402_p2);

assign and_ln779_5_fu_2609_p2 = (xor_ln779_5_fu_2603_p2 & Range2_all_ones_6_fu_2581_p2);

assign and_ln779_6_fu_2726_p2 = (xor_ln779_6_fu_2720_p2 & Range2_all_ones_7_fu_2698_p2);

assign and_ln779_fu_683_p2 = (xor_ln779_reg_3091 & Range2_all_ones_fu_648_p2);

assign and_ln781_1_fu_1561_p2 = (carry_4_reg_3337 & Range1_all_ones_1_reg_3348);

assign and_ln781_2_fu_1476_p2 = (carry_6_reg_3302 & Range2_all_ones_8_reg_3313);

assign and_ln781_3_fu_846_p2 = (carry_8_fu_792_p2 & Range1_all_ones_3_fu_813_p2);

assign and_ln781_4_fu_1790_p2 = (carry_10_fu_1726_p2 & Range1_all_ones_4_fu_1745_p2);

assign and_ln781_5_fu_2751_p2 = (carry_12_reg_3551 & Range1_all_ones_6_reg_3562);

assign and_ln781_6_fu_2830_p2 = (carry_14_reg_3651 & Range1_all_ones_7_reg_3662);

assign and_ln781_7_fu_2909_p2 = (carry_16_reg_3691 & Range1_all_ones_8_reg_3702);

assign and_ln781_fu_696_p2 = (carry_2_fu_626_p2 & Range1_all_ones_fu_663_p2);

assign and_ln786_14_fu_2449_p2 = (p_Result_25_fu_2394_p3 & deleted_ones_5_fu_2436_p3);

assign and_ln786_16_fu_2628_p2 = (p_Result_28_fu_2573_p3 & deleted_ones_6_fu_2615_p3);

assign and_ln786_18_fu_2740_p2 = (p_Result_31_fu_2690_p3 & deleted_ones_7_fu_2732_p3);

assign and_ln786_2_fu_1467_p2 = (p_Result_7_fu_1393_p3 & deleted_ones_1_fu_1459_p3);

assign and_ln786_4_fu_1316_p2 = (p_Result_10_fu_1282_p3 & or_ln416_fu_1310_p2);

assign and_ln786_5_fu_1494_p2 = (and_ln786_4_reg_3320 & Range2_all_ones_8_reg_3313);

assign and_ln786_7_fu_869_p2 = (grp_fu_327_p3 & deleted_ones_2_fu_838_p3);

assign and_ln786_9_fu_1819_p2 = (p_Result_16_fu_1732_p3 & deleted_ones_3_fu_1782_p3);

assign and_ln786_fu_719_p2 = (p_Result_4_fu_631_p3 & deleted_ones_fu_688_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state15 = ((img_0_data_stream_2_V_full_n == 1'b0) | (img_0_data_stream_1_V_full_n == 1'b0) | (img_0_data_stream_0_V_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign carry_10_fu_1726_p2 = (xor_ln416_6_fu_1720_p2 & p_Result_15_fu_1685_p3);

assign carry_12_fu_2388_p2 = (xor_ln416_7_fu_2382_p2 & p_Result_24_fu_2347_p3);

assign carry_14_fu_2567_p2 = (xor_ln416_8_fu_2561_p2 & p_Result_27_fu_2526_p3);

assign carry_16_fu_2684_p2 = (xor_ln416_9_fu_2678_p2 & p_Result_30_fu_2643_p3);

assign carry_2_fu_626_p2 = (xor_ln416_2_fu_620_p2 & p_Result_3_reg_3086);

assign carry_4_fu_1387_p2 = (xor_ln416_3_fu_1381_p2 & p_Result_6_fu_1344_p3);

assign carry_6_fu_1276_p2 = (xor_ln416_4_fu_1270_p2 & select_ln746_4_fu_1179_p3);

assign carry_8_fu_792_p2 = (xor_ln416_fu_786_p2 & p_Result_12_reg_3123);

assign carry_fu_1072_p2 = (tmp_32_fu_1064_p3 ^ 1'd1);

assign col_fu_2994_p2 = (select_ln746_reg_3244 + 4'd1);

assign deleted_ones_1_fu_1459_p3 = ((carry_4_fu_1387_p2[0:0] === 1'b1) ? and_ln779_1_fu_1453_p2 : Range1_all_ones_1_fu_1427_p2);

assign deleted_ones_2_fu_838_p3 = ((carry_8_fu_792_p2[0:0] === 1'b1) ? and_ln779_2_fu_833_p2 : Range1_all_ones_3_fu_813_p2);

assign deleted_ones_3_fu_1782_p3 = ((carry_10_fu_1726_p2[0:0] === 1'b1) ? and_ln779_3_fu_1776_p2 : Range1_all_ones_4_fu_1745_p2);

assign deleted_ones_5_fu_2436_p3 = ((carry_12_fu_2388_p2[0:0] === 1'b1) ? and_ln779_4_fu_2430_p2 : Range1_all_ones_6_fu_2407_p2);

assign deleted_ones_6_fu_2615_p3 = ((carry_14_fu_2567_p2[0:0] === 1'b1) ? and_ln779_5_fu_2609_p2 : Range1_all_ones_7_fu_2586_p2);

assign deleted_ones_7_fu_2732_p3 = ((carry_16_fu_2684_p2[0:0] === 1'b1) ? and_ln779_6_fu_2726_p2 : Range1_all_ones_8_fu_2703_p2);

assign deleted_ones_fu_688_p3 = ((carry_2_fu_626_p2[0:0] === 1'b1) ? and_ln779_fu_683_p2 : Range1_all_ones_fu_663_p2);

assign deleted_zeros_1_fu_1556_p3 = ((carry_4_reg_3337[0:0] === 1'b1) ? Range1_all_ones_1_reg_3348 : Range1_all_zeros_1_reg_3354);

assign deleted_zeros_2_fu_825_p3 = ((carry_8_fu_792_p2[0:0] === 1'b1) ? Range1_all_ones_3_fu_813_p2 : Range1_all_zeros_2_fu_819_p2);

assign deleted_zeros_3_fu_1755_p3 = ((carry_10_fu_1726_p2[0:0] === 1'b1) ? Range1_all_ones_4_fu_1745_p2 : Range1_all_zeros_3_fu_1750_p2);

assign deleted_zeros_4_fu_2746_p3 = ((carry_12_reg_3551[0:0] === 1'b1) ? Range1_all_ones_6_reg_3562 : Range1_all_zeros_4_reg_3568);

assign deleted_zeros_5_fu_2825_p3 = ((carry_14_reg_3651[0:0] === 1'b1) ? Range1_all_ones_7_reg_3662 : Range1_all_zeros_5_reg_3668);

assign deleted_zeros_6_fu_2904_p3 = ((carry_16_reg_3691[0:0] === 1'b1) ? Range1_all_ones_8_reg_3702 : Range1_all_zeros_6_reg_3708);

assign deleted_zeros_fu_675_p3 = ((carry_2_fu_626_p2[0:0] === 1'b1) ? Range1_all_ones_fu_663_p2 : Range1_all_zeros_fu_669_p2);

assign grp_fu_327_p3 = grp_fu_327_p1[32'd32];

assign icmp_ln1497_fu_2004_p2 = ((tmp_53_fu_1994_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_545_p2 = ((indvar_flatten_reg_257 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_557_p2 = ((p_Val2_s_reg_268 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln414_1_fu_1352_p2 = ((trunc_ln414_1_reg_3292 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_2_fu_1240_p2 = ((tmp_s_fu_1232_p3 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_3_fu_751_p2 = ((trunc_ln718_2_fu_748_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_4_fu_1692_p2 = ((trunc_ln414_2_reg_3390 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_5_fu_2354_p2 = ((trunc_ln414_3_reg_3524 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_6_fu_2533_p2 = ((trunc_ln414_4_reg_3599 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_7_fu_2650_p2 = ((trunc_ln414_5_reg_3629 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_8_fu_1044_p2 = ((tmp_4_fu_1036_p3 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_592_p2 = ((trunc_ln718_fu_589_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_1968_p2 = ((tmp_15_reg_313 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln785_1_fu_2186_p2 = ((tmp_12_fu_2176_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_fu_2060_p2 = ((p_Result_112_i_fu_2050_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_1_fu_2216_p2 = ((tmp_12_fu_2176_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_fu_2090_p2 = ((p_Result_112_i_fu_2050_p4 != 2'd3) ? 1'b1 : 1'b0);

assign imag_btm_V_fu_925_p3 = ((or_ln340_10_fu_903_p2[0:0] === 1'b1) ? select_ln340_4_fu_909_p3 : select_ln388_3_fu_917_p3);

assign imag_top_V_fu_1548_p3 = ((or_ln340_7_fu_1526_p2[0:0] === 1'b1) ? select_ln340_3_fu_1532_p3 : select_ln388_2_fu_1540_p3);

assign img_0_data_stream_0_V_din = select_ln746_reg_3244;

assign img_0_data_stream_1_V_din = tmp_15_reg_313;

assign img_0_data_stream_2_V_din = tmp_15_reg_313;

assign isquare_V_fu_2896_p3 = ((or_ln340_25_fu_2876_p2[0:0] === 1'b1) ? select_ln340_10_fu_2882_p3 : select_ln388_9_fu_2889_p3);

assign iter_fu_1974_p2 = (tmp_15_reg_313 + 8'd1);

assign lhs_V_2_fu_2020_p1 = ret_V_13_fu_2010_p2;

assign lhs_V_3_fu_2132_p1 = $signed(ret_V_15_fu_2126_p2);

assign lhs_V_4_fu_1980_p1 = $signed(p_Val2_22_reg_280);

assign lhs_V_fu_1877_p1 = p_Val2_19_fu_1869_p3;

assign mul_ln1118_1_fu_3008_p0 = mul_ln1118_1_fu_3008_p00;

assign mul_ln1118_1_fu_3008_p00 = select_ln340_12_fu_947_p3;

assign mul_ln1118_1_fu_3008_p1 = 31'd5461;

assign or_ln340_10_fu_903_p2 = (or_ln340_11_fu_898_p2 | and_ln781_3_fu_846_p2);

assign or_ln340_11_fu_898_p2 = (xor_ln785_5_reg_3133 | and_ln786_7_fu_869_p2);

assign or_ln340_12_fu_1842_p2 = (underflow_4_fu_1837_p2 | overflow_6_fu_1813_p2);

assign or_ln340_13_fu_1852_p2 = (or_ln340_14_fu_1848_p2 | and_ln781_4_reg_3412);

assign or_ln340_14_fu_1848_p2 = (xor_ln785_8_reg_3417 | and_ln786_9_reg_3422);

assign or_ln340_15_fu_1931_p2 = (xor_ln340_1_fu_1925_p2 | p_Result_18_fu_1899_p3);

assign or_ln340_16_fu_2108_p2 = (underflow_6_fu_2102_p2 | overflow_7_fu_2078_p2);

assign or_ln340_17_fu_2239_p2 = (xor_ln340_2_fu_2234_p2 | overflow_7_reg_3470);

assign or_ln340_18_fu_2257_p2 = (underflow_7_reg_3498 | overflow_8_reg_3492);

assign or_ln340_19_fu_2266_p2 = (xor_ln340_3_fu_2261_p2 | overflow_8_reg_3492);

assign or_ln340_1_fu_1104_p2 = (or_ln340_2_fu_1100_p2 | and_ln781_reg_3219);

assign or_ln340_20_fu_2787_p2 = (underflow_8_fu_2782_p2 | overflow_9_fu_2766_p2);

assign or_ln340_21_fu_2793_p2 = (xor_ln785_12_reg_3573 | and_ln786_14_reg_3579);

assign or_ln340_22_fu_2797_p2 = (or_ln340_21_fu_2793_p2 | and_ln781_5_fu_2751_p2);

assign or_ln340_23_fu_2866_p2 = (underflow_9_fu_2861_p2 | overflow_10_fu_2845_p2);

assign or_ln340_24_fu_2872_p2 = (xor_ln785_14_reg_3673 | and_ln786_16_reg_3679);

assign or_ln340_25_fu_2876_p2 = (or_ln340_24_fu_2872_p2 | and_ln781_6_fu_2830_p2);

assign or_ln340_26_fu_2951_p2 = (underflow_10_fu_2946_p2 | overflow_11_fu_2929_p2);

assign or_ln340_27_fu_2957_p2 = (xor_ln785_16_fu_2924_p2 | and_ln786_18_reg_3713);

assign or_ln340_28_fu_2962_p2 = (or_ln340_27_fu_2957_p2 | and_ln781_7_fu_2909_p2);

assign or_ln340_2_fu_1100_p2 = (xor_ln785_1_reg_3096 | and_ln786_reg_3224);

assign or_ln340_3_fu_1603_p2 = (underflow_1_fu_1598_p2 | overflow_2_fu_1581_p2);

assign or_ln340_4_fu_1614_p2 = (or_ln340_5_fu_1609_p2 | and_ln781_1_fu_1561_p2);

assign or_ln340_5_fu_1609_p2 = (xor_ln785_3_fu_1576_p2 | and_ln786_2_reg_3359);

assign or_ln340_6_fu_1515_p2 = (underflow_2_fu_1510_p2 | overflow_4_fu_1489_p2);

assign or_ln340_7_fu_1526_p2 = (or_ln340_8_fu_1521_p2 | and_ln781_2_fu_1476_p2);

assign or_ln340_8_fu_1521_p2 = (select_ln746_7_reg_3276 | and_ln786_5_fu_1494_p2);

assign or_ln340_9_fu_892_p2 = (underflow_3_fu_887_p2 | overflow_5_fu_864_p2);

assign or_ln340_fu_742_p2 = (underflow_fu_737_p2 | overflow_1_fu_714_p2);

assign or_ln416_1_fu_1304_p2 = (xor_ln416_5_fu_1298_p2 | tmp_40_fu_1262_p3);

assign or_ln416_fu_1310_p2 = (select_ln746_6_fu_1213_p3 | or_ln416_1_fu_1304_p2);

assign or_ln785_10_fu_2919_p2 = (xor_ln785_15_fu_2913_p2 | p_Result_31_reg_3697);

assign or_ln785_1_fu_1571_p2 = (xor_ln785_2_fu_1565_p2 | p_Result_7_reg_3343);

assign or_ln785_3_fu_1484_p2 = (xor_ln785_4_fu_1480_p2 | p_Result_10_reg_3308);

assign or_ln785_4_fu_858_p2 = (xor_ln785_6_fu_852_p2 | grp_fu_327_p3);

assign or_ln785_5_fu_1802_p2 = (xor_ln785_7_fu_1796_p2 | p_Result_16_fu_1732_p3);

assign or_ln785_6_fu_2066_p2 = (p_Result_20_fu_2042_p3 | icmp_ln785_fu_2060_p2);

assign or_ln785_7_fu_2192_p2 = (p_Result_22_fu_2168_p3 | icmp_ln785_1_fu_2186_p2);

assign or_ln785_8_fu_2761_p2 = (xor_ln785_11_fu_2755_p2 | p_Result_25_reg_3557);

assign or_ln785_9_fu_2840_p2 = (xor_ln785_13_fu_2834_p2 | p_Result_28_reg_3657);

assign or_ln785_fu_708_p2 = (xor_ln785_fu_702_p2 | p_Result_4_fu_631_p3);

assign or_ln786_10_fu_2935_p2 = (and_ln786_18_reg_3713 | and_ln781_7_fu_2909_p2);

assign or_ln786_1_fu_2096_p2 = (xor_ln786_6_fu_2084_p2 | icmp_ln786_fu_2090_p2);

assign or_ln786_2_fu_2222_p2 = (xor_ln786_7_fu_2210_p2 | icmp_ln786_1_fu_2216_p2);

assign or_ln786_3_fu_1086_p2 = (p_Result_1_fu_1078_p3 | carry_fu_1072_p2);

assign or_ln786_4_fu_1587_p2 = (and_ln786_2_reg_3359 | and_ln781_1_fu_1561_p2);

assign or_ln786_5_fu_1498_p2 = (and_ln786_5_fu_1494_p2 | and_ln781_2_fu_1476_p2);

assign or_ln786_6_fu_875_p2 = (and_ln786_7_fu_869_p2 | and_ln781_3_fu_846_p2);

assign or_ln786_7_fu_1825_p2 = (and_ln786_9_fu_1819_p2 | and_ln781_4_fu_1790_p2);

assign or_ln786_8_fu_2771_p2 = (and_ln786_14_reg_3579 | and_ln781_5_fu_2751_p2);

assign or_ln786_9_fu_2850_p2 = (and_ln786_16_reg_3679 | and_ln781_6_fu_2830_p2);

assign or_ln786_fu_725_p2 = (and_ln786_fu_719_p2 | and_ln781_fu_696_p2);

assign overflow_10_fu_2845_p2 = (xor_ln785_14_reg_3673 & or_ln785_9_fu_2840_p2);

assign overflow_11_fu_2929_p2 = (xor_ln785_16_fu_2924_p2 & or_ln785_10_fu_2919_p2);

assign overflow_1_fu_714_p2 = (xor_ln785_1_reg_3096 & or_ln785_fu_708_p2);

assign overflow_2_fu_1581_p2 = (xor_ln785_3_fu_1576_p2 & or_ln785_1_fu_1571_p2);

assign overflow_4_fu_1489_p2 = (select_ln746_7_reg_3276 & or_ln785_3_fu_1484_p2);

assign overflow_5_fu_864_p2 = (xor_ln785_5_reg_3133 & or_ln785_4_fu_858_p2);

assign overflow_6_fu_1813_p2 = (xor_ln785_8_fu_1808_p2 & or_ln785_5_fu_1802_p2);

assign overflow_7_fu_2078_p2 = (xor_ln785_9_fu_2072_p2 & or_ln785_6_fu_2066_p2);

assign overflow_8_fu_2204_p2 = (xor_ln785_10_fu_2198_p2 & or_ln785_7_fu_2192_p2);

assign overflow_9_fu_2766_p2 = (xor_ln785_12_reg_3573 & or_ln785_8_fu_2761_p2);

assign overflow_fu_996_p2 = (tmp_31_fu_988_p3 | p_Result_s_fu_980_p3);

assign p_Result_10_fu_1282_p3 = p_Val2_13_fu_1256_p2[32'd15];

assign p_Result_112_i_fu_2050_p4 = {{ret_V_14_fu_2024_p2[19:18]}};

assign p_Result_11_fu_441_p3 = r_V_14_fu_434_p2[32'd34];

assign p_Result_15_fu_1685_p3 = r_V_15_reg_3376[32'd32];

assign p_Result_16_fu_1732_p3 = p_Val2_18_fu_1706_p2[32'd17];

assign p_Result_17_fu_1886_p3 = ret_V_12_fu_1881_p2[32'd18];

assign p_Result_18_fu_1899_p3 = p_Val2_21_fu_1894_p2[32'd17];

assign p_Result_19_fu_2029_p3 = ret_V_14_fu_2024_p2[32'd19];

assign p_Result_1_fu_1078_p3 = p_Val2_1_fu_1054_p2[32'd15];

assign p_Result_20_fu_2042_p3 = p_Val2_27_fu_2037_p2[32'd17];

assign p_Result_21_fu_2155_p3 = ret_V_17_fu_2150_p2[32'd19];

assign p_Result_22_fu_2168_p3 = p_Val2_33_fu_2163_p2[32'd17];

assign p_Result_24_fu_2347_p3 = r_V_16_reg_3510[32'd32];

assign p_Result_25_fu_2394_p3 = p_Val2_36_fu_2368_p2[32'd17];

assign p_Result_27_fu_2526_p3 = r_V_17_reg_3585[32'd32];

assign p_Result_28_fu_2573_p3 = p_Val2_39_fu_2547_p2[32'd17];

assign p_Result_2_fu_364_p3 = r_V_11_fu_358_p2[32'd35];

assign p_Result_30_fu_2643_p3 = r_V_18_reg_3615[32'd32];

assign p_Result_31_fu_2690_p3 = p_Val2_44_fu_2664_p2[32'd17];

assign p_Result_4_fu_631_p3 = p_Val2_4_fu_607_p2[32'd17];

assign p_Result_5_fu_1326_p3 = ret_V_10_fu_1322_p2[32'd35];

assign p_Result_6_fu_1344_p3 = ret_V_10_fu_1322_p2[32'd32];

assign p_Result_7_fu_1393_p3 = p_Val2_8_fu_1367_p2[32'd17];

assign p_Result_84_i_fu_639_p4 = {{r_V_11_reg_3068[35:34]}};

assign p_Result_85_i_fu_654_p4 = {{r_V_11_reg_3068[35:33]}};

assign p_Result_8_fu_485_p3 = p_Val2_9_reg_245[32'd2];

assign p_Result_s_fu_980_p3 = select_ln746_fu_933_p3[32'd2];

assign p_Val2_10_fu_493_p3 = ((p_Result_8_fu_485_p3[0:0] === 1'b1) ? 17'd131071 : shl_ln1_fu_477_p3);

assign p_Val2_13_fu_1256_p2 = ($signed(sext_ln746_fu_1167_p1) + $signed(zext_ln402_fu_1252_p1));

assign p_Val2_15_fu_771_p3 = {{tmp_5_fu_762_p4}, {and_ln414_1_fu_757_p2}};

assign p_Val2_17_fu_1676_p4 = {{r_V_15_reg_3376[32:15]}};

assign p_Val2_18_fu_1706_p2 = (p_Val2_17_fu_1676_p4 + zext_ln415_3_fu_1702_p1);

assign p_Val2_19_fu_1869_p3 = ((or_ln340_13_fu_1852_p2[0:0] === 1'b1) ? select_ln340_5_fu_1857_p3 : select_ln388_4_fu_1863_p3);

assign p_Val2_1_fu_1054_p2 = ($signed(sext_ln718_fu_1028_p1) + $signed(zext_ln415_fu_1050_p1));

assign p_Val2_21_fu_1894_p1 = im_V;

assign p_Val2_21_fu_1894_p2 = ($signed(p_Val2_19_fu_1869_p3) + $signed(p_Val2_21_fu_1894_p1));

assign p_Val2_27_fu_2037_p2 = ($signed(x0_V_reg_3370) + $signed(trunc_ln1192_fu_2016_p1));

assign p_Val2_33_fu_2163_p2 = ($signed(trunc_ln1192_1_fu_2146_p1) + $signed(y0_V_reg_3437));

assign p_Val2_35_fu_2338_p4 = {{r_V_16_reg_3510[32:15]}};

assign p_Val2_36_fu_2368_p2 = (p_Val2_35_fu_2338_p4 + zext_ln415_4_fu_2364_p1);

assign p_Val2_38_fu_2517_p4 = {{r_V_17_reg_3585[32:15]}};

assign p_Val2_39_fu_2547_p2 = (p_Val2_38_fu_2517_p4 + zext_ln415_5_fu_2543_p1);

assign p_Val2_43_fu_2634_p4 = {{r_V_18_reg_3615[32:15]}};

assign p_Val2_44_fu_2664_p2 = (p_Val2_43_fu_2634_p4 + zext_ln415_6_fu_2660_p1);

assign p_Val2_4_fu_607_p2 = (p_Val2_3_reg_3081 + zext_ln415_1_fu_603_p1);

assign p_Val2_7_fu_1334_p4 = {{ret_V_10_fu_1322_p2[32:15]}};

assign p_Val2_8_fu_1367_p2 = (p_Val2_7_fu_1334_p4 + zext_ln415_2_fu_1363_p1);

assign r_V_11_fu_358_p2 = ($signed(sext_ln1118_fu_342_p1) - $signed(sext_ln1118_3_fu_354_p1));

assign r_V_13_fu_2999_p0 = 31'd5461;

assign r_V_13_fu_2999_p1 = r_V_13_fu_2999_p10;

assign r_V_13_fu_2999_p10 = p_Val2_10_fu_493_p3;

assign r_V_14_fu_434_p2 = ($signed(35'd0) - $signed(sext_ln1118_4_fu_430_p1));

assign r_V_16_fu_3033_p0 = r_V_fu_2292_p1;

assign r_V_16_fu_3033_p1 = r_V_fu_2292_p1;

assign r_V_17_fu_3043_p0 = r_V_7_fu_2455_p1;

assign r_V_17_fu_3043_p1 = r_V_7_fu_2455_p1;

assign r_V_18_fu_3053_p0 = r_V_9_fu_2486_p1;

assign r_V_18_fu_3053_p1 = r_V_9_fu_2486_p1;

assign r_V_7_fu_2455_p1 = y_V_reg_3505;

assign r_V_9_fu_2486_p1 = $signed(ret_V_9_reg_3540);

assign r_V_fu_2292_p1 = x_V_fu_2250_p3;

assign real_btm_V_fu_1121_p3 = ((or_ln340_1_fu_1104_p2[0:0] === 1'b1) ? select_ln340_fu_1109_p3 : select_ln388_fu_1115_p3);

assign real_top_V_fu_1092_p3 = ((or_ln786_3_fu_1086_p2[0:0] === 1'b1) ? sext_ln415_fu_1060_p1 : 18'd131072);

assign ret_V_10_fu_1322_p2 = ($signed(r_V_12_reg_3287) + $signed(sext_ln728_reg_3102));

assign ret_V_11_fu_522_p2 = (trunc_ln703_reg_3149 ^ 30'd536870912);

assign ret_V_12_fu_1881_p2 = ($signed(sext_ln703_reg_3139) + $signed(lhs_V_fu_1877_p1));

assign ret_V_13_fu_2010_p2 = ($signed(lhs_V_4_fu_1980_p1) - $signed(rhs_V_1_fu_1984_p1));

assign ret_V_14_fu_2024_p2 = ($signed(lhs_V_2_fu_2020_p1) + $signed(rhs_V_2_reg_3447));

assign ret_V_15_fu_2126_p2 = ($signed(sext_ln703_6_fu_2122_p1) - $signed(lhs_V_4_fu_1980_p1));

assign ret_V_16_fu_2140_p2 = ($signed(lhs_V_3_fu_2132_p1) - $signed(sext_ln703_8_fu_2136_p1));

assign ret_V_17_fu_2150_p2 = ($signed(ret_V_16_fu_2140_p2) + $signed(sext_ln43_reg_3442));

assign ret_V_9_fu_2332_p2 = ($signed(sext_ln703_9_fu_2324_p1) + $signed(sext_ln703_10_fu_2328_p1));

assign ret_V_fu_1988_p2 = ($signed(rhs_V_1_fu_1984_p1) + $signed(lhs_V_4_fu_1980_p1));

assign rhs_V_1_fu_1984_p1 = p_Val2_23_reg_291;

assign rhs_V_2_fu_1965_p1 = x0_V_reg_3370;

assign rhs_V_fu_410_p3 = {{re_V}, {15'd0}};

assign rsquare_V_fu_2817_p3 = ((or_ln340_22_fu_2797_p2[0:0] === 1'b1) ? select_ln340_9_fu_2803_p3 : select_ln388_8_fu_2810_p3);

assign select_ln26_fu_581_p3 = ((icmp_ln28_fu_557_p2[0:0] === 1'b1) ? add_ln26_1_fu_563_p2 : p_Val2_9_reg_245);

assign select_ln340_10_fu_2882_p3 = ((or_ln340_23_fu_2866_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_39_reg_3645);

assign select_ln340_11_fu_2968_p3 = ((or_ln340_26_fu_2951_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_44_reg_3685);

assign select_ln340_12_fu_947_p3 = ((tmp_19_reg_3203[0:0] === 1'b1) ? 17'd131071 : shl_ln746_mid1_fu_940_p3);

assign select_ln340_13_fu_1002_p3 = ((overflow_fu_996_p2[0:0] === 1'b1) ? 17'd131071 : trunc_ln3_fu_972_p3);

assign select_ln340_1_fu_1620_p3 = ((or_ln340_3_fu_1603_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_8_reg_3331);

assign select_ln340_3_fu_1532_p3 = ((or_ln340_6_fu_1515_p2[0:0] === 1'b1) ? 18'd131071 : sext_ln415_1_fu_1473_p1);

assign select_ln340_4_fu_909_p3 = ((or_ln340_9_fu_892_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_15_fu_771_p3);

assign select_ln340_5_fu_1857_p3 = ((or_ln340_12_reg_3432[0:0] === 1'b1) ? 18'd131071 : p_Val2_18_reg_3406);

assign select_ln340_6_fu_1937_p3 = ((xor_ln340_fu_1919_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_21_fu_1894_p2);

assign select_ln340_7_fu_2114_p3 = ((or_ln340_16_fu_2108_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_27_fu_2037_p2);

assign select_ln340_8_fu_2271_p3 = ((or_ln340_18_fu_2257_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_33_reg_3486);

assign select_ln340_9_fu_2803_p3 = ((or_ln340_20_fu_2787_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_36_reg_3545);

assign select_ln340_fu_1109_p3 = ((or_ln340_reg_3234[0:0] === 1'b1) ? 18'd131071 : p_Val2_4_reg_3213);

assign select_ln388_10_fu_2975_p3 = ((underflow_10_fu_2946_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_44_reg_3685);

assign select_ln388_1_fu_1627_p3 = ((underflow_1_fu_1598_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_8_reg_3331);

assign select_ln388_2_fu_1540_p3 = ((underflow_2_fu_1510_p2[0:0] === 1'b1) ? 18'd131072 : sext_ln415_1_fu_1473_p1);

assign select_ln388_3_fu_917_p3 = ((underflow_3_fu_887_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_15_fu_771_p3);

assign select_ln388_4_fu_1863_p3 = ((underflow_4_reg_3427[0:0] === 1'b1) ? 18'd131072 : p_Val2_18_reg_3406);

assign select_ln388_5_fu_1945_p3 = ((underflow_5_fu_1913_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_21_fu_1894_p2);

assign select_ln388_6_fu_2244_p3 = ((underflow_6_reg_3475[0:0] === 1'b1) ? 18'd131072 : p_Val2_27_reg_3465);

assign select_ln388_7_fu_2278_p3 = ((underflow_7_reg_3498[0:0] === 1'b1) ? 18'd131072 : p_Val2_33_reg_3486);

assign select_ln388_8_fu_2810_p3 = ((underflow_8_fu_2782_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_36_reg_3545);

assign select_ln388_9_fu_2889_p3 = ((underflow_9_fu_2861_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_39_reg_3645);

assign select_ln388_fu_1115_p3 = ((underflow_reg_3229[0:0] === 1'b1) ? 18'd131072 : p_Val2_4_reg_3213);

assign select_ln746_1_fu_1134_p3 = ((icmp_ln28_reg_3187[0:0] === 1'b1) ? xor_ln1193_1_fu_1129_p2 : ret_V_11_reg_3164);

assign select_ln746_3_fu_1161_p3 = ((icmp_ln28_reg_3187[0:0] === 1'b1) ? trunc_ln708_mid1_fu_1151_p4 : trunc_ln2_reg_3169);

assign select_ln746_4_fu_1179_p3 = ((icmp_ln28_reg_3187[0:0] === 1'b1) ? tmp_26_fu_1171_p3 : p_Result_9_reg_3174);

assign select_ln746_5_fu_1199_p3 = ((icmp_ln28_reg_3187[0:0] === 1'b1) ? tmp_27_fu_1185_p3 : tmp_28_fu_1192_p3);

assign select_ln746_6_fu_1213_p3 = ((icmp_ln28_reg_3187[0:0] === 1'b1) ? tmp_29_fu_1206_p3 : tmp_18_reg_3159);

assign select_ln746_7_fu_1140_p3 = ((icmp_ln28_reg_3187[0:0] === 1'b1) ? tmp_21_reg_3261 : tmp_14_reg_3154);

assign select_ln746_fu_933_p3 = ((icmp_ln28_reg_3187[0:0] === 1'b1) ? 4'd0 : p_Val2_s_reg_268);

assign sext_ln1118_3_fu_354_p1 = $signed(shl_ln1118_1_fu_346_p3);

assign sext_ln1118_4_fu_430_p1 = $signed(shl_ln1118_2_fu_422_p3);

assign sext_ln1118_fu_342_p1 = $signed(shl_ln_fu_334_p3);

assign sext_ln415_1_fu_1473_p1 = p_Val2_13_reg_3297;

assign sext_ln415_fu_1060_p1 = p_Val2_1_fu_1054_p2;

assign sext_ln43_fu_1961_p1 = y0_V_fu_1953_p3;

assign sext_ln703_10_fu_2328_p1 = y_V_fu_2284_p3;

assign sext_ln703_6_fu_2122_p1 = $signed(p_Val2_28_reg_302);

assign sext_ln703_8_fu_2136_p1 = p_Val2_23_reg_291;

assign sext_ln703_9_fu_2324_p1 = x_V_fu_2250_p3;

assign sext_ln703_fu_469_p0 = im_V;

assign sext_ln703_fu_469_p1 = sext_ln703_fu_469_p0;

assign sext_ln718_fu_1028_p1 = $signed(trunc_ln708_2_fu_1020_p3);

assign sext_ln728_fu_418_p1 = $signed(rhs_V_fu_410_p3);

assign sext_ln746_fu_1167_p1 = $signed(select_ln746_3_fu_1161_p3);

assign shl_ln1118_1_fu_346_p3 = {{zoom_factor_V}, {15'd0}};

assign shl_ln1118_2_fu_422_p3 = {{zoom_factor_V}, {16'd0}};

assign shl_ln1_fu_477_p3 = {{trunc_ln746_fu_473_p1}, {15'd0}};

assign shl_ln746_mid1_fu_940_p3 = {{trunc_ln746_1_reg_3198}, {15'd0}};

assign shl_ln_fu_334_p3 = {{zoom_factor_V}, {17'd0}};

assign start_out = real_start;

assign tmp_10_fu_449_p3 = r_V_14_fu_434_p2[32'd33];

assign tmp_12_fu_2176_p4 = {{ret_V_17_fu_2150_p2[19:18]}};

assign tmp_1_fu_1010_p4 = {{select_ln340_13_fu_1002_p3[16:3]}};

assign tmp_26_fu_1171_p3 = xor_ln1193_1_fu_1129_p2[32'd29];

assign tmp_27_fu_1185_p3 = mul_ln1118_1_reg_3250[32'd14];

assign tmp_28_fu_1192_p3 = r_V_13_reg_3144[32'd14];

assign tmp_29_fu_1206_p3 = mul_ln1118_1_reg_3250[32'd29];

assign tmp_31_fu_988_p3 = select_ln746_fu_933_p3[32'd3];

assign tmp_32_fu_1064_p3 = p_Val2_1_fu_1054_p2[32'd15];

assign tmp_37_fu_1373_p3 = p_Val2_8_fu_1367_p2[32'd17];

assign tmp_39_fu_1439_p3 = ret_V_10_fu_1322_p2[32'd33];

assign tmp_3_fu_1401_p4 = {{ret_V_10_fu_1322_p2[35:34]}};

assign tmp_40_fu_1262_p3 = p_Val2_13_fu_1256_p2[32'd15];

assign tmp_43_fu_779_p3 = r_V_14_reg_3107[32'd32];

assign tmp_48_fu_1712_p3 = p_Val2_18_fu_1706_p2[32'd17];

assign tmp_4_fu_1036_p3 = {{trunc_ln414_fu_1032_p1}, {12'd0}};

assign tmp_50_fu_1763_p3 = r_V_15_reg_3376[32'd33];

assign tmp_53_fu_1994_p4 = {{ret_V_fu_1988_p2[18:17]}};

assign tmp_5_fu_762_p4 = {{r_V_14_reg_3107[32:16]}};

assign tmp_61_fu_2374_p3 = p_Val2_36_fu_2368_p2[32'd17];

assign tmp_63_fu_2417_p3 = r_V_16_reg_3510[32'd33];

assign tmp_66_fu_2553_p3 = p_Val2_39_fu_2547_p2[32'd17];

assign tmp_68_fu_2596_p3 = r_V_17_reg_3585[32'd33];

assign tmp_6_fu_1417_p4 = {{ret_V_10_fu_1322_p2[35:33]}};

assign tmp_71_fu_2670_p3 = p_Val2_44_fu_2664_p2[32'd17];

assign tmp_73_fu_2713_p3 = r_V_18_reg_3615[32'd33];

assign tmp_7_fu_390_p3 = r_V_11_fu_358_p2[32'd33];

assign tmp_8_fu_804_p4 = {{r_V_14_reg_3107[34:33]}};

assign tmp_fu_612_p3 = p_Val2_4_fu_607_p2[32'd17];

assign tmp_s_fu_1232_p3 = {{select_ln746_5_fu_1199_p3}, {trunc_ln718_1_fu_1228_p1}};

assign trunc_ln1192_1_fu_2146_p1 = ret_V_16_fu_2140_p2[17:0];

assign trunc_ln1192_fu_2016_p1 = ret_V_13_fu_2010_p2[17:0];

assign trunc_ln3_fu_972_p3 = {{trunc_ln746_2_fu_968_p1}, {15'd0}};

assign trunc_ln414_1_fu_1225_p1 = r_V_12_fu_3016_p2[14:0];

assign trunc_ln414_2_fu_1655_p1 = r_V_15_fu_3023_p2[14:0];

assign trunc_ln414_3_fu_2303_p1 = r_V_16_fu_3033_p2[14:0];

assign trunc_ln414_4_fu_2465_p1 = r_V_17_fu_3043_p2[14:0];

assign trunc_ln414_5_fu_2496_p1 = r_V_18_fu_3053_p2[14:0];

assign trunc_ln414_fu_1032_p1 = select_ln340_13_fu_1002_p3[2:0];

assign trunc_ln703_1_fu_958_p1 = mul_ln1118_1_fu_3008_p2[29:0];

assign trunc_ln703_fu_505_p1 = r_V_13_fu_2999_p2[29:0];

assign trunc_ln708_2_fu_1020_p3 = {{1'd1}, {tmp_1_fu_1010_p4}};

assign trunc_ln708_mid1_fu_1151_p4 = {{xor_ln1193_1_fu_1129_p2[29:15]}};

assign trunc_ln718_1_fu_1228_p1 = select_ln746_1_fu_1134_p3[13:0];

assign trunc_ln718_2_fu_748_p1 = r_V_14_reg_3107[13:0];

assign trunc_ln718_fu_589_p1 = r_V_11_reg_3068[13:0];

assign trunc_ln746_1_fu_569_p1 = add_ln26_1_fu_563_p2[1:0];

assign trunc_ln746_2_fu_968_p1 = select_ln746_fu_933_p3[1:0];

assign trunc_ln746_fu_473_p1 = p_Val2_9_reg_245[1:0];

assign underflow_10_fu_2946_p2 = (xor_ln786_10_fu_2940_p2 & p_Result_29_reg_3622);

assign underflow_1_fu_1598_p2 = (xor_ln786_1_fu_1592_p2 & p_Result_5_reg_3325);

assign underflow_2_fu_1510_p2 = (xor_ln786_2_fu_1504_p2 & xor_ln746_reg_3282);

assign underflow_3_fu_887_p2 = (xor_ln786_3_fu_881_p2 & p_Result_11_reg_3117);

assign underflow_4_fu_1837_p2 = (xor_ln786_4_fu_1831_p2 & p_Result_14_reg_3383);

assign underflow_5_fu_1913_p2 = (xor_ln786_5_fu_1907_p2 & p_Result_17_fu_1886_p3);

assign underflow_6_fu_2102_p2 = (p_Result_19_fu_2029_p3 & or_ln786_1_fu_2096_p2);

assign underflow_7_fu_2228_p2 = (p_Result_21_fu_2155_p3 & or_ln786_2_fu_2222_p2);

assign underflow_8_fu_2782_p2 = (xor_ln786_8_fu_2776_p2 & p_Result_23_reg_3517);

assign underflow_9_fu_2861_p2 = (xor_ln786_9_fu_2855_p2 & p_Result_26_reg_3592);

assign underflow_fu_737_p2 = (xor_ln786_fu_731_p2 & p_Result_2_reg_3075);

assign x0_V_fu_1634_p3 = ((or_ln340_4_fu_1614_p2[0:0] === 1'b1) ? select_ln340_1_fu_1620_p3 : select_ln388_1_fu_1627_p3);

assign x_V_fu_2250_p3 = ((or_ln340_17_fu_2239_p2[0:0] === 1'b1) ? select_ln340_7_reg_3481 : select_ln388_6_fu_2244_p3);

assign xor_ln1193_1_fu_1129_p2 = (trunc_ln703_1_reg_3256 ^ 30'd536870912);

assign xor_ln340_1_fu_1925_p2 = (p_Result_17_fu_1886_p3 ^ 1'd1);

assign xor_ln340_2_fu_2234_p2 = (underflow_6_reg_3475 ^ 1'd1);

assign xor_ln340_3_fu_2261_p2 = (underflow_7_reg_3498 ^ 1'd1);

assign xor_ln340_fu_1919_p2 = (p_Result_18_fu_1899_p3 ^ p_Result_17_fu_1886_p3);

assign xor_ln416_2_fu_620_p2 = (tmp_fu_612_p3 ^ 1'd1);

assign xor_ln416_3_fu_1381_p2 = (tmp_37_fu_1373_p3 ^ 1'd1);

assign xor_ln416_4_fu_1270_p2 = (tmp_40_fu_1262_p3 ^ 1'd1);

assign xor_ln416_5_fu_1298_p2 = (select_ln746_4_fu_1179_p3 ^ 1'd1);

assign xor_ln416_6_fu_1720_p2 = (tmp_48_fu_1712_p3 ^ 1'd1);

assign xor_ln416_7_fu_2382_p2 = (tmp_61_fu_2374_p3 ^ 1'd1);

assign xor_ln416_8_fu_2561_p2 = (tmp_66_fu_2553_p3 ^ 1'd1);

assign xor_ln416_9_fu_2678_p2 = (tmp_71_fu_2670_p3 ^ 1'd1);

assign xor_ln416_fu_786_p2 = (tmp_43_fu_779_p3 ^ 1'd1);

assign xor_ln746_fu_1145_p2 = (select_ln746_7_fu_1140_p3 ^ 1'd1);

assign xor_ln779_1_fu_457_p2 = (tmp_10_fu_449_p3 ^ 1'd1);

assign xor_ln779_2_fu_1447_p2 = (tmp_39_fu_1439_p3 ^ 1'd1);

assign xor_ln779_3_fu_1770_p2 = (tmp_50_fu_1763_p3 ^ 1'd1);

assign xor_ln779_4_fu_2424_p2 = (tmp_63_fu_2417_p3 ^ 1'd1);

assign xor_ln779_5_fu_2603_p2 = (tmp_68_fu_2596_p3 ^ 1'd1);

assign xor_ln779_6_fu_2720_p2 = (tmp_73_fu_2713_p3 ^ 1'd1);

assign xor_ln779_fu_398_p2 = (tmp_7_fu_390_p3 ^ 1'd1);

assign xor_ln785_10_fu_2198_p2 = (p_Result_21_fu_2155_p3 ^ 1'd1);

assign xor_ln785_11_fu_2755_p2 = (deleted_zeros_4_fu_2746_p3 ^ 1'd1);

assign xor_ln785_12_fu_2444_p2 = (p_Result_23_reg_3517 ^ 1'd1);

assign xor_ln785_13_fu_2834_p2 = (deleted_zeros_5_fu_2825_p3 ^ 1'd1);

assign xor_ln785_14_fu_2623_p2 = (p_Result_26_reg_3592 ^ 1'd1);

assign xor_ln785_15_fu_2913_p2 = (deleted_zeros_6_fu_2904_p3 ^ 1'd1);

assign xor_ln785_16_fu_2924_p2 = (p_Result_29_reg_3622 ^ 1'd1);

assign xor_ln785_1_fu_404_p2 = (p_Result_2_fu_364_p3 ^ 1'd1);

assign xor_ln785_2_fu_1565_p2 = (deleted_zeros_1_fu_1556_p3 ^ 1'd1);

assign xor_ln785_3_fu_1576_p2 = (p_Result_5_reg_3325 ^ 1'd1);

assign xor_ln785_4_fu_1480_p2 = (carry_6_reg_3302 ^ Range2_all_ones_8_reg_3313);

assign xor_ln785_5_fu_463_p2 = (p_Result_11_fu_441_p3 ^ 1'd1);

assign xor_ln785_6_fu_852_p2 = (deleted_zeros_2_fu_825_p3 ^ 1'd1);

assign xor_ln785_7_fu_1796_p2 = (deleted_zeros_3_fu_1755_p3 ^ 1'd1);

assign xor_ln785_8_fu_1808_p2 = (p_Result_14_reg_3383 ^ 1'd1);

assign xor_ln785_9_fu_2072_p2 = (p_Result_19_fu_2029_p3 ^ 1'd1);

assign xor_ln785_fu_702_p2 = (deleted_zeros_fu_675_p3 ^ 1'd1);

assign xor_ln786_10_fu_2940_p2 = (or_ln786_10_fu_2935_p2 ^ 1'd1);

assign xor_ln786_1_fu_1592_p2 = (or_ln786_4_fu_1587_p2 ^ 1'd1);

assign xor_ln786_2_fu_1504_p2 = (or_ln786_5_fu_1498_p2 ^ 1'd1);

assign xor_ln786_3_fu_881_p2 = (or_ln786_6_fu_875_p2 ^ 1'd1);

assign xor_ln786_4_fu_1831_p2 = (or_ln786_7_fu_1825_p2 ^ 1'd1);

assign xor_ln786_5_fu_1907_p2 = (p_Result_18_fu_1899_p3 ^ 1'd1);

assign xor_ln786_6_fu_2084_p2 = (p_Result_20_fu_2042_p3 ^ 1'd1);

assign xor_ln786_7_fu_2210_p2 = (p_Result_22_fu_2168_p3 ^ 1'd1);

assign xor_ln786_8_fu_2776_p2 = (or_ln786_8_fu_2771_p2 ^ 1'd1);

assign xor_ln786_9_fu_2855_p2 = (or_ln786_9_fu_2850_p2 ^ 1'd1);

assign xor_ln786_fu_731_p2 = (or_ln786_fu_725_p2 ^ 1'd1);

assign y0_V_fu_1953_p3 = ((or_ln340_15_fu_1931_p2[0:0] === 1'b1) ? select_ln340_6_fu_1937_p3 : select_ln388_5_fu_1945_p3);

assign y_V_fu_2284_p3 = ((or_ln340_19_fu_2266_p2[0:0] === 1'b1) ? select_ln340_8_fu_2271_p3 : select_ln388_7_fu_2278_p3);

assign zext_ln402_fu_1252_p1 = and_ln700_1_fu_1246_p2;

assign zext_ln415_1_fu_603_p1 = and_ln414_fu_598_p2;

assign zext_ln415_2_fu_1363_p1 = and_ln700_fu_1357_p2;

assign zext_ln415_3_fu_1702_p1 = and_ln700_2_fu_1697_p2;

assign zext_ln415_4_fu_2364_p1 = and_ln700_3_fu_2359_p2;

assign zext_ln415_5_fu_2543_p1 = and_ln700_4_fu_2538_p2;

assign zext_ln415_6_fu_2660_p1 = and_ln700_5_fu_2655_p2;

assign zext_ln415_fu_1050_p1 = icmp_ln414_8_fu_1044_p2;

assign zsquare_V_fu_2982_p3 = ((or_ln340_28_fu_2962_p2[0:0] === 1'b1) ? select_ln340_11_fu_2968_p3 : select_ln388_10_fu_2975_p3);

always @ (posedge ap_clk) begin
    r_V_11_reg_3068[14:0] <= 15'b000000000000000;
    sext_ln728_reg_3102[14:0] <= 15'b000000000000000;
    r_V_14_reg_3107[15:0] <= 16'b0000000000000000;
end

endmodule //Loop_out_proc24
