# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 340 0.000512 1024 0.11 2700 22016 4.64611 2.22115 88.5534 65.5054 161.073 161.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 340 0.000512 1024 0.11 2700 21888 4.64682 2.21786 109.166 65.2086 181.379 181.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 340 0.000512 1024 0.11 2700 21760 4.64304 2.22608 112.953 65.5755 185.541 185.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 340 0.000512 1024 0.11 2700 21504 4.62819 2.21389 103.615 65.1936 175.793 175.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 340 0.000512 1024 0.11 2700 21600 4.6312 2.20272 105.655 64.6918 177.327 177.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 340 0.000512 1024 0.11 2700 21504 4.62979 2.21139 107.33 65.2714 179.592 179.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 340 0.000512 1024 0.11 2700 21120 4.63728 2.19776 107.022 64.7255 178.729 178.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 340 0.000512 1024 0.11 2700 21504 4.62282 2.20794 106.279 64.939 178.197 178.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 340 0.000512 1024 0.11 2700 19968 4.64099 2.18688 98.3188 64.3526 169.646 169.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 340 0.000512 1024 0.11 2700 20800 4.66938 2.20186 110.643 64.878 182.537 182.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 340 0.000512 1024 0.11 2700 20480 4.50182 2.16384 121.486 63.7476 192.043 192.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 340 0.000512 1024 0.11 2700 22272 4.61626 2.22022 92.2684 65.4364 164.687 164.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 340 0.000512 1024 0.11 2700 22080 4.66006 2.22618 92.6911 65.5188 165.237 165.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 340 0.000512 1024 0.11 2700 22272 4.63645 2.23456 93.8553 65.7058 166.575 166.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 340 0.000512 1024 0.11 2700 21952 4.64026 2.21187 93.154 65.1982 165.35 165.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 340 0.000512 1024 0.11 2700 22016 4.64947 2.22496 93.8954 65.5412 166.461 166.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 340 0.000512 1024 0.11 2700 21888 4.63994 2.2169 109.698 65.2072 181.907 182.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 340 0.000512 1024 0.11 2700 21760 4.63936 2.22502 107.798 65.5139 180.321 180.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 340 0.000512 1024 0.11 2700 21504 4.62813 2.21184 112.186 65.1917 184.362 184.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 340 0.000512 1024 0.11 2700 21600 4.62816 2.19939 114.921 64.7359 186.633 186.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 340 0.000512 1024 0.11 2700 21504 4.60547 2.20979 112.443 65.27 184.67 184.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 340 0.000512 1024 0.11 2700 21120 4.63654 2.19898 110.972 64.7071 182.657 182.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 340 0.000512 1024 0.11 2700 21504 4.62413 2.20576 107.58 64.9376 179.49 179.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 340 0.000512 1024 0.11 2700 19968 4.64704 2.18317 110.038 64.3542 181.368 181.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 340 0.000512 1024 0.11 2700 20800 4.59597 2.20381 118.931 64.8638 190.736 190.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 340 0.000512 1024 0.11 2700 20480 4.57725 2.1608 109.762 63.7515 180.398 180.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 340 0.000512 1024 0.11 2700 22016 4.62902 2.21798 86.5536 65.5167 159.061 159.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 340 0.000512 1024 0.11 2700 22080 4.65485 2.22682 97.8725 65.5102 170.408 170.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 340 0.000512 1024 0.11 2700 21888 4.64973 2.23584 91.6365 65.7011 164.367 164.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 340 0.000512 1024 0.11 2700 21504 4.66448 2.21366 91.6374 65.196 163.85 163.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 340 0.000512 1024 0.11 2700 22016 4.65178 2.2231 90.3004 65.5581 162.877 162.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 340 0.000512 1024 0.11 2700 21312 4.66922 2.21594 113.659 65.1624 185.847 185.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 340 0.000512 1024 0.11 2700 20736 4.67907 2.2111 78.877 65.2572 151.172 151.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 340 0.000512 1024 0.11 2700 21760 4.58163 2.22486 114.926 65.5015 187.378 187.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 340 0.000512 1024 0.11 2700 21760 4.65306 2.22995 80.4578 65.6777 153.167 153.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 340 0.000512 1024 0.11 2700 21504 4.6335 2.2137 105.823 65.1825 177.999 178.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 340 0.000512 1024 0.11 2700 19968 4.6383 2.18573 69.7046 64.3018 140.975 141.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 340 0.000512 1024 0.11 2700 20800 4.66842 2.19955 104.729 64.7362 176.478 176.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 340 0.000512 1024 0.11 2700 20800 4.6681 2.20768 75.0412 64.8025 146.858 146.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 340 0.000512 1024 0.11 2700 21504 4.47248 2.21184 130.183 65.2615 202.269 202.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 340 0.000512 1024 0.11 2700 21504 4.64755 2.21389 88.0454 65.4173 160.47 160.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 340 0.000512 1024 0.11 2700 21120 4.56432 2.19987 125.318 64.704 196.933 197.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 340 0.000512 1024 0.11 2700 21120 4.62864 2.20125 87.7106 64.9346 159.617 159.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 340 0.000512 1024 0.11 2700 21504 4.46381 2.20774 124.533 64.9449 196.29 196.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 340 0.000512 1024 0.11 2700 20480 4.57475 2.16093 83.3952 63.7402 154.014 154.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 340 0.000512 1024 0.11 2700 19968 4.63914 2.18394 105.712 64.3454 177.024 177.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 340 0.000512 1024 0.11 2700 18432 4.57907 2.11984 67.3573 62.5403 136.742 136.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 340 0.000512 1024 0.11 2700 20800 4.6727 2.2056 114.488 64.8331 186.339 186.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 340 0.000512 1024 0.11 2700 19200 4.73741 2.20986 78.1657 65.0891 150.346 150.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 340 0.000512 1024 0.11 2712 21760 4.63408 2.22214 86.3562 65.4531 158.809 158.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 340 0.000512 1024 0.11 2712 21760 4.67763 2.22413 91.2626 65.4464 163.76 163.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 340 0.000512 1024 0.11 2712 21888 4.6536 2.23046 90.8703 65.6933 163.593 163.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 340 0.000512 1024 0.11 2712 21504 4.6225 2.21491 59.7159 65.1761 131.87 131.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 340 0.000512 1024 0.11 2712 21504 4.6551 2.21424 102.039 65.1925 174.245 174.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 340 0.000512 1024 0.11 2712 21504 4.632 2.21523 67.2787 65.2124 139.481 139.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 340 0.000512 1024 0.11 2712 21504 4.66611 2.22413 97.3479 65.5461 169.93 170.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 340 0.000512 1024 0.11 2712 20480 4.66608 2.20979 59.5796 64.9542 131.555 131.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 340 0.000512 1024 0.11 2712 21312 4.66896 2.21923 110.083 65.2153 182.334 182.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 340 0.000512 1024 0.11 2712 20736 4.67594 2.21952 77.0644 65.3009 149.407 149.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 340 0.000512 1024 0.11 2712 21760 4.65059 2.22822 108.439 65.5706 181.034 181.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 340 0.000512 1024 0.11 2712 21760 4.65472 2.23437 76.976 65.632 149.638 149.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 340 0.000512 1024 0.11 2712 21504 4.47155 2.21629 126.711 65.1999 198.736 198.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 340 0.000512 1024 0.11 2712 19968 4.64022 2.18317 79.3385 64.3457 150.657 150.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 340 0.000512 1024 0.11 2712 20800 4.5392 2.1999 123.314 64.6804 194.877 194.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 340 0.000512 1024 0.11 2712 20800 4.66922 2.2057 86.3408 64.8763 158.234 158.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 340 0.000512 1024 0.11 2712 21504 4.55939 2.21229 123.284 65.2731 195.471 195.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 340 0.000512 1024 0.11 2712 21504 4.64922 2.21235 84.5314 65.3579 156.894 157.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 340 0.000512 1024 0.11 2712 21120 4.56528 2.19955 115.769 64.7657 187.441 187.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 340 0.000512 1024 0.11 2712 21120 4.63046 2.20413 81.9791 64.9325 153.891 154.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 340 0.000512 1024 0.11 2712 20480 4.66998 2.20544 109.994 64.8996 181.913 182.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 340 0.000512 1024 0.11 2712 18432 4.68179 2.16314 69.8792 63.6832 140.548 140.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 340 0.000512 1024 0.11 2700 22016 4.62739 2.22003 97.2749 65.462 169.727 169.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 340 0.000512 1024 0.11 2700 22080 4.6663 2.2287 88.8314 65.4592 161.326 161.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 340 0.000512 1024 0.11 2700 21760 4.64941 2.22643 57.6611 65.5772 130.257 130.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 340 0.000512 1024 0.11 2700 22272 4.63117 2.23027 95.9477 65.6981 168.651 168.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 340 0.000512 1024 0.11 2700 21504 4.63402 2.21357 61.8464 65.1827 134.02 134.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 340 0.000512 1024 0.11 2700 21504 4.66058 2.21408 97.5166 65.1913 169.729 169.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 340 0.000512 1024 0.11 2700 21504 4.62464 2.21238 64.5728 65.2128 136.767 136.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 340 0.000512 1024 0.11 2700 22016 4.64954 2.22419 99.5107 65.5442 172.068 172.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 340 0.000512 1024 0.11 2700 21504 4.63181 2.20774 64.9163 64.9531 136.847 136.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 340 0.000512 1024 0.11 2700 21888 4.57238 2.21821 113.978 65.2199 186.129 186.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 340 0.000512 1024 0.11 2700 21888 4.6209 2.216 81.5679 65.3024 153.856 153.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 340 0.000512 1024 0.11 2700 21760 4.64346 2.22333 108.911 65.5162 181.441 181.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 340 0.000512 1024 0.11 2700 21760 4.65792 2.22938 77.4309 65.6206 150.081 150.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 340 0.000512 1024 0.11 2700 21504 4.46995 2.21549 124.284 65.1869 196.298 196.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 340 0.000512 1024 0.11 2700 19968 4.64275 2.18557 78.8156 64.2733 150.07 150.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 340 0.000512 1024 0.11 2700 20800 4.50739 2.20266 123.203 64.7335 194.793 194.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 340 0.000512 1024 0.11 2700 20800 4.66976 2.20208 86.5524 64.8018 158.371 158.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 340 0.000512 1024 0.11 2700 21504 4.56483 2.21082 119.328 65.2121 191.456 191.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 340 0.000512 1024 0.11 2700 21504 4.65357 2.21309 82.5204 65.3676 154.898 155.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 340 0.000512 1024 0.11 2700 21120 4.64045 2.19738 114.497 64.7117 186.194 186.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 340 0.000512 1024 0.11 2700 21120 4.62781 2.20198 80.8284 64.8802 152.682 152.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 340 0.000512 1024 0.11 2700 21504 4.55005 2.20614 116.991 64.9457 188.837 188.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 340 0.000512 1024 0.11 2700 20480 4.57523 2.1631 78.0753 63.7347 148.694 148.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 340 0.000512 1024 0.11 2720 21760 4.63238 2.21747 85.5487 65.437 157.984 158.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 340 0.000512 1024 0.11 2720 21504 4.67165 2.22003 55.7997 65.5456 128.383 128.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 340 0.000512 1024 0.11 2720 21760 4.67133 2.22765 88.3638 65.4729 160.876 160.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 340 0.000512 1024 0.11 2720 21760 4.64304 2.22301 58.9596 65.5195 131.484 131.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 340 0.000512 1024 0.11 2720 21888 4.65443 2.22877 98.7254 65.7047 171.463 171.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 340 0.000512 1024 0.11 2720 21504 4.63379 2.21136 60.9243 65.2005 133.115 133.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 340 0.000512 1024 0.11 2720 21504 4.6655 2.21498 91.3623 65.1934 163.578 163.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 340 0.000512 1024 0.11 2720 21504 4.62995 2.21184 59.8046 65.2745 132.064 132.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 340 0.000512 1024 0.11 2720 21504 4.67606 2.21738 50.7482 65.3349 123.125 123.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 340 0.000512 1024 0.11 2720 21504 4.66813 2.22611 90.4928 65.4993 163.033 163.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 340 0.000512 1024 0.11 2720 20480 4.66947 2.20762 56.9295 64.8859 128.835 128.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 340 0.000512 1024 0.11 2720 19968 4.65123 2.18918 46.4501 64.6486 118.239 118.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 340 0.000512 1024 0.11 2720 21312 4.50912 2.21837 126.527 65.1979 198.594 198.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 340 0.000512 1024 0.11 2720 20736 4.68451 2.2159 82.403 65.2418 154.691 154.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 340 0.000512 1024 0.11 2720 20736 4.72083 2.21773 69.5749 65.4103 142.068 142.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 340 0.000512 1024 0.11 2720 21760 4.5776 2.22502 122.925 65.5201 195.393 195.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 340 0.000512 1024 0.11 2720 21760 4.6567 2.23066 88.0248 65.6684 160.724 160.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 340 0.000512 1024 0.11 2720 21120 4.63245 2.2015 68.2274 64.9255 140.133 140.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 340 0.000512 1024 0.11 2720 21504 4.55834 2.21462 111.514 65.251 183.682 183.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 340 0.000512 1024 0.11 2720 19968 4.6464 2.18394 73.6598 64.3359 144.972 145.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 340 0.000512 1024 0.11 2720 20736 4.69286 2.21955 68.6213 65.461 141.141 141.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 340 0.000512 1024 0.11 2720 20800 4.67213 2.2016 114.241 64.6832 185.942 186.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 340 0.000512 1024 0.11 2720 20800 4.67331 2.20365 79.251 64.8118 151.086 151.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 340 0.000512 1024 0.11 2720 19200 4.77594 2.21408 64.1012 65.0116 136.249 136.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 340 0.000512 1024 0.11 2720 21504 4.63405 2.21389 111.701 65.2553 183.946 184.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 340 0.000512 1024 0.11 2720 21504 4.64762 2.21594 79.7364 65.4252 152.169 152.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 340 0.000512 1024 0.11 2720 21504 4.65613 2.22208 68.4973 65.516 141.032 141.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 340 0.000512 1024 0.11 2720 21120 4.64717 2.20128 113.104 64.7214 184.816 184.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 340 0.000512 1024 0.11 2720 21120 4.64106 2.2016 79.1031 64.9339 151.018 151.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 340 0.000512 1024 0.11 2720 17280 4.64886 2.11795 56.282 62.5025 125.692 125.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 340 0.000512 1024 0.11 2720 20480 4.50627 2.2057 103.213 64.9011 174.967 175.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 340 0.000512 1024 0.11 2720 18432 4.67459 2.16096 71.097 63.7135 141.789 141.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 340 0.000512 1024 0.11 2720 18432 4.57402 2.1185 59.9317 62.538 129.303 129.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 340 0.000512 1024 0.11 2720 21760 4.64435 2.22045 88.2738 65.5029 160.781 160.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 340 0.000512 1024 0.11 2720 21504 4.66694 2.22362 58.134 65.5477 130.719 130.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 340 0.000512 1024 0.11 2720 21760 4.67558 2.22515 97.8678 65.4614 170.376 170.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 340 0.000512 1024 0.11 2720 21760 4.64106 2.22618 65.3384 65.5699 137.918 138.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 340 0.000512 1024 0.11 2720 21120 4.6353 2.19965 53.0056 64.7688 124.755 124.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 340 0.000512 1024 0.11 2720 21888 4.65251 2.23299 93.3033 65.7076 166.036 166.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 340 0.000512 1024 0.11 2720 21504 4.63245 2.21594 60.2925 65.249 132.529 132.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 340 0.000512 1024 0.11 2720 20736 4.67571 2.21798 48.497 65.3142 120.849 120.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 340 0.000512 1024 0.11 2720 21504 4.58592 2.21184 119.72 65.1445 191.806 191.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 340 0.000512 1024 0.11 2720 21504 4.6361 2.21318 79.223 65.2041 151.419 151.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 340 0.000512 1024 0.11 2720 21504 4.67158 2.21853 67.7153 65.291 140.04 140.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 340 0.000512 1024 0.11 2720 21504 4.59837 2.22461 114.054 65.5383 186.557 186.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 340 0.000512 1024 0.11 2720 20480 4.66976 2.20365 70.7549 64.9574 142.727 142.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 340 0.000512 1024 0.11 2720 19968 4.64451 2.18522 56.7053 64.3458 128.027 128.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 340 0.000512 1024 0.11 2720 21312 4.59222 2.21798 115.663 65.168 187.785 187.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 340 0.000512 1024 0.11 2720 20736 4.67853 2.21389 80.4129 65.3042 152.753 152.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 340 0.000512 1024 0.11 2720 20736 4.72598 2.21629 70.6219 65.3599 143.074 143.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 340 0.000512 1024 0.11 2720 20736 4.69757 2.22061 64.2214 65.5039 136.788 136.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 340 0.000512 1024 0.11 2720 21760 4.57539 2.22413 116.611 65.5247 189.073 189.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 340 0.000512 1024 0.11 2720 21760 4.6503 2.22867 82.1344 65.6061 154.764 154.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 340 0.000512 1024 0.11 2720 21120 4.63037 2.20352 70.6574 64.9292 142.566 142.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 340 0.000512 1024 0.11 2720 17920 4.59331 2.11904 54.4258 62.4034 123.688 123.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 340 0.000512 1024 0.11 2720 21504 4.63251 2.21389 111.951 65.253 184.194 184.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 340 0.000512 1024 0.11 2720 19968 4.64954 2.18947 73.5437 64.2924 144.815 144.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 340 0.000512 1024 0.11 2720 20736 4.69606 2.21933 65.7112 65.5097 138.285 138.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 340 0.000512 1024 0.11 2720 18432 4.58006 2.11763 53.6339 62.5311 123.009 123.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 340 0.000512 1024 0.11 2720 20800 4.66509 2.2065 110.796 64.7282 182.539 182.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 340 0.000512 1024 0.11 2720 20800 4.66989 2.20438 82.3697 64.8048 154.19 154.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 340 0.000512 1024 0.11 2720 19200 4.78246 2.212 63.1953 64.9505 135.282 135.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 340 0.000512 1024 0.11 2720 19200 4.7344 2.2081 59.1408 65.1269 131.36 131.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 340 0.000512 1024 0.11 2736 21248 4.65898 2.21798 96.0497 65.4588 168.534 168.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 340 0.000512 1024 0.11 2736 20992 4.6985 2.22413 59.8328 65.5596 132.455 132.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 340 0.000512 1024 0.11 2736 20736 4.67258 2.21283 49.3235 65.1843 121.54 121.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 340 0.000512 1024 0.11 2736 21120 4.70698 2.22355 90.6005 65.462 163.138 163.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 340 0.000512 1024 0.11 2736 21120 4.68218 2.23002 59.5848 65.5214 132.162 132.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 340 0.000512 1024 0.11 2736 20160 4.69587 2.1975 47.4946 64.7188 119.249 119.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 340 0.000512 1024 0.11 2736 21120 4.6175 2.23027 116.64 65.6299 189.259 189.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 340 0.000512 1024 0.11 2736 20736 4.67149 2.20838 74.8636 65.2435 147.133 147.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 340 0.000512 1024 0.11 2736 20736 4.67626 2.21482 63.9155 65.3183 136.272 136.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 340 0.000512 1024 0.11 2736 19968 4.64179 2.18522 52.4373 64.3411 123.746 123.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 340 0.000512 1024 0.11 2736 21056 4.60109 2.21523 113.761 65.1445 185.862 185.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 340 0.000512 1024 0.11 2736 20608 4.68525 2.21344 72.3604 65.2758 144.677 144.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 340 0.000512 1024 0.11 2736 20160 4.73882 2.21949 59.5973 65.3328 132.034 132.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 340 0.000512 1024 0.11 2736 19712 4.73325 2.21398 51.6561 65.4237 124.172 124.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 340 0.000512 1024 0.11 2736 20992 4.70061 2.22138 108.836 65.497 181.4 181.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 340 0.000512 1024 0.11 2736 20480 4.67462 2.20979 68.8287 64.901 140.757 140.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 340 0.000512 1024 0.11 2736 19968 4.64688 2.18349 55.6946 64.2798 126.944 127.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 340 0.000512 1024 0.11 2736 18432 4.67501 2.16269 46.7605 63.742 117.488 117.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 340 0.000512 1024 0.11 2736 20736 4.70614 2.22208 110.088 65.1574 182.316 182.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 340 0.000512 1024 0.11 2736 20736 4.68349 2.21402 78.5139 65.2533 150.809 150.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 340 0.000512 1024 0.11 2736 20736 4.71981 2.22166 67.6628 65.4035 140.152 140.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 340 0.000512 1024 0.11 2736 20736 4.69402 2.22202 64.2821 65.4579 136.799 136.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 340 0.000512 1024 0.11 2736 21120 4.68032 2.22208 111.387 65.5046 183.936 184.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 340 0.000512 1024 0.11 2736 20480 4.71312 2.23504 76.5366 65.6246 149.253 149.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 340 0.000512 1024 0.11 2736 19200 4.7271 2.19955 61.7512 64.858 133.677 133.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 340 0.000512 1024 0.11 2736 17920 4.59126 2.11674 53.5405 62.4635 122.855 122.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 340 0.000512 1024 0.11 2700 21504 4.65632 2.21805 95.8513 65.4532 168.325 168.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 340 0.000512 1024 0.11 2700 21504 4.67274 2.22246 64.3358 65.5537 136.925 137.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 340 0.000512 1024 0.11 2700 20736 4.67136 2.21389 51.4953 65.1926 123.716 123.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 340 0.000512 1024 0.11 2700 21440 4.69094 2.22224 90.2104 65.4699 162.738 162.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 340 0.000512 1024 0.11 2700 21120 4.68016 2.22733 58.4074 65.5577 131.02 131.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 340 0.000512 1024 0.11 2700 20160 4.69238 2.19837 47.0905 64.7106 118.838 118.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 340 0.000512 1024 0.11 2700 20480 4.72077 2.23261 42.5787 65.6278 115.3 115.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 340 0.000512 1024 0.11 2700 21504 4.59571 2.23027 116.289 65.6417 188.904 189.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 340 0.000512 1024 0.11 2700 20736 4.67094 2.21834 72.7625 65.1843 144.979 145.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 340 0.000512 1024 0.11 2700 20736 4.67994 2.21251 61.0156 65.2658 133.318 133.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 340 0.000512 1024 0.11 2700 19968 4.64397 2.18362 51.3091 64.3026 122.587 122.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 340 0.000512 1024 0.11 2700 21056 4.68058 2.21357 111.995 65.1357 184.172 184.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 340 0.000512 1024 0.11 2700 20608 4.68147 2.2144 70.3912 65.2708 142.701 142.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 340 0.000512 1024 0.11 2700 20160 4.73405 2.21789 57.1435 65.2771 129.515 129.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 340 0.000512 1024 0.11 2700 19712 4.73712 2.21354 49.4983 65.4264 122.021 122.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 340 0.000512 1024 0.11 2700 21504 4.66842 2.22291 107.234 65.5584 179.833 179.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 340 0.000512 1024 0.11 2700 20480 4.67437 2.20982 68.4282 64.9461 140.404 140.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 340 0.000512 1024 0.11 2700 19968 4.64138 2.18646 56.2981 64.2999 127.57 127.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 340 0.000512 1024 0.11 2700 18432 4.67808 2.16122 46.7003 63.7404 117.427 117.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 340 0.000512 1024 0.11 2700 21312 4.64918 2.21594 115.289 65.2153 187.513 187.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 340 0.000512 1024 0.11 2700 20736 4.68157 2.2167 79.3016 65.3114 151.651 151.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 340 0.000512 1024 0.11 2700 20736 4.72099 2.21562 68.2111 65.4026 140.699 140.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 340 0.000512 1024 0.11 2700 20736 4.69907 2.21837 63.3521 65.4477 135.862 135.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 340 0.000512 1024 0.11 2700 17280 4.64963 2.12157 51.4418 62.5123 120.869 120.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 340 0.000512 1024 0.11 2700 21120 4.67744 2.22381 111.296 65.5174 183.86 183.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 340 0.000512 1024 0.11 2700 20480 4.7143 2.23642 77.8222 65.6754 150.592 150.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 340 0.000512 1024 0.11 2700 19200 4.72518 2.2039 61.456 64.9306 133.46 133.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 340 0.000512 1024 0.11 2700 17920 4.59946 2.11754 54.0995 62.403 123.365 123.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 340 0.000512 1024 0.11 2700 19200 4.74278 2.20957 57.2755 65.1325 129.503 129.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 340 0.000512 1024 0.11 2700 21504 4.64714 2.21965 90.2978 65.4513 162.762 162.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 340 0.000512 1024 0.11 2700 21504 4.67338 2.22003 59.7198 65.4938 132.251 132.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 340 0.000512 1024 0.11 2700 20736 4.66768 2.21184 47.7622 65.2546 120.039 120.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 340 0.000512 1024 0.11 2700 20480 4.67024 2.20774 42.0321 64.9439 114 114.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 340 0.000512 1024 0.11 2700 21440 4.61181 2.22413 118.07 65.4635 190.507 190.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 340 0.000512 1024 0.11 2700 21120 4.67795 2.22246 74.276 65.515 146.835 146.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 340 0.000512 1024 0.11 2700 20160 4.69654 2.19546 60.2665 64.7083 132.012 132.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 340 0.000512 1024 0.11 2700 20480 4.71635 2.22803 52.6698 65.6636 125.423 125.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 340 0.000512 1024 0.11 2700 21504 4.60218 2.23421 113.38 65.6959 186.055 186.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 340 0.000512 1024 0.11 2700 20736 4.66723 2.21594 70.3047 65.1896 142.518 142.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 340 0.000512 1024 0.11 2700 20736 4.6825 2.21389 58.0785 65.2992 130.418 130.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 340 0.000512 1024 0.11 2700 19968 4.6489 2.18317 49.4227 64.2875 120.692 120.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 340 0.000512 1024 0.11 2700 19200 4.72845 2.20304 43.3757 64.87 115.323 115.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 340 0.000512 1024 0.11 2700 21056 4.67386 2.21539 102.924 65.1208 175.077 175.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 340 0.000512 1024 0.11 2700 20608 4.67805 2.21184 67.8732 65.2615 140.166 140.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 340 0.000512 1024 0.11 2700 20160 4.7368 2.21923 55.7819 65.2858 128.167 128.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 340 0.000512 1024 0.11 2700 19712 4.73629 2.22003 48.3678 65.3664 120.833 120.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 340 0.000512 1024 0.11 2700 17920 4.7175 2.15805 39.6874 63.6381 110.345 110.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 340 0.000512 1024 0.11 2700 21504 4.67805 2.22259 101.389 65.5396 173.971 174.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 340 0.000512 1024 0.11 2700 20480 4.67558 2.2057 65.8912 64.9041 137.824 137.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 340 0.000512 1024 0.11 2700 19968 4.64762 2.18141 53.5942 64.2892 124.861 124.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 340 0.000512 1024 0.11 2700 18432 4.68819 2.16458 43.9499 63.7448 114.694 114.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 340 0.000512 1024 0.11 2700 17920 4.59549 2.11389 39.7848 62.4066 109.044 109.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 340 0.000512 1024 0.11 2752 21504 4.65139 2.2216 89.6895 65.5162 162.22 162.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 340 0.000512 1024 0.11 2752 21504 4.66608 2.22317 58.9964 65.4727 131.504 131.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 340 0.000512 1024 0.11 2752 20736 4.67469 2.21389 47.8785 65.2005 120.117 120.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 340 0.000512 1024 0.11 2752 20480 4.67139 2.21018 41.9425 64.9315 113.903 114.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 340 0.000512 1024 0.11 2752 21440 4.6096 2.22381 115.425 65.5202 187.919 188.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 340 0.000512 1024 0.11 2752 21120 4.67584 2.22454 72.8021 65.5718 145.419 145.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 340 0.000512 1024 0.11 2752 20160 4.68259 2.19661 57.2403 64.7221 128.984 129.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 340 0.000512 1024 0.11 2752 20480 4.71654 2.2304 51.8335 65.604 124.529 124.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 340 0.000512 1024 0.11 2752 20800 4.6809 2.20365 46.9286 64.8693 118.826 118.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 340 0.000512 1024 0.11 2752 21504 4.66938 2.2343 111.683 65.6948 184.423 184.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 340 0.000512 1024 0.11 2752 20736 4.66451 2.21325 68.8843 65.2381 141.144 141.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 340 0.000512 1024 0.11 2752 20736 4.67792 2.21638 57.0019 65.3068 129.348 129.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 340 0.000512 1024 0.11 2752 19968 4.6448 2.17907 49.5431 64.3482 120.856 120.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 340 0.000512 1024 0.11 2752 19200 4.72899 2.2025 41.8551 64.9319 113.862 113.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 340 0.000512 1024 0.11 2752 21056 4.67859 2.21456 101.81 65.193 174.042 174.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 340 0.000512 1024 0.11 2752 20608 4.67837 2.21344 65.6609 65.2044 137.902 138.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 340 0.000512 1024 0.11 2752 20160 4.7447 2.22003 54.3533 65.339 126.804 126.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 340 0.000512 1024 0.11 2752 19712 4.7368 2.21389 46.906 65.428 119.426 119.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 340 0.000512 1024 0.11 2752 17920 4.71501 2.16195 37.7268 63.6827 108.432 108.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 340 0.000512 1024 0.11 2752 21504 4.6711 2.22413 101.105 65.5491 173.692 173.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 340 0.000512 1024 0.11 2752 20480 4.67456 2.20435 65.0342 64.9457 137.003 137.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 340 0.000512 1024 0.11 2752 19968 4.64765 2.18573 53.145 64.2924 124.421 124.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 340 0.000512 1024 0.11 2752 18432 4.68576 2.16077 43.9002 63.743 114.634 114.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 340 0.000512 1024 0.11 2752 17920 4.6 2.11331 38.8638 62.4095 108.13 108.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 340 0.000512 1024 0.11 2752 18432 4.5847 2.11866 38.3982 62.4793 107.729 107.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 340 0.000512 1024 0.11 2816 21248 4.6816 2.22768 89.8794 65.6549 162.588 162.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 340 0.000512 1024 0.11 2816 20992 4.68102 2.2231 100.188 65.442 172.675 172.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 340 0.000512 1024 0.11 2816 20992 4.70883 2.22221 67.2948 65.5543 139.926 140.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 340 0.000512 1024 0.11 2816 20736 4.6711 2.21658 55.4266 65.2041 127.661 127.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 340 0.000512 1024 0.11 2816 20480 4.67328 2.2057 49.2166 64.902 121.142 121.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 340 0.000512 1024 0.11 2816 20480 4.72163 2.2305 44.65 65.6686 117.418 117.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 340 0.000512 1024 0.11 2816 19968 4.65418 2.18726 41.1526 64.277 112.413 112.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 340 0.000512 1024 0.11 2816 19712 4.74797 2.21366 37.8419 65.426 110.369 110.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 340 0.000512 1024 0.11 2816 18432 4.68086 2.16064 34.552 63.7453 105.281 105.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 340 0.000512 1024 0.11 2700 19712 4.7383 2.2152 34.1632 65.3607 106.621 106.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 340 0.000512 1024 0.11 2752 19712 4.73866 2.21184 34.2148 65.3537 106.661 106.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 340 0.000512 1024 0.11 2700 17920 4.71712 2.16186 31.9265 63.6212 102.572 102.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 340 0.000512 1024 0.11 2736 17920 4.71446 2.15488 31.5787 63.6464 102.238 102.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 340 0.000512 1024 0.11 2720 20480 4.67318 2.20966 39.778 64.8882 111.693 111.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 340 0.000512 1024 0.11 2720 19200 4.54275 2.11763 54.1204 62.6 123.528 123.645
