
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010305                       # Number of seconds simulated
sim_ticks                                 10305428169                       # Number of ticks simulated
final_tick                               536492412933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185732                       # Simulator instruction rate (inst/s)
host_op_rate                                   235224                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 237945                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375672                       # Number of bytes of host memory used
host_seconds                                 43310.08                       # Real time elapsed on the host
sim_insts                                  8044069333                       # Number of instructions simulated
sim_ops                                   10187588915                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       194816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       156928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       319616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       319616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       293248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1604224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       509184                       # Number of bytes written to this memory
system.physmem.bytes_written::total            509184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1226                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2291                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12533                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3978                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3978                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8048574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       484405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       496826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       360199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18904212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     15227703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       409881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     31014335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       409881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     31014335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       447143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155667865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       484405                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       496826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       360199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       409881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       409881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       447143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3527461                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49409301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49409301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49409301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8048574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       484405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       496826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       360199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18904212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     15227703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       409881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     31014335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       409881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     31014335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       447143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205077166                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841548                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202700                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846396                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808426                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9498                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12131883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        983302                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1196120                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23106298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20577712     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154974      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195154      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310528      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130313      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168107      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195036      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89948      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284526      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23106298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1107413                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360992                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336753                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14832464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360992                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19139909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       991511                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497925                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741208                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7699                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20582716                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68547110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68547110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3394666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14388903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13792084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3620939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23106298                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17262511     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665290     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089092      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611555      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826777      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255668      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250167      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134409      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23106298                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94722     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13062     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12333     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11618150     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188426      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264840      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718963      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13792084                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.558084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50824637                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16162253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13430369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13912201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360992                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5998                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14392478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383859                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962381                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13430369                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21619317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372172                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204204                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22745306                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17528243     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644557     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960835      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477447      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437410      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183312      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181939      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86550      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245013      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22745306                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36892746                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29146079                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1606960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.471325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.471325                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60966957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18765686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2009263                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1643984                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198450                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       820933                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          788825                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          207156                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8941                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19350834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11238592                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2009263                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       995981                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2344039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         542962                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        503343                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1185676                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       198421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22540168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.954563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20196129     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          108768      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          172809      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          234750      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          241245      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          204343      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          114693      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          170922      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1096509      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22540168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081303                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454760                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19153949                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       702220                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2339590                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2717                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        341691                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       330554                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13788926                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1534                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        341691                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19206321                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133526                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       448010                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2290533                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       120084                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13783377                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         16980                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        51955                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19232687                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     64118969                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     64118969                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16639972                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2592710                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3384                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           360926                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1290888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       698563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8124                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       241976                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13766447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13065003                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2012                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1541680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3689922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           96                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22540168                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579632                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.267123                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16954857     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2342900     10.39%     85.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1173315      5.21%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       845699      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       670595      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       275818      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       174248      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        90470      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12266      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22540168                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2501     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7997     36.64%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11330     51.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10988175     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194908      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1635      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1184089      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       696196      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13065003                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528664                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              21828                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48694012                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15311580                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12866216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13086831                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25959                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       209569                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10681                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        341691                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         105212                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11676                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13769869                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1290888                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       698563                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1749                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226840                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12882592                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1113593                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       182409                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1809729                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1829927                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            696136                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.521283                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12866338                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12866216                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7386643                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19908221                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520620                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371035                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9700434                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11936835                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1833043                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200708                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22198477                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537732                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.377147                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17251932     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2475476     11.15%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       912593      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       437069      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397831      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       213050      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       165773      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84270      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       260483      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22198477                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9700434                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11936835                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1769198                       # Number of memory references committed
system.switch_cpus1.commit.loads              1081319                       # Number of loads committed
system.switch_cpus1.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1721471                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10754897                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245885                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       260483                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35707794                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27881472                       # The number of ROB writes
system.switch_cpus1.timesIdled                 295408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2173090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9700434                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11936835                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9700434                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.547645                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.547645                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392519                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392519                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        57979484                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17922082                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12782185                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                24713254                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2009776                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1644409                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198497                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       821147                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          789027                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          207207                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8947                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19355837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11241656                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2009776                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       996234                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2344667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         543094                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        508787                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1185986                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       198470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22551598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20206931     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          108802      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          172879      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          234801      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          241305      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          204384      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          114715      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          170956      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1096825      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22551598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081324                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454884                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19159092                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       707795                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2340220                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2717                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        341773                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       330632                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13792612                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        341773                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19211486                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         135891                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       451185                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2291145                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       120115                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13787042                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16976                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19237905                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64135996                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64135996                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16644522                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2593383                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3388                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1749                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           361057                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1291227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       698750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8123                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       242000                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13770078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3401                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13068492                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1987                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1542038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3690619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22551598                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579493                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267004                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16964753     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2343612     10.39%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1173594      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       845923      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       670784      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       275852      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       174309      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        90495      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12276      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22551598                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2501     11.45%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8009     36.66%     48.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11337     51.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10991109     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       194951      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1184402      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       696394      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13068492                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528805                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21847                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001672                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48712416                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15315574                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12869672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13090339                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25968                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       209622                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10676                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        341773                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         107590                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11680                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13773505                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1291227                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       698750                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1752                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       115039                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       111860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       226899                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12886046                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1113901                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       182446                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1810236                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1830386                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            696335                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521422                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12869793                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12869672                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7388723                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19913555                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520760                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9703129                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11940044                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1833478                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       200758                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22209825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377005                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17261927     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2476170     11.15%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       912839      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       437182      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       397958      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       213092      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       165798      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        84302      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       260557      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22209825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9703129                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11940044                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1769679                       # Number of memory references committed
system.switch_cpus2.commit.loads              1081605                       # Number of loads committed
system.switch_cpus2.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1721897                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10757794                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245934                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       260557                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35722712                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27888834                       # The number of ROB writes
system.switch_cpus2.timesIdled                 295503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2161656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9703129                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11940044                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9703129                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.546937                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.546937                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392629                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392629                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        57995154                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17926956                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12785704                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1804294                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1616342                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       144818                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1210886                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1194748                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          104436                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4268                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19167506                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10266091                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1804294                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1299184                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2287191                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         479329                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        465250                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1160802                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       141758                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22253681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.514773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.750620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19966490     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          353816      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          171482      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          350338      1.57%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          106411      0.48%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          326333      1.47%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           49727      0.22%     95.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           80535      0.36%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          848549      3.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22253681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073009                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.415408                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19004608                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       632868                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2282478                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1832                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        331891                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       164724                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1843                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      11434584                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4435                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        331891                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19023850                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         407419                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       165368                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2263031                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        62118                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      11416670                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          8888                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        46678                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     14909510                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     51668937                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     51668937                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12032693                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2876801                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1475                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          748                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           146156                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2104872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       323711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2214                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        73135                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          11356575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         10615715                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7117                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2094199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4310006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22253681                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.477032                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.088217                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17602867     79.10%     79.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1434746      6.45%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1589372      7.14%     92.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       909527      4.09%     96.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       460788      2.07%     98.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       116414      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       134039      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3236      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2692      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22253681                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          17342     57.23%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7115     23.48%     80.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         5845     19.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8294085     78.13%     78.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        80266      0.76%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          728      0.01%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1920241     18.09%     96.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       320395      3.02%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      10615715                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.429555                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              30302                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002854                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     43522530                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     13452282                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     10342649                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      10646017                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8322                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       435299                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9222                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        331891                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         340525                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7434                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     11358059                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2104872                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       323711                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          745                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        97456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        55943                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       153399                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     10484258                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1893638                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       131457                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2214003                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1596987                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            320365                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.424236                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              10345611                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             10342649                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6266881                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         13476790                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.418506                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.465013                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8249145                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9248192                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2110275                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1466                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       143728                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21921790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.421872                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.292781                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18499160     84.39%     84.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1330300      6.07%     90.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       868517      3.96%     94.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       271208      1.24%     95.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       458357      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        86854      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        54898      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        49820      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       302676      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21921790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8249145                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9248192                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1984059                       # Number of memory references committed
system.switch_cpus3.commit.loads              1669570                       # Number of loads committed
system.switch_cpus3.commit.membars                732                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1422462                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8070593                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       111985                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       302676                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            32977555                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           23049113                       # The number of ROB writes
system.switch_cpus3.timesIdled                 434359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2459577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8249145                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9248192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8249145                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.995857                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.995857                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.333794                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.333794                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        48801196                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       13432990                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12215250                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1464                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1946478                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1595499                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       192836                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       816457                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          759282                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          200270                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8725                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18624496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11068326                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1946478                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       959552                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2434358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         546780                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        989007                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1148596                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       191238                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22398722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19964364     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          263675      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          304613      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          168382      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          191125      0.85%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          107366      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           73245      0.33%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          188375      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1137577      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22398722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078763                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447870                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18470741                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1145981                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2413431                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19737                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        348830                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       316227                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2031                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13512601                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        10595                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        348830                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18501204                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         354998                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       707163                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2403795                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        82730                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13503519                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20223                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        38779                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     18768208                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     62875458                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     62875458                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16020455                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2747753                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3612                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2043                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           224602                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1292619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       702805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17725                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       155394                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13482806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3618                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12746492                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18282                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1682270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3882830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22398722                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569072                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260295                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17028707     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2160080      9.64%     85.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1161552      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       802118      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       701176      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       358451      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        88437      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        56235      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        41966      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22398722                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3193     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12099     43.63%     55.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12441     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10667857     83.69%     83.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       198993      1.56%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1561      0.01%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1180715      9.26%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       697366      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12746492                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515775                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              27733                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     47937721                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15168828                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12530816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12774225                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        31966                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       230690                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        15656                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          781                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        348830                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         312880                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12928                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13486452                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         3667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1292619                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       702805                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2044                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          8999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       111445                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       108157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       219602                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12555099                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1107866                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       191393                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1805048                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1757047                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            697182                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508031                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12531071                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12530816                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7447808                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19503217                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507048                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381876                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9408901                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11543768                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1942864                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       193776                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22049892                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.523529                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.341513                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17333440     78.61%     78.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2187295      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       917079      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       550025      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       381167      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       246865      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       128056      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       102809      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       203156      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22049892                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9408901                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11543768                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1749078                       # Number of memory references committed
system.switch_cpus4.commit.loads              1061929                       # Number of loads committed
system.switch_cpus4.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1652154                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10407216                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       234904                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       203156                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35333303                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27322111                       # The number of ROB writes
system.switch_cpus4.timesIdled                 287137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2314536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9408901                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11543768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9408901                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.626583                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.626583                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380723                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380723                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        56638134                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17391881                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12610994                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3148                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1849407                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1668048                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        98633                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       712536                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          658443                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          101929                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4329                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19603544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11634259                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1849407                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       760372                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2299368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         309796                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1189399                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1126675                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        99005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23301053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.905534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21001685     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           81646      0.35%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          167775      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           70699      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          380903      1.63%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          340170      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           65573      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          138075      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1054527      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23301053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074835                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.470770                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19472751                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1321613                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2290940                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7236                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        208508                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       162880                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13641489                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1432                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        208508                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19494787                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1149574                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       100826                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2277685                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        69668                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13633430                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         30245                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        24789                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1457                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     16015741                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     64208140                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     64208140                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14182840                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1832857                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          804                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           170419                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3213753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1625033                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        15087                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78528                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13605087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13073475                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7589                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1061582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2550157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23301053                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.561068                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.356406                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18639749     80.00%     80.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1402290      6.02%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1150064      4.94%     90.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       497027      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       625927      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       600534      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       341607      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        26884      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        16971      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23301053                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          32972     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        255000     86.33%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7400      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8204494     62.76%     62.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       114364      0.87%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          782      0.01%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3132877     23.96%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1620958     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13073475                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.529007                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             295372                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022593                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49750964                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14668614                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12961344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13368847                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24059                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       126098                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10667                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1151                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        208508                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1106349                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        18975                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13606691                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          139                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3213753                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1625033                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          804                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         12605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        56714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       115306                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12981951                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3122461                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        91524                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4743254                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1700733                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1620793                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525303                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12961795                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12961344                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7002074                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13807597                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524469                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507117                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10524698                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12368288                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1239754                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1574                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       100572                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23092545                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.535597                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.357820                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18601401     80.55%     80.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1642812      7.11%     87.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       769616      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       760296      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       207506      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       877618      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        65505      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        48116      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       119675      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23092545                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10524698                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12368288                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4702016                       # Number of memory references committed
system.switch_cpus5.commit.loads              3087650                       # Number of loads committed
system.switch_cpus5.commit.membars                786                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1632906                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10998840                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       119814                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       119675                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36580886                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27424652                       # The number of ROB writes
system.switch_cpus5.timesIdled                 427504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1412205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10524698                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12368288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10524698                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.348120                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.348120                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.425873                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.425873                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        64171857                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       15059481                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16237663                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1572                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1846037                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1665077                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        98957                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       706369                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          657175                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          101797                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4345                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19565700                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11613967                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1846037                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       758972                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2295749                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         311341                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1206496                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1124955                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        99296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23277914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.585405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.904946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20982165     90.14%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           81922      0.35%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          167517      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           70401      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          380353      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          339235      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           65757      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          137788      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1052776      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23277914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074698                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.469949                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19437176                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1336481                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2287275                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7243                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        209734                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       162500                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13618199                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1429                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        209734                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19459199                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1165808                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       101042                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2274052                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        68074                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13610155                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         29848                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        24523                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          530                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     15990232                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     64099219                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     64099219                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     14146195                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1843947                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1584                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          804                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           169958                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3206811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1621237                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        14876                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        79279                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13581801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1588                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13046630                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7403                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1068475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2567712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23277914                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.560472                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.355956                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18626651     80.02%     80.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1400127      6.01%     86.03% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1146097      4.92%     90.96% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       495672      2.13%     93.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       625295      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       599311      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       340812      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        26906      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        17043      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23277914                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          33018     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        254438     86.29%     97.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         7421      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8189334     62.77%     62.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       114103      0.87%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          780      0.01%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3125357     23.96%     87.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1617056     12.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13046630                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.527920                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             294877                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022602                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     49673454                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14652217                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12934383                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13341507                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        23684                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       127070                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          355                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10999                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1150                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        209734                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1124410                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        18756                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13583398                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3206811                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1621237                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          804                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          355                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        56882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        58720                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       115602                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12955050                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3114919                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        91580                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             4731767                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1696600                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1616848                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524215                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12934818                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12934383                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6988016                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         13781992                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523378                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507040                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10497538                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12336404                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1248195                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1570                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       100890                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23068180                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534780                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.356937                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18588592     80.58%     80.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1638900      7.10%     87.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       767343      3.33%     91.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       758117      3.29%     94.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       206770      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       875745      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        65457      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        48128      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       119128      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23068180                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10497538                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12336404                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               4689970                       # Number of memory references committed
system.switch_cpus6.commit.loads              3079732                       # Number of loads committed
system.switch_cpus6.commit.membars                784                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1628671                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10970513                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       119506                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       119128                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36533625                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27379033                       # The number of ROB writes
system.switch_cpus6.timesIdled                 427212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1435344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10497538                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12336404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10497538                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.354196                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.354196                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.424774                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.424774                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        64037439                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       15029317                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       16206109                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1568                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus7.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1910323                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1562099                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       189360                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       813979                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          752512                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          196093                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8450                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18557443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10836861                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1910323                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       948605                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2270182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         548498                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        522160                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1143046                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       190448                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     21704848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19434666     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          122727      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          193765      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          307888      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          128612      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          144878      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          152750      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          100685      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1118877      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     21704848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077300                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438504                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18387784                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       693589                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2262918                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         5787                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        354768                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       313230                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13234347                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1603                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        354768                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18414933                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         188319                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       426720                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2241891                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        78215                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13224970                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1936                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         22463                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        29403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3305                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     18359376                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     61514523                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     61514523                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15655035                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2704341                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3361                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1845                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           239893                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1263274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       678025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        20352                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       153602                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13206165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12496162                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16358                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1676514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3750024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     21704848                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575731                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268205                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16435260     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2114764      9.74%     85.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1156539      5.33%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       790107      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       736493      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       212085      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       164483      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        56232      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        38885      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     21704848                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3003     12.88%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8943     38.37%     51.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11363     48.75%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10468375     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       197125      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1514      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1155862      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       673286      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12496162                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.505646                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              23309                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46736839                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14886197                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12292685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12519471                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        36977                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       230189                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        21140                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          806                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        354768                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         129516                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11452                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13209546                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          206                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1263274                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       678025                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1841                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       109757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       108244                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       218001                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12316429                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1086461                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       179733                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1759370                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1733187                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            672909                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.498373                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12292911                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12292685                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7186901                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18771363                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.497413                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382865                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9195392                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11271135                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1938465                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       193079                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21350080                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527920                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380368                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16772139     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2216912     10.38%     88.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       864453      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       465482      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       347468      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       194173      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       120248      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       106994      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       262211      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21350080                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9195392                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11271135                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1689970                       # Number of memory references committed
system.switch_cpus7.commit.loads              1033085                       # Number of loads committed
system.switch_cpus7.commit.membars               1522                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1617791                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10156285                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       229000                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       262211                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34297417                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           26774001                       # The number of ROB writes
system.switch_cpus7.timesIdled                 301437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                3008410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9195392                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11271135                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9195392                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.687570                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.687570                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.372083                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.372083                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        55538018                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17042906                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12341595                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3046                       # number of misc regfile writes
system.l20.replacements                           685                       # number of replacements
system.l20.tagsinuse                      4095.394030                       # Cycle average of tags in use
system.l20.total_refs                          252809                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         52.888912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          122.394030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.895561                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.155152                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3626.949287                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.885486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2977                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2977                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          648                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  685                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          648                       # number of demand (read+write) misses
system.l20.demand_misses::total                   685                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          648                       # number of overall misses
system.l20.overall_misses::total                  685                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303239160                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353913266                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303239160                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353913266                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303239160                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353913266                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3609                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3625                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3664                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3625                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3664                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.179551                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.186954                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.186954                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 467961.666667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 516661.702190                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 467961.666667                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 516661.702190                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 467961.666667                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 516661.702190                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 398                       # number of writebacks
system.l20.writebacks::total                      398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          648                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             685                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          648                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              685                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          648                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             685                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    256689114                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304706373                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    256689114                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304706373                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    256689114                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304706373                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179551                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.186954                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.186954                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 396125.175926                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 444826.821898                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 396125.175926                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 444826.821898                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 396125.175926                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 444826.821898                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           823                       # number of replacements
system.l21.tagsinuse                      4095.371773                       # Cycle average of tags in use
system.l21.total_refs                          265090                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4916                       # Sample count of references to valid blocks.
system.l21.avg_refs                         53.923922                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.340015                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    33.819386                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   392.163120                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3591.049251                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008257                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.095743                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.876721                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3079                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3081                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             957                       # number of Writeback hits
system.l21.Writeback_hits::total                  957                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3097                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3099                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3097                       # number of overall hits
system.l21.overall_hits::total                   3099                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          785                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  824                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          785                       # number of demand (read+write) misses
system.l21.demand_misses::total                   824                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          785                       # number of overall misses
system.l21.overall_misses::total                  824                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     38854409                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    360653780                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      399508189                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     38854409                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    360653780                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       399508189                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     38854409                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    360653780                       # number of overall miss cycles
system.l21.overall_miss_latency::total      399508189                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3864                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3905                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          957                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              957                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3882                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3923                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3882                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3923                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.203157                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.211012                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.202215                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.210043                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.202215                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.210043                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 996266.897436                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 459431.566879                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 484840.035194                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 996266.897436                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 459431.566879                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 484840.035194                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 996266.897436                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 459431.566879                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 484840.035194                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 446                       # number of writebacks
system.l21.writebacks::total                      446                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          784                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             823                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          784                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              823                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          784                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             823                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     36039959                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    302427991                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    338467950                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     36039959                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    302427991                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    338467950                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     36039959                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    302427991                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    338467950                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.202899                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.210755                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.201958                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.209788                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.201958                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.209788                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 924101.512821                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 385749.988520                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 411261.178615                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 924101.512821                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 385749.988520                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 411261.178615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 924101.512821                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 385749.988520                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 411261.178615                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           824                       # number of replacements
system.l22.tagsinuse                      4095.370584                       # Cycle average of tags in use
system.l22.total_refs                          265097                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4917                       # Sample count of references to valid blocks.
system.l22.avg_refs                         53.914379                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.338612                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.806431                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   392.387178                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3589.838363                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008498                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.095798                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.876425                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3084                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3086                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             959                       # number of Writeback hits
system.l22.Writeback_hits::total                  959                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3102                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3104                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3102                       # number of overall hits
system.l22.overall_hits::total                   3104                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          784                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  824                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          784                       # number of demand (read+write) misses
system.l22.demand_misses::total                   824                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          784                       # number of overall misses
system.l22.overall_misses::total                  824                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     36371135                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    356418717                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      392789852                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     36371135                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    356418717                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       392789852                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     36371135                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    356418717                       # number of overall miss cycles
system.l22.overall_miss_latency::total      392789852                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3868                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3910                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          959                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              959                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3886                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3928                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3886                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3928                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.202689                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.210742                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.201750                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.209776                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.201750                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.209776                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454615.710459                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 476686.713592                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454615.710459                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 476686.713592                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454615.710459                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 476686.713592                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 447                       # number of writebacks
system.l22.writebacks::total                      447                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          784                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             824                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          784                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              824                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          784                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             824                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    300127517                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    333626652                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    300127517                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    333626652                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    300127517                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    333626652                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.202689                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.210742                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.201750                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.209776                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.201750                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.209776                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 404886.713592                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 404886.713592                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 404886.713592                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1551                       # number of replacements
system.l23.tagsinuse                      4095.850654                       # Cycle average of tags in use
system.l23.total_refs                          179377                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5647                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.765008                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.629587                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.807015                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   832.865349                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3185.548703                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013093                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005812                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.203336                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.777722                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999964                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3823                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3824                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             653                       # number of Writeback hits
system.l23.Writeback_hits::total                  653                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3829                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3830                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3829                       # number of overall hits
system.l23.overall_hits::total                   3830                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           29                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1522                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1551                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           29                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1522                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1551                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           29                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1522                       # number of overall misses
system.l23.overall_misses::total                 1551                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     28438919                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    656302346                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      684741265                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     28438919                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    656302346                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       684741265                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     28438919                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    656302346                       # number of overall miss cycles
system.l23.overall_miss_latency::total      684741265                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5345                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5375                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          653                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              653                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5351                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5381                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5351                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5381                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.284752                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.288558                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.284433                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.288236                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.284433                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.288236                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 980652.379310                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 431210.477004                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 441483.729852                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 980652.379310                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 431210.477004                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 441483.729852                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 980652.379310                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 431210.477004                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 441483.729852                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 226                       # number of writebacks
system.l23.writebacks::total                      226                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1522                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1551                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1522                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1551                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1522                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1551                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     26356182                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    546946628                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    573302810                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     26356182                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    546946628                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    573302810                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     26356182                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    546946628                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    573302810                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.284752                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.288558                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.284433                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.288236                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.284433                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.288236                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 908833.862069                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 359360.465177                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 369634.306899                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 908833.862069                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 359360.465177                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 369634.306899                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 908833.862069                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 359360.465177                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 369634.306899                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1263                       # number of replacements
system.l24.tagsinuse                      4095.464897                       # Cycle average of tags in use
system.l24.total_refs                          345877                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5359                       # Sample count of references to valid blocks.
system.l24.avg_refs                         64.541332                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          149.343435                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    30.559665                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   561.809020                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3353.752778                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.036461                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007461                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.137160                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.818787                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3902                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3903                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2230                       # number of Writeback hits
system.l24.Writeback_hits::total                 2230                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3917                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3918                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3917                       # number of overall hits
system.l24.overall_hits::total                   3918                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1224                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1261                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1226                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1263                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1226                       # number of overall misses
system.l24.overall_misses::total                 1263                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28865080                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    616588778                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      645453858                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      1165579                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      1165579                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28865080                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    617754357                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       646619437                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28865080                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    617754357                       # number of overall miss cycles
system.l24.overall_miss_latency::total      646619437                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5126                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5164                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2230                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2230                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5143                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5181                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5143                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5181                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.238783                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.244191                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.238382                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.243775                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.238382                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.243775                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 780137.297297                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 503749.001634                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 511858.729580                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 582789.500000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 582789.500000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 780137.297297                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 503877.942088                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 511971.050673                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 780137.297297                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 503877.942088                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 511971.050673                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 802                       # number of writebacks
system.l24.writebacks::total                      802                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1224                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1261                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1226                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1263                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1226                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1263                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26206715                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    528661120                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    554867835                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1021979                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1021979                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26206715                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    529683099                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    555889814                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26206715                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    529683099                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    555889814                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.238783                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.244191                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.238382                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.243775                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.238382                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.243775                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 708289.594595                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 431912.679739                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 440022.073751                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 510989.500000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 510989.500000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 708289.594595                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 432041.679445                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 440134.452890                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 708289.594595                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 432041.679445                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 440134.452890                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2530                       # number of replacements
system.l25.tagsinuse                      4095.908285                       # Cycle average of tags in use
system.l25.total_refs                          324545                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6626                       # Sample count of references to valid blocks.
system.l25.avg_refs                         48.980531                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           12.629540                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    22.331744                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  1190.625840                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          2870.321161                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.003083                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005452                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.290680                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.700762                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5018                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5019                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2145                       # number of Writeback hits
system.l25.Writeback_hits::total                 2145                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5024                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5025                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5024                       # number of overall hits
system.l25.overall_hits::total                   5025                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2497                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2530                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2497                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2530                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2497                       # number of overall misses
system.l25.overall_misses::total                 2530                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     32112544                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1271830641                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1303943185                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     32112544                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1271830641                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1303943185                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     32112544                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1271830641                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1303943185                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           34                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7515                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7549                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2145                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2145                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           34                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7521                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7555                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           34                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7521                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7555                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.332269                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.335144                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.332004                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.334878                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.332004                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.334878                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 509343.468562                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515392.563241                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 509343.468562                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515392.563241                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 509343.468562                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515392.563241                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 583                       # number of writebacks
system.l25.writebacks::total                      583                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2497                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2530                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2497                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2530                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2497                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2530                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1092522225                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1122264458                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1092522225                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1122264458                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1092522225                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1122264458                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.332269                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.335144                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.332004                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.334878                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.332004                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.334878                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 437533.930717                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443582.789723                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 437533.930717                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443582.789723                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 437533.930717                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443582.789723                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2530                       # number of replacements
system.l26.tagsinuse                      4095.907972                       # Cycle average of tags in use
system.l26.total_refs                          324524                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6626                       # Sample count of references to valid blocks.
system.l26.avg_refs                         48.977362                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           12.541535                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    22.295295                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  1191.497397                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          2869.573745                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.003062                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005443                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.290893                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.700580                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5003                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5004                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2139                       # number of Writeback hits
system.l26.Writeback_hits::total                 2139                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5009                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5010                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5009                       # number of overall hits
system.l26.overall_hits::total                   5010                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2499                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2532                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2499                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2532                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2499                       # number of overall misses
system.l26.overall_misses::total                 2532                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     26350194                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1300292043                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1326642237                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     26350194                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1300292043                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1326642237                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     26350194                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1300292043                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1326642237                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         7502                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               7536                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2139                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2139                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         7508                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                7542                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         7508                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               7542                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.333111                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.335987                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.332845                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.335720                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.332845                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.335720                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 798490.727273                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 520324.947179                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 523950.330569                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 798490.727273                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 520324.947179                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 523950.330569                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 798490.727273                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 520324.947179                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 523950.330569                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 584                       # number of writebacks
system.l26.writebacks::total                      584                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2499                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2532                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2499                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2532                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2499                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2532                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     23979087                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1120897541                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1144876628                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     23979087                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1120897541                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1144876628                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     23979087                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1120897541                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1144876628                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.333111                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.335987                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.332845                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.335720                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.332845                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.335720                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       726639                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 448538.431773                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 452162.965245                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst       726639                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 448538.431773                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 452162.965245                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst       726639                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 448538.431773                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 452162.965245                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2328                       # number of replacements
system.l27.tagsinuse                      4095.600539                       # Cycle average of tags in use
system.l27.total_refs                          324671                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6424                       # Sample count of references to valid blocks.
system.l27.avg_refs                         50.540318                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.372216                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    26.040871                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   871.375790                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3160.811662                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009124                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006358                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.212738                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.771683                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999902                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4376                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4377                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1399                       # number of Writeback hits
system.l27.Writeback_hits::total                 1399                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           12                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4388                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4389                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4388                       # number of overall hits
system.l27.overall_hits::total                   4389                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2291                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2327                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2291                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2327                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2291                       # number of overall misses
system.l27.overall_misses::total                 2327                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     42750892                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1170901661                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1213652553                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     42750892                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1170901661                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1213652553                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     42750892                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1170901661                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1213652553                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         6667                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               6704                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1399                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1399                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           12                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         6679                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                6716                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         6679                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               6716                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.343633                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.347106                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.343015                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.346486                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.343015                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.346486                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1187524.777778                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 511087.586643                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 521552.450795                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1187524.777778                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 511087.586643                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 521552.450795                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1187524.777778                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 511087.586643                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 521552.450795                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 492                       # number of writebacks
system.l27.writebacks::total                      492                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2291                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2327                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2291                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2327                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2291                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2327                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     40165534                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1006318531                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1046484065                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     40165534                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1006318531                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1046484065                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     40165534                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1006318531                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1046484065                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.343633                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.347106                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.343015                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.346486                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.343015                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.346486                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1115709.277778                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 439248.594937                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 449713.822518                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1115709.277778                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 439248.594937                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 449713.822518                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1115709.277778                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 439248.594937                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 449713.822518                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.839506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.070850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.839506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055833                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784999                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196061                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38245.094821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.293479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.706521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9298                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1291005694                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1291005694                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1297130108                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1297130108                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1297130108                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1297130108                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139976.763960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139976.763960                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139506.357066                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139506.357066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139506.357066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139506.357066                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501822563                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501822563                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502961358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502961358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502961358                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502961358                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139047.537545                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139047.537545                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 138747.960828                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138747.960828                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 138747.960828                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138747.960828                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.001099                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998098091                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1934298.625969                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.001099                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.056092                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817309                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1185620                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1185620                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1185620                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1185620                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1185620                       # number of overall hits
system.cpu1.icache.overall_hits::total        1185620                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     47278275                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47278275                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     47278275                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47278275                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     47278275                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47278275                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1185676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1185676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1185676                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1185676                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1185676                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1185676                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 844254.910714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 844254.910714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 844254.910714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 844254.910714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 844254.910714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 844254.910714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     39316718                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     39316718                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     39316718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     39316718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     39316718                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     39316718                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 958944.341463                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 958944.341463                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 958944.341463                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 958944.341463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 958944.341463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 958944.341463                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3882                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152129049                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4138                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36763.907443                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.012616                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.987384                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       815479                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         815479                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       684601                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        684601                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1723                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1723                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1648                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1500080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1500080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1500080                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1500080                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12479                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          104                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12583                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12583                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12583                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12583                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2293069377                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2293069377                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8501373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8501373                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2301570750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2301570750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2301570750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2301570750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       827958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       827958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       684705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1512663                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1512663                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1512663                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1512663                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015072                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015072                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008318                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008318                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 183754.257312                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 183754.257312                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81743.971154                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81743.971154                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 182911.130096                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 182911.130096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 182911.130096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 182911.130096                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          957                       # number of writebacks
system.cpu1.dcache.writebacks::total              957                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8615                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8615                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           86                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8701                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8701                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3864                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3882                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3882                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3882                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3882                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    567659991                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    567659991                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1170703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1170703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    568830694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    568830694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    568830694                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    568830694                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002566                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002566                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146909.935559                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 146909.935559                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65039.055556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65039.055556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 146530.317877                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 146530.317877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 146530.317877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 146530.317877                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.988534                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998098398                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1930557.829787                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.988534                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057674                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.818892                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1185927                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1185927                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1185927                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1185927                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1185927                       # number of overall hits
system.cpu2.icache.overall_hits::total        1185927                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44027297                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44027297                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44027297                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44027297                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44027297                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44027297                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1185985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1185985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1185985                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1185985                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1185985                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1185985                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 759091.327586                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 759091.327586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 759091.327586                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       119102                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       119102                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     36835733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     36835733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     36835733                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 877041.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3886                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152129476                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4142                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36728.507001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.036336                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.963664                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871236                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128764                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       815709                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         815709                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       684794                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        684794                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1725                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1650                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1500503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1500503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1500503                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1500503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12487                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12487                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          104                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12591                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12591                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12591                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12591                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2274101540                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2274101540                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8509345                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8509345                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2282610885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2282610885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2282610885                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2282610885                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       828196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       828196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       684898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       684898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1513094                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1513094                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1513094                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1513094                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015077                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015077                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000152                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008321                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008321                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008321                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008321                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 182117.525426                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 182117.525426                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81820.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81820.625000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 181289.086252                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 181289.086252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 181289.086252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 181289.086252                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          959                       # number of writebacks
system.cpu2.dcache.writebacks::total              959                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8619                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8619                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8705                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8705                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3868                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3868                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3886                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3886                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    563709481                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    563709481                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1172564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1172564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    564882045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    564882045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    564882045                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    564882045                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002568                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002568                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145736.680714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 145736.680714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65142.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65142.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               550.909035                       # Cycle average of tags in use
system.cpu3.icache.total_refs               917888208                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1647914.197487                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    24.723632                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.185403                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.039621                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843246                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.882867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1160763                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1160763                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1160763                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1160763                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1160763                       # number of overall hits
system.cpu3.icache.overall_hits::total        1160763                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     34349178                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     34349178                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     34349178                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     34349178                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     34349178                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     34349178                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1160802                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1160802                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1160802                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1160802                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1160802                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1160802                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 880748.153846                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 880748.153846                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 880748.153846                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 880748.153846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 880748.153846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 880748.153846                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     28787655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     28787655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     28787655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     28787655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     28787655                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     28787655                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 959588.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 959588.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 959588.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 959588.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 959588.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 959588.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5351                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               204729016                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5607                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36513.111468                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   189.908909                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    66.091091                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.741832                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.258168                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1736222                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1736222                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       312980                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        312980                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          735                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          735                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          732                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          732                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2049202                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2049202                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2049202                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2049202                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18495                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18495                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18525                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18525                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18525                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18525                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4305236503                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4305236503                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2420250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2420250                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4307656753                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4307656753                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4307656753                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4307656753                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1754717                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1754717                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       313010                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       313010                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2067727                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2067727                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2067727                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2067727                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010540                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010540                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000096                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008959                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008959                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008959                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008959                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232778.399730                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232778.399730                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data        80675                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        80675                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 232532.078435                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 232532.078435                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 232532.078435                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 232532.078435                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          653                       # number of writebacks
system.cpu3.dcache.writebacks::total              653                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13150                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13150                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13174                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13174                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13174                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13174                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5345                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5345                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5351                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5351                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5351                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5351                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    919637056                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    919637056                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    920021656                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    920021656                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    920021656                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    920021656                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003046                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003046                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002588                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002588                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002588                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002588                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 172055.576427                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 172055.576427                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 171934.527378                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 171934.527378                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 171934.527378                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 171934.527378                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               513.173014                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999368291                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1921862.098077                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.479183                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   481.693831                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.050447                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.771945                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.822393                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1148546                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1148546                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1148546                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1148546                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1148546                       # number of overall hits
system.cpu4.icache.overall_hits::total        1148546                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33304049                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33304049                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33304049                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33304049                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33304049                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33304049                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1148596                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1148596                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1148596                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1148596                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1148596                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1148596                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 666080.980000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 666080.980000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 666080.980000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 666080.980000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 666080.980000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 666080.980000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29237906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29237906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29237906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29237906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29237906                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29237906                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 769418.578947                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 769418.578947                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5143                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158002562                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5399                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              29265.153177                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.641765                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.358235                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.873601                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.126399                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       809612                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         809612                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       683282                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        683282                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1716                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1574                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1492894                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1492894                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1492894                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1492894                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        17686                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        17686                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          502                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18188                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18188                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18188                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18188                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4096443999                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4096443999                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    204747202                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    204747202                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4301191201                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4301191201                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4301191201                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4301191201                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       827298                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       827298                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       683784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       683784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1511082                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1511082                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1511082                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1511082                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021378                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021378                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000734                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000734                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012036                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012036                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012036                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012036                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 231620.716895                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 231620.716895                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 407862.952191                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 407862.952191                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 236485.111117                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 236485.111117                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 236485.111117                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 236485.111117                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       765598                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 153119.600000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2230                       # number of writebacks
system.cpu4.dcache.writebacks::total             2230                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12560                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12560                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          485                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          485                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13045                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13045                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13045                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13045                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5126                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5126                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5143                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5143                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5143                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5143                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    882970725                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    882970725                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      2156603                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      2156603                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    885127328                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    885127328                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    885127328                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    885127328                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006196                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006196                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003404                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003404                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003404                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003404                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 172253.360320                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 172253.360320                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data       126859                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total       126859                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 172103.310908                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 172103.310908                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 172103.310908                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 172103.310908                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               566.106528                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1028841940                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1783088.284229                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.737431                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.369098                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038041                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.869181                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.907222                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1126619                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1126619                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1126619                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1126619                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1126619                       # number of overall hits
system.cpu5.icache.overall_hits::total        1126619                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     45102384                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     45102384                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     45102384                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     45102384                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     45102384                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     45102384                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1126675                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1126675                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1126675                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1126675                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1126675                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1126675                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 805399.714286                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 805399.714286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 805399.714286                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           22                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           22                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     32481957                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     32481957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     32481957                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 955351.676471                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7521                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               405295435                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7777                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              52114.624534                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.052053                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.947947                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433797                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566203                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2945918                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2945918                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1612753                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1612753                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          788                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          788                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          786                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          786                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4558671                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4558671                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4558671                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4558671                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        27011                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        27011                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           20                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        27031                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         27031                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        27031                       # number of overall misses
system.cpu5.dcache.overall_misses::total        27031                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   6371667659                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6371667659                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1608012                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1608012                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   6373275671                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6373275671                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   6373275671                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6373275671                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2972929                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2972929                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1612773                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1612773                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4585702                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4585702                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4585702                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4585702                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009086                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009086                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005895                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005895                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005895                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005895                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 235891.587094                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 235891.587094                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80400.600000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80400.600000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 235776.540676                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 235776.540676                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 235776.540676                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 235776.540676                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2145                       # number of writebacks
system.cpu5.dcache.writebacks::total             2145                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19496                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19496                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19510                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19510                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19510                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19510                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7515                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7515                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7521                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7521                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1636913245                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1636913245                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       396461                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       396461                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1637309706                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1637309706                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1637309706                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1637309706                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217819.460413                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217819.460413                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66076.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66076.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 217698.405265                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 217698.405265                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 217698.405265                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 217698.405265                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               566.070563                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1028840226                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1783085.313692                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.699876                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   542.370687                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.037981                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.869184                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.907164                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1124905                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1124905                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1124905                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1124905                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1124905                       # number of overall hits
system.cpu6.icache.overall_hits::total        1124905                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     35238289                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     35238289                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     35238289                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     35238289                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     35238289                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     35238289                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1124955                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1124955                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1124955                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1124955                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1124955                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1124955                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 704765.780000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 704765.780000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 704765.780000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 704765.780000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 704765.780000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 704765.780000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     26732721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     26732721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     26732721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     26732721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     26732721                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     26732721                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 786256.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 786256.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 786256.500000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 786256.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 786256.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 786256.500000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  7506                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               405284578                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  7762                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              52213.936872                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.048670                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.951330                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433784                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566216                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      2939188                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2939188                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1608629                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1608629                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          787                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          787                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          784                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          784                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4547817                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4547817                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4547817                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4547817                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        26886                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        26886                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           20                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        26906                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         26906                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        26906                       # number of overall misses
system.cpu6.dcache.overall_misses::total        26906                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   6458588707                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   6458588707                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1566929                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1566929                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   6460155636                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   6460155636                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   6460155636                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   6460155636                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      2966074                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      2966074                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1608649                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1608649                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4574723                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4574723                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4574723                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4574723                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009065                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009065                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000012                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005881                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005881                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005881                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005881                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 240221.256676                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 240221.256676                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 78346.450000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 78346.450000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 240100.930499                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 240100.930499                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 240100.930499                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 240100.930499                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2139                       # number of writebacks
system.cpu6.dcache.writebacks::total             2139                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        19384                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        19384                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           14                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        19398                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        19398                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        19398                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        19398                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         7502                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         7502                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         7508                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7508                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         7508                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7508                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1664236224                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1664236224                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       387882                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       387882                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1664624106                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1664624106                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1664624106                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1664624106                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001641                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001641                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001641                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001641                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 221839.006132                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 221839.006132                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64647                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64647                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 221713.386521                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 221713.386521                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 221713.386521                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 221713.386521                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               519.016749                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003810669                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1904764.077799                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.211585                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   489.805164                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.046813                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.784944                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831758                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1142988                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1142988                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1142988                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1142988                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1142988                       # number of overall hits
system.cpu7.icache.overall_hits::total        1142988                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           58                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           58                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           58                       # number of overall misses
system.cpu7.icache.overall_misses::total           58                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     66237979                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     66237979                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     66237979                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     66237979                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     66237979                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     66237979                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1143046                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1143046                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1143046                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1143046                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1143046                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1143046                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1142034.120690                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1142034.120690                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1142034.120690                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1142034.120690                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1142034.120690                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1142034.120690                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           21                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           21                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     43124652                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     43124652                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     43124652                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     43124652                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     43124652                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     43124652                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1165531.135135                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1165531.135135                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1165531.135135                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1165531.135135                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1165531.135135                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1165531.135135                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6679                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166833455                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6935                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              24056.734679                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   226.916054                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    29.083946                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.886391                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.113609                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       790990                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         790990                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       653745                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        653745                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1789                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1789                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1523                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1523                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1444735                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1444735                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1444735                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1444735                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17326                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17326                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           67                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17393                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17393                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17393                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17393                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4038397463                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4038397463                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5327592                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5327592                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4043725055                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4043725055                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4043725055                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4043725055                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       808316                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       808316                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       653812                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       653812                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1462128                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1462128                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1462128                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1462128                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021435                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021435                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011896                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011896                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011896                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011896                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 233083.081092                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 233083.081092                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79516.298507                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79516.298507                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 232491.522739                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 232491.522739                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 232491.522739                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 232491.522739                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1399                       # number of writebacks
system.cpu7.dcache.writebacks::total             1399                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10659                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10659                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           55                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10714                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10714                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10714                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10714                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6667                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6667                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           12                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6679                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6679                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6679                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6679                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1477771481                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1477771481                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       774288                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       774288                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1478545769                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1478545769                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1478545769                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1478545769                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008248                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008248                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004568                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004568                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004568                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004568                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 221654.639418                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 221654.639418                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64524                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64524                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 221372.326546                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 221372.326546                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 221372.326546                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 221372.326546                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
