$date
	Sun Nov  2 17:13:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bcd_to_ec3_tb $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( d $end
$var integer 32 ) i [31:0] $end
$scope module upp $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 $ s0 $end
$var wire 1 # s1 $end
$var wire 1 " s2 $end
$var wire 1 ! s3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
0'
0&
0%
1$
1#
0"
0!
$end
#10000
1"
0#
0$
1(
b1 )
#20000
1$
1'
0(
b10 )
#30000
1#
0$
1(
b11 )
#40000
1$
1&
0'
0(
b100 )
#50000
1!
0"
0#
0$
1(
b101 )
#60000
1$
1'
0(
b110 )
#70000
1#
0$
1(
b111 )
#80000
1$
1%
0&
0'
0(
b1000 )
#90000
1"
0#
0$
1(
b1001 )
#100000
b1010 )
