
*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 35001
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1342.242 ; gain = 48.836 ; free physical = 570130 ; free virtual = 583251
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/share/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0' will take precedence over the same IP in location /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1481.914 ; gain = 89.984 ; free physical = 569971 ; free virtual = 583092
Command: synth_design -top ulp -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46707
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3243.125 ; gain = 389.680 ; free physical = 567948 ; free virtual = 581069
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2990]
INFO: [Synth 8-6157] synthesizing module 'SLR0_imp_NYMDU0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:13]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_gpio_null_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_gpio_null_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:247]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:247]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:247]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5857]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G77R79' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1180]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1405]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1405]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_0' has 40 connections declared, but only 38 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1405]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G77R79' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1180]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SCZP4G' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1446]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_auto_cc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1671]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1671]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_0' has 40 connections declared, but only 38 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1671]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SCZP4G' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1446]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14WTDU7' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2248]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_18' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_s00_regslice_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_18' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_s00_regslice_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14WTDU7' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2248]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_3' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_3' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5857]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SLR0_imp_NYMDU0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:13]
INFO: [Synth 8-6157] synthesizing module 'SLR1_imp_1UA2LF1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:414]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_gpio_null_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_gpio_null_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:576]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:576]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_1' has 22 connections declared, but only 20 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:576]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6329]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MXEOQC' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2458]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_auto_cc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2640]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2640]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_2' has 42 connections declared, but only 40 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2640]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_19' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_s00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_19' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_s00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MXEOQC' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2458]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6329]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_regslice_control_userpf_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_regslice_control_userpf_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SLR1_imp_1UA2LF1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:414]
INFO: [Synth 8-6157] synthesizing module 'SLR2_imp_1Y0I5MR' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:724]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_gpio_null_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_gpio_null_2_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:886]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:886]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_2' has 22 connections declared, but only 20 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:886]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6539]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8500C9' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2724]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_3' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_auto_cc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_3' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_auto_cc_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2906]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2906]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_3' has 42 connections declared, but only 40 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2906]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_20' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_s00_regslice_20_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_20' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_s00_regslice_20_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8500C9' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2724]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6539]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_regslice_control_userpf_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_regslice_control_userpf_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SLR2_imp_1Y0I5MR' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:724]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5152]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_CAGKWP' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1034]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_CAGKWP' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1034]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V3WQQK' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1712]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V3WQQK' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1712]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_L422S2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_L422S2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1844]
WARNING: [Synth 8-7071] port 'S_AXI_rlast' of module 'm02_couplers_imp_L422S2' is unconnected for instance 'm02_couplers' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5697]
WARNING: [Synth 8-7023] instance 'm02_couplers' of module 'm02_couplers_imp_L422S2' has 74 connections declared, but only 73 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5697]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1100RTV' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2102]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1100RTV' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2102]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5152]
WARNING: [Synth 8-7071] port 'M02_AXI_araddr' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_arburst' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_arcache' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_arlen' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_arlock' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_arqos' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_arregion' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_arsize' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_arvalid' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awaddr' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awburst' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awcache' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awlen' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awlock' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awqos' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awregion' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awsize' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_awvalid' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_bready' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_rready' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_wdata' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_wlast' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7071] port 'M02_AXI_wvalid' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
WARNING: [Synth 8-7023] instance 'axi_ic_ctrl_mgmt_slr1' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' has 100 connections declared, but only 74 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4197]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_edge_detect_1_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_edge_detect_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_edge_detect_1_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_edge_detect_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_control_r_AWREADY' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 's_axi_control_r_WREADY' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 's_axi_control_r_BRESP' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 's_axi_control_r_BVALID' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 's_axi_control_r_ARREADY' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 's_axi_control_r_RDATA' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 's_axi_control_r_RRESP' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 's_axi_control_r_RVALID' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WID' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'ulp_edge_detect_1_0' is unconnected for instance 'edge_detect_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
WARNING: [Synth 8-7023] instance 'edge_detect_1' of module 'ulp_edge_detect_1_0' has 77 connections declared, but only 66 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4325]
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_hmss_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_hmss_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_ii_level0_wire_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_ii_level0_wire_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_arprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_awprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_wstrb' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_arready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_awready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bresp' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bvalid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rdata' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rlast' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rresp' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rvalid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_wready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 354 connections declared, but only 340 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4496]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4981]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4981]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4981]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4981]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr0' of module 'ulp_proc_sys_reset_ctrl_slr0_0' has 10 connections declared, but only 6 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4981]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr1' of module 'ulp_proc_sys_reset_ctrl_slr1_0' has 10 connections declared, but only 7 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4996]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4996]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4996]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr2' of module 'ulp_proc_sys_reset_ctrl_slr2_0' has 10 connections declared, but only 7 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4996]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5004]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5004]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5004]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5004]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5004]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5004]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr0' of module 'ulp_proc_sys_reset_freerun_slr0_0' has 10 connections declared, but only 5 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5004]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5010]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5010]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5010]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5010]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5010]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5010]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr1' of module 'ulp_proc_sys_reset_freerun_slr1_0' has 10 connections declared, but only 5 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5010]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5016]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5016]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5016]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5016]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5016]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5016]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr2' of module 'ulp_proc_sys_reset_freerun_slr2_0' has 10 connections declared, but only 5 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5016]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5022]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5022]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5022]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5022]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr0' of module 'ulp_proc_sys_reset_kernel2_slr0_0' has 10 connections declared, but only 6 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5022]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr1' of module 'ulp_proc_sys_reset_kernel2_slr1_0' has 10 connections declared, but only 6 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr2_0' is unconnected for instance 'proc_sys_reset_kernel2_slr2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5036]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr2' of module 'ulp_proc_sys_reset_kernel2_slr2_0' has 10 connections declared, but only 6 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5036]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr0' of module 'ulp_proc_sys_reset_kernel_slr0_0' has 10 connections declared, but only 7 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5043]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr1' of module 'ulp_proc_sys_reset_kernel_slr1_0' has 10 connections declared, but only 6 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5051]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr2' of module 'ulp_proc_sys_reset_kernel_slr2_0' has 10 connections declared, but only 6 given [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5058]
INFO: [Synth 8-6157] synthesizing module 'ulp_satellite_gpio_slice_1_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ulp_satellite_gpio_slice_1_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_cmp_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_ulp_cmp_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_cmp_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_ulp_cmp_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_ucs_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_ulp_ucs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_ucs_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-46687-pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu/realtime/ulp_ulp_ucs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2990]
WARNING: [Synth 8-3848] Net io_ddr4_00_act_n in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3406]
WARNING: [Synth 8-3848] Net io_ddr4_00_adr in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3407]
WARNING: [Synth 8-3848] Net io_ddr4_00_ba in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3408]
WARNING: [Synth 8-3848] Net io_ddr4_00_bg in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3409]
WARNING: [Synth 8-3848] Net io_ddr4_00_ck_c in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3410]
WARNING: [Synth 8-3848] Net io_ddr4_00_ck_t in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3411]
WARNING: [Synth 8-3848] Net io_ddr4_00_cke in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3412]
WARNING: [Synth 8-3848] Net io_ddr4_00_cs_n in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3413]
WARNING: [Synth 8-3848] Net io_ddr4_00_odt in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3417]
WARNING: [Synth 8-3848] Net io_ddr4_00_par in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3418]
WARNING: [Synth 8-3848] Net io_ddr4_00_reset_n in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3419]
WARNING: [Synth 8-3848] Net io_ddr4_01_act_n in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3420]
WARNING: [Synth 8-3848] Net io_ddr4_01_adr in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3421]
WARNING: [Synth 8-3848] Net io_ddr4_01_ba in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3422]
WARNING: [Synth 8-3848] Net io_ddr4_01_bg in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3423]
WARNING: [Synth 8-3848] Net io_ddr4_01_ck_c in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3424]
WARNING: [Synth 8-3848] Net io_ddr4_01_ck_t in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3425]
WARNING: [Synth 8-3848] Net io_ddr4_01_cke in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3426]
WARNING: [Synth 8-3848] Net io_ddr4_01_cs_n in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3427]
WARNING: [Synth 8-3848] Net io_ddr4_01_odt in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3431]
WARNING: [Synth 8-3848] Net io_ddr4_01_par in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3432]
WARNING: [Synth 8-3848] Net io_ddr4_01_reset_n in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3433]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_n in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3436]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_p in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3437]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_n in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3440]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_p in module/entity ulp does not have driver. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3441]
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3342.062 ; gain = 488.617 ; free physical = 567824 ; free virtual = 580947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3356.906 ; gain = 503.461 ; free physical = 567824 ; free virtual = 580947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3356.906 ; gain = 503.461 ; free physical = 567824 ; free virtual = 580947
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3356.906 ; gain = 0.000 ; free physical = 567824 ; free virtual = 580947
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_edge_detect_1_0/ulp_edge_detect_1_0/ulp_edge_detect_1_0_in_context.xdc] for cell 'edge_detect_1'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_edge_detect_1_0/ulp_edge_detect_1_0/ulp_edge_detect_1_0_in_context.xdc] for cell 'edge_detect_1'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_2_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_2_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_2_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_2_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_18/ulp_s00_regslice_18/ulp_s00_regslice_18_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_18/ulp_s00_regslice_18/ulp_s00_regslice_18_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_2_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_2_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_2_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_2_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19/ulp_s00_regslice_20_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19/ulp_s00_regslice_20_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20/ulp_s00_regslice_20_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20/ulp_s00_regslice_20_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_freerun_ref_00' already exists, overwriting the previous clock with the same name. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.660 ; gain = 0.000 ; free physical = 567796 ; free virtual = 580919
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3388.695 ; gain = 0.000 ; free physical = 567795 ; free virtual = 580918
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3388.695 ; gain = 535.250 ; free physical = 567792 ; free virtual = 580915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3388.695 ; gain = 535.250 ; free physical = 567792 ; free virtual = 580915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hmss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for satellite_gpio_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_ucs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for edge_detect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3388.695 ; gain = 535.250 ; free physical = 567792 ; free virtual = 580915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3388.695 ; gain = 535.250 ; free physical = 567790 ; free virtual = 580915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3388.695 ; gain = 535.250 ; free physical = 567791 ; free virtual = 580915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_freerun_ref_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3759.449 ; gain = 906.004 ; free physical = 567455 ; free virtual = 580579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3760.449 ; gain = 907.004 ; free physical = 567453 ; free virtual = 580578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3777.707 ; gain = 924.262 ; free physical = 567440 ; free virtual = 580565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3786.613 ; gain = 933.168 ; free physical = 567441 ; free virtual = 580566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3786.613 ; gain = 933.168 ; free physical = 567441 ; free virtual = 580566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3786.613 ; gain = 933.168 ; free physical = 567441 ; free virtual = 580566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3786.613 ; gain = 933.168 ; free physical = 567441 ; free virtual = 580566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3786.613 ; gain = 933.168 ; free physical = 567441 ; free virtual = 580566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3786.613 ; gain = 933.168 ; free physical = 567441 ; free virtual = 580566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |ulp_xbar_2                        |         1|
|2     |ulp_axi_vip_data_0                |         1|
|3     |ulp_edge_detect_1_0               |         1|
|4     |ulp_hmss_0_0                      |         1|
|5     |ulp_ii_level0_wire_0              |         1|
|6     |ulp_proc_sys_reset_ctrl_slr0_0    |         1|
|7     |ulp_proc_sys_reset_ctrl_slr1_0    |         1|
|8     |ulp_proc_sys_reset_ctrl_slr2_0    |         1|
|9     |ulp_proc_sys_reset_freerun_slr0_0 |         1|
|10    |ulp_proc_sys_reset_freerun_slr1_0 |         1|
|11    |ulp_proc_sys_reset_freerun_slr2_0 |         1|
|12    |ulp_proc_sys_reset_kernel2_slr0_0 |         1|
|13    |ulp_proc_sys_reset_kernel2_slr1_0 |         1|
|14    |ulp_proc_sys_reset_kernel2_slr2_0 |         1|
|15    |ulp_proc_sys_reset_kernel_slr0_0  |         1|
|16    |ulp_proc_sys_reset_kernel_slr1_0  |         1|
|17    |ulp_proc_sys_reset_kernel_slr2_0  |         1|
|18    |ulp_ulp_cmp_0                     |         1|
|19    |ulp_ulp_ucs_0                     |         1|
|20    |ulp_xbar_3                        |         1|
|21    |ulp_auto_cc_0                     |         1|
|22    |ulp_m00_regslice_0                |         1|
|23    |ulp_auto_cc_1                     |         1|
|24    |ulp_m01_regslice_0                |         1|
|25    |ulp_s00_regslice_18               |         1|
|26    |ulp_axi_gpio_null_0               |         1|
|27    |ulp_axi_vip_ctrl_userpf_0         |         1|
|28    |ulp_regslice_control_userpf_0     |         1|
|29    |ulp_auto_cc_2                     |         1|
|30    |ulp_s00_regslice_19               |         1|
|31    |ulp_axi_gpio_null_1               |         1|
|32    |ulp_axi_vip_ctrl_userpf_1         |         1|
|33    |ulp_regslice_control_userpf_1     |         1|
|34    |ulp_auto_cc_3                     |         1|
|35    |ulp_s00_regslice_20               |         1|
|36    |ulp_axi_gpio_null_2               |         1|
|37    |ulp_axi_vip_ctrl_userpf_2         |         1|
|38    |ulp_regslice_control_userpf_2     |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ulp_auto_cc                     |     4|
|5     |ulp_axi_gpio_null               |     3|
|8     |ulp_axi_vip_ctrl_userpf         |     3|
|11    |ulp_axi_vip_data                |     1|
|12    |ulp_edge_detect_1               |     1|
|13    |ulp_hmss_0                      |     1|
|14    |ulp_ii_level0_wire              |     1|
|15    |ulp_m00_regslice                |     1|
|16    |ulp_m01_regslice                |     1|
|17    |ulp_proc_sys_reset_ctrl_slr0    |     1|
|18    |ulp_proc_sys_reset_ctrl_slr1    |     1|
|19    |ulp_proc_sys_reset_ctrl_slr2    |     1|
|20    |ulp_proc_sys_reset_freerun_slr0 |     1|
|21    |ulp_proc_sys_reset_freerun_slr1 |     1|
|22    |ulp_proc_sys_reset_freerun_slr2 |     1|
|23    |ulp_proc_sys_reset_kernel2_slr0 |     1|
|24    |ulp_proc_sys_reset_kernel2_slr1 |     1|
|25    |ulp_proc_sys_reset_kernel2_slr2 |     1|
|26    |ulp_proc_sys_reset_kernel_slr0  |     1|
|27    |ulp_proc_sys_reset_kernel_slr1  |     1|
|28    |ulp_proc_sys_reset_kernel_slr2  |     1|
|29    |ulp_regslice_control_userpf     |     3|
|32    |ulp_s00_regslice                |     3|
|35    |ulp_ulp_cmp                     |     1|
|36    |ulp_ulp_ucs                     |     1|
|37    |ulp_xbar                        |     2|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3786.613 ; gain = 933.168 ; free physical = 567441 ; free virtual = 580566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 402 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3786.613 ; gain = 901.379 ; free physical = 567441 ; free virtual = 580565
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3786.621 ; gain = 933.168 ; free physical = 567441 ; free virtual = 580565
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3786.621 ; gain = 0.000 ; free physical = 567724 ; free virtual = 580848
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3871.098 ; gain = 0.000 ; free physical = 567648 ; free virtual = 580772
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ec4c6e08
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 264 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3877.070 ; gain = 2395.156 ; free physical = 567635 ; free virtual = 580759
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3414.302; main = 3167.523; forked = 384.501
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4759.297; main = 3877.039; forked = 981.586
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 14:05:12 2025...
