 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 20:06:49 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_13__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_13__0_/CLK (DFFX1_HVT)      0.00 #     0.00 r
  part_reg_reg_13__0_/Q (DFFX1_HVT)        0.19       0.19 r
  U11003/Y (AO22X1_HVT)                    0.12       0.30 r
  U11005/Y (AO22X1_HVT)                    0.09       0.40 r
  U11007/Y (AO22X1_HVT)                    0.09       0.49 r
  U11009/Y (AO22X1_HVT)                    0.09       0.58 r
  U11011/Y (AO22X1_HVT)                    0.09       0.67 r
  U11014/Y (NAND3X0_HVT)                   0.07       0.74 f
  U11019/Y (NAND2X2_HVT)                   0.15       0.88 r
  U11040/Y (MUX21X1_HVT)                   0.14       1.03 r
  U11041/Y (NAND2X0_HVT)                   0.07       1.09 f
  U11045/Y (NAND2X0_HVT)                   0.05       1.14 r
  U11049/Y (NAND2X0_HVT)                   0.05       1.20 f
  U11055/Y (NAND2X0_HVT)                   0.05       1.25 r
  U11072/Y (NAND4X0_HVT)                   0.08       1.33 f
  U10243/Y (AND3X1_HVT)                    0.18       1.50 f
  U10216/Y (MUX21X1_HVT)                   0.19       1.69 f
  U10300/Y (AND2X1_HVT)                    0.09       1.78 f
  U10312/Y (NAND2X0_HVT)                   0.04       1.82 r
  U11100/Y (AND3X1_HVT)                    0.09       1.91 r
  U11101/Y (OA21X1_HVT)                    0.09       1.99 r
  U11117/Y (NAND2X0_HVT)                   0.05       2.04 f
  U11128/Y (NAND2X0_HVT)                   0.06       2.11 r
  U10236/Y (AND2X2_HVT)                    0.13       2.24 r
  U11149/Y (MUX21X1_HVT)                   0.15       2.38 r
  U11157/Y (OA21X1_HVT)                    0.12       2.50 r
  U11162/Y (AND2X1_HVT)                    0.08       2.58 r
  U11164/Y (NAND2X0_HVT)                   0.05       2.63 f
  U10226/Y (AND2X1_HVT)                    0.08       2.71 f
  U10225/Y (AND2X1_HVT)                    0.07       2.79 f
  U11178/Y (INVX0_HVT)                     0.03       2.82 r
  U11179/Y (NAND2X0_HVT)                   0.04       2.86 f
  U10222/Y (AO21X1_HVT)                    0.11       2.97 f
  U10221/Y (NAND2X0_HVT)                   0.05       3.02 r
  U11188/Y (AO22X1_HVT)                    0.09       3.11 r
  res4_comp_reg_2_/D (DFFX1_HVT)           0.00       3.11 r
  data arrival time                                   3.11

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  res4_comp_reg_2_/CLK (DFFX1_HVT)         0.00       3.20 r
  library setup time                      -0.09       3.11
  data required time                                  3.11
  -----------------------------------------------------------
  data required time                                  3.11
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: part_reg_reg_13__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_13__0_/CLK (DFFX1_HVT)      0.00 #     0.00 r
  part_reg_reg_13__0_/Q (DFFX1_HVT)        0.19       0.19 r
  U11003/Y (AO22X1_HVT)                    0.12       0.30 r
  U11005/Y (AO22X1_HVT)                    0.09       0.40 r
  U11007/Y (AO22X1_HVT)                    0.09       0.49 r
  U11009/Y (AO22X1_HVT)                    0.09       0.58 r
  U11011/Y (AO22X1_HVT)                    0.09       0.67 r
  U11014/Y (NAND3X0_HVT)                   0.07       0.74 f
  U11019/Y (NAND2X2_HVT)                   0.15       0.88 r
  U11040/Y (MUX21X1_HVT)                   0.14       1.03 r
  U11041/Y (NAND2X0_HVT)                   0.07       1.09 f
  U11045/Y (NAND2X0_HVT)                   0.05       1.14 r
  U11049/Y (NAND2X0_HVT)                   0.05       1.20 f
  U11055/Y (NAND2X0_HVT)                   0.05       1.25 r
  U11072/Y (NAND4X0_HVT)                   0.08       1.33 f
  U10243/Y (AND3X1_HVT)                    0.18       1.50 f
  U10216/Y (MUX21X1_HVT)                   0.19       1.69 f
  U10300/Y (AND2X1_HVT)                    0.09       1.78 f
  U10312/Y (NAND2X0_HVT)                   0.04       1.82 r
  U11100/Y (AND3X1_HVT)                    0.09       1.91 r
  U11101/Y (OA21X1_HVT)                    0.09       1.99 r
  U11117/Y (NAND2X0_HVT)                   0.05       2.04 f
  U11128/Y (NAND2X0_HVT)                   0.06       2.11 r
  U10236/Y (AND2X2_HVT)                    0.13       2.24 r
  U11149/Y (MUX21X1_HVT)                   0.15       2.38 r
  U11157/Y (OA21X1_HVT)                    0.12       2.50 r
  U11162/Y (AND2X1_HVT)                    0.08       2.58 r
  U11164/Y (NAND2X0_HVT)                   0.05       2.63 f
  U10226/Y (AND2X1_HVT)                    0.08       2.71 f
  U10225/Y (AND2X1_HVT)                    0.07       2.79 f
  U11178/Y (INVX0_HVT)                     0.03       2.82 r
  U11179/Y (NAND2X0_HVT)                   0.04       2.86 f
  U10222/Y (AO21X1_HVT)                    0.11       2.97 f
  U10297/Y (NAND2X0_HVT)                   0.05       3.02 r
  U11187/Y (AO22X1_HVT)                    0.09       3.11 r
  res4_comp_reg_1_/D (DFFX1_HVT)           0.00       3.11 r
  data arrival time                                   3.11

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  res4_comp_reg_1_/CLK (DFFX1_HVT)         0.00       3.20 r
  library setup time                      -0.09       3.11
  data required time                                  3.11
  -----------------------------------------------------------
  data required time                                  3.11
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: part_reg_reg_13__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_13__0_/CLK (DFFX1_HVT)      0.00 #     0.00 r
  part_reg_reg_13__0_/Q (DFFX1_HVT)        0.19       0.19 r
  U11003/Y (AO22X1_HVT)                    0.12       0.30 r
  U11005/Y (AO22X1_HVT)                    0.09       0.40 r
  U11007/Y (AO22X1_HVT)                    0.09       0.49 r
  U11009/Y (AO22X1_HVT)                    0.09       0.58 r
  U11011/Y (AO22X1_HVT)                    0.09       0.67 r
  U11014/Y (NAND3X0_HVT)                   0.07       0.74 f
  U11019/Y (NAND2X2_HVT)                   0.15       0.88 r
  U11040/Y (MUX21X1_HVT)                   0.14       1.03 r
  U11041/Y (NAND2X0_HVT)                   0.07       1.09 f
  U11045/Y (NAND2X0_HVT)                   0.05       1.14 r
  U11049/Y (NAND2X0_HVT)                   0.05       1.20 f
  U11055/Y (NAND2X0_HVT)                   0.05       1.25 r
  U11072/Y (NAND4X0_HVT)                   0.08       1.33 f
  U10243/Y (AND3X1_HVT)                    0.18       1.50 f
  U10216/Y (MUX21X1_HVT)                   0.19       1.69 f
  U10300/Y (AND2X1_HVT)                    0.09       1.78 f
  U10312/Y (NAND2X0_HVT)                   0.04       1.82 r
  U11100/Y (AND3X1_HVT)                    0.09       1.91 r
  U11101/Y (OA21X1_HVT)                    0.09       1.99 r
  U11117/Y (NAND2X0_HVT)                   0.05       2.04 f
  U11128/Y (NAND2X0_HVT)                   0.06       2.11 r
  U10236/Y (AND2X2_HVT)                    0.13       2.24 r
  U11149/Y (MUX21X1_HVT)                   0.15       2.38 f
  U11157/Y (OA21X1_HVT)                    0.11       2.49 f
  U11166/Y (NAND2X0_HVT)                   0.05       2.54 r
  U11169/Y (AND3X1_HVT)                    0.09       2.63 r
  U10226/Y (AND2X1_HVT)                    0.08       2.71 r
  U10225/Y (AND2X1_HVT)                    0.08       2.78 r
  U11172/Y (AND2X1_HVT)                    0.08       2.86 r
  U11174/Y (AND2X1_HVT)                    0.08       2.94 r
  U15117/Y (AO22X1_HVT)                    0.09       3.04 r
  U15118/Y (AND2X1_HVT)                    0.07       3.11 r
  res4_comp_reg_0_/D (DFFX1_HVT)           0.00       3.11 r
  data arrival time                                   3.11

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  res4_comp_reg_0_/CLK (DFFX1_HVT)         0.00       3.20 r
  library setup time                      -0.08       3.12
  data required time                                  3.12
  -----------------------------------------------------------
  data required time                                  3.12
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: part_reg_reg_13__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_13__0_/CLK (DFFX1_HVT)      0.00 #     0.00 r
  part_reg_reg_13__0_/Q (DFFX1_HVT)        0.19       0.19 r
  U11003/Y (AO22X1_HVT)                    0.12       0.30 r
  U11005/Y (AO22X1_HVT)                    0.09       0.40 r
  U11007/Y (AO22X1_HVT)                    0.09       0.49 r
  U11009/Y (AO22X1_HVT)                    0.09       0.58 r
  U11011/Y (AO22X1_HVT)                    0.09       0.67 r
  U11014/Y (NAND3X0_HVT)                   0.07       0.74 f
  U11019/Y (NAND2X2_HVT)                   0.15       0.88 r
  U11040/Y (MUX21X1_HVT)                   0.14       1.03 r
  U11041/Y (NAND2X0_HVT)                   0.07       1.09 f
  U11045/Y (NAND2X0_HVT)                   0.05       1.14 r
  U11049/Y (NAND2X0_HVT)                   0.05       1.20 f
  U11055/Y (NAND2X0_HVT)                   0.05       1.25 r
  U11072/Y (NAND4X0_HVT)                   0.08       1.33 f
  U10243/Y (AND3X1_HVT)                    0.18       1.50 f
  U10216/Y (MUX21X1_HVT)                   0.19       1.69 f
  U10300/Y (AND2X1_HVT)                    0.09       1.78 f
  U10312/Y (NAND2X0_HVT)                   0.04       1.82 r
  U11100/Y (AND3X1_HVT)                    0.09       1.91 r
  U11101/Y (OA21X1_HVT)                    0.09       1.99 r
  U11117/Y (NAND2X0_HVT)                   0.05       2.04 f
  U11128/Y (NAND2X0_HVT)                   0.06       2.11 r
  U10236/Y (AND2X2_HVT)                    0.13       2.24 r
  U11149/Y (MUX21X1_HVT)                   0.15       2.38 f
  U11157/Y (OA21X1_HVT)                    0.11       2.49 f
  U11166/Y (NAND2X0_HVT)                   0.05       2.54 r
  U11169/Y (AND3X1_HVT)                    0.09       2.63 r
  U10226/Y (AND2X1_HVT)                    0.08       2.71 r
  U10225/Y (AND2X1_HVT)                    0.08       2.78 r
  U11172/Y (AND2X1_HVT)                    0.08       2.86 r
  U11174/Y (AND2X1_HVT)                    0.08       2.94 r
  res4_comp_reg_3_/D (DFFX1_HVT)           0.00       2.94 r
  data arrival time                                   2.94

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  res4_comp_reg_3_/CLK (DFFX1_HVT)         0.00       3.20 r
  library setup time                      -0.09       3.11
  data required time                                  3.11
  -----------------------------------------------------------
  data required time                                  3.11
  data arrival time                                  -2.94
  -----------------------------------------------------------
  slack (MET)                                         0.17


1
