{"vcs1":{"timestamp_begin":1747230279.008955907, "rt":8.21, "ut":8.33, "st":0.60}}
{"vcselab":{"timestamp_begin":1747230287.300045891, "rt":0.38, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747230287.741269316, "rt":0.45, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747230278.356946052}
{"VCS_COMP_START_TIME": 1747230278.356946052}
{"VCS_COMP_END_TIME": 1747230288.338361101}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482928}}
{"vcselab": {"peak_mem": 183884}}
