$date
	Sat Nov 01 02:35:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module decoder2to4_struct_tb $end
$var wire 4 ! out_tb [3:0] $end
$var reg 2 " in_tb [1:0] $end
$scope module uut $end
$var wire 2 # in [1:0] $end
$var wire 1 $ not_in0 $end
$var wire 1 % not_in1 $end
$var wire 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 &
1%
1$
b0 #
b0 "
b1 !
$end
#100
0$
b10 !
b10 &
b1 "
b1 #
#200
0%
1$
b100 !
b100 &
b10 "
b10 #
#300
0$
b1000 !
b1000 &
b11 "
b11 #
#500
