$date
  Mon Aug 11 15:58:14 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_counter $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 8 # q[7:0] $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 8 & q[7:0] $end
$var reg 8 ' cnt[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
bUUUUUUUU #
0$
1%
bUUUUUUUU &
b00000000 '
#1000000
1!
0"
b00000000 #
1$
0%
b00000000 &
b00000001 '
#2000000
0!
b00000001 #
0$
b00000001 &
#3000000
1!
1$
b00000010 '
#4000000
0!
b00000010 #
0$
b00000010 &
#5000000
1!
1$
b00000011 '
#6000000
0!
b00000011 #
0$
b00000011 &
#7000000
1!
1$
b00000100 '
#8000000
0!
b00000100 #
0$
b00000100 &
#9000000
