[2025-09-18 10:02:05] START suite=qualcomm_srv trace=srv178_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv178_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2643485 heartbeat IPC: 3.783 cumulative IPC: 3.783 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5067969 heartbeat IPC: 4.125 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5067969 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5067969 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14078290 heartbeat IPC: 1.11 cumulative IPC: 1.11 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23115263 heartbeat IPC: 1.107 cumulative IPC: 1.108 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 32094045 heartbeat IPC: 1.114 cumulative IPC: 1.11 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 41312692 heartbeat IPC: 1.085 cumulative IPC: 1.104 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 50339494 heartbeat IPC: 1.108 cumulative IPC: 1.104 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 59385784 heartbeat IPC: 1.105 cumulative IPC: 1.105 (Simulation time: 00 hr 08 min 25 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 68351070 heartbeat IPC: 1.115 cumulative IPC: 1.106 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 77357600 heartbeat IPC: 1.11 cumulative IPC: 1.107 (Simulation time: 00 hr 10 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv178_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000011 cycles: 86377129 heartbeat IPC: 1.109 cumulative IPC: 1.107 (Simulation time: 00 hr 11 min 59 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90454596 cumulative IPC: 1.106 (Simulation time: 00 hr 13 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90454596 cumulative IPC: 1.106 (Simulation time: 00 hr 13 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv178_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.106 instructions: 100000000 cycles: 90454596
CPU 0 Branch Prediction Accuracy: 90.9% MPKI: 16 Average ROB Occupancy at Mispredict: 26.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3851
BRANCH_INDIRECT: 0.4184
BRANCH_CONDITIONAL: 13.03
BRANCH_DIRECT_CALL: 0.9314
BRANCH_INDIRECT_CALL: 0.6066
BRANCH_RETURN: 0.6228


====Backend Stall Breakdown====
ROB_STALL: 97014
LQ_STALL: 0
SQ_STALL: 559452


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 186.50981
REPLAY_LOAD: 75.98734
NON_REPLAY_LOAD: 35.00816

== Total ==
ADDR_TRANS: 9512
REPLAY_LOAD: 6003
NON_REPLAY_LOAD: 81499

== Counts ==
ADDR_TRANS: 51
REPLAY_LOAD: 79
NON_REPLAY_LOAD: 2328

cpu0->cpu0_STLB TOTAL        ACCESS:    1870937 HIT:    1865966 MISS:       4971 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1870937 HIT:    1865966 MISS:       4971 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 233.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8578341 HIT:    7404126 MISS:    1174215 MSHR_MERGE:      60048
cpu0->cpu0_L2C LOAD         ACCESS:    6753937 HIT:    5870888 MISS:     883049 MSHR_MERGE:       8474
cpu0->cpu0_L2C RFO          ACCESS:     559029 HIT:     391118 MISS:     167911 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     257481 HIT:     163976 MISS:      93505 MSHR_MERGE:      51574
cpu0->cpu0_L2C WRITE        ACCESS:     998948 HIT:     977214 MISS:      21734 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8946 HIT:        930 MISS:       8016 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     212551 ISSUED:     177323 USEFUL:       9965 USELESS:       8841
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.25 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15029904 HIT:    8040973 MISS:    6988931 MSHR_MERGE:    1658986
cpu0->cpu0_L1I LOAD         ACCESS:   15029904 HIT:    8040973 MISS:    6988931 MSHR_MERGE:    1658986
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.85 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30902640 HIT:   27249388 MISS:    3653252 MSHR_MERGE:    1573645
cpu0->cpu0_L1D LOAD         ACCESS:   17076528 HIT:   15267062 MISS:    1809466 MSHR_MERGE:     385473
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     460010 HIT:     301565 MISS:     158445 MSHR_MERGE:      70818
cpu0->cpu0_L1D WRITE        ACCESS:   13355902 HIT:   11679629 MISS:    1676273 MSHR_MERGE:    1117232
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10200 HIT:       1132 MISS:       9068 MSHR_MERGE:        122
cpu0->cpu0_L1D PREFETCH REQUESTED:     673123 ISSUED:     460002 USEFUL:      16146 USELESS:      41981
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12468641 HIT:   10554178 MISS:    1914463 MSHR_MERGE:     961197
cpu0->cpu0_ITLB LOAD         ACCESS:   12468641 HIT:   10554178 MISS:    1914463 MSHR_MERGE:     961197
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.129 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28862375 HIT:   27630457 MISS:    1231918 MSHR_MERGE:     314247
cpu0->cpu0_DTLB LOAD         ACCESS:   28862375 HIT:   27630457 MISS:    1231918 MSHR_MERGE:     314247
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.133 cycles
cpu0->LLC TOTAL        ACCESS:    1348281 HIT:    1282355 MISS:      65926 MSHR_MERGE:       2299
cpu0->LLC LOAD         ACCESS:     874575 HIT:     854878 MISS:      19697 MSHR_MERGE:        242
cpu0->LLC RFO          ACCESS:     167911 HIT:     139652 MISS:      28259 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41930 HIT:      28792 MISS:      13138 MSHR_MERGE:       2057
cpu0->LLC WRITE        ACCESS:     255849 HIT:     255532 MISS:        317 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8016 HIT:       3501 MISS:       4515 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3779
  ROW_BUFFER_MISS:      59527
  AVG DBUS CONGESTED CYCLE: 3.522
Channel 0 WQ ROW_BUFFER_HIT:       1174
  ROW_BUFFER_MISS:      23835
  FULL:          0
Channel 0 REFRESHES ISSUED:       7538

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522565       436870        76374         2605
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          137          458          314
  STLB miss resolved @ L2C                0          177          153          290           62
  STLB miss resolved @ LLC                0          121          257         1599          653
  STLB miss resolved @ MEM                0            2          298         2269         2491

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163256        49071      1277552       128575          608
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          119          196           45
  STLB miss resolved @ L2C                0          161          236          246           11
  STLB miss resolved @ LLC                0           70          345          675           91
  STLB miss resolved @ MEM                0            0           96          318          147
[2025-09-18 10:15:18] END   suite=qualcomm_srv trace=srv178_ap (rc=0)
