Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Mar 11 22:16:21 2025


Cell Usage:
GTP_APM_E1                    4 uses
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    8 uses
GTP_DFF                     137 uses
GTP_DFF_C                  1598 uses
GTP_DFF_CE                 1554 uses
GTP_DFF_E                  1653 uses
GTP_DFF_P                   117 uses
GTP_DFF_PE                   66 uses
GTP_DFF_R                    29 uses
GTP_DFF_RE                  148 uses
GTP_DFF_S                     1 use
GTP_DFF_SE                   15 uses
GTP_DLL                       1 use
GTP_DRM18K                  128 uses
GTP_DRM9K                     9 uses
GTP_GRS                       1 use
GTP_INV                      23 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  32 uses
GTP_LUT1                     58 uses
GTP_LUT2                    473 uses
GTP_LUT3                    889 uses
GTP_LUT4                   1001 uses
GTP_LUT5                   1686 uses
GTP_LUT5CARRY              1315 uses
GTP_LUT5M                   927 uses
GTP_MUX2LUT6                 78 uses
GTP_MUX2LUT7                  1 use
GTP_OSERDES                  65 uses
GTP_PLL_E3                    2 uses
GTP_RAM16X1DP                96 uses
GTP_RAM32X1DP                 2 uses

I/O ports: 83
GTP_INBUF                   9 uses
GTP_IOBUF                  32 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                  9 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 6447 of 42800 (15.06%)
	LUTs as dram: 98 of 17000 (0.58%)
	LUTs as logic: 6349
Total Registers: 5318 of 64200 (8.28%)
Total Latches: 0

DRM18K:
Total DRM18K = 132.5 of 134 (98.88%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 88 of 296 (29.73%)


Overview of Control Sets:

Number of unique control sets : 249

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 3        | 2                 1
  [2, 4)      | 45       | 8                 37
  [4, 6)      | 42       | 7                 35
  [6, 8)      | 27       | 5                 22
  [8, 10)     | 36       | 7                 29
  [10, 12)    | 8        | 0                 8
  [12, 14)    | 6        | 0                 6
  [14, 16)    | 15       | 0                 15
  [16, Inf)   | 67       | 42                25
--------------------------------------------------------------
  The maximum fanout: 993
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 137
  NO              NO                YES                1715
  NO              YES               NO                 30
  YES             NO                NO                 1653
  YES             NO                YES                1620
  YES             YES               NO                 163
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file Briey_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT      | FF       | Distributed RAM     | APM     | DRM       | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Briey                                                            | 6447     | 5318     | 98                  | 4       | 132.5     | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 88     | 1           | 0           | 3            | 0        | 1315          | 78           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 2        
| + apb3Router_1                                                   | 49       | 3        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 9            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi4ReadOnlyDecoder_2                                          | 60       | 15       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + errorSlave                                                   | 12       | 9        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_DDRram                                                     | 3480     | 2954     | 82                  | 0       | 0         | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70     | 1           | 0           | 3            | 0        | 664           | 32           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + myddr                                                        | 3478     | 2954     | 82                  | 0       | 0         | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70     | 1           | 0           | 3            | 0        | 664           | 32           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                               | 2170     | 1671     | 0                   | 0       | 0         | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70     | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                                         | 316      | 236      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                              | 23       | 23       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                                            | 133      | 92       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                                       | 9        | 9        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                                  | 104      | 74       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                                  | 2        | 0        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                               | 101      | 127      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                              | 97       | 60       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                                        | 75       | 60       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                               | 44       | 22       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                                         | 1565     | 1169     | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70     | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice                     | 488      | 308      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 159      | 69       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 110      | 34       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 104      | 76       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 46       | 74       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 170      | 84       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice                     | 384      | 284      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 80       | 61       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 50       | 35       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 102      | 68       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 45       | 74       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 152      | 81       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[2].u_ddrphy_data_slice                     | 329      | 262      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 78       | 61       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48       | 35       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 105      | 68       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 45       | 74       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 96       | 59       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[3].u_ddrphy_data_slice                     | 335      | 262      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 78       | 61       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48       | 35       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 102      | 68       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 106      | 59       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                                   | 4        | 36       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                                     | 5        | 7        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                                           | 1306     | 1281     | 82                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 158           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                                         | 0        | 46       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                                             | 164      | 154      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                                            | 113      | 78       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                                     | 17       | 8        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                                            | 51       | 76       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                                             | 830      | 608      | 78                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                                     | 535      | 400      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                                  | 11       | 7        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                                          | 27       | 18       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                                      | 24       | 8        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                                     | 15       | 12       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                                      | 23       | 7        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                                       | 7        | 5        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                                           | 236      | 153      | 78                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo                             | 81       | 15       | 39                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 81       | 15       | 39                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 39       | 0        | 39                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo                             | 81       | 15       | 39                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 81       | 15       | 39                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 39       | 0        | 39                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                                           | 59       | 55       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                                 | 77       | 89       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_rdatapath                                           | 37       | 19       | 2                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_prefetch_fifo                                     | 36       | 19       | 2                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_fifo                               | 33       | 16       | 2                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 33       | 16       | 2                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 2        | 0        | 2                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 31       | 16       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                              | 160      | 332      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                                         | 32       | 65       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                                        | 26       | 106      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                                           | 38       | 32       | 2                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                                           | 0        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                                         | 10       | 12       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_DDRram_io_axi_arbiter                                      | 62       | 11       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdArbiter                                                   | 40       | 3        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdRouteFork_thrown_translated_fifo                          | 12       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + fifo                                                       | 12       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_apbBridge                                                  | 7        | 36       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_apbBridge_io_axi_arbiter                                   | 19       | 8        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdRouteFork_thrown_translated_fifo                          | 12       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + fifo                                                       | 12       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_core_cpu                                                   | 1728     | 1038     | 0                   | 4       | 4.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 411           | 33           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + IBusCachedPlugin_cache                                       | 94       | 103      | 0                   | 0       | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + dataCache_1                                                  | 121      | 67       | 0                   | 0       | 2.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_gpioACtrl                                                  | 68       | 64       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_gpioBCtrl                                                  | 2        | 64       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_ram                                                        | 96       | 33       | 0                   | 0       | 128       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_ram_io_axi_arbiter                                         | 41       | 11       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdArbiter                                                   | 22       | 3        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdRouteFork_thrown_translated_fifo                          | 13       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + fifo                                                       | 13       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_timerCtrl                                                  | 274      | 226      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 143           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + interruptCtrl_1                                              | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + io_external_buffercc                                         | 0        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + prescaler_1                                                  | 25       | 16       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timerA                                                       | 50       | 33       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timerB                                                       | 26       | 17       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timerC                                                       | 26       | 17       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timerD                                                       | 26       | 17       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_uartCtrl                                                   | 203      | 151      | 16                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy           | 33       | 24       | 8                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + bridge_write_streamUnbuffered_queueWithOccupancy             | 34       | 24       | 8                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + uartCtrl_1                                                   | 109      | 70       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rx                                                         | 54       | 36       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + io_rxd_buffercc                                          | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tx                                                         | 28       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_vgaCtrl                                                    | 2        | 1        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dbus_axi_decoder                                               | 91       | 22       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + errorSlave                                                   | 16       | 11       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + io_apb_decoder                                                 | 3        | 0        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + io_asyncReset_buffercc                                         | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + io_coreInterrupt_buffercc                                      | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + jtagBridge_1                                                   | 61       | 134      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + flowCCUnsafeByToggle_1                                       | 2        | 9        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inputArea_target_buffercc                                  | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + systemDebugger_1                                               | 11       | 78       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                             
************************************************************************************************************************************************************************************************************
                                                                                                                                Clock   Non-clock                                                           
 Clock                                                                         Period       Waveform       Type                 Loads       Loads  Sources                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck                                                             1000.000     {0 500}        Declared                95           0  {io_jtag_tck}                                            
 Briey|io_axiClk                                                               1000.000     {0 500}        Declared              2504           0  {io_axiClk}                                              
 ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_1/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared                 2           0  {axi_DDRram/myddr/u_ipsxb_ddrphy_pll_1/u_pll_e3/CLKOUT0} 
 ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT1  1000.000     {0 500}        Declared                 1           0  {axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT1} 
 ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared                38           1  {axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0} 
 DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT                            1000.000     {0 500}        Declared              3071           0  {axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT}                
============================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               Briey|io_jtag_tck                         
 Inferred_clock_group_1        asynchronous               Briey|io_axiClk                           
 Inferred_clock_group_2        asynchronous               ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_1/u_pll_e3/CLKOUT0
 Inferred_clock_group_3        asynchronous               ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT1
 Inferred_clock_group_4        asynchronous               ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
 Inferred_clock_group_5        asynchronous               DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck            1.000 MHz     183.824 MHz       1000.000          5.440        497.280
 Briey|io_axiClk              1.000 MHz      96.339 MHz       1000.000         10.380        989.620
 ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
                              1.000 MHz     708.215 MHz       1000.000          1.412        998.588
 DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                              1.000 MHz     119.804 MHz       1000.000          8.347        991.653
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck          497.280       0.000              0            206
 Briey|io_axiClk        Briey|io_axiClk            989.620       0.000              0           7478
 ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
                        ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
                                                   998.588       0.000              0             96
 DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                        DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                                                   991.653       0.000              0           5279
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck            0.740       0.000              0            206
 Briey|io_axiClk        Briey|io_axiClk              0.542       0.000              0           7478
 ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
                        ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
                                                     1.193       0.000              0             96
 DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                        DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                                                     0.453       0.000              0           5279
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk            996.965       0.000              0            453
 DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                        DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                                                   996.704       0.000              0           1602
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk              1.215       0.000              0            453
 DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                        DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                                                     1.092       0.000              0           1602
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck                                 499.380       0.000              0             95
 Briey|io_axiClk                                   498.100       0.000              0           2504
 ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_1/u_pll_e3/CLKOUT0
                                                   499.147       0.000              0              2
 ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT1
                                                   499.380       0.000              0              1
 ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
                                                   499.147       0.000              0             38
 DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
                                                   498.100       0.000              0           3071
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_fsm_state_11/CLK (GTP_DFF_R)
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/D (GTP_DFF)
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_tap_fsm_state_11/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       jtagBridge_1/jtag_tap_fsm_state_11/Q (GTP_DFF_R)
                                   net (fanout=43)       0.993       5.737         jtagBridge_1/jtag_tap_fsm_state_11
                                                                                   jtagBridge_1/N93_7/I4 (GTP_LUT5M)
                                   td                    0.185       5.922 r       jtagBridge_1/N93_7/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       6.386         jtagBridge_1/_N7950
                                                                                   jtagBridge_1/N93_6_or[0]_3/I4 (GTP_LUT5)
                                   td                    0.185       6.571 r       jtagBridge_1/N93_6_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.035         jtagBridge_1/_N88763
                                                                                   jtagBridge_1/N93_6_or[0]_4/I4 (GTP_LUT5)
                                   td                    0.185       7.220 r       jtagBridge_1/N93_6_or[0]_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.220         jtagBridge_1/jtag_tap_tdoUnbufferd
                                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/D (GTP_DFF)

 Data arrival time                                                   7.220         Logic Levels: 3  
                                                                                   Logic: 0.884ns(31.515%), Route: 1.921ns(68.485%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 io_jtag_tck                                             0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.000     500.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       0.000     501.312         nt_io_jtag_tck   
                                                                                   jtagBridge_1/N246/I (GTP_INV)
                                   td                    0.000     501.312 r       jtagBridge_1/N246/Z (GTP_INV)
                                   net (fanout=1)        3.204     504.516         jtagBridge_1/N246
                                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/CLK (GTP_DFF)
 clock pessimism                                         0.000     504.516                          
 clock uncertainty                                      -0.050     504.466                          

 Setup time                                              0.034     504.500                          

 Data required time                                                504.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.500                          
 Data arrival time                                                   7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.280                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[2]/CLK (GTP_DFF_RE)
Endpoint    : jtagBridge_1/jtag_readArea_full_shifter[0]/CE (GTP_DFF_E)
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_tap_instruction[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       jtagBridge_1/jtag_tap_instruction[2]/Q (GTP_DFF_RE)
                                   net (fanout=6)        0.693       5.437         jtagBridge_1/_zz_jtag_tap_isBypass [2]
                                                                                   jtagBridge_1/N93_5/I0 (GTP_LUT2)
                                   td                    0.217       5.654 r       jtagBridge_1/N93_5/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.118         jtagBridge_1/_N81173
                                                                                   jtagBridge_1/N244/I4 (GTP_LUT5)
                                   td                    0.201       6.319 f       jtagBridge_1/N244/Z (GTP_LUT5)
                                   net (fanout=34)       0.745       7.064         jtagBridge_1/N244
                                                                           f       jtagBridge_1/jtag_readArea_full_shifter[0]/CE (GTP_DFF_E)

 Data arrival time                                                   7.064         Logic Levels: 2  
                                                                                   Logic: 0.747ns(28.199%), Route: 1.902ns(71.801%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                      1000.000    1000.000 r                        
 io_jtag_tck                                             0.000    1000.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000    1000.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204    1004.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_readArea_full_shifter[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   7.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.759                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[2]/CLK (GTP_DFF_RE)
Endpoint    : jtagBridge_1/jtag_readArea_full_shifter[1]/CE (GTP_DFF_E)
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_tap_instruction[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       jtagBridge_1/jtag_tap_instruction[2]/Q (GTP_DFF_RE)
                                   net (fanout=6)        0.693       5.437         jtagBridge_1/_zz_jtag_tap_isBypass [2]
                                                                                   jtagBridge_1/N93_5/I0 (GTP_LUT2)
                                   td                    0.217       5.654 r       jtagBridge_1/N93_5/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.118         jtagBridge_1/_N81173
                                                                                   jtagBridge_1/N244/I4 (GTP_LUT5)
                                   td                    0.201       6.319 f       jtagBridge_1/N244/Z (GTP_LUT5)
                                   net (fanout=34)       0.745       7.064         jtagBridge_1/N244
                                                                           f       jtagBridge_1/jtag_readArea_full_shifter[1]/CE (GTP_DFF_E)

 Data arrival time                                                   7.064         Logic Levels: 2  
                                                                                   Logic: 0.747ns(28.199%), Route: 1.902ns(71.801%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                      1000.000    1000.000 r                        
 io_jtag_tck                                             0.000    1000.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000    1000.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204    1004.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_readArea_full_shifter[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   7.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.759                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[1]/CLK (GTP_DFF_SE)
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[0]/D (GTP_DFF_SE)
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[1]/CLK (GTP_DFF_SE)

                                   tco                   0.323       4.738 f       jtagBridge_1/jtag_idcodeArea_shifter[1]/Q (GTP_DFF_SE)
                                   net (fanout=1)        0.464       5.202         jtagBridge_1/jtag_idcodeArea_shifter [1]
                                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[0]/D (GTP_DFF_SE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[2]/CLK (GTP_DFF_SE)
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[1]/D (GTP_DFF_SE)
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[2]/CLK (GTP_DFF_SE)

                                   tco                   0.323       4.738 f       jtagBridge_1/jtag_idcodeArea_shifter[2]/Q (GTP_DFF_SE)
                                   net (fanout=1)        0.464       5.202         jtagBridge_1/jtag_idcodeArea_shifter [2]
                                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[1]/D (GTP_DFF_SE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[1]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[3]/CLK (GTP_DFF_SE)
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[2]/D (GTP_DFF_SE)
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[3]/CLK (GTP_DFF_SE)

                                   tco                   0.323       4.738 f       jtagBridge_1/jtag_idcodeArea_shifter[3]/Q (GTP_DFF_SE)
                                   net (fanout=1)        0.464       5.202         jtagBridge_1/jtag_idcodeArea_shifter [3]
                                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[2]/D (GTP_DFF_SE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[2]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/CLK (GTP_DFF_P)
Endpoint    : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[0]/CE (GTP_DFF_E)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/CLK (GTP_DFF_P)

                                   tco                   0.329       4.744 r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/Q (GTP_DFF_P)
                                   net (fanout=246)      1.741       6.485         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
                                                                                   N508/I2 (GTP_LUT3)
                                   td                    0.185       6.670 r       N508/Z (GTP_LUT3)
                                   net (fanout=76)       0.859       7.529         axi_core_cpu_dBus_cmd_ready
                                                                                   axi_core_cpu/dataCache_1/io_cpu_writeBack_haltIt_5/I4 (GTP_LUT5)
                                   td                    0.185       7.714 r       axi_core_cpu/dataCache_1/io_cpu_writeBack_haltIt_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.178         axi_core_cpu/_N8540
                                                                                   axi_core_cpu/N800_3/I3 (GTP_LUT4)
                                   td                    0.185       8.363 r       axi_core_cpu/N800_3/Z (GTP_LUT4)
                                   net (fanout=9)        1.018       9.381         axi_core_cpu/memory_arbitration_isStuckByOthers
                                                                                   axi_core_cpu/N5293_1/I3 (GTP_LUT4)
                                   td                    0.185       9.566 r       axi_core_cpu/N5293_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      10.119         axi_core_cpu/memory_arbitration_isStuck
                                                                                   axi_core_cpu/N1418_6/I4 (GTP_LUT5)
                                   td                    0.185      10.304 r       axi_core_cpu/N1418_6/Z (GTP_LUT5)
                                   net (fanout=4)        0.983      11.287         axi_core_cpu/execute_arbitration_isStuck
                                                                                   axi_core_cpu/N1411_5/I4 (GTP_LUT5)
                                   td                    0.185      11.472 r       axi_core_cpu/N1411_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.810      12.282         axi_core_cpu/decode_arbitration_isStuck
                                                                                   axi_core_cpu/N694/I4 (GTP_LUT5)
                                   td                    0.185      12.467 r       axi_core_cpu/N694/Z (GTP_LUT5)
                                   net (fanout=40)       0.834      13.301         axi_core_cpu/when_Fetcher_l331_1
                                                                                   axi_core_cpu/IBusCachedPlugin_cache/N141/I1 (GTP_LUT2)
                                   td                    0.172      13.473 f       axi_core_cpu/IBusCachedPlugin_cache/N141/Z (GTP_LUT2)
                                   net (fanout=32)       0.730      14.203         axi_core_cpu/IBusCachedPlugin_cache/N141_inv_inv
                                                                           f       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[0]/CE (GTP_DFF_E)

 Data arrival time                                                  14.203         Logic Levels: 8  
                                                                                   Logic: 1.796ns(18.349%), Route: 7.992ns(81.651%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204    1004.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                  14.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.620                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/CLK (GTP_DFF_P)
Endpoint    : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[1]/CE (GTP_DFF_E)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/CLK (GTP_DFF_P)

                                   tco                   0.329       4.744 r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/Q (GTP_DFF_P)
                                   net (fanout=246)      1.741       6.485         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
                                                                                   N508/I2 (GTP_LUT3)
                                   td                    0.185       6.670 r       N508/Z (GTP_LUT3)
                                   net (fanout=76)       0.859       7.529         axi_core_cpu_dBus_cmd_ready
                                                                                   axi_core_cpu/dataCache_1/io_cpu_writeBack_haltIt_5/I4 (GTP_LUT5)
                                   td                    0.185       7.714 r       axi_core_cpu/dataCache_1/io_cpu_writeBack_haltIt_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.178         axi_core_cpu/_N8540
                                                                                   axi_core_cpu/N800_3/I3 (GTP_LUT4)
                                   td                    0.185       8.363 r       axi_core_cpu/N800_3/Z (GTP_LUT4)
                                   net (fanout=9)        1.018       9.381         axi_core_cpu/memory_arbitration_isStuckByOthers
                                                                                   axi_core_cpu/N5293_1/I3 (GTP_LUT4)
                                   td                    0.185       9.566 r       axi_core_cpu/N5293_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      10.119         axi_core_cpu/memory_arbitration_isStuck
                                                                                   axi_core_cpu/N1418_6/I4 (GTP_LUT5)
                                   td                    0.185      10.304 r       axi_core_cpu/N1418_6/Z (GTP_LUT5)
                                   net (fanout=4)        0.983      11.287         axi_core_cpu/execute_arbitration_isStuck
                                                                                   axi_core_cpu/N1411_5/I4 (GTP_LUT5)
                                   td                    0.185      11.472 r       axi_core_cpu/N1411_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.810      12.282         axi_core_cpu/decode_arbitration_isStuck
                                                                                   axi_core_cpu/N694/I4 (GTP_LUT5)
                                   td                    0.185      12.467 r       axi_core_cpu/N694/Z (GTP_LUT5)
                                   net (fanout=40)       0.834      13.301         axi_core_cpu/when_Fetcher_l331_1
                                                                                   axi_core_cpu/IBusCachedPlugin_cache/N141/I1 (GTP_LUT2)
                                   td                    0.172      13.473 f       axi_core_cpu/IBusCachedPlugin_cache/N141/Z (GTP_LUT2)
                                   net (fanout=32)       0.730      14.203         axi_core_cpu/IBusCachedPlugin_cache/N141_inv_inv
                                                                           f       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[1]/CE (GTP_DFF_E)

 Data arrival time                                                  14.203         Logic Levels: 8  
                                                                                   Logic: 1.796ns(18.349%), Route: 7.992ns(81.651%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204    1004.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                  14.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.620                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/CLK (GTP_DFF_P)
Endpoint    : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[2]/CE (GTP_DFF_E)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/CLK (GTP_DFF_P)

                                   tco                   0.329       4.744 r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/Q (GTP_DFF_P)
                                   net (fanout=246)      1.741       6.485         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
                                                                                   N508/I2 (GTP_LUT3)
                                   td                    0.185       6.670 r       N508/Z (GTP_LUT3)
                                   net (fanout=76)       0.859       7.529         axi_core_cpu_dBus_cmd_ready
                                                                                   axi_core_cpu/dataCache_1/io_cpu_writeBack_haltIt_5/I4 (GTP_LUT5)
                                   td                    0.185       7.714 r       axi_core_cpu/dataCache_1/io_cpu_writeBack_haltIt_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.178         axi_core_cpu/_N8540
                                                                                   axi_core_cpu/N800_3/I3 (GTP_LUT4)
                                   td                    0.185       8.363 r       axi_core_cpu/N800_3/Z (GTP_LUT4)
                                   net (fanout=9)        1.018       9.381         axi_core_cpu/memory_arbitration_isStuckByOthers
                                                                                   axi_core_cpu/N5293_1/I3 (GTP_LUT4)
                                   td                    0.185       9.566 r       axi_core_cpu/N5293_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      10.119         axi_core_cpu/memory_arbitration_isStuck
                                                                                   axi_core_cpu/N1418_6/I4 (GTP_LUT5)
                                   td                    0.185      10.304 r       axi_core_cpu/N1418_6/Z (GTP_LUT5)
                                   net (fanout=4)        0.983      11.287         axi_core_cpu/execute_arbitration_isStuck
                                                                                   axi_core_cpu/N1411_5/I4 (GTP_LUT5)
                                   td                    0.185      11.472 r       axi_core_cpu/N1411_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.810      12.282         axi_core_cpu/decode_arbitration_isStuck
                                                                                   axi_core_cpu/N694/I4 (GTP_LUT5)
                                   td                    0.185      12.467 r       axi_core_cpu/N694/Z (GTP_LUT5)
                                   net (fanout=40)       0.834      13.301         axi_core_cpu/when_Fetcher_l331_1
                                                                                   axi_core_cpu/IBusCachedPlugin_cache/N141/I1 (GTP_LUT2)
                                   td                    0.172      13.473 f       axi_core_cpu/IBusCachedPlugin_cache/N141/Z (GTP_LUT2)
                                   net (fanout=32)       0.730      14.203         axi_core_cpu/IBusCachedPlugin_cache/N141_inv_inv
                                                                           f       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[2]/CE (GTP_DFF_E)

 Data arrival time                                                  14.203         Logic Levels: 8  
                                                                                   Logic: 1.796ns(18.349%), Route: 7.992ns(81.651%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204    1004.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                  14.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.620                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/CLK (GTP_DFF_E)
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/DI (GTP_RAM16X1DP)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.291         axi_uartCtrl/uartCtrl_1_io_read_payload [0]
                                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.334       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/CLK (GTP_DFF_E)
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/DI (GTP_RAM16X1DP)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.291         axi_uartCtrl/uartCtrl_1_io_read_payload [1]
                                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.334       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[2]/CLK (GTP_DFF_E)
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_2/DI (GTP_RAM16X1DP)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[2]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[2]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.291         axi_uartCtrl/uartCtrl_1_io_read_payload [2]
                                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.334       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       0.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       0.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       1.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       2.293 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       3.023         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   3.023         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1000.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306    1000.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918    1001.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000    1001.829                          
 clock uncertainty                                      -0.150    1001.679                          

 Setup time                                             -0.068    1001.611                          

 Data required time                                               1001.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.611                          
 Data arrival time                                                   3.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.588                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       0.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       0.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       1.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       2.293 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       3.023         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   3.023         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1000.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306    1000.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918    1001.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000    1001.829                          
 clock uncertainty                                      -0.150    1001.679                          

 Setup time                                             -0.068    1001.611                          

 Data required time                                               1001.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.611                          
 Data arrival time                                                   3.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.588                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       0.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       0.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       1.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       2.293 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       3.023         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   3.023         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1000.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306    1000.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918    1001.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000    1001.829                          
 clock uncertainty                                      -0.150    1001.679                          

 Setup time                                             -0.068    1001.611                          

 Data required time                                               1001.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.611                          
 Data arrival time                                                   3.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.588                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       0.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       0.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       1.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       2.293 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       3.023         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   3.023         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       0.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       0.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       1.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Hold time                                               0.001       1.830                          

 Data required time                                                  1.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.830                          
 Data arrival time                                                   3.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       0.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       0.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       1.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       2.293 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       3.023         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   3.023         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       0.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       0.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       1.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Hold time                                               0.001       1.830                          

 Data required time                                                  1.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.830                          
 Data arrival time                                                   3.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       0.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       0.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       1.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       2.293 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       3.023         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   3.023         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       0.605         axi_DDRram/myddr/ddrphy_ioclk_source [0]
                                                                                   axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       0.911 r       axi_DDRram/myddr/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       1.829         axi_DDRram/myddr/ioclk [1]
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Hold time                                               0.001       1.830                          

 Data required time                                                  1.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.830                          
 Data arrival time                                                   3.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.475 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=47)       1.013       4.488         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/I1 (GTP_LUT5M)
                                   td                    0.300       4.788 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.788         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N11094
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.788 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       5.341         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/I4 (GTP_LUT5)
                                   td                    0.185       5.526 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.131         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/I1 (GTP_LUT2)
                                   td                    0.185       6.316 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       6.957         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.190 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.190         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.220 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.220         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.456 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.009         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/I3 (GTP_LUT4)
                                   td                    0.185       8.194 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       8.952         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N11230
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/I2 (GTP_LUT3)
                                   td                    0.185       9.137 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       9.690         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N11240
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I1 (GTP_LUT5M)
                                   td                    0.300       9.990 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      10.543         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6967
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/I4 (GTP_LUT5)
                                   td                    0.185      10.728 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.192         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7352
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/I1 (GTP_LUT2)
                                   td                    0.185      11.377 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      11.377         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [6]
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  11.377         Logic Levels: 12 
                                                                                   Logic: 2.538ns(30.835%), Route: 5.693ns(69.165%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146    1003.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.146                          
 clock uncertainty                                      -0.150    1002.996                          

 Setup time                                              0.034    1003.030                          

 Data required time                                               1003.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.030                          
 Data arrival time                                                  11.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.653                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[5]/D (GTP_DFF_C)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.475 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=47)       1.013       4.488         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/I1 (GTP_LUT5M)
                                   td                    0.300       4.788 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.788         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N11094
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.788 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       5.341         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/I4 (GTP_LUT5)
                                   td                    0.185       5.526 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.131         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/I1 (GTP_LUT2)
                                   td                    0.185       6.316 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       6.957         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.190 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.190         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.220 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.220         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.456 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.009         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/I3 (GTP_LUT4)
                                   td                    0.185       8.194 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       8.952         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N11230
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/I2 (GTP_LUT3)
                                   td                    0.185       9.137 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       9.690         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N11240
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I1 (GTP_LUT5M)
                                   td                    0.300       9.990 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      10.543         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6967
                                                                                   axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[5]_1/I4 (GTP_LUT5)
                                   td                    0.185      10.728 r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[5]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.728         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [5]
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[5]/D (GTP_DFF_C)

 Data arrival time                                                  10.728         Logic Levels: 11 
                                                                                   Logic: 2.353ns(31.034%), Route: 5.229ns(68.966%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146    1003.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.146                          
 clock uncertainty                                      -0.150    1002.996                          

 Setup time                                              0.034    1003.030                          

 Data required time                                               1003.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.030                          
 Data arrival time                                                  10.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.302                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[1]/CLK (GTP_DFF_CE)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/CE (GTP_DFF_CE)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.475 r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       4.116         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step [1]
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_10/I2 (GTP_LUT4)
                                   td                    0.283       4.399 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       4.952         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N88367
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_13/I4 (GTP_LUT5)
                                   td                    0.185       5.137 r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.601         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14/I2 (GTP_LUT3)
                                   td                    0.185       5.786 r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       6.391         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_1/I2 (GTP_LUT3)
                                   td                    0.185       6.576 r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_1/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       7.181         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N15
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_5/I3 (GTP_LUT4)
                                   td                    0.185       7.366 r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_5/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       8.036         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_next_state [0]
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296/I4 (GTP_LUT5)
                                   td                    0.185       8.221 r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296/Z (GTP_LUT5)
                                   net (fanout=19)       0.841       9.062         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N386/I3 (GTP_LUT4)
                                   td                    0.172       9.234 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N386/Z (GTP_LUT4)
                                   net (fanout=8)        0.553       9.787         axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N386
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.787         Logic Levels: 7  
                                                                                   Logic: 1.709ns(25.734%), Route: 4.932ns(74.266%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146    1003.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.146                          
 clock uncertainty                                      -0.150    1002.996                          

 Setup time                                             -0.542    1002.454                          

 Data required time                                               1002.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.454                          
 Data arrival time                                                   9.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.667                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3]/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/DI (GTP_RAM32X1DP)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.469 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       3.933         axi_DDRram/myddr/u_ipsxb_ddrc_top/rid [3]
                                                                           f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/DI (GTP_RAM32X1DP)

 Data arrival time                                                   3.933         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       3.146                          
 clock uncertainty                                       0.000       3.146                          

 Hold time                                               0.334       3.480                          

 Data required time                                                  3.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.480                          
 Data arrival time                                                   3.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.323       3.469 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       3.933         axi_DDRram/myddr/u_ipsxb_ddrc_top/rlast
                                                                           f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)

 Data arrival time                                                   3.933         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       3.146                          
 clock uncertainty                                       0.000       3.146                          

 Hold time                                               0.334       3.480                          

 Data required time                                                  3.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.480                          
 Data arrival time                                                   3.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       3.469 f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       4.022         axi_DDRram/myddr/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   4.022         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.146                          
 clock uncertainty                                       0.000       3.146                          

 Hold time                                               0.334       3.480                          

 Data required time                                                  3.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.480                          
 Data arrival time                                                   4.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     1.008       2.219         nt_io_axiClk     
                                                                                   axi_DDRram/myddr/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_DDRram/myddr/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_DDRram/myddr/pll_clkin
                                                                           r       axi_DDRram/myddr/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       axi_DDRram/myddr/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         axi_DDRram/myddr/ddr_rstn
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1329)     2.114       6.858         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.858         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.467%), Route: 2.114ns(86.533%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     1.008    1002.219         nt_io_axiClk     
                                                                                   axi_DDRram/myddr/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       axi_DDRram/myddr/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196    1004.415         axi_DDRram/myddr/pll_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.965                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     1.008       2.219         nt_io_axiClk     
                                                                                   axi_DDRram/myddr/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_DDRram/myddr/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_DDRram/myddr/pll_clkin
                                                                           r       axi_DDRram/myddr/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       axi_DDRram/myddr/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         axi_DDRram/myddr/ddr_rstn
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1329)     2.114       6.858         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.858         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.467%), Route: 2.114ns(86.533%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     1.008    1002.219         nt_io_axiClk     
                                                                                   axi_DDRram/myddr/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       axi_DDRram/myddr/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196    1004.415         axi_DDRram/myddr/pll_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.965                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     1.008       2.219         nt_io_axiClk     
                                                                                   axi_DDRram/myddr/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_DDRram/myddr/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_DDRram/myddr/pll_clkin
                                                                           r       axi_DDRram/myddr/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       axi_DDRram/myddr/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         axi_DDRram/myddr/ddr_rstn
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1329)     2.114       6.858         axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.858         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.467%), Route: 2.114ns(86.533%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     1.008    1002.219         nt_io_axiClk     
                                                                                   axi_DDRram/myddr/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       axi_DDRram/myddr/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196    1004.415         axi_DDRram/myddr/pll_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.965                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/CLK (GTP_DFF)
Endpoint    : axi_core_cpu/DebugPlugin_debugUsed/C (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       resetCtrl_systemReset/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       resetCtrl_systemReset/Q (GTP_DFF)
                                   net (fanout=14)       0.641       5.379         resetCtrl_systemReset
                                                                           f       axi_core_cpu/DebugPlugin_debugUsed/C (GTP_DFF_C)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/DebugPlugin_debugUsed/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.215                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/CLK (GTP_DFF)
Endpoint    : axi_core_cpu/DebugPlugin_disableEbreak/C (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       resetCtrl_systemReset/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       resetCtrl_systemReset/Q (GTP_DFF)
                                   net (fanout=14)       0.641       5.379         resetCtrl_systemReset
                                                                           f       axi_core_cpu/DebugPlugin_disableEbreak/C (GTP_DFF_C)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/DebugPlugin_disableEbreak/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.215                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/CLK (GTP_DFF)
Endpoint    : axi_core_cpu/DebugPlugin_godmode/C (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       resetCtrl_systemReset/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       resetCtrl_systemReset/Q (GTP_DFF)
                                   net (fanout=14)       0.641       5.379         resetCtrl_systemReset
                                                                           f       axi_core_cpu/DebugPlugin_godmode/C (GTP_DFF_C)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/DebugPlugin_godmode/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.215                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.475 r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.475         axi_DDRram/myddr/u_ddrphy_top/ddrphy_rst_n
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       3.475 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1586)     2.275       5.750         axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.750         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.634%), Route: 2.275ns(87.366%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146    1003.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.146                          
 clock uncertainty                                      -0.150    1002.996                          

 Recovery time                                          -0.542    1002.454                          

 Data required time                                               1002.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.454                          
 Data arrival time                                                   5.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.704                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.475 r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.475         axi_DDRram/myddr/u_ddrphy_top/ddrphy_rst_n
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       3.475 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1586)     2.275       5.750         axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.750         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.634%), Route: 2.275ns(87.366%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146    1003.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.146                          
 clock uncertainty                                      -0.150    1002.996                          

 Recovery time                                          -0.542    1002.454                          

 Data required time                                               1002.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.454                          
 Data arrival time                                                   5.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.704                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.475 r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.475         axi_DDRram/myddr/u_ddrphy_top/ddrphy_rst_n
                                                                                   axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       3.475 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1586)     2.275       5.750         axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.750         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.634%), Route: 2.275ns(87.366%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146    1003.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.146                          
 clock uncertainty                                      -0.150    1002.996                          

 Recovery time                                          -0.542    1002.454                          

 Data required time                                               1002.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.454                          
 Data arrival time                                                   5.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.704                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       3.469 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       4.227         axi_DDRram/myddr/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   4.227         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       3.146                          
 clock uncertainty                                       0.000       3.146                          

 Removal time                                           -0.011       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                   4.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.092                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       3.469 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       4.227         axi_DDRram/myddr/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   4.227         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       3.146                          
 clock uncertainty                                       0.000       3.146                          

 Removal time                                           -0.011       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                   4.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.092                          
====================================================================================================

====================================================================================================

Startpoint  : axi_DDRram/myddr/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       3.469 f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       4.227         axi_DDRram/myddr/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   4.227         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3071)     3.146       3.146         axi_DDRram/myddr/ddrphy_clkin
                                                                           r       axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       3.146                          
 clock uncertainty                                       0.000       3.146                          

 Removal time                                           -0.011       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                   4.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.092                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/CLK (GTP_DFF)
Endpoint    : gpio_led[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       0.000       1.312         nt_io_jtag_tck   
                                                                                   jtagBridge_1/N246/I (GTP_INV)
                                   td                    0.000       1.312 r       jtagBridge_1/N246/Z (GTP_INV)
                                   net (fanout=1)        3.204       4.516         jtagBridge_1/N246
                                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/CLK (GTP_DFF)

                                   tco                   0.329       4.845 r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.398         nt_io_jtag_tdo   
                                                                                   N17/I1 (GTP_LUT3)
                                   td                    0.226       5.624 f       N17/Z (GTP_LUT3) 
                                   net (fanout=1)        1.091       6.715         nt_gpio_led[5]   
                                                                                   gpio_led_obuf[5]/I (GTP_OUTBUF)
                                   td                    2.803       9.518 f       gpio_led_obuf[5]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.518         gpio_led[5]      
 gpio_led[5]                                                               f       gpio_led[5] (port)

 Data arrival time                                                   9.518         Logic Levels: 2  
                                                                                   Logic: 3.358ns(67.133%), Route: 1.644ns(32.867%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[0]/CLK (GTP_DFF_E)
Endpoint    : gpio_led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_gpioACtrl/io_gpio_write_driver[0]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       axi_gpioACtrl/io_gpio_write_driver[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.297         io_gpioA_write[0]
                                                                                   N4/I0 (GTP_LUT1) 
                                   td                    0.172       5.469 f       N4/Z (GTP_LUT1)  
                                   net (fanout=1)        1.091       6.560         nt_gpio_led[0]   
                                                                                   gpio_led_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       9.363 f       gpio_led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.363         gpio_led[0]      
 gpio_led[0]                                                               f       gpio_led[0] (port)

 Data arrival time                                                   9.363         Logic Levels: 2  
                                                                                   Logic: 3.304ns(66.774%), Route: 1.644ns(33.226%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[1]/CLK (GTP_DFF_E)
Endpoint    : gpio_led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2436)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_gpioACtrl/io_gpio_write_driver[1]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       axi_gpioACtrl/io_gpio_write_driver[1]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.297         io_gpioA_write[1]
                                                                                   N6/I0 (GTP_LUT1) 
                                   td                    0.172       5.469 f       N6/Z (GTP_LUT1)  
                                   net (fanout=1)        1.091       6.560         nt_gpio_led[1]   
                                                                                   gpio_led_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       9.363 f       gpio_led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.363         gpio_led[1]      
 gpio_led[1]                                                               f       gpio_led[1] (port)

 Data arrival time                                                   9.363         Logic Levels: 2  
                                                                                   Logic: 3.304ns(66.774%), Route: 1.644ns(33.226%)
====================================================================================================

====================================================================================================

Startpoint  : io_uart_rxd (port)
Endpoint    : axi_uartCtrl/uartCtrl_1/rx/io_rxd_buffercc/buffers_0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 io_uart_rxd                                             0.000       0.000 r       io_uart_rxd (port)
                                   net (fanout=1)        0.000       0.000         io_uart_rxd      
                                                                                   io_uart_rxd_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_uart_rxd_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_io_uart_rxd   
                                                                           r       axi_uartCtrl/uartCtrl_1/rx/io_rxd_buffercc/buffers_0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : io_timerExternal_cleara (port)
Endpoint    : axi_timerCtrl/io_external_buffercc/buffers_0_clear/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 io_timerExternal_cleara                                 0.000       0.000 r       io_timerExternal_cleara (port)
                                   net (fanout=1)        0.000       0.000         io_timerExternal_cleara
                                                                                   io_timerExternal_cleara_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_timerExternal_cleara_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_io_timerExternal_cleara
                                                                                   N0/I0 (GTP_LUT1) 
                                   td                    0.172       2.474 f       N0/Z (GTP_LUT1)  
                                   net (fanout=1)        0.000       2.474         io_timerExternal_clear
                                                                           f       axi_timerCtrl/io_external_buffercc/buffers_0_clear/D (GTP_DFF)

 Data arrival time                                                   2.474         Logic Levels: 2  
                                                                                   Logic: 1.383ns(55.901%), Route: 1.091ns(44.099%)
====================================================================================================

====================================================================================================

Startpoint  : io_timerExternal_ticka (port)
Endpoint    : axi_timerCtrl/io_external_buffercc/buffers_0_tick/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 io_timerExternal_ticka                                  0.000       0.000 r       io_timerExternal_ticka (port)
                                   net (fanout=1)        0.000       0.000         io_timerExternal_ticka
                                                                                   io_timerExternal_ticka_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_timerExternal_ticka_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_io_timerExternal_ticka
                                                                                   N1/I0 (GTP_LUT1) 
                                   td                    0.172       2.474 f       N1/Z (GTP_LUT1)  
                                   net (fanout=1)        0.000       2.474         io_timerExternal_tick
                                                                           f       axi_timerCtrl/io_external_buffercc/buffers_0_tick/D (GTP_DFF)

 Data arrival time                                                   2.474         Logic Levels: 2  
                                                                                   Logic: 1.383ns(55.901%), Route: 1.091ns(44.099%)
====================================================================================================

{Briey|io_jtag_tck} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_last/CLK
====================================================================================================

{Briey|io_axiClk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width                           axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/WCLK
 498.100     500.000         1.900           Low Pulse Width                           axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/WCLK
====================================================================================================

{ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_1/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.147     500.000         0.853           High Pulse Width                          axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 499.147     500.000         0.853           Low Pulse Width                           axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 499.147     500.000         0.853           High Pulse Width                          axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 499.380     500.000         0.620           Low Pulse Width                           axi_DDRram/myddr/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{ipsxb_ddrphy_pll_v1_0|axi_DDRram/myddr/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.147     500.000         0.853           High Pulse Width                          axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 499.147     500.000         0.853           Low Pulse Width                           axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 499.147     500.000         0.853           High Pulse Width                          axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{DDR3_briey|axi_DDRram/myddr/I_GTP_CLKDIV/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width                          axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 498.100     500.000         1.900           Low Pulse Width                           axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------+
| Type       | File Name                                                              
+--------------------------------------------------------------------------------------+
| Input      | H:/PANGO_EDA/my_project/ddr_briey/compile/Briey_comp.adf               
| Output     | H:/PANGO_EDA/my_project/ddr_briey/synthesize/Briey_syn.adf             
|            | H:/PANGO_EDA/my_project/ddr_briey/synthesize/Briey_syn.vm              
|            | H:/PANGO_EDA/my_project/ddr_briey/synthesize/Briey_controlsets.txt     
|            | H:/PANGO_EDA/my_project/ddr_briey/synthesize/snr.db                    
|            | H:/PANGO_EDA/my_project/ddr_briey/synthesize/Briey.snr                 
+--------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 375 MB
Total CPU  time to synthesize completion : 0h:0m:33s
Process Total CPU  time to synthesize completion : 0h:0m:34s
Total real time to synthesize completion : 0h:0m:39s
