###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       762171   # Number of WRITE/WRITEP commands
num_reads_done                 =      1290181   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       996380   # Number of read row buffer hits
num_read_cmds                  =      1290175   # Number of READ/READP commands
num_writes_done                =       762196   # Number of read requests issued
num_write_row_hits             =       626087   # Number of write row buffer hits
num_act_cmds                   =       433800   # Number of ACT commands
num_pre_cmds                   =       433773   # Number of PRE commands
num_ondemand_pres              =       406206   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646703   # Cyles of rank active rank.0
rank_active_cycles.1           =      9637409   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353297   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       362591   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1982876   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        34125   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5209   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2974   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2242   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1592   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1289   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1092   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1005   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          969   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19014   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          327   # Write cmd latency (cycles)
write_latency[20-39]           =         3508   # Write cmd latency (cycles)
write_latency[40-59]           =         4497   # Write cmd latency (cycles)
write_latency[60-79]           =         7154   # Write cmd latency (cycles)
write_latency[80-99]           =         8838   # Write cmd latency (cycles)
write_latency[100-119]         =        11157   # Write cmd latency (cycles)
write_latency[120-139]         =        13493   # Write cmd latency (cycles)
write_latency[140-159]         =        15656   # Write cmd latency (cycles)
write_latency[160-179]         =        18399   # Write cmd latency (cycles)
write_latency[180-199]         =        21463   # Write cmd latency (cycles)
write_latency[200-]            =       657679   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       212167   # Read request latency (cycles)
read_latency[40-59]            =       104580   # Read request latency (cycles)
read_latency[60-79]            =       112894   # Read request latency (cycles)
read_latency[80-99]            =        75214   # Read request latency (cycles)
read_latency[100-119]          =        62950   # Read request latency (cycles)
read_latency[120-139]          =        55002   # Read request latency (cycles)
read_latency[140-159]          =        46561   # Read request latency (cycles)
read_latency[160-179]          =        40220   # Read request latency (cycles)
read_latency[180-199]          =        35629   # Read request latency (cycles)
read_latency[200-]             =       544953   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.80476e+09   # Write energy
read_energy                    =  5.20199e+09   # Read energy
act_energy                     =  1.18688e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69583e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.74044e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01954e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01374e+09   # Active standby energy rank.1
average_read_latency           =       288.37   # Average read request latency (cycles)
average_interarrival           =      4.87236   # Average request interarrival latency (cycles)
total_energy                   =  2.32752e+10   # Total energy (pJ)
average_power                  =      2327.52   # Average power (mW)
average_bandwidth              =      17.5136   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       834609   # Number of WRITE/WRITEP commands
num_reads_done                 =      1375308   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1088224   # Number of read row buffer hits
num_read_cmds                  =      1375303   # Number of READ/READP commands
num_writes_done                =       834674   # Number of read requests issued
num_write_row_hits             =       694387   # Number of write row buffer hits
num_act_cmds                   =       432266   # Number of ACT commands
num_pre_cmds                   =       432237   # Number of PRE commands
num_ondemand_pres              =       403940   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646857   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643278   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353143   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356722   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2147844   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29055   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4055   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2577   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2145   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1472   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1215   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1116   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          910   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          952   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18723   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          281   # Write cmd latency (cycles)
write_latency[20-39]           =         3662   # Write cmd latency (cycles)
write_latency[40-59]           =         4667   # Write cmd latency (cycles)
write_latency[60-79]           =         7156   # Write cmd latency (cycles)
write_latency[80-99]           =         9057   # Write cmd latency (cycles)
write_latency[100-119]         =        10903   # Write cmd latency (cycles)
write_latency[120-139]         =        12645   # Write cmd latency (cycles)
write_latency[140-159]         =        14138   # Write cmd latency (cycles)
write_latency[160-179]         =        16118   # Write cmd latency (cycles)
write_latency[180-199]         =        18926   # Write cmd latency (cycles)
write_latency[200-]            =       737056   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       146206   # Read request latency (cycles)
read_latency[40-59]            =        73661   # Read request latency (cycles)
read_latency[60-79]            =        83724   # Read request latency (cycles)
read_latency[80-99]            =        63391   # Read request latency (cycles)
read_latency[100-119]          =        56427   # Read request latency (cycles)
read_latency[120-139]          =        52284   # Read request latency (cycles)
read_latency[140-159]          =        46823   # Read request latency (cycles)
read_latency[160-179]          =        42817   # Read request latency (cycles)
read_latency[180-199]          =        38779   # Read request latency (cycles)
read_latency[200-]             =       771185   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.16637e+09   # Write energy
read_energy                    =  5.54522e+09   # Read energy
act_energy                     =  1.18268e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69509e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71227e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01964e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01741e+09   # Active standby energy rank.1
average_read_latency           =      414.039   # Average read request latency (cycles)
average_interarrival           =      4.52474   # Average request interarrival latency (cycles)
total_energy                   =  2.39767e+10   # Total energy (pJ)
average_power                  =      2397.67   # Average power (mW)
average_bandwidth              =      18.8585   # Average bandwidth
