<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8532</identifier><datestamp>2011-12-27T05:39:35Z</datestamp><dc:title>Parasitic effects in multi-gate MOSFETs</dc:title><dc:creator>KOBAYASHI, Y</dc:creator><dc:creator>MANOJ, CR</dc:creator><dc:creator>TSUTSUI, K</dc:creator><dc:creator>HARIHARAN, V</dc:creator><dc:creator>KAKUSHIMA, K</dc:creator><dc:creator>RAO, VR</dc:creator><dc:creator>AHMET, P</dc:creator><dc:creator>IWAI, H</dc:creator><dc:subject>finfet</dc:subject><dc:subject>multi-gate</dc:subject><dc:subject>fin-fets</dc:subject><dc:subject>high-k dielectric</dc:subject><dc:subject>fringe capacitance</dc:subject><dc:subject>parasitic effect</dc:subject><dc:description>In this paper, we have systematically investigated parasitic effects due to the gate and source-drain engineering in multi-gate transistors. The potential impact of high-K dielectrics on multi-gate MOSFETs (MuGFETs), such as FinFET, is evaluated through 2D and 3D device simulations over a wide range of proposed dielectric values. It is observed that introduction of high-K dielectrics will significantly degrade the short channel effects (SCEs), however a combination of oxide and high-K stack can effectively control this degradation. The degradation is mainly due to the increase in the internal fringe capacitance coupled with the decrease in gate-channel capacitance. From the circuit perspective, an optimum K value has been identified through mixed mode simulations. Further, as a part of this work, the importance of optimization of the shape of the spacer region is highlighted through full 3D simulations.</dc:description><dc:publisher>IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG</dc:publisher><dc:date>2011-08-01T20:11:04Z</dc:date><dc:date>2011-12-26T12:53:29Z</dc:date><dc:date>2011-12-27T05:39:35Z</dc:date><dc:date>2011-08-01T20:11:04Z</dc:date><dc:date>2011-12-26T12:53:29Z</dc:date><dc:date>2011-12-27T05:39:35Z</dc:date><dc:date>2007</dc:date><dc:type>Article</dc:type><dc:identifier>IEICE TRANSACTIONS ON ELECTRONICS, E90C(10), 2051-2056</dc:identifier><dc:identifier>0916-8524</dc:identifier><dc:identifier>http://dx.doi.org/10.1093/ietele/e90-c.10.2051</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8532</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8532</dc:identifier><dc:language>en</dc:language></oai_dc:dc>