/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_8z & celloutsig_1_6z);
  assign celloutsig_0_0z = ~(in_data[92] | in_data[68]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z | celloutsig_0_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_0z[3]);
  assign celloutsig_1_7z = ~(celloutsig_1_0z[3] | celloutsig_1_5z);
  assign celloutsig_1_13z = ~(celloutsig_1_4z[1] | celloutsig_1_1z[0]);
  assign celloutsig_0_3z = ~celloutsig_0_1z[10];
  assign celloutsig_1_3z = in_data[177] | celloutsig_1_1z[1];
  reg [5:0] _08_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 6'h00;
    else _08_ <= celloutsig_0_1z[9:4];
  assign out_data[37:32] = _08_;
  assign celloutsig_1_10z = { celloutsig_1_0z[1:0], celloutsig_1_5z } / { 1'h1, celloutsig_1_1z[3:2] };
  assign celloutsig_1_19z = { celloutsig_1_4z[13:10], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_13z } / { 1'h1, celloutsig_1_4z[10:2] };
  assign celloutsig_1_6z = celloutsig_1_0z[2] & ~(celloutsig_1_5z);
  assign celloutsig_1_8z = celloutsig_1_1z[4] & ~(celloutsig_1_5z);
  assign celloutsig_1_18z = celloutsig_1_3z & ~(celloutsig_1_12z[2]);
  assign celloutsig_1_1z = in_data[124] ? { in_data[165:160], celloutsig_1_0z } : in_data[114:105];
  assign celloutsig_1_4z = in_data[159] ? { celloutsig_1_1z[9:1], celloutsig_1_0z, celloutsig_1_3z } : { in_data[130:129], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_2z = ~^ { in_data[166:158], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_1z[6:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z } << { celloutsig_1_10z[1:0], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[173:170] ~^ in_data[190:187];
  assign celloutsig_0_1z[12:2] = { in_data[57:48], celloutsig_0_0z } ~^ in_data[32:22];
  assign celloutsig_0_1z[1:0] = 2'h3;
  assign { out_data[128], out_data[105:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
