Analysis & Synthesis report for pframe
Fri Nov 30 12:09:19 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state
 11. State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state
 12. State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state
 13. State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state
 14. State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|next_state
 15. State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|state
 16. State Machine - |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|state
 17. State Machine - |pframe|csrbrg:csrbrg|state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Physical Synthesis Netlist Optimizations
 23. Registers Packed Into Inferred Megafunctions
 24. Registers Added for RAM Pass-Through Logic
 25. Multiplexer Restructuring Statistics (No Restructuring Performed)
 26. Source assignments for fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated
 27. Source assignments for fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out
 28. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated
 29. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated
 30. Source assignments for spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated
 31. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_tvd1:auto_generated
 32. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_tvd1:auto_generated
 33. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_hvd1:auto_generated
 34. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_hvd1:auto_generated
 35. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_95e1:auto_generated
 36. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_95e1:auto_generated
 37. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated
 38. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated
 39. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated
 40. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated
 41. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated
 42. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated
 43. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated
 44. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated
 45. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated
 46. Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated
 47. Source assignments for wb_rom:rom|altsyncram:rom_rtl_0|altsyncram_oj71:auto_generated
 48. Source assignments for fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0|altsyncram_o8d1:auto_generated
 49. Source assignments for fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0|altsyncram_occ1:auto_generated
 50. Parameter Settings for User Entity Instance: pll_x1:pll_x1|altpll:altpll_component
 51. Parameter Settings for User Entity Instance: pll_3x5:pll_3x5|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: conbus5x6:wbswitch
 53. Parameter Settings for User Entity Instance: csrbrg:csrbrg
 54. Parameter Settings for User Entity Instance: fpd_link:FPD_Link
 55. Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb
 56. Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif
 57. Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo
 58. Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write
 59. Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read
 60. Parameter Settings for User Entity Instance: fpd_link:FPD_Link|video_lvds:lvds
 61. Parameter Settings for User Entity Instance: fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx
 62. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu
 63. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit
 64. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache
 65. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram
 66. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram
 67. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram
 68. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram
 69. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit
 70. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache
 71. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram
 72. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram
 73. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram
 74. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram
 75. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram
 76. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram
 77. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram
 78. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram
 79. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram
 80. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram
 81. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit
 82. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0
 83. Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1
 84. Parameter Settings for User Entity Instance: spi_flash:spi_flash
 85. Parameter Settings for User Entity Instance: spi_flash:spi_flash|flash_ctrl:flash_ctrl
 86. Parameter Settings for User Entity Instance: spi_flash:spi_flash|simple_dual_ram:page_pgm_mem
 87. Parameter Settings for User Entity Instance: uart:uart
 88. Parameter Settings for User Entity Instance: sysctl:sysctl
 89. Parameter Settings for User Entity Instance: memcard:memcard
 90. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl
 91. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl
 92. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter
 93. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port
 94. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram
 95. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
 96. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
 98. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port
 99. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram
100. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
101. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo
103. Parameter Settings for Inferred Entity Instance: spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0
104. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0
105. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0
106. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0
107. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0
108. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0
109. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_0
110. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0
111. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|altsyncram:mem_rtl_0
112. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0
113. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0
114. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0
115. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0
116. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0
117. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0
118. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0
119. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0
120. Parameter Settings for Inferred Entity Instance: wb_rom:rom|altsyncram:rom_rtl_0
121. Parameter Settings for Inferred Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0
122. Parameter Settings for Inferred Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0
123. Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0
124. altpll Parameter Settings by Entity Instance
125. altsyncram Parameter Settings by Entity Instance
126. lpm_mult Parameter Settings by Entity Instance
127. Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
128. Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
129. Port Connectivity Checks: "sysctl:sysctl"
130. Port Connectivity Checks: "uart:uart"
131. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1"
132. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0"
133. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram"
134. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram"
135. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache"
136. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_decoder:decoder"
137. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram"
138. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram"
139. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram"
140. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram"
141. Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit"
142. Port Connectivity Checks: "lm32_top:cpu"
143. Port Connectivity Checks: "fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo"
144. Port Connectivity Checks: "fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif"
145. Port Connectivity Checks: "conbus5x6:wbswitch"
146. Post-Synthesis Netlist Statistics for Top Partition
147. Elapsed Time Per Partition
148. Analysis & Synthesis Messages
149. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 30 12:09:18 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; pframe                                      ;
; Top-level Entity Name              ; pframe                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,767                                       ;
;     Total combinational functions  ; 6,919                                       ;
;     Dedicated logic registers      ; 4,587                                       ;
; Total registers                    ; 4597                                        ;
; Total pins                         ; 63                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 411,136                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 3                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                            ; pframe             ; pframe             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processor 9            ;   0.1%      ;
;     Processor 10           ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                               ; Library ;
+------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; ../../../cores/asfifo/rtl/asfifo_graycounter.v                                           ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v                     ;         ;
; ../../../cores/asfifo/rtl/asfifo.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v                                 ;         ;
; ../../../cores/vgafb/rtl/vgafb_pixelfeed.v                                               ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_pixelfeed.v                         ;         ;
; ../../../cores/vgafb/rtl/vgafb_fifo32to16.v                                              ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_fifo32to16.v                        ;         ;
; ../../../cores/vgafb/rtl/vgafb_ctlif.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v                             ;         ;
; ../../../cores/vgafb/rtl/vgafb.v                                                         ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v                                   ;         ;
; ../../../cores/lvds/rtl/video_lvds.v                                                     ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v                               ;         ;
; ../../../cores/lvds/rtl/fpd_link.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v                                 ;         ;
; ../../../cores/spi_flash/rtl/spi_flash.v                                                 ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v                           ;         ;
; ../../../cores/spi_flash/rtl/simple_dual_ram.v                                           ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/simple_dual_ram.v                     ;         ;
; ../../../cores/spi_flash/rtl/flash_ctrl.v                                                ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v                          ;         ;
; ../../../cores/wb_mem/rtl/wb_rom.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v                                 ;         ;
; ../rtl/pll_x1.v                                                                          ; yes             ; User Wizard-Generated File                            ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_x1.v                               ;         ;
; ../rtl/pll_3x5.v                                                                         ; yes             ; User Wizard-Generated File                            ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_3x5.v                              ;         ;
; ../rtl/pframe.v                                                                          ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v                               ;         ;
; ../../../cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v                                 ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v           ;         ;
; ../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v                               ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v         ;         ;
; ../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port.v                                       ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v                 ;         ;
; ../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v                                    ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v              ;         ;
; ../../../cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v                               ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v         ;         ;
; ../../../cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v                                  ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v            ;         ;
; ../../../cores/wb_sdram_ctrl/rtl/verilog/bufram.v                                        ; yes             ; User Verilog HDL File                                 ; /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v                  ;         ;
; bios.hex                                                                                 ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/bios.hex                               ;         ;
; lm32_config.v                                                                            ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/lm32_config.v                          ;         ;
; config.v                                                                                 ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/config.v                               ;         ;
; /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash_params.vh ; yes             ; Auto-Found Unspecified File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash_params.vh                   ;         ;
; altpll.tdf                                                                               ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal180.inc                                                                           ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/aglobal180.inc                                     ;         ;
; stratix_pll.inc                                                                          ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                                                                        ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                                                                        ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; db/pll_x1_altpll.v                                                                       ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/pll_x1_altpll.v                     ;         ;
; db/pll_3x5_altpll.v                                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/pll_3x5_altpll.v                    ;         ;
; conbus5x6.v                                                                              ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus5x6.v                              ;         ;
; conbus_arb5.v                                                                            ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus_arb5.v                            ;         ;
; csrbrg.v                                                                                 ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/csrbrg/rtl/csrbrg.v                                 ;         ;
; altlvds_tx.tdf                                                                           ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/altlvds_tx.tdf                                     ;         ;
; stratix_lvds_transmitter.inc                                                             ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc                       ;         ;
; stratixii_lvds_transmitter.inc                                                           ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc                     ;         ;
; stratixgx_lvds_transmitter.inc                                                           ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc                     ;         ;
; stratixgx_pll.inc                                                                        ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/stratixgx_pll.inc                                  ;         ;
; stratixii_clkctrl.inc                                                                    ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/stratixii_clkctrl.inc                              ;         ;
; altddio_out.inc                                                                          ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/altddio_out.inc                                    ;         ;
; db/lvds_tx_1iq1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/lvds_tx_1iq1.tdf                    ;         ;
; db/ddio_out_2qb.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/ddio_out_2qb.tdf                    ;         ;
; db/cmpr_iq9.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/cmpr_iq9.tdf                        ;         ;
; db/cntr_djb.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/cntr_djb.tdf                        ;         ;
; db/cmpr_pgc.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/cmpr_pgc.tdf                        ;         ;
; db/shift_reg_4hb.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/shift_reg_4hb.tdf                   ;         ;
; lm32_top.v                                                                               ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v                                 ;         ;
; lm32_include.v                                                                           ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_include.v                             ;         ;
; lm32_cpu.v                                                                               ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v                                 ;         ;
; lm32_instruction_unit.v                                                                  ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v                    ;         ;
; lm32_icache.v                                                                            ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v                              ;         ;
; lm32_ram.v                                                                               ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_ram.v                                 ;         ;
; lm32_decoder.v                                                                           ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v                             ;         ;
; lm32_load_store_unit.v                                                                   ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_load_store_unit.v                     ;         ;
; lm32_dcache.v                                                                            ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v                              ;         ;
; lm32_adder.v                                                                             ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_adder.v                               ;         ;
; lm32_addsub.v                                                                            ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_addsub.v                              ;         ;
; lm32_logic_op.v                                                                          ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_logic_op.v                            ;         ;
; lm32_shifter.v                                                                           ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_shifter.v                             ;         ;
; lm32_multiplier.v                                                                        ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v                          ;         ;
; lm32_mc_arithmetic.v                                                                     ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_mc_arithmetic.v                       ;         ;
; lm32_interrupt.v                                                                         ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v                           ;         ;
; uart.v                                                                                   ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v                                     ;         ;
; uart_transceiver.v                                                                       ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart_transceiver.v                         ;         ;
; sysctl.v                                                                                 ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/sysctl/rtl/sysctl.v                                 ;         ;
; memcard.v                                                                                ; yes             ; Auto-Found Verilog HDL File                           ; /home/alexx/Nextcloud/projects/github/photoframe/cores/memcard/rtl/memcard.v                               ;         ;
; altsyncram.tdf                                                                           ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                                                                    ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                                                              ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                                                                           ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; a_rdenreg.inc                                                                            ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                                                               ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                                                               ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                                                             ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_ses1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_ses1.tdf                 ;         ;
; db/altsyncram_00d1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_00d1.tdf                 ;         ;
; db/altsyncram_tvd1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_tvd1.tdf                 ;         ;
; db/altsyncram_hvd1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_hvd1.tdf                 ;         ;
; db/altsyncram_95e1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_95e1.tdf                 ;         ;
; db/altsyncram_mcc1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_mcc1.tdf                 ;         ;
; db/altsyncram_f2e1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_f2e1.tdf                 ;         ;
; db/altsyncram_oj71.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_oj71.tdf                 ;         ;
; db/pframe.ram0_wb_rom_f324341d.hdl.mif                                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/pframe.ram0_wb_rom_f324341d.hdl.mif ;         ;
; db/altsyncram_o8d1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_o8d1.tdf                 ;         ;
; db/altsyncram_occ1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_occ1.tdf                 ;         ;
; lpm_mult.tdf                                                                             ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;         ;
; lpm_add_sub.inc                                                                          ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;         ;
; multcore.inc                                                                             ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/multcore.inc                                       ;         ;
; bypassff.inc                                                                             ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/bypassff.inc                                       ;         ;
; altshift.inc                                                                             ; yes             ; Megafunction                                          ; /home/alexx/altera/18.0/quartus/libraries/megafunctions/altshift.inc                                       ;         ;
; db/mult_7dt.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/mult_7dt.tdf                        ;         ;
+------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,767                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 6919                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 3697                                                                                ;
;     -- 3 input functions                    ; 2236                                                                                ;
;     -- <=2 input functions                  ; 986                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 6136                                                                                ;
;     -- arithmetic mode                      ; 783                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 4597                                                                                ;
;     -- Dedicated logic registers            ; 4587                                                                                ;
;     -- I/O registers                        ; 20                                                                                  ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 63                                                                                  ;
; Total memory bits                           ; 411136                                                                              ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 3                                                                                   ;
;     -- PLLs                                 ; 3                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; pll_x1:pll_x1|altpll:altpll_component|pll_x1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4786                                                                                ;
; Total fan-out                               ; 45920                                                                               ;
; Average fan-out                             ; 3.79                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                ; Entity Name           ; Library Name ;
+-----------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |pframe                                                               ; 6919 (62)           ; 4587 (20)                 ; 411136      ; 6            ; 0       ; 3         ; 63   ; 0            ; |pframe                                                                                                                                                                                                            ; pframe                ; work         ;
;    |conbus5x6:wbswitch|                                               ; 53 (52)             ; 5 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|conbus5x6:wbswitch                                                                                                                                                                                         ; conbus5x6             ; work         ;
;       |conbus_arb5:arb|                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|conbus5x6:wbswitch|conbus_arb5:arb                                                                                                                                                                         ; conbus_arb5           ; work         ;
;    |csrbrg:csrbrg|                                                    ; 6 (6)               ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|csrbrg:csrbrg                                                                                                                                                                                              ; csrbrg                ; work         ;
;    |fpd_link:FPD_Link|                                                ; 538 (1)             ; 602 (0)                   ; 18944       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link                                                                                                                                                                                          ; fpd_link              ; work         ;
;       |vgafb:vgafb|                                                   ; 522 (98)            ; 422 (27)                  ; 18944       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb                                                                                                                                                                              ; vgafb                 ; work         ;
;          |asfifo:fifo|                                                ; 48 (12)             ; 41 (3)                    ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo                                                                                                                                                                  ; asfifo                ; work         ;
;             |altsyncram:mem_rtl_0|                                    ; 0 (0)               ; 0 (0)                     ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0                                                                                                                                             ; altsyncram            ; work         ;
;                |altsyncram_o8d1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0|altsyncram_o8d1:auto_generated                                                                                                              ; altsyncram_o8d1       ; work         ;
;             |asfifo_graycounter:counter_read|                         ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read                                                                                                                                  ; asfifo_graycounter    ; work         ;
;             |asfifo_graycounter:counter_write|                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write                                                                                                                                 ; asfifo_graycounter    ; work         ;
;          |vgafb_ctlif:ctlif|                                          ; 222 (222)           ; 213 (213)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif                                                                                                                                                            ; vgafb_ctlif           ; work         ;
;          |vgafb_pixelfeed:pixelfeed|                                  ; 154 (63)            ; 141 (84)                  ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed                                                                                                                                                    ; vgafb_pixelfeed       ; work         ;
;             |vgafb_fifo32to16:fifo32to16|                             ; 91 (91)             ; 57 (57)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16                                                                                                                        ; vgafb_fifo32to16      ; work         ;
;                |altsyncram:storage_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0                                                                                               ; altsyncram            ; work         ;
;                   |altsyncram_occ1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0|altsyncram_occ1:auto_generated                                                                ; altsyncram_occ1       ; work         ;
;       |video_lvds:lvds|                                               ; 15 (0)              ; 180 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds                                                                                                                                                                          ; video_lvds            ; work         ;
;          |altlvds_tx:lvds_tx|                                         ; 15 (0)              ; 180 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx                                                                                                                                                       ; altlvds_tx            ; work         ;
;             |lvds_tx_1iq1:auto_generated|                             ; 15 (6)              ; 180 (110)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated                                                                                                                           ; lvds_tx_1iq1          ; work         ;
;                |cntr_djb:cntr2|                                       ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2                                                                                                            ; cntr_djb              ; work         ;
;                |ddio_out_2qb:ddio_out|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out                                                                                                     ; ddio_out_2qb          ; work         ;
;                |shift_reg_4hb:shift_reg12|                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12                                                                                                 ; shift_reg_4hb         ; work         ;
;                |shift_reg_4hb:shift_reg13|                            ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg13                                                                                                 ; shift_reg_4hb         ; work         ;
;                |shift_reg_4hb:shift_reg14|                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg14                                                                                                 ; shift_reg_4hb         ; work         ;
;                |shift_reg_4hb:shift_reg15|                            ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg15                                                                                                 ; shift_reg_4hb         ; work         ;
;                |shift_reg_4hb:shift_reg16|                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg16                                                                                                 ; shift_reg_4hb         ; work         ;
;                |shift_reg_4hb:shift_reg17|                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg17                                                                                                 ; shift_reg_4hb         ; work         ;
;                |shift_reg_4hb:shift_reg18|                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg18                                                                                                 ; shift_reg_4hb         ; work         ;
;                |shift_reg_4hb:shift_reg19|                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg19                                                                                                 ; shift_reg_4hb         ; work         ;
;                |shift_reg_4hb:shift_reg20|                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20                                                                                                 ; shift_reg_4hb         ; work         ;
;                |shift_reg_4hb:shift_reg21|                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg21                                                                                                 ; shift_reg_4hb         ; work         ;
;    |lm32_top:cpu|                                                     ; 3381 (0)            ; 1958 (0)                  ; 291328      ; 6            ; 0       ; 3         ; 0    ; 0            ; |pframe|lm32_top:cpu                                                                                                                                                                                               ; lm32_top              ; work         ;
;       |lm32_cpu:cpu|                                                  ; 3381 (1239)         ; 1958 (417)                ; 291328      ; 6            ; 0       ; 3         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu                                                                                                                                                                                  ; lm32_cpu              ; work         ;
;          |lm32_adder:adder|                                           ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_adder:adder                                                                                                                                                                 ; lm32_adder            ; work         ;
;             |lm32_addsub:addsub|                                      ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_adder:adder|lm32_addsub:addsub                                                                                                                                              ; lm32_addsub           ; work         ;
;          |lm32_decoder:decoder|                                       ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_decoder:decoder                                                                                                                                                             ; lm32_decoder          ; work         ;
;          |lm32_instruction_unit:instruction_unit|                     ; 735 (467)           ; 524 (280)                 ; 140800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit                                                                                                                                           ; lm32_instruction_unit ; work         ;
;             |lm32_icache:icache|                                      ; 268 (238)           ; 244 (62)                  ; 140800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache                                                                                                                        ; lm32_icache           ; work         ;
;                |lm32_ram:memories[0].way_0_data_ram|                  ; 8 (8)               ; 55 (55)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram                                                                                    ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_0                                                               ; altsyncram            ; work         ;
;                      |altsyncram_95e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_95e1:auto_generated                                ; altsyncram_95e1       ; work         ;
;                |lm32_ram:memories[0].way_0_tag_ram|                   ; 9 (9)               ; 36 (36)                   ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram                                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0                                                                ; altsyncram            ; work         ;
;                      |altsyncram_tvd1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_tvd1:auto_generated                                 ; altsyncram_tvd1       ; work         ;
;                |lm32_ram:memories[1].way_0_data_ram|                  ; 7 (7)               ; 55 (55)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram                                                                                    ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0                                                               ; altsyncram            ; work         ;
;                      |altsyncram_95e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_95e1:auto_generated                                ; altsyncram_95e1       ; work         ;
;                |lm32_ram:memories[1].way_0_tag_ram|                   ; 6 (6)               ; 36 (36)                   ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram                                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0                                                                ; altsyncram            ; work         ;
;                      |altsyncram_tvd1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_tvd1:auto_generated                                 ; altsyncram_tvd1       ; work         ;
;          |lm32_interrupt:interrupt_unit|                              ; 39 (39)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit                                                                                                                                                    ; lm32_interrupt        ; work         ;
;          |lm32_load_store_unit:load_store_unit|                       ; 601 (200)           ; 589 (213)                 ; 148480      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit                                                                                                                                             ; lm32_load_store_unit  ; work         ;
;             |lm32_dcache:dcache|                                      ; 401 (299)           ; 376 (56)                  ; 148480      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache                                                                                                                          ; lm32_dcache           ; work         ;
;                |lm32_ram:memories[0].byte_memories[0].way_0_data_ram| ; 11 (11)             ; 31 (31)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0                                                ; altsyncram            ; work         ;
;                      |altsyncram_f2e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated                 ; altsyncram_f2e1       ; work         ;
;                |lm32_ram:memories[0].byte_memories[1].way_0_data_ram| ; 12 (12)             ; 31 (31)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0                                                ; altsyncram            ; work         ;
;                      |altsyncram_f2e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated                 ; altsyncram_f2e1       ; work         ;
;                |lm32_ram:memories[0].byte_memories[2].way_0_data_ram| ; 11 (11)             ; 31 (31)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0                                                ; altsyncram            ; work         ;
;                      |altsyncram_f2e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated                 ; altsyncram_f2e1       ; work         ;
;                |lm32_ram:memories[0].byte_memories[3].way_0_data_ram| ; 11 (11)             ; 31 (31)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0                                                ; altsyncram            ; work         ;
;                      |altsyncram_f2e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated                 ; altsyncram_f2e1       ; work         ;
;                |lm32_ram:memories[0].way_0_tag_ram|                   ; 10 (10)             ; 36 (36)                   ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram                                                                                       ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0                                                                  ; altsyncram            ; work         ;
;                      |altsyncram_hvd1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_hvd1:auto_generated                                   ; altsyncram_hvd1       ; work         ;
;                |lm32_ram:memories[1].byte_memories[0].way_0_data_ram| ; 10 (10)             ; 31 (31)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0                                                ; altsyncram            ; work         ;
;                      |altsyncram_f2e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated                 ; altsyncram_f2e1       ; work         ;
;                |lm32_ram:memories[1].byte_memories[1].way_0_data_ram| ; 10 (10)             ; 31 (31)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0                                                ; altsyncram            ; work         ;
;                      |altsyncram_f2e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated                 ; altsyncram_f2e1       ; work         ;
;                |lm32_ram:memories[1].byte_memories[2].way_0_data_ram| ; 10 (10)             ; 31 (31)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0                                                ; altsyncram            ; work         ;
;                      |altsyncram_f2e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated                 ; altsyncram_f2e1       ; work         ;
;                |lm32_ram:memories[1].byte_memories[3].way_0_data_ram| ; 10 (10)             ; 31 (31)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram                                                                     ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0                                                ; altsyncram            ; work         ;
;                      |altsyncram_f2e1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated                 ; altsyncram_f2e1       ; work         ;
;                |lm32_ram:memories[1].way_0_tag_ram|                   ; 7 (7)               ; 36 (36)                   ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram                                                                                       ; lm32_ram              ; work         ;
;                   |altsyncram:mem_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0                                                                  ; altsyncram            ; work         ;
;                      |altsyncram_hvd1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_hvd1:auto_generated                                   ; altsyncram_hvd1       ; work         ;
;          |lm32_logic_op:logic_op|                                     ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_logic_op:logic_op                                                                                                                                                           ; lm32_logic_op         ; work         ;
;          |lm32_mc_arithmetic:mc_arithmetic|                           ; 224 (224)           ; 164 (164)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic                                                                                                                                                 ; lm32_mc_arithmetic    ; work         ;
;          |lm32_multiplier:multiplier|                                 ; 138 (110)           ; 108 (108)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier                                                                                                                                                       ; lm32_multiplier       ; work         ;
;             |lpm_mult:Mult0|                                          ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0                                                                                                                                        ; lpm_mult              ; work         ;
;                |mult_7dt:auto_generated|                              ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                ; mult_7dt              ; work         ;
;          |lm32_ram:reg_0|                                             ; 4 (4)               ; 43 (43)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0                                                                                                                                                                   ; lm32_ram              ; work         ;
;             |altsyncram:mem_rtl_0|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0                                                                                                                                              ; altsyncram            ; work         ;
;                |altsyncram_mcc1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated                                                                                                               ; altsyncram_mcc1       ; work         ;
;          |lm32_ram:reg_1|                                             ; 4 (4)               ; 43 (43)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1                                                                                                                                                                   ; lm32_ram              ; work         ;
;             |altsyncram:mem_rtl_0|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|altsyncram:mem_rtl_0                                                                                                                                              ; altsyncram            ; work         ;
;                |altsyncram_mcc1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated                                                                                                               ; altsyncram_mcc1       ; work         ;
;          |lm32_shifter:shifter|                                       ; 191 (191)           ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter                                                                                                                                                             ; lm32_shifter          ; work         ;
;    |memcard:memcard|                                                  ; 172 (172)           ; 129 (129)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|memcard:memcard                                                                                                                                                                                            ; memcard               ; work         ;
;    |pll_3x5:pll_3x5|                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|pll_3x5:pll_3x5                                                                                                                                                                                            ; pll_3x5               ; work         ;
;       |altpll:altpll_component|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|pll_3x5:pll_3x5|altpll:altpll_component                                                                                                                                                                    ; altpll                ; work         ;
;          |pll_3x5_altpll:auto_generated|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|pll_3x5:pll_3x5|altpll:altpll_component|pll_3x5_altpll:auto_generated                                                                                                                                      ; pll_3x5_altpll        ; work         ;
;    |pll_x1:pll_x1|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|pll_x1:pll_x1                                                                                                                                                                                              ; pll_x1                ; work         ;
;       |altpll:altpll_component|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|pll_x1:pll_x1|altpll:altpll_component                                                                                                                                                                      ; altpll                ; work         ;
;          |pll_x1_altpll:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|pll_x1:pll_x1|altpll:altpll_component|pll_x1_altpll:auto_generated                                                                                                                                         ; pll_x1_altpll         ; work         ;
;    |spi_flash:spi_flash|                                              ; 142 (40)            ; 117 (69)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|spi_flash:spi_flash                                                                                                                                                                                        ; spi_flash             ; work         ;
;       |flash_ctrl:flash_ctrl|                                         ; 102 (102)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|spi_flash:spi_flash|flash_ctrl:flash_ctrl                                                                                                                                                                  ; flash_ctrl            ; work         ;
;       |simple_dual_ram:page_pgm_mem|                                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|spi_flash:spi_flash|simple_dual_ram:page_pgm_mem                                                                                                                                                           ; simple_dual_ram       ; work         ;
;          |altsyncram:ram_rtl_0|                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0                                                                                                                                      ; altsyncram            ; work         ;
;             |altsyncram_00d1:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated                                                                                                       ; altsyncram_00d1       ; work         ;
;    |sysctl:sysctl|                                                    ; 559 (559)           ; 276 (276)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|sysctl:sysctl                                                                                                                                                                                              ; sysctl                ; work         ;
;    |uart:uart|                                                        ; 154 (56)            ; 104 (39)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|uart:uart                                                                                                                                                                                                  ; uart                  ; work         ;
;       |uart_transceiver:transceiver|                                  ; 98 (98)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|uart:uart|uart_transceiver:transceiver                                                                                                                                                                     ; uart_transceiver      ; work         ;
;    |wb_rom:rom|                                                       ; 3 (3)               ; 2 (2)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_rom:rom                                                                                                                                                                                                 ; wb_rom                ; work         ;
;       |altsyncram:rom_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_rom:rom|altsyncram:rom_rtl_0                                                                                                                                                                            ; altsyncram            ; work         ;
;          |altsyncram_oj71:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_rom:rom|altsyncram:rom_rtl_0|altsyncram_oj71:auto_generated                                                                                                                                             ; altsyncram_oj71       ; work         ;
;    |wb_sdram_ctrl:wb_sdram_ctrl|                                      ; 1849 (0)            ; 1296 (0)                  ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl                                                                                                                                                                                ; wb_sdram_ctrl         ; work         ;
;       |sdram_ctrl:sdram_ctrl|                                         ; 666 (666)           ; 232 (232)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl                                                                                                                                                          ; sdram_ctrl            ; work         ;
;       |wb_port_arbiter:wb_port_arbiter|                               ; 1183 (139)          ; 1064 (68)                 ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter                                                                                                                                                ; wb_port_arbiter       ; work         ;
;          |wb_port:wbports[0].wb_port|                                 ; 376 (369)           ; 203 (199)                 ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port                                                                                                                     ; wb_port               ; work         ;
;             |bufram:bufram|                                           ; 1 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram                                                                                                       ; bufram                ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|               ; 1 (1)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                ; dpram_altera          ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                ; altsyncram            ; work         ;
;                      |altsyncram_ses1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated ; altsyncram_ses1       ; work         ;
;             |dual_clock_fifo:wrfifo|                                  ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                              ; dual_clock_fifo       ; work         ;
;          |wb_port:wbports[1].wb_port|                                 ; 668 (339)           ; 793 (238)                 ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port                                                                                                                     ; wb_port               ; work         ;
;             |bufram:bufram|                                           ; 1 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram                                                                                                       ; bufram                ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|               ; 1 (1)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                ; dpram_altera          ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                ; altsyncram            ; work         ;
;                      |altsyncram_ses1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated ; altsyncram_ses1       ; work         ;
;             |dual_clock_fifo:wrfifo|                                  ; 328 (328)           ; 555 (555)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo                                                                                              ; dual_clock_fifo       ; work         ;
+-----------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; Name                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0|altsyncram_o8d1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 18           ; 1024         ; 18           ; 18432 ; None                                   ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0|altsyncram_occ1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_95e1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_tvd1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864  ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_95e1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_tvd1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864  ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_hvd1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 512          ; 17           ; 512          ; 17           ; 8704  ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_hvd1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 512          ; 17           ; 512          ; 17           ; 8704  ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                   ;
; spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None                                   ;
; wb_rom:rom|altsyncram:rom_rtl_0|altsyncram_oj71:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; ROM              ; 3072         ; 32           ; --           ; --           ; 98304 ; db/pframe.ram0_wb_rom_f324341d.hdl.mif ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state ;
+-------------------+------------------+-------------------+-----------------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                                ;
+-------------------+------------------+-------------------+-----------------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                               ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                               ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                               ;
+-------------------+------------------+-------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+----------------------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                                      ;
+-----------------+-----------------+----------------+---------------+----------------------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                                  ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                                  ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                                  ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                                  ;
+-----------------+-----------------+----------------+---------------+----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state ;
+-------------------+------------------+-------------------+-----------------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                                ;
+-------------------+------------------+-------------------+-----------------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                               ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                               ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                               ;
+-------------------+------------------+-------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+----------------------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                                      ;
+-----------------+-----------------+----------------+---------------+----------------------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                                  ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                                  ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                                  ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                                  ;
+-----------------+-----------------+----------------+---------------+----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|next_state           ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; Name                ; next_state.READ ; next_state.IDLE ; next_state.PRE ; next_state.ACTIVATE ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; next_state.IDLE     ; 0               ; 0               ; 0              ; 0                   ;
; next_state.READ     ; 1               ; 1               ; 0              ; 0                   ;
; next_state.ACTIVATE ; 0               ; 1               ; 0              ; 1                   ;
; next_state.PRE      ; 0               ; 1               ; 1              ; 0                   ;
+---------------------+-----------------+-----------------+----------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|state                                                                                                                   ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; Name                ; state.REF ; state.PRE_ALL ; state.PRE ; state.ACTIVATE ; state.WRITE ; state.READ ; state.IDLE ; state.INIT_PGM_MODE ; state.INIT_REF ; state.INIT_PRE ; state.INIT_POWERUP ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; state.INIT_POWERUP  ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 0                  ;
; state.INIT_PRE      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 1              ; 1                  ;
; state.INIT_REF      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 1              ; 0              ; 1                  ;
; state.INIT_PGM_MODE ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 1                   ; 0              ; 0              ; 1                  ;
; state.IDLE          ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 1          ; 0                   ; 0              ; 0              ; 1                  ;
; state.READ          ; 0         ; 0             ; 0         ; 0              ; 0           ; 1          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.WRITE         ; 0         ; 0             ; 0         ; 0              ; 1           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.ACTIVATE      ; 0         ; 0             ; 0         ; 1              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE           ; 0         ; 0             ; 1         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE_ALL       ; 0         ; 1             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.REF           ; 1         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|state ;
+-----------+-----------+-----------+------------------------------------------------------+
; Name      ; state.010 ; state.000 ; state.011                                            ;
+-----------+-----------+-----------+------------------------------------------------------+
; state.000 ; 0         ; 0         ; 0                                                    ;
; state.010 ; 1         ; 1         ; 0                                                    ;
; state.011 ; 0         ; 1         ; 1                                                    ;
+-----------+-----------+-----------+------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |pframe|csrbrg:csrbrg|state                                  ;
+-----------------+-----------+-----------------+-----------------+------------+
; Name            ; state.ACK ; state.DELAYACK2 ; state.DELAYACK1 ; state.IDLE ;
+-----------------+-----------+-----------------+-----------------+------------+
; state.IDLE      ; 0         ; 0               ; 0               ; 0          ;
; state.DELAYACK1 ; 0         ; 0               ; 1               ; 1          ;
; state.DELAYACK2 ; 0         ; 1               ; 0               ; 1          ;
; state.ACK       ; 1         ; 0               ; 0               ; 1          ;
+-----------------+-----------+-----------------+-----------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][21]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][20]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][19]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][18]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][17]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][16]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][15]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][14]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][13]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][12]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][11]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][10]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][9]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][8]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][7]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][6]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][5]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][4]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][3]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][31]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][30]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][29]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][28]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][27]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][26]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][25]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][24]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][23]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][22]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][21]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][20]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][19]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][18]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][17]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][16]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][15]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][14]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][13]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][12]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][11]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][10]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][9]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][8]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][7]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][6]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][5]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][4]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][3]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][1]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[1][3]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[1][2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[1][1]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[1][0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_write_bufram                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_write_ack                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; sysctl:sysctl|gpio_in0[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; uart:uart|csr_do[16..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[2..4,13,18,19]                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[2..4,13,18,19]                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[2..4,13,18,19]                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[2..4,9..11,20,27,32,33,39,40]                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_we[1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][31]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][30]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][29]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][28]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][27]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][26]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][25]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][24]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][23]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][22]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4..35]                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; sysctl:sysctl|gpio_in[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; sysctl:sysctl|gpio_inbefore[0]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; sysctl:sysctl|gpio_in[1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0..3,36..65]          ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; sysctl:sysctl|gpio_inbefore[1]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; sysctl:sysctl|gpio_irq                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[0..3]                                           ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0]            ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o                          ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0..2]              ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1,2]          ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0..2]           ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[0..2]                   ; Lost fanout                                                                                                                                              ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|sda_1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|sda_2                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1,2]               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1,2]            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1,2]          ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[59..65]               ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                      ; Merged with wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                ;
; lm32_top:cpu|lm32_cpu:cpu|size_x[0]                                                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|logic_op_x[0]                                                                                                      ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[3]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[3]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[6]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[6]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[9]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[9]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[10]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[10]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[13]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[13]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[15]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[15]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[16]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[16]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[22]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[22]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[24]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[24]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[27]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[27]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[31]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[31]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[21]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[21]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[29]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[29]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|d_cti_o[2]                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|d_cti_o[0]                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|d_cyc_o                                                                        ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|d_stb_o                                                                       ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[2]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[2]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[2]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[2]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|ra[0]                    ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[2]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[2]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[2]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[2]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[3]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[3]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[3]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[3]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|ra[1]                    ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[3]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[3]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[3]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[3]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[4]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[4]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[4]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[4]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|ra[2]                    ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[4]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[4]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[4]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[4]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[5]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[5]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[5]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[5]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|ra[3]                    ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[5]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[5]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[5]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[5]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[6]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[6]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[6]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[6]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|ra[4]                    ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[6]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[6]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[6]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[6]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[7]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[7]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[7]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[7]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|ra[5]                    ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[7]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[7]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[7]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[7]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[8]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[8]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[8]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[8]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|ra[6]                    ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[8]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[8]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[8]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[8]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[9]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[9]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[9]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[9]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|ra[7]                    ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[9]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[9]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[9]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[9]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[10] ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[8]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[10] ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[8]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[10] ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[8]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[10] ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[8]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|ra[8]                    ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[8]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[10] ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[8]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[10] ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[8]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[10] ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[8]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[10] ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[8]                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[0]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[0] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[0]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[0] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[0]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[0] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[0]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[0] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[0]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[0] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[0]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[0] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[0]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[0] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|ra[1]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[1] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|ra[1]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[1] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|ra[1]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[1] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|ra[1]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[1] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|ra[1]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[1] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|ra[1]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[1] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|ra[1]  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[1] ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|i_cti_o[2]                                                                   ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|i_cti_o[0]                                                                  ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|i_cyc_o                                                                      ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|i_stb_o                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[3]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|ra[0]                  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[3]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[0]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[4]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|ra[1]                  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[4]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[1]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[5]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|ra[2]                  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[5]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[2]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[6]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|ra[3]                  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[6]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[3]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[7]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|ra[4]                  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[7]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[4]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[8]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|ra[5]                  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[8]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[5]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[9]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|ra[6]                  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[9]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[6]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[10]                ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|ra[7]                  ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[10]                ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[7]                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[0]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[0]                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[1]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[1]                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|ra[2]                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[2]                ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_r[2]                                                                                                        ; Merged with fpd_link:FPD_Link|vgafb:vgafb|vga_r[7]                                                                                                       ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_r[1]                                                                                                        ; Merged with fpd_link:FPD_Link|vgafb:vgafb|vga_r[6]                                                                                                       ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_r[0]                                                                                                        ; Merged with fpd_link:FPD_Link|vgafb:vgafb|vga_r[5]                                                                                                       ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_g[1]                                                                                                        ; Merged with fpd_link:FPD_Link|vgafb:vgafb|vga_g[7]                                                                                                       ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_g[0]                                                                                                        ; Merged with fpd_link:FPD_Link|vgafb:vgafb|vga_g[6]                                                                                                       ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_b[2]                                                                                                        ; Merged with fpd_link:FPD_Link|vgafb:vgafb|vga_b[7]                                                                                                       ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_b[1]                                                                                                        ; Merged with fpd_link:FPD_Link|vgafb:vgafb|vga_b[6]                                                                                                       ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_b[0]                                                                                                        ; Merged with fpd_link:FPD_Link|vgafb:vgafb|vga_b[5]                                                                                                       ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[2]                      ; Merged with wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]                ;
; lm32_top:cpu|lm32_cpu:cpu|logic_op_x[0]                                                                                                       ; Merged with lm32_top:cpu|lm32_cpu:cpu|condition_x[0]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|logic_op_x[2]                                                                                                       ; Merged with lm32_top:cpu|lm32_cpu:cpu|condition_x[2]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|size_x[1]                                                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|logic_op_x[1]                                                                                                      ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[2]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[2]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[11]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[11]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[14]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[14]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[18]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[18]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[20]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[20]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[2]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[2]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[3]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[3]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[7]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[7]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[11]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[11]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[15]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[15]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[19]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[19]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[23]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[23]                                                                                                    ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[9]                                                  ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[34]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[28]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[33]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[8]                                                  ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[30]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[7]                                                  ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[29]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[11]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[27]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[17]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[26]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[10]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[21]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[12]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[14]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[9]                                                  ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[34]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[28]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[33]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[8]                                                  ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[30]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[7]                                                  ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[29]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[11]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[27]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[17]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[26]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[10]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[21]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[12]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[14]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[9]                                                  ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[34]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[28]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[33]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[8]                                                  ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[30]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[7]                                                  ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[29]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[11]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[27]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[17]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[26]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[10]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[21]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[12]                                                 ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[14]                                                ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[23]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[69]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[63]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[68]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[22]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[65]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[21]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[64]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[16]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[62]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[56]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[61]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[15]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[58]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[14]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[57]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[25]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[55]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[38]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[54]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[24]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[49]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[18]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[48]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[31]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[47]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[17]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[42]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[26]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[35]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[19]                                                   ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[28]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg15|shift_reg[6]                       ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20|shift_reg[6]                      ;
; lm32_top:cpu|lm32_cpu:cpu|logic_op_x[3]                                                                                                       ; Merged with lm32_top:cpu|lm32_cpu:cpu|direction_x                                                                                                        ;
; lm32_top:cpu|lm32_cpu:cpu|w_result_sel_load_x                                                                                                 ; Merged with lm32_top:cpu|lm32_cpu:cpu|load_x                                                                                                             ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[19]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[19]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[27]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[27]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[0]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[0]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[8]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[8]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[5]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[5]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[12]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[12]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[17]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[17]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|logic_op_x[1]                                                                                                       ; Merged with lm32_top:cpu|lm32_cpu:cpu|condition_x[1]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[1]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[1]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[4]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[4]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[21]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[21]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[1]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[1]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[10]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[10]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[12]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[12]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[0]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[0]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[9]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[9]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[22]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[22]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|sign_extend_x                                                                                                       ; Merged with lm32_top:cpu|lm32_cpu:cpu|condition_x[2]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[28]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[28]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[18]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[18]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[5]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[5]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[7]                                                                            ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[7]                                                                                                     ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[23]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[23]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[30]                                                                           ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_1_x[30]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[31]                                                                          ; Merged with lm32_top:cpu|lm32_cpu:cpu|operand_0_x[31]                                                                                                    ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[30]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[30]                                                                         ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[28]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[28]                                                                         ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[26]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[26]                                                                         ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[25]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[25]                                                                         ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[24]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[24]                                                                         ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[20]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[20]                                                                         ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[16]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[16]                                                                         ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[14]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[14]                                                                         ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[13]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[13]                                                                         ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[8]                                                                                                      ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[8]                                                                          ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[6]                                                                                                      ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[6]                                                                          ;
; lm32_top:cpu|lm32_cpu:cpu|operand_0_x[4]                                                                                                      ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand[4]                                                                          ;
; lm32_top:cpu|lm32_cpu:cpu|operand_1_x[29]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[29]                                                                          ;
; lm32_top:cpu|lm32_cpu:cpu|operand_1_x[26]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[26]                                                                          ;
; lm32_top:cpu|lm32_cpu:cpu|operand_1_x[25]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[25]                                                                          ;
; lm32_top:cpu|lm32_cpu:cpu|operand_1_x[17]                                                                                                     ; Merged with lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier[17]                                                                          ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[7,8,13]                                               ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[12]                                                  ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[1,5,6]                                              ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[0]                                                 ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[1,5,6]                                              ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[0]                                                 ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[1,5,6]                                                ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[0]                                                   ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg13|shift_reg[5]                       ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12|shift_reg[5]                      ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[1,5,6]                                              ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[0]                                                 ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg13|shift_reg[6]                       ; Merged with fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12|shift_reg[6]                      ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[1..31]                                          ; Merged with wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[0]                                             ;
; lm32_top:cpu|lm32_cpu:cpu|data_bus_error_seen                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit|ip[1,4..31]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|bus_error_f                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; lm32_top:cpu|lm32_cpu:cpu|data_bus_error_exception_m                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|bus_error_d                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; lm32_top:cpu|lm32_cpu:cpu|bus_error_x                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[0]                                              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[2..31]                                                                                                   ; Lost fanout                                                                                                                                              ;
; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read|gray_count[0]                                                       ; Merged with fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read|binary_count[1]                                                    ;
; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write|gray_count[0]                                                      ; Merged with fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write|binary_count[1]                                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|i_cti_o[1]                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|d_cti_o[1]                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][30]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][28]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state~5                                          ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~6                                             ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~7                                             ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~8                                             ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state~5                                          ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state~6                                             ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state~7                                             ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state~8                                             ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|next_state~6                                                                                ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|next_state~9                                                                                ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|state~10                                                                                    ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|state~11                                                                                    ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|state~12                                                                                    ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|state~13                                                                                    ; Lost fanout                                                                                                                                              ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|state~6                                                                            ; Lost fanout                                                                                                                                              ;
; csrbrg:csrbrg|state~2                                                                                                                         ; Lost fanout                                                                                                                                              ;
; csrbrg:csrbrg|state~3                                                                                                                         ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; sysctl:sysctl|clkdiv[0]                                                                                                                       ; Merged with spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[0]                                                                                         ;
; spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[3]                                                                                          ; Lost fanout                                                                                                                                              ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|state.010                                                                          ; Lost fanout                                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                                          ; Merged with wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_read_ack                                           ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                                          ; Merged with wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_read_ack                                           ;
; Total Number of Removed Registers = 616                                                                                                       ;                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                              ;
+--------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; lm32_top:cpu|lm32_cpu:cpu|data_bus_error_seen                                                          ; Stuck at GND              ; lm32_top:cpu|lm32_cpu:cpu|data_bus_error_exception_m,                                                                               ;
;                                                                                                        ; due to stuck port data_in ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[2], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[3],                                                   ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[4], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[5],                                                   ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[6], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[7],                                                   ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[8], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[9],                                                   ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[10], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[11],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[12], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[13],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[14], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[15],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[16], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[17],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[18], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[19],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[20], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[21],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[22], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[23],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[24], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[25],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[26], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[27],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[28], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[29],                                                 ;
;                                                                                                        ;                           ; lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[30], lm32_top:cpu|lm32_cpu:cpu|memop_pc_w[31]                                                  ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_write_ack    ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4],         ;
;                                                                                                        ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5],         ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6],         ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[7],         ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3],         ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2],         ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1],         ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0],         ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0], ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1], ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[2], ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0],   ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1],   ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2],   ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[1],           ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0],      ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0],   ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1],      ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2],      ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0], ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1],   ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2],   ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1], ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2]  ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_write_bufram ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[0],                                   ;
;                                                                                                        ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[1],                                   ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[2],                                   ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[3],                                   ;
;                                                                                                        ;                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o                ;
; sysctl:sysctl|gpio_in0[0]                                                                              ; Stuck at GND              ; sysctl:sysctl|gpio_in[0], sysctl:sysctl|gpio_irq,                                                                                   ;
;                                                                                                        ; due to stuck port data_in ; lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit|ip[1]                                                                       ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|bus_error_f                           ; Stuck at GND              ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|bus_error_d,                                                       ;
;                                                                                                        ; due to stuck port data_in ; lm32_top:cpu|lm32_cpu:cpu|bus_error_x                                                                                               ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[19]          ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[19],                                      ;
;                                                                                                        ; due to stuck port data_in ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[40]                                         ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[18]          ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[18],                                      ;
;                                                                                                        ; due to stuck port data_in ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[39]                                         ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[13]          ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[13],                                      ;
;                                                                                                        ; due to stuck port data_in ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[27]                                         ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[4]           ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[4],                                       ;
;                                                                                                        ; due to stuck port data_in ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[11]                                         ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[3]           ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[3],                                       ;
;                                                                                                        ; due to stuck port data_in ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[10]                                         ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[2]           ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[2],                                       ;
;                                                                                                        ; due to stuck port data_in ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[9]                                          ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[19]          ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[33]                                         ;
;                                                                                                        ; due to stuck port data_in ;                                                                                                                                     ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|sda_1                                                  ; Stuck at GND              ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|sda_2                                                                               ;
;                                                                                                        ; due to stuck port data_in ;                                                                                                                                     ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[2]           ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[2]                                          ;
;                                                                                                        ; due to stuck port data_in ;                                                                                                                                     ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[3]           ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[3]                                          ;
;                                                                                                        ; due to stuck port data_in ;                                                                                                                                     ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[4]           ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[4]                                          ;
;                                                                                                        ; due to stuck port data_in ;                                                                                                                                     ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[13]          ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[20]                                         ;
;                                                                                                        ; due to stuck port data_in ;                                                                                                                                     ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[18]          ; Stuck at GND              ; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[32]                                         ;
;                                                                                                        ; due to stuck port data_in ;                                                                                                                                     ;
; sysctl:sysctl|gpio_in0[1]                                                                              ; Stuck at GND              ; sysctl:sysctl|gpio_in[1]                                                                                                            ;
;                                                                                                        ; due to stuck port data_in ;                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4587  ;
; Number of registers using Synchronous Clear  ; 1254  ;
; Number of registers using Synchronous Load   ; 304   ;
; Number of registers using Asynchronous Clear ; 541   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2540  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                         ;
+--------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------+---------+
; reset[1]                                                                                   ; 2       ;
; reset[2]                                                                                   ; 2       ;
; reset[3]                                                                                   ; 2       ;
; reset[4]                                                                                   ; 2       ;
; reset[5]                                                                                   ; 2       ;
; reset[6]                                                                                   ; 2       ;
; reset[7]                                                                                   ; 2       ;
; reset[8]                                                                                   ; 2       ;
; reset[9]                                                                                   ; 2       ;
; reset[10]                                                                                  ; 2       ;
; reset[11]                                                                                  ; 2       ;
; reset[14]                                                                                  ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|bcounter[0]                        ; 2       ;
; reset[0]                                                                                   ; 3       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vga_rst                                    ; 137     ;
; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|full                                             ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[12]                                ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[14]                                ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[15]                                ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[16]                                ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[17]                                ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[18]                                ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[8]                                    ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[10]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[5]                                    ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[8]                                    ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[9]                                    ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|hsync_n                                                      ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vsync_n                                                      ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[5]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[7]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[8]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[10]                                  ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[0]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[1]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[2]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[4]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[5]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[8]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[9]                                   ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|empty                                            ; 19      ;
; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write|binary_count[0] ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read|binary_count[0]  ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[1]                             ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[3]                             ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[8]                             ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[10]                            ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[5]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[7]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[8]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[10]                              ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[0]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[1]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[2]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[4]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[5]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[8]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[9]                               ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[1]                             ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[5]                             ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[8]                             ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[9]                             ; 2       ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|sof                                ; 1       ;
; Total number of inverted registers = 63                                                    ;         ;
+--------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                         ; Action           ; Reason              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|fml_adr~15                                                                                                           ; Modified         ; Timing optimization ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|Add1~0                                                                                   ; Modified         ; Timing optimization ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|Add2~1                                                                                   ; Modified         ; Timing optimization ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|Add3~1                                                                                   ; Modified         ; Timing optimization ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|consume~4                                                                                ; Modified         ; Timing optimization ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|level~5                                                                                  ; Modified         ; Timing optimization ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|level~7                                                                                  ; Modified         ; Timing optimization ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2|counter_comb_bita0~COUT                                                      ; Modified         ; Timing optimization ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2|counter_reg_bit[0]_OTERM321                                                  ; Retimed Register ; Timing optimization ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2|counter_reg_bit[1]_OTERM319                                                  ; Retimed Register ; Timing optimization ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2|counter_reg_bit[2]_OTERM323                                                  ; Retimed Register ; Timing optimization ;
; fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|sync_dffe1a~_wirecell                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|branch_target_d[2]~0                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|branch_target_x[12]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|branch_target_x[12]_OTERM95                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|branch_target_x[12]_OTERM97                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|branch_target_x[12]_OTERM99                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|branch_target_x~26                                                                                                                                 ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_0[2]~116                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_0[3]~112                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_0[4]~108                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_0[5]~104                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_0[6]~100                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_0[12]~75                                                                                                                               ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_0[12]~76                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_0[12]~76_RESYN1004_BDD1005                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[9]~88                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[9]~89                                                                                                                                ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[9]~89_RESYN1020_BDD1021                                                                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[10]~84                                                                                                                               ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[10]~85                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[10]~85_RESYN1014_BDD1015                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[11]~22                                                                                                                               ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[11]~23                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[11]~23_RESYN922_BDD923                                                                                                               ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[13]~76                                                                                                                               ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[13]~77                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[13]~77_RESYN1000_BDD1001                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|Add0~2                                                                                                      ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|Add0~92                                                                                                     ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|instruction_d[20]                                                                                           ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|instruction_d[20]_OTERM173                                                                                  ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|instruction_d[20]_OTERM175                                                                                  ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|instruction_d[20]_OTERM177                                                                                  ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|instruction_d[20]_OTERM179                                                                                  ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~1                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~6                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~9                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~12                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~13                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~14                                                                                ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~14_RESYN908_BDD909                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~17                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~23                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~24                                                                                ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~24_RESYN910_BDD911                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~24_RESYN914_BDD915                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~24_RESYN1150_BDD1151                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~24_RESYN1152_BDD1153                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal0~24_RESYN1154_BDD1155                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~4                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~7                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~10                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~13                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~14                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~15                                                                                ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~15_RESYN900_BDD901                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~18                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~24                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~25                                                                                ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~25_RESYN904_BDD905                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~25_RESYN1142_BDD1143                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~25_RESYN1144_BDD1145                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~25_RESYN1146_BDD1147                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|Equal1~25_RESYN1148_BDD1149                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[3]                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[3]_OTERM383                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[3]_OTERM803                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[4]                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[4]_OTERM381                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[4]_OTERM801                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[5]                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[5]_OTERM379                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[5]_OTERM799                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[6]                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[6]_OTERM357                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[6]_OTERM807                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[7]                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[7]_OTERM359                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[7]_OTERM809                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[8]                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[8]_OTERM361                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[8]_OTERM811                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[9]                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[9]_OTERM355                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[9]_OTERM805                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[10]                                                                   ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[10]_OTERM349                                                          ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|dmem_write_address[10]_OTERM797                                                          ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[2]                                                                        ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[2]_OTERM335                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[2]_OTERM753                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[2]_OTERM755                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[3]                                                                        ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[3]_OTERM333                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[3]_OTERM749                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[3]_OTERM751                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[4]                                                                        ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[4]_OTERM331                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[4]_OTERM743                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[4]_OTERM745                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[4]_OTERM747                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[31]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[31]_OTERM337                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[31]_OTERM757                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_address[31]_OTERM759                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[2]                                                                         ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[2]_OTERM87                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[2]_OTERM89                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[3]                                                                         ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[3]_OTERM91                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[3]_OTERM93                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[4]                                                                         ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[4]_OTERM79                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[4]_OTERM81                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[4]_OTERM83                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[4]_OTERM85                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_way_select[0]_OTERM327                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_way_select[1]_NEW328_RESYN1216_BDD1217                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_way_select[1]_OTERM329                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_way_select~2                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_way_select~4                                                                      ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_way_select~4_RESYN1202_BDD1203                                                    ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_way_select~4_RESYN1204_BDD1205                                                    ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|state[2]                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|state[2]_OTERM181                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|state[2]_OTERM183                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|state[2]_OTERM185                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|state[2]_OTERM187                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[1]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[1]_OTERM353                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[1]_OTERM773                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[2]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[2]_OTERM351                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[2]_OTERM771                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[3]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[3]_OTERM347                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[3]_OTERM769                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[4]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[4]_OTERM365                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[4]_OTERM777                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[5]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[5]_OTERM367                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[5]_OTERM779                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[6]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[6]_OTERM369                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[6]_OTERM781                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[7]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[7]_OTERM363                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[7]_OTERM775                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[8]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[8]_OTERM373                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[8]_OTERM785                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[9]                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[9]_OTERM377                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[9]_OTERM789                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[10]                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[10]_OTERM375                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[10]_OTERM787                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[11]                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[11]_OTERM371                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[11]_OTERM783                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[12]                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[12]_OTERM345                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[12]_OTERM767                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[13]                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[13]_OTERM343                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[13]_OTERM765                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[14]                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[14]_OTERM339                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[14]_OTERM761                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[15]                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[15]_OTERM341                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[15]_OTERM763                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[16]                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[16]_OTERM389                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[16]_OTERM795                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[17]                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[17]_OTERM385                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[17]_OTERM791                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[18]                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[18]_OTERM387                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|tmem_write_data[18]_OTERM793                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[0]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[0]_OTERM255                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[0]_OTERM601                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[0]_OTERM603                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[0]_OTERM605                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[1]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[1]_OTERM257                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[1]_OTERM623                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[1]_OTERM625                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[2]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[2]_OTERM259                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[2]_OTERM707                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[2]_OTERM709                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[3]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[3]_OTERM307                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[3]_OTERM619                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[3]_OTERM621                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[4]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[4]_OTERM261                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[4]_OTERM711                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[4]_OTERM713                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[5]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[5]_OTERM263                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[5]_OTERM615                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[5]_OTERM617                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[6]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[6]_OTERM265                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[6]_OTERM627                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[6]_OTERM629                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[7]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[7]_OTERM313                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[7]_OTERM731                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[7]_OTERM733                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[8]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[8]_OTERM267                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[8]_OTERM639                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[8]_OTERM641                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[9]                                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[9]_OTERM269                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[9]_OTERM651                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[9]_OTERM653                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[10]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[10]_OTERM271                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[10]_OTERM607                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[10]_OTERM609                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[11]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[11]_OTERM303                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[11]_OTERM647                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[11]_OTERM649                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[12]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[12]_OTERM273                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[12]_OTERM611                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[12]_OTERM613                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[13]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[13]_OTERM275                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[13]_OTERM643                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[13]_OTERM645                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[14]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[14]_OTERM277                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[14]_OTERM655                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[14]_OTERM657                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[15]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[15]_OTERM311                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[15]_OTERM735                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[15]_OTERM737                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[16]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[16]_OTERM279                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[16]_OTERM687                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[16]_OTERM689                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[17]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[17]_OTERM281                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[17]_OTERM699                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[17]_OTERM701                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[18]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[18]_OTERM283                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[18]_OTERM679                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[18]_OTERM681                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[19]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[19]_OTERM305                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[19]_OTERM695                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[19]_OTERM697                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[20]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[20]_OTERM285                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[20]_OTERM683                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[20]_OTERM685                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[21]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[21]_OTERM287                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[21]_OTERM691                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[21]_OTERM693                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[22]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[22]_OTERM289                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[22]_OTERM703                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[22]_OTERM705                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[23]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[23]_OTERM315                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[23]_OTERM739                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[23]_OTERM741                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[24]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[24]_OTERM291                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[24]_OTERM659                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[24]_OTERM661                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[25]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[25]_OTERM293                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[25]_OTERM671                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[25]_OTERM673                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[26]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[26]_OTERM295                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[26]_OTERM631                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[26]_OTERM633                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[27]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[27]_OTERM317                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[27]_OTERM667                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[27]_OTERM669                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[28]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[28]_OTERM297                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[28]_OTERM635                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[28]_OTERM637                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[29]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[29]_OTERM299                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[29]_OTERM663                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[29]_OTERM665                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[30]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[30]_OTERM301                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[30]_OTERM675                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[30]_OTERM677                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[31]                                                                                                    ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[31]_OTERM309                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[31]_OTERM727                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[31]_OTERM729                                                                                           ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~4                                                                                   ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~6                                                                                   ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~9                                                                                   ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~14                                                                                  ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~19                                                                                  ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~20                                                                                  ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~20_RESYN892_BDD893                                                                  ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~20_RESYN1130_BDD1131                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~20_RESYN1132_BDD1133                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~20_RESYN1134_BDD1135                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal0~20_RESYN1136_BDD1137                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal1~22                                                                                  ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Equal1~22_RESYN1156_BDD1157                                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux0~0                                                                                     ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux0~0_RESYN1138_BDD1139                                                                   ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux0~0_RESYN1140_BDD1141                                                                   ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux2~0                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux2~1                                                                                     ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux2~1_RESYN1178_BDD1179                                                                   ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux2~1_RESYN1180_BDD1181                                                                   ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux2~1_RESYN1182_BDD1183                                                                   ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux4~0                                                                                     ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux4~1                                                                                     ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux4~1_RESYN1184_BDD1185                                                                   ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux4~1_RESYN1186_BDD1187                                                                   ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|Mux4~1_RESYN1188_BDD1189                                                                   ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|always0~0_Duplicate_2                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|always0~0_Duplicate_RESYN1208_BDD1209 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|always0~1_Duplicate_3                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|always0~1_Duplicate_RESYN1206_BDD1207 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|always0~0_Duplicate_2                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|always0~0_Duplicate_RESYN1210_BDD1211 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|always0~0_Duplicate_2                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|always0~0_Duplicate_RESYN1212_BDD1213 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem~5                                                   ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem~5_RESYN1128_BDD1129                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|always0~0                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|always0~0_RESYN1198_BDD1199           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|always0~0                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|always0~1                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|always0~1_RESYN1200_BDD1201           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|always0~0                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|always0~0_RESYN1196_BDD1197           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|always0~0                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|always0~0_RESYN1194_BDD1195           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem~0                                                   ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem~1                                                   ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem~3                                                   ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem~4                                                   ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem~5                                                   ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem~5_RESYN888_BDD889                                   ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem~5_RESYN1122_BDD1123                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem~5_RESYN1124_BDD1125                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem~5_RESYN1126_BDD1127                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[4]_NEW438_RESYN1266_BDD1267                                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[4]_OTERM439                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[5]_NEW436_RESYN1264_BDD1265                                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[5]_OTERM437                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[6]_NEW434_RESYN1262_BDD1263                                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[6]_OTERM435                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[7]_NEW432_RESYN1260_BDD1261                                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[7]_OTERM433                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[8]_NEW410_RESYN1238_BDD1239                                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[8]_OTERM411                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[9]_NEW412_RESYN1240_BDD1241                                                 ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[9]_OTERM413                                                                 ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[10]_NEW414_RESYN1242_BDD1243                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[10]_OTERM415                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[11]_NEW408_RESYN1236_BDD1237                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[11]_OTERM409                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[12]_NEW402_RESYN1230_BDD1231                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[12]_OTERM403                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[29]_NEW440_RESYN1268_BDD1269                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[29]_OTERM441                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[30]_NEW442_RESYN1270_BDD1271                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[30]_OTERM443                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[31]_NEW390_RESYN1218_BDD1219                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_address[31]_OTERM391                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[2]                                                                           ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[2]_OTERM67                                                                   ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[2]_OTERM69                                                                   ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[2]_OTERM71                                                                   ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[2]_OTERM73_OTERM595                                                          ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[2]_OTERM73_OTERM597                                                          ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[2]_OTERM73_OTERM599                                                          ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[3]                                                                           ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[3]_OTERM75                                                                   ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[3]_OTERM77                                                                   ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|state[1]                                                                                   ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|state[1]_OTERM189                                                                          ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|state[1]_OTERM191                                                                          ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|state[1]_OTERM193                                                                          ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|state[1]_OTERM195                                                                          ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[1]_NEW406_RESYN1234_BDD1235                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[1]_OTERM407                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[1]~0                                                                       ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[2]_NEW404_RESYN1232_BDD1233                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[2]_OTERM405                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[3]_NEW400_RESYN1228_BDD1229                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[3]_OTERM401                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[4]_NEW418_RESYN1246_BDD1247                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[4]_OTERM419                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[5]_NEW420_RESYN1248_BDD1249                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[5]_OTERM421                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[6]_NEW422_RESYN1250_BDD1251                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[6]_OTERM423                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[7]_NEW416_RESYN1244_BDD1245                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[7]_OTERM417                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[8]_NEW426_RESYN1254_BDD1255                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[8]_OTERM427                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[9]_NEW430_RESYN1258_BDD1259                                                ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[9]_OTERM431                                                                ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[10]_NEW428_RESYN1256_BDD1257                                               ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[10]_OTERM429                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[11]_NEW424_RESYN1252_BDD1253                                               ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[11]_OTERM425                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[12]_NEW398_RESYN1226_BDD1227                                               ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[12]_OTERM399                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[13]_NEW396_RESYN1224_BDD1225                                               ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[13]_OTERM397                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[14]_NEW392_RESYN1220_BDD1221                                               ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[14]_OTERM393                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[15]_NEW394_RESYN1222_BDD1223                                               ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[15]_OTERM395                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[16]_NEW444_RESYN1272_BDD1273                                               ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|tmem_write_data[16]_OTERM445                                                               ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|Add1~1                                                                                                            ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[0]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[0]_OTERM57                                                                                                      ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[0]_OTERM59                                                                                                      ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[0]_OTERM61                                                                                                      ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[1]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[1]_OTERM63                                                                                                      ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[1]_OTERM65                                                                                                      ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[2]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[2]_OTERM215                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[2]_OTERM479                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[2]_OTERM481                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[3]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[3]_OTERM213                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[3]_OTERM475                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[3]_OTERM477                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[4]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[4]_OTERM219                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[4]_OTERM487                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[4]_OTERM489                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[5]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[5]_OTERM223                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[5]_OTERM495                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[5]_OTERM497                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[6]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[6]_OTERM221                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[6]_OTERM491                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[6]_OTERM493                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[7]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[7]_OTERM217                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[7]_OTERM483                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[7]_OTERM485                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[8]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[8]_OTERM227                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[8]_OTERM503                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[8]_OTERM505                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[9]                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[9]_OTERM229                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[9]_OTERM507                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[9]_OTERM509                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[10]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[10]_OTERM231                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[10]_OTERM511                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[10]_OTERM513                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[11]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[11]_OTERM225                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[11]_OTERM499                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[11]_OTERM501                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[12]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[12]_OTERM325                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[12]_OTERM723                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[12]_OTERM725                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[13]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[13]_OTERM211                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[13]_OTERM471                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[13]_OTERM473                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[14]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[14]_OTERM209                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[14]_OTERM467                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[14]_OTERM469                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[15]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[15]_OTERM207                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[15]_OTERM463                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[15]_OTERM465                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[16]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[16]_OTERM235                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[16]_OTERM519                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[16]_OTERM521                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[17]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[17]_OTERM237                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[17]_OTERM523                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[17]_OTERM525                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[18]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[18]_OTERM239                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[18]_OTERM527                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[18]_OTERM529                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[19]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[19]_OTERM233                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[19]_OTERM515                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[19]_OTERM517                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[20]_OTERM243                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[21]_OTERM247                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[22]_OTERM245                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[23]_OTERM241                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[24]_OTERM203                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[25]_OTERM201                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[26]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[26]_OTERM199                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[26]_OTERM455                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[26]_OTERM457                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[27]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[27]_OTERM205                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[27]_OTERM459                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[27]_OTERM461                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[28]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[28]_OTERM253                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[28]_OTERM531                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[28]_OTERM533                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[29]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[29]_OTERM249                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[29]_OTERM451                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[29]_OTERM453                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[30]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[30]_OTERM251                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[30]_OTERM447                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[30]_OTERM449                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[31]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[31]_OTERM197                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[31]_OTERM591                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[31]_OTERM593                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|cycles~0                                                                                                          ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|p~31                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|t[0]~1                                                                                                            ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated|op_1~1                                                                           ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand~26                                                                                                          ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand~26_RESYN1054_BDD1055                                                                                        ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand~27                                                                                                          ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|muliplicand~27_RESYN1056_BDD1057                                                                                        ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~21_Duplicate_57                                                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~24_Duplicate_58                                                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~27_Duplicate_59                                                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~35                                                                                                           ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~36                                                                                                           ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~36_RESYN994_BDD995                                                                                           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~37_Duplicate_64                                                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~41_Duplicate_62                                                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~49_Duplicate_60                                                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~52_Duplicate_61                                                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|multiplier~55_Duplicate_63                                                                                              ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[18]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[18]_OTERM1_OTERM561                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[18]_OTERM1_OTERM589                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[18]_OTERM47                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[19]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[19]_OTERM3_OTERM559                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[19]_OTERM3_OTERM587                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[19]_OTERM45                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[20]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[20]_OTERM5_OTERM557                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[20]_OTERM5_OTERM585                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[20]_OTERM43                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[21]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[21]_OTERM7_OTERM555                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[21]_OTERM7_OTERM583                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[21]_OTERM41                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[22]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[22]_OTERM9_OTERM553                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[22]_OTERM9_OTERM581                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[22]_OTERM39                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[23]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[23]_OTERM11_OTERM551                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[23]_OTERM11_OTERM579                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[23]_OTERM37                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[24]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[24]_OTERM13_OTERM549                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[24]_OTERM13_OTERM577                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[24]_OTERM35                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[25]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[25]_OTERM15_OTERM547                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[25]_OTERM15_OTERM575                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[25]_OTERM33                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[26]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[26]_OTERM17_OTERM545                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[26]_OTERM17_OTERM573                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[26]_OTERM31                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[27]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[27]_OTERM19_OTERM543                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[27]_OTERM19_OTERM571                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[27]_OTERM29                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[28]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[28]_OTERM27                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[28]_OTERM49_OTERM541                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[28]_OTERM49_OTERM569                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[29]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[29]_OTERM25                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[29]_OTERM51_OTERM539                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[29]_OTERM51_OTERM567                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[30]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[30]_OTERM23                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[30]_OTERM53_OTERM537                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[30]_OTERM53_OTERM565                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[31]                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[31]_OTERM21                                                                                                     ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[31]_OTERM55_OTERM535                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[31]_OTERM55_OTERM563                                                                                            ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|result~15                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter|ShiftRight0~171                                                                                                               ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter|right_shift_result[15]~15                                                                                                     ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|operand_1_x~16_Duplicate_36                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|operand_1_x~28_Duplicate_37                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|operand_1_x~32_Duplicate_38                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|operand_1_x~34_Duplicate_39                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[0]~62                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[0]~63                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[0]~63_RESYN1050_BDD1051                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[1]~60                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[1]~61                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[1]~61_RESYN1046_BDD1047                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[2]~58                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[2]~59                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[2]~59_RESYN1042_BDD1043                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[3]~56                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[3]~57                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[3]~57_RESYN1040_BDD1041                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[4]~54                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[4]~55                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[4]~55_RESYN1036_BDD1037                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[5]~52                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[5]~53                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[5]~53_RESYN1032_BDD1033                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[6]~50                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[6]~51                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[6]~51_RESYN1028_BDD1029                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[8]~46                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[8]~47                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[8]~47_RESYN1022_BDD1023                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[9]~44                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[9]~45                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[9]~45_RESYN1016_BDD1017                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[10]~42                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[10]~43                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[10]~43_RESYN1010_BDD1011                                                                                                           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[11]~40                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[11]~41                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[11]~41_RESYN1008_BDD1009                                                                                                           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[12]~38                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[12]~39                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[12]~39_RESYN1002_BDD1003                                                                                                           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[13]~36                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[13]~37                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[13]~37_RESYN996_BDD997                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[14]~34                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[14]~35                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[14]~35_RESYN990_BDD991                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[15]~32                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[15]~33                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[15]~33_RESYN986_BDD987                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[16]~30                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[16]~31                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[16]~31_RESYN982_BDD983                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[17]~28                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[17]~29                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[17]~29_RESYN980_BDD981                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[18]~26                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[18]~27                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[18]~27_RESYN974_BDD975                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[19]~24                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[19]~25                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[19]~25_RESYN970_BDD971                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[20]~22                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[20]~23                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[20]~23_RESYN966_BDD967                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[21]~20                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[21]~21                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[21]~21_RESYN962_BDD963                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[22]~18                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[22]~19                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[22]~19_RESYN958_BDD959                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[23]~16                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[23]~17                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[23]~17_RESYN954_BDD955                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[24]~14                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[24]~15                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[24]~15_RESYN950_BDD951                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[25]~12                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[25]~13                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[25]~13_RESYN946_BDD947                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[26]~10                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[26]~11                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[26]~11_RESYN942_BDD943                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[27]~8                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[27]~9                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[27]~9_RESYN940_BDD941                                                                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[28]~6                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[28]~7                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[28]~7_RESYN936_BDD937                                                                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[29]~4                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[29]~5                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[29]~5_RESYN934_BDD935                                                                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[30]~2                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[30]~3                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[30]~3_RESYN928_BDD929                                                                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[31]~0                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[31]~1                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[31]~1_RESYN924_BDD925                                                                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[0]~62                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[0]~63                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[0]~63_RESYN1052_BDD1053                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[1]~60                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[1]~61                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[1]~61_RESYN1048_BDD1049                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[2]~58                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[2]~59                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[2]~59_RESYN1044_BDD1045                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[3]~2                                                                                                                               ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[3]~3                                                                                                                               ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[3]~3_RESYN918_BDD919                                                                                                               ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[4]~56                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[4]~57                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[4]~57_RESYN1038_BDD1039                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[5]~54                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[5]~55                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[5]~55_RESYN1034_BDD1035                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[6]~52                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[6]~53                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[6]~53_RESYN1030_BDD1031                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[7]~50                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[7]~51                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[7]~51_RESYN1026_BDD1027                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[8]~48                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[8]~49                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[8]~49_RESYN1024_BDD1025                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[9]~46                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[9]~47                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[9]~47_RESYN1018_BDD1019                                                                                                            ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[10]~44                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[10]~45                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[10]~45_RESYN1012_BDD1013                                                                                                           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[11]~4                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[11]~5                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[11]~5_RESYN920_BDD921                                                                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[12]~42                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[12]~43                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[12]~43_RESYN1006_BDD1007                                                                                                           ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[13]~40                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[13]~41                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[13]~41_RESYN998_BDD999                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[14]~38                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[14]~39                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[14]~39_RESYN992_BDD993                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[15]~36                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[15]~37                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[15]~37_RESYN988_BDD989                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[16]~34                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[16]~35                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[16]~35_RESYN984_BDD985                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[17]~32                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[17]~33                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[17]~33_RESYN978_BDD979                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[18]~30                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[18]~31                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[18]~31_RESYN976_BDD977                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[19]~28                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[19]~29                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[19]~29_RESYN972_BDD973                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[20]~26                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[20]~27                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[20]~27_RESYN968_BDD969                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[21]~24                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[21]~25                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[21]~25_RESYN964_BDD965                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[22]~22                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[22]~23                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[22]~23_RESYN960_BDD961                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[23]~20                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[23]~21                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[23]~21_RESYN956_BDD957                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[24]~18                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[24]~19                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[24]~19_RESYN952_BDD953                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[25]~16                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[25]~17                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[25]~17_RESYN948_BDD949                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[26]~14                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[26]~15                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[26]~15_RESYN944_BDD945                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[28]~12                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[28]~13                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[28]~13_RESYN938_BDD939                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[29]~10                                                                                                                             ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[29]~11                                                                                                                             ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[29]~11_RESYN932_BDD933                                                                                                             ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[30]~8                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[30]~9                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[30]~9_RESYN930_BDD931                                                                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[31]~6                                                                                                                              ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[31]~7                                                                                                                              ; Modified         ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[31]~7_RESYN926_BDD927                                                                                                              ; Created          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_0                                                                                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_0_OTERM115                                                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_0_OTERM117                                                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_0_OTERM119                                                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_1                                                                                                                                      ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_1_OTERM107                                                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_1_OTERM109                                                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_1_OTERM111                                                                                                                             ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_1_OTERM113_OTERM715                                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_1_OTERM113_OTERM717                                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_1_OTERM113_OTERM719                                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|regfile_raw_1_OTERM113_OTERM721                                                                                                                    ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[1]                                                                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[1]_OTERM145                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[1]_OTERM147                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[3]                                                                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[3]_OTERM157                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[3]_OTERM159                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[5]                                                                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[5]_OTERM153                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[5]_OTERM155                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[6]                                                                                                                                 ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[6]_OTERM149                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[6]_OTERM151                                                                                                                        ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[12]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[12]_OTERM101                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[12]_OTERM103                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[12]_OTERM105                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[19]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[19]_OTERM121                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[19]_OTERM123                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[19]_OTERM125                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[19]_OTERM127                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[20]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[20]_OTERM133                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[20]_OTERM135                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[21]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[21]_OTERM141                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[21]_OTERM143                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[22]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[22]_OTERM137                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[22]_OTERM139                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[23]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[23]_OTERM129                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[23]_OTERM131                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[25]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[25]_OTERM165                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[25]_OTERM167                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[26]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[26]_OTERM169                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[26]_OTERM171                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[29]                                                                                                                                ; Deleted          ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[29]_OTERM161                                                                                                                       ; Retimed Register ; Timing optimization ;
; lm32_top:cpu|lm32_cpu:cpu|store_operand_x[29]_OTERM163                                                                                                                       ; Retimed Register ; Timing optimization ;
; memcard:memcard|Add0~1                                                                                                                                                       ; Modified         ; Timing optimization ;
; memcard:memcard|Add0~5                                                                                                                                                       ; Modified         ; Timing optimization ;
; spi_flash:spi_flash|flash_ctrl:flash_ctrl|Add1~1                                                                                                                             ; Modified         ; Timing optimization ;
; spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt~23                                                                                                                      ; Modified         ; Timing optimization ;
; sysctl:sysctl|Add3~1                                                                                                                                                         ; Modified         ; Timing optimization ;
; sysctl:sysctl|counter1~3                                                                                                                                                     ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Add1~1                                                                                                                     ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Equal0~5                                                                                                                   ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Equal0~6                                                                                                                   ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Equal0~7                                                                                                                   ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Equal0~7_RESYN880_BDD881                                                                                                   ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Equal0~7_RESYN882_BDD883                                                                                                   ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Equal0~7_RESYN884_BDD885                                                                                                   ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Selector47~2                                                                                                               ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Selector129~5                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Selector129~5_RESYN1190_BDD1191                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Selector129~5_RESYN1192_BDD1193                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Selector131~1                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Selector131~1_RESYN1120_BDD1121                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Selector150~0                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|Selector150~0_RESYN1168_BDD1169                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|always0~2                                                                                                                  ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|always0~2_RESYN1114_BDD1115                                                                                                ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|always0~2_RESYN1116_BDD1117                                                                                                ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~56                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~57                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~57_RESYN1066_BDD1067                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~57_RESYN1068_BDD1069                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~58                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~59                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~59_RESYN1070_BDD1071                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~59_RESYN1072_BDD1073                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~60                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~61                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~61_RESYN1074_BDD1075                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~61_RESYN1076_BDD1077                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~62                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~63                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~63_RESYN1078_BDD1079                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~63_RESYN1080_BDD1081                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~64                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~65                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~65_RESYN1082_BDD1083                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~65_RESYN1084_BDD1085                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~66                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~67                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~67_RESYN1086_BDD1087                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~67_RESYN1088_BDD1089                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~68                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~69                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~69_RESYN1090_BDD1091                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~69_RESYN1092_BDD1093                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~70                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~71                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~71_RESYN1094_BDD1095                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~71_RESYN1096_BDD1097                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~73                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~74                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~75                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~75_RESYN1098_BDD1099                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~75_RESYN1100_BDD1101                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~76                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~77                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~77_RESYN1102_BDD1103                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~77_RESYN1104_BDD1105                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~78                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~79                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~79_RESYN1106_BDD1107                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~79_RESYN1108_BDD1109                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~80                                                                                                              ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~81                                                                                                              ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~81_RESYN1110_BDD1111                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active~81_RESYN1112_BDD1113                                                                                            ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|adr_o[23]~0                                                                                                      ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|adr_o[23]~1                                                                                                      ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|adr_o[23]~1_RESYN1060_BDD1061                                                                                    ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|adr_o[24]~2                                                                                                      ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|adr_o[24]~3                                                                                                      ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|adr_o[24]~3_RESYN1064_BDD1065                                                                                    ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|Add0~0                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|Add0~1                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|Add5~25                                                                               ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|Add5~26                                                                               ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|Mux1~0                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|Mux1~1                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|Mux1~2                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_bufram_addr[0]~0                                                                   ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_bufram_addr[0]~1                                                                   ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|Add0~0                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|Add0~1                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|Mux1~0                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|Mux1~1                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|Mux1~2                                                                                ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~1                                                                             ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~6                                                                             ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~8                                                                             ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~10                                                                            ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~12                                                                            ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~12_RESYN1158_BDD1159                                                          ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~12_RESYN1160_BDD1161                                                          ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~12_RESYN1162_BDD1163                                                          ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~12_RESYN1164_BDD1165                                                          ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_bufram_addr~4                                                                      ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_bufram_addr~5                                                                      ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~14                                                                           ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~15                                                                           ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~16                                                                           ; Deleted          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~17                                                                           ; Modified         ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~17_RESYN1170_BDD1171                                                         ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~17_RESYN1172_BDD1173                                                         ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~17_RESYN1174_BDD1175                                                         ; Created          ; Timing optimization ;
; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~17_RESYN1176_BDD1177                                                         ; Created          ; Timing optimization ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                  ; Megafunction                                                                                                                                     ; Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------+
; spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|q[0..31]                                                                                      ; spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|ram_rtl_0                                                                                       ; RAM  ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|ra[0..7]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ; RAM  ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|ra[0..2]               ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ; RAM  ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|ra[0..4]                                                                                              ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ; RAM  ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|ra[0..4]                                                                                              ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ; RAM  ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|ra[0..8]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ; RAM  ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|ra[0,1] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ; RAM  ;
; wb_rom:rom|wb_dat_o[0..31]                                                                                                                     ; wb_rom:rom|rom_rtl_0                                                                                                                             ; RAM  ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_b[3..7]                                                                                                      ; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|mem_rtl_0                                                                                              ; RAM  ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_g[2..7]                                                                                                      ; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|mem_rtl_0                                                                                              ; RAM  ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_r[3..7]                                                                                                      ; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|mem_rtl_0                                                                                              ; RAM  ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_hsync_n                                                                                                      ; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|mem_rtl_0                                                                                              ; RAM  ;
; fpd_link:FPD_Link|vgafb:vgafb|vga_vsync_n                                                                                                      ; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|mem_rtl_0                                                                                              ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                               ; RAM Name                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[0]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[1]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[2]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[3]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[4]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[5]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[6]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[7]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[8]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[9]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[10]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[11]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[12]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[13]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[14]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[15]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[16]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[17]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[18]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[19]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[20]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[21]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[22]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[23]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[24]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[25]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[26]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[27]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[28]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[29]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[30]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[31]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[32]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[33]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[34]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[35]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[0]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[1]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[2]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[3]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[4]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[5]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[6]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[7]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[8]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[9]                  ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[10]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[11]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[12]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[13]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[14]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[15]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[16]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[17]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[18]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[19]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[20]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[21]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[22]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[23]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[24]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[25]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[26]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[27]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[28]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[29]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[30]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[31]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[32]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[33]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[34]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[35]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[0]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[1]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[2]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[3]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[4]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[5]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[6]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[7]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[8]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[9]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[10]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[11]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[12]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[13]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[14]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[15]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[16]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[17]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[18]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[19]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[20]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[21]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[22]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[23]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[24]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[25]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[26]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[27]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[28]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[29]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[30]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[31]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[32]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[33]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[34]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0_bypass[35]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[0]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[1]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[2]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[3]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[4]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[5]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[6]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[7]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[8]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[9]                    ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[10]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[11]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[12]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[13]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[14]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[15]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[16]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[17]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[18]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[19]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[20]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[21]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[22]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[23]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[24]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[25]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[26]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[27]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[28]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[29]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[30]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[31]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[32]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[33]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[34]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0_bypass[35]                   ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0                   ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[0]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[1]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[2]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[3]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[4]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[5]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[6]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[7]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[8]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[9]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[10]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[11]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[12]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[13]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[14]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[15]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[16]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[17]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[18]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[19]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[20]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[21]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[22]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[23]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[24]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[25]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[26]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[27]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[28]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[29]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[30]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[31]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[32]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[33]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[34]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[35]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[36]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[37]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[38]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[39]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[40]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[41]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[42]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[43]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[44]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[45]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[46]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[47]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[48]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[49]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[50]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[51]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[52]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[53]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0_bypass[54]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[0]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[1]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[2]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[3]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[4]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[5]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[6]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[7]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[8]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[9]                 ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[10]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[11]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[12]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[13]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[14]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[15]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[16]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[17]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[18]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[19]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[20]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[21]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[22]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[23]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[24]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[25]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[26]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[27]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[28]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[29]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[30]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[31]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[32]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[33]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[34]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[35]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[36]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[37]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[38]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[39]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[40]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[41]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[42]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[43]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[44]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[45]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[46]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[47]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[48]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[49]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[50]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[51]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[52]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[53]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0_bypass[54]                ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0                ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[0]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[1]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[2]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[3]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[4]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[5]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[6]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[7]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[8]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[9]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[10]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[11]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[12]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[13]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[14]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[15]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[16]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[17]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[18]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[19]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[20]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[21]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[22]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[23]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[24]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[25]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[26]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[27]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[28]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[29]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[30]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[31]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[32]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[33]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[34]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[35]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[36]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[37]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[38]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[39]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[40]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[41]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0_bypass[42]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[0]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[1]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[2]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[3]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[4]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[5]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[6]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[7]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[8]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[9]                                                                                                ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[10]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[11]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[12]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[13]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[14]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[15]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[16]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[17]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[18]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[19]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[20]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[21]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[22]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[23]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[24]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[25]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[26]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[27]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[28]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[29]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[30]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[31]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[32]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[33]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[34]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[35]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[36]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[37]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[38]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[39]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[40]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[41]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0_bypass[42]                                                                                               ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0                                                                                               ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[0]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[1]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[2]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[3]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[4]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[5]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[6]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[7]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[8]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[9]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[10] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[11] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[12] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[13] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[14] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[15] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[16] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[17] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[18] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[19] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[20] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[21] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[22] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[23] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[24] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[25] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[26] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[27] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[28] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[29] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[30] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[0]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[1]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[2]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[3]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[4]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[5]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[6]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[7]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[8]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[9]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[10] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[11] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[12] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[13] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[14] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[15] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[16] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[17] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[18] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[19] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[20] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[21] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[22] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[23] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[24] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[25] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[26] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[27] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[28] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[29] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0_bypass[30] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[0]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[1]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[2]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[3]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[4]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[5]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[6]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[7]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[8]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[9]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[10] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[11] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[12] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[13] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[14] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[15] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[16] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[17] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[18] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[19] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[20] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[21] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[22] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[23] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[24] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[25] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[26] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[27] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[28] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[29] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[30] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[0]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[1]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[2]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[3]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[4]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[5]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[6]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[7]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[8]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[9]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[10] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[11] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[12] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[13] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[14] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[15] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[16] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[17] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[18] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[19] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[20] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[21] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[22] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[23] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[24] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[25] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[26] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[27] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[28] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[29] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0_bypass[30] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[0]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[1]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[2]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[3]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[4]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[5]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[6]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[7]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[8]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[9]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[10] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[11] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[12] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[13] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[14] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[15] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[16] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[17] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[18] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[19] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[20] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[21] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[22] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[23] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[24] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[25] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[26] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[27] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[28] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[29] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[30] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[0]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[1]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[2]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[3]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[4]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[5]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[6]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[7]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[8]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[9]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[10] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[11] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[12] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[13] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[14] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[15] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[16] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[17] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[18] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[19] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[20] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[21] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[22] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[23] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[24] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[25] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[26] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[27] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[28] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[29] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0_bypass[30] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[0]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[1]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[2]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[3]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[4]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[5]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[6]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[7]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[8]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[9]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[10] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[11] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[12] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[13] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[14] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[15] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[16] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[17] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[18] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[19] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[20] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[21] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[22] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[23] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[24] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[25] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[26] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[27] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[28] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[29] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[30] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[0]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[1]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[2]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[3]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[4]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[5]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[6]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[7]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[8]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[9]  ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[10] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[11] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[12] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[13] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[14] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[15] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[16] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[17] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[18] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[19] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[20] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[21] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[22] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[23] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[24] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[25] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[26] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[27] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[28] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[29] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0_bypass[30] ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0 ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[0]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[1]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[2]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[3]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[4]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[5]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[6]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[7]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[8]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[9]                                                 ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[10]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[11]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[12]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[13]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[14]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[15]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[16]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[17]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[18]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[19]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[20]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[21]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[22]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[23]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[24]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[25]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[26]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[27]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[28]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[29]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[30]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[31]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[32]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[33]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[34]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[35]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[36]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[37]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[38]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[39]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0_bypass[40]                                                ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[31]                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_adr[16]                             ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[26]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|next_cycle_count[2]                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|operand_w[1]                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|operand_w[18]                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_way_select[1]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pframe|sysctl:sysctl|gpio_outputs[3]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pframe|sysctl:sysctl|gpio_irqen[0]                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|sysctl:sysctl|compare0[10]                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|sysctl:sysctl|pwm0_reg[21]                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|sysctl:sysctl|compare1[5]                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|sysctl:sysctl|pwm1_reg[16]                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pframe|uart:uart|uart_transceiver:transceiver|tx_count16[3]                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pframe|uart:uart|uart_transceiver:transceiver|tx_bitcount[0]                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pframe|uart:uart|thru_en                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[14]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|port_sel[0]                                                       ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|i_adr_o[31]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[7]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit|ip[2]                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit|im[30]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_way_select[0]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|d_dat_o[0]                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pframe|uart:uart|uart_transceiver:transceiver|tx_reg[2]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pframe|memcard:memcard|cmd_rx_enabled                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |pframe|memcard:memcard|clkdiv2x_counter[9]                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|wb_data_m[25]                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|flush_set[8]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|level[0]                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|level[5]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pframe|uart:uart|divisor[3]                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |pframe|memcard:memcard|clkdiv2x_factor[4]                                                                                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|eba[17]                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|b[0]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|icache_refill_data[29]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress_act[23]                                                           ;
; 3:1                ; 117 bits  ; 234 LEs       ; 117 LEs              ; 117 LEs                ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|product[8]                                                               ;
; 3:1                ; 87 bits   ; 174 LEs       ; 87 LEs               ; 87 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|m_result_sel_compare_x                                                                              ;
; 3:1                ; 51 bits   ; 102 LEs       ; 51 LEs               ; 51 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|pc_d[11]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pframe|spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[1]                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pframe|spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[3]                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|flush_set[4]                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[9]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|i_adr_o[2]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[25]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pframe|uart:uart|csr_do[10]                                                                                                          ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |pframe|memcard:memcard|csr_do[29]                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter|right_shift_result[28]                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|store_data_m[9]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|w_result_sel_mul_m                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|branch_target_m[11]                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pframe|memcard:memcard|cmd_data[5]                                                                                                   ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |pframe|memcard:memcard|dat_data[19]                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|reg_data_buf_0[26]                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|reg_data_buf_1[25]                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pframe|uart:uart|uart_transceiver:transceiver|rx_bitcount[2]                                                                         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|restart_address[6]                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|branch_target_x[18]                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|cycles[5]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|a[23]                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|result_x[0]                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |pframe|sysctl:sysctl|counter0[16]                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|d_sel_o[2]                                                     ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|d_adr_o[24]                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter|right_shift_result[14]                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|store_data_m[23]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|store_data_m[31]                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |pframe|sysctl:sysctl|counter1[22]                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pframe|uart:uart|uart_transceiver:transceiver|rx_count16[1]                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|write_idx_x[1]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|p[9]                                                               ;
; 17:1               ; 13 bits   ; 143 LEs       ; 26 LEs               ; 117 LEs                ; Yes        ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[28]                                                                    ;
; 17:1               ; 7 bits    ; 77 LEs        ; 14 LEs               ; 63 LEs                 ; Yes        ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[14]                                                                    ;
; 17:1               ; 7 bits    ; 77 LEs        ; 56 LEs               ; 21 LEs                 ; Yes        ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[4]                                                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 18 LEs               ; 4 LEs                  ; Yes        ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[2]                                                                     ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |pframe|uart:uart|csr_do[5]                                                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pframe|uart:uart|csr_do[2]                                                                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |pframe|memcard:memcard|csr_do[10]                                                                                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |pframe|memcard:memcard|csr_do[7]                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pframe|memcard:memcard|csr_do[2]                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |pframe|memcard:memcard|csr_do[0]                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|d_adr_o[3]                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter|right_shift_result[4]                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|refill_offset[2]                            ;
; 5:1                ; 66 bits   ; 198 LEs       ; 66 LEs               ; 132 LEs                ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_dat[3]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|state_count[1]                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[0]                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[17]                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[15]                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|data_w[24]                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter|right_shift_result[3]                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|refill_offset[2]                          ;
; 14:1               ; 4 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|byte_enable_m[2]                                               ;
; 7:1                ; 22 bits   ; 88 LEs        ; 66 LEs               ; 22 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|instruction_d[30]                                            ;
; 34:1               ; 28 bits   ; 616 LEs       ; 280 LEs              ; 336 LEs                ; Yes        ; |pframe|sysctl:sysctl|csr_do[8]                                                                                                       ;
; 34:1               ; 2 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; Yes        ; |pframe|sysctl:sysctl|csr_do[2]                                                                                                       ;
; 34:1               ; 2 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; Yes        ; |pframe|sysctl:sysctl|csr_do[0]                                                                                                       ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |pframe|memcard:memcard|dat_bitcount[2]                                                                                               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |pframe|memcard:memcard|cmd_bitcount[0]                                                                                               ;
; 13:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|state[2]                                    ;
; 9:1                ; 19 bits   ; 114 LEs       ; 76 LEs               ; 38 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|pc_f[17]                                                     ;
; 20:1               ; 3 bits    ; 39 LEs        ; 24 LEs               ; 15 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|state[3]                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|ba[0]                                                                       ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|adr_o[3]                                                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                                    ;
; 15:1               ; 32 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|cycle_count[2]                                                              ;
; 19:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|a[2]                                                                        ;
; 17:1               ; 5 bits    ; 55 LEs        ; 20 LEs               ; 35 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|a[8]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pframe|memcard:memcard|dat_tx_enabled                                                                                                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |pframe|lm32_top:cpu|lm32_cpu:cpu|operand_1_x[14]                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pframe|memcard:memcard|dat_data[31]                                                                                                  ;
; 9:1                ; 16 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|dq_o[5]                                                                     ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |pframe|conbus5x6:wbswitch|s0_dat_o[6]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|round_robin                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_bufram                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_bufram                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_bufram_addr[0]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|consume                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_bufram_addr                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|reg_data_live_0[11]                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|reg_data_live_1[15]                                                                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|adr_o[24]                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|m_result[8]                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|Mux28                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|Mux0                                                                                                ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|bypass_data_0[24]                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|bypass_data_1[24]                                                                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|inst[17]                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |pframe|fpd_link:FPD_Link|vgafb:vgafb|pixel[4]                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|d_result_0[1]                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic|state                                                              ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|w_result[7]                                                                                         ;
; 14:1               ; 16 bits   ; 144 LEs       ; 64 LEs               ; 80 LEs                 ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|w_result[21]                                                                                        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|w_result[11]                                                                                        ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|pc_a[9]                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|next_state                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state                               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state                               ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; No         ; |pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|state                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; AUTO_MERGE_PLLS ; OFF   ; -    ; lvds_tx_pll                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                             ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                              ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_tvd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_tvd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_hvd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0|altsyncram_hvd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_95e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_95e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0|altsyncram_f2e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for wb_rom:rom|altsyncram:rom_rtl_0|altsyncram_oj71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0|altsyncram_o8d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0|altsyncram_occ1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_x1:pll_x1|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS       ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_x1 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 1                        ; Signed Integer          ;
; M                             ; 12                       ; Signed Integer          ;
; N                             ; 1                        ; Signed Integer          ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 3                        ; Signed Integer          ;
; C1_HIGH                       ; 3                        ; Signed Integer          ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 3                        ; Signed Integer          ;
; C1_LOW                        ; 3                        ; Signed Integer          ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 1                        ; Signed Integer          ;
; C1_INITIAL                    ; 1                        ; Signed Integer          ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; even                     ; Untyped                 ;
; C1_MODE                       ; even                     ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Signed Integer          ;
; C1_PH                         ; 0                        ; Signed Integer          ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Signed Integer          ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; c0                       ; Untyped                 ;
; CLK1_COUNTER                  ; c1                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 1                        ; Signed Integer          ;
; LOOP_FILTER_R_BITS            ; 27                       ; Signed Integer          ;
; LOOP_FILTER_C_BITS            ; 0                        ; Signed Integer          ;
; VCO_POST_SCALE                ; 2                        ; Signed Integer          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; pll_x1_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_3x5:pll_3x5|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------+
; Parameter Name                ; Value                     ; Type                     ;
+-------------------------------+---------------------------+--------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS        ; Untyped                  ;
; PLL_TYPE                      ; AUTO                      ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_3x5 ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                  ;
; LOCK_HIGH                     ; 1                         ; Untyped                  ;
; LOCK_LOW                      ; 1                         ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                  ;
; SKIP_VCO                      ; OFF                       ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                  ;
; BANDWIDTH                     ; 0                         ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                  ;
; DOWN_SPREAD                   ; 0                         ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 7                         ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                  ;
; DPA_DIVIDER                   ; 0                         ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; VCO_MIN                       ; 0                         ; Untyped                  ;
; VCO_MAX                       ; 0                         ; Untyped                  ;
; VCO_CENTER                    ; 0                         ; Untyped                  ;
; PFD_MIN                       ; 0                         ; Untyped                  ;
; PFD_MAX                       ; 0                         ; Untyped                  ;
; M_INITIAL                     ; 0                         ; Untyped                  ;
; M                             ; 0                         ; Untyped                  ;
; N                             ; 1                         ; Untyped                  ;
; M2                            ; 1                         ; Untyped                  ;
; N2                            ; 1                         ; Untyped                  ;
; SS                            ; 1                         ; Untyped                  ;
; C0_HIGH                       ; 0                         ; Untyped                  ;
; C1_HIGH                       ; 0                         ; Untyped                  ;
; C2_HIGH                       ; 0                         ; Untyped                  ;
; C3_HIGH                       ; 0                         ; Untyped                  ;
; C4_HIGH                       ; 0                         ; Untyped                  ;
; C5_HIGH                       ; 0                         ; Untyped                  ;
; C6_HIGH                       ; 0                         ; Untyped                  ;
; C7_HIGH                       ; 0                         ; Untyped                  ;
; C8_HIGH                       ; 0                         ; Untyped                  ;
; C9_HIGH                       ; 0                         ; Untyped                  ;
; C0_LOW                        ; 0                         ; Untyped                  ;
; C1_LOW                        ; 0                         ; Untyped                  ;
; C2_LOW                        ; 0                         ; Untyped                  ;
; C3_LOW                        ; 0                         ; Untyped                  ;
; C4_LOW                        ; 0                         ; Untyped                  ;
; C5_LOW                        ; 0                         ; Untyped                  ;
; C6_LOW                        ; 0                         ; Untyped                  ;
; C7_LOW                        ; 0                         ; Untyped                  ;
; C8_LOW                        ; 0                         ; Untyped                  ;
; C9_LOW                        ; 0                         ; Untyped                  ;
; C0_INITIAL                    ; 0                         ; Untyped                  ;
; C1_INITIAL                    ; 0                         ; Untyped                  ;
; C2_INITIAL                    ; 0                         ; Untyped                  ;
; C3_INITIAL                    ; 0                         ; Untyped                  ;
; C4_INITIAL                    ; 0                         ; Untyped                  ;
; C5_INITIAL                    ; 0                         ; Untyped                  ;
; C6_INITIAL                    ; 0                         ; Untyped                  ;
; C7_INITIAL                    ; 0                         ; Untyped                  ;
; C8_INITIAL                    ; 0                         ; Untyped                  ;
; C9_INITIAL                    ; 0                         ; Untyped                  ;
; C0_MODE                       ; BYPASS                    ; Untyped                  ;
; C1_MODE                       ; BYPASS                    ; Untyped                  ;
; C2_MODE                       ; BYPASS                    ; Untyped                  ;
; C3_MODE                       ; BYPASS                    ; Untyped                  ;
; C4_MODE                       ; BYPASS                    ; Untyped                  ;
; C5_MODE                       ; BYPASS                    ; Untyped                  ;
; C6_MODE                       ; BYPASS                    ; Untyped                  ;
; C7_MODE                       ; BYPASS                    ; Untyped                  ;
; C8_MODE                       ; BYPASS                    ; Untyped                  ;
; C9_MODE                       ; BYPASS                    ; Untyped                  ;
; C0_PH                         ; 0                         ; Untyped                  ;
; C1_PH                         ; 0                         ; Untyped                  ;
; C2_PH                         ; 0                         ; Untyped                  ;
; C3_PH                         ; 0                         ; Untyped                  ;
; C4_PH                         ; 0                         ; Untyped                  ;
; C5_PH                         ; 0                         ; Untyped                  ;
; C6_PH                         ; 0                         ; Untyped                  ;
; C7_PH                         ; 0                         ; Untyped                  ;
; C8_PH                         ; 0                         ; Untyped                  ;
; C9_PH                         ; 0                         ; Untyped                  ;
; L0_HIGH                       ; 1                         ; Untyped                  ;
; L1_HIGH                       ; 1                         ; Untyped                  ;
; G0_HIGH                       ; 1                         ; Untyped                  ;
; G1_HIGH                       ; 1                         ; Untyped                  ;
; G2_HIGH                       ; 1                         ; Untyped                  ;
; G3_HIGH                       ; 1                         ; Untyped                  ;
; E0_HIGH                       ; 1                         ; Untyped                  ;
; E1_HIGH                       ; 1                         ; Untyped                  ;
; E2_HIGH                       ; 1                         ; Untyped                  ;
; E3_HIGH                       ; 1                         ; Untyped                  ;
; L0_LOW                        ; 1                         ; Untyped                  ;
; L1_LOW                        ; 1                         ; Untyped                  ;
; G0_LOW                        ; 1                         ; Untyped                  ;
; G1_LOW                        ; 1                         ; Untyped                  ;
; G2_LOW                        ; 1                         ; Untyped                  ;
; G3_LOW                        ; 1                         ; Untyped                  ;
; E0_LOW                        ; 1                         ; Untyped                  ;
; E1_LOW                        ; 1                         ; Untyped                  ;
; E2_LOW                        ; 1                         ; Untyped                  ;
; E3_LOW                        ; 1                         ; Untyped                  ;
; L0_INITIAL                    ; 1                         ; Untyped                  ;
; L1_INITIAL                    ; 1                         ; Untyped                  ;
; G0_INITIAL                    ; 1                         ; Untyped                  ;
; G1_INITIAL                    ; 1                         ; Untyped                  ;
; G2_INITIAL                    ; 1                         ; Untyped                  ;
; G3_INITIAL                    ; 1                         ; Untyped                  ;
; E0_INITIAL                    ; 1                         ; Untyped                  ;
; E1_INITIAL                    ; 1                         ; Untyped                  ;
; E2_INITIAL                    ; 1                         ; Untyped                  ;
; E3_INITIAL                    ; 1                         ; Untyped                  ;
; L0_MODE                       ; BYPASS                    ; Untyped                  ;
; L1_MODE                       ; BYPASS                    ; Untyped                  ;
; G0_MODE                       ; BYPASS                    ; Untyped                  ;
; G1_MODE                       ; BYPASS                    ; Untyped                  ;
; G2_MODE                       ; BYPASS                    ; Untyped                  ;
; G3_MODE                       ; BYPASS                    ; Untyped                  ;
; E0_MODE                       ; BYPASS                    ; Untyped                  ;
; E1_MODE                       ; BYPASS                    ; Untyped                  ;
; E2_MODE                       ; BYPASS                    ; Untyped                  ;
; E3_MODE                       ; BYPASS                    ; Untyped                  ;
; L0_PH                         ; 0                         ; Untyped                  ;
; L1_PH                         ; 0                         ; Untyped                  ;
; G0_PH                         ; 0                         ; Untyped                  ;
; G1_PH                         ; 0                         ; Untyped                  ;
; G2_PH                         ; 0                         ; Untyped                  ;
; G3_PH                         ; 0                         ; Untyped                  ;
; E0_PH                         ; 0                         ; Untyped                  ;
; E1_PH                         ; 0                         ; Untyped                  ;
; E2_PH                         ; 0                         ; Untyped                  ;
; E3_PH                         ; 0                         ; Untyped                  ;
; M_PH                          ; 0                         ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; CLK0_COUNTER                  ; G0                        ; Untyped                  ;
; CLK1_COUNTER                  ; G0                        ; Untyped                  ;
; CLK2_COUNTER                  ; G0                        ; Untyped                  ;
; CLK3_COUNTER                  ; G0                        ; Untyped                  ;
; CLK4_COUNTER                  ; G0                        ; Untyped                  ;
; CLK5_COUNTER                  ; G0                        ; Untyped                  ;
; CLK6_COUNTER                  ; E0                        ; Untyped                  ;
; CLK7_COUNTER                  ; E1                        ; Untyped                  ;
; CLK8_COUNTER                  ; E2                        ; Untyped                  ;
; CLK9_COUNTER                  ; E3                        ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; M_TIME_DELAY                  ; 0                         ; Untyped                  ;
; N_TIME_DELAY                  ; 0                         ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                  ;
; VCO_POST_SCALE                ; 0                         ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                  ;
; CBXI_PARAMETER                ; pll_3x5_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conbus5x6:wbswitch ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; s0_addr        ; 000   ; Unsigned Binary                        ;
; s1_addr        ; 001   ; Unsigned Binary                        ;
; s2_addr        ; 010   ; Unsigned Binary                        ;
; s3_addr        ; 011   ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: csrbrg:csrbrg ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; IDLE           ; 00    ; Unsigned Binary                   ;
; DELAYACK1      ; 01    ; Unsigned Binary                   ;
; DELAYACK2      ; 10    ; Unsigned Binary                   ;
; ACK            ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpd_link:FPD_Link ;
+----------------+-------------+---------------------------------+
; Parameter Name ; Value       ; Type                            ;
+----------------+-------------+---------------------------------+
; csr_addr       ; 0010        ; Unsigned Binary                 ;
; TECHNOLOGY     ; ALTERA_LVDS ; String                          ;
+----------------+-------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; csr_addr       ; 0010  ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; csr_addr       ; 0010  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_width     ; 18    ; Signed Integer                                                ;
; address_width  ; 10    ; Signed Integer                                                ;
; fifo_depth     ; 1024  ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpd_link:FPD_Link|video_lvds:lvds ;
+----------------+-------------+-------------------------------------------------+
; Parameter Name ; Value       ; Type                                            ;
+----------------+-------------+-------------------------------------------------+
; TECHNOLOGY     ; ALTERA_LVDS ; String                                          ;
+----------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx ;
+-----------------------------+--------------+------------------------------------------------------+
; Parameter Name              ; Value        ; Type                                                 ;
+-----------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS        ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS         ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS      ; OFF          ; IGNORE_CASCADE                                       ;
; NUMBER_OF_CHANNELS          ; 5            ; Signed Integer                                       ;
; DESERIALIZATION_FACTOR      ; 7            ; Signed Integer                                       ;
; REGISTERED_INPUT            ; TX_CORECLK   ; Untyped                                              ;
; MULTI_CLOCK                 ; OFF          ; Untyped                                              ;
; INCLOCK_PERIOD              ; 20000        ; Signed Integer                                       ;
; OUTCLOCK_DIVIDE_BY          ; 1            ; Untyped                                              ;
; INCLOCK_BOOST               ; 0            ; Signed Integer                                       ;
; CENTER_ALIGN_MSB            ; UNUSED       ; Untyped                                              ;
; INTENDED_DEVICE_FAMILY      ; Stratix      ; Untyped                                              ;
; DEVICE_FAMILY               ; Cyclone IV E ; Untyped                                              ;
; OUTPUT_DATA_RATE            ; 350          ; Signed Integer                                       ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED ; Untyped                                              ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED ; Untyped                                              ;
; INCLOCK_PHASE_SHIFT         ; 0            ; Signed Integer                                       ;
; OUTCLOCK_PHASE_SHIFT        ; 0            ; Signed Integer                                       ;
; COMMON_RX_TX_PLL            ; OFF          ; Untyped                                              ;
; OUTCLOCK_RESOURCE           ; AUTO         ; Untyped                                              ;
; USE_EXTERNAL_PLL            ; OFF          ; Untyped                                              ;
; PREEMPHASIS_SETTING         ; 0            ; Untyped                                              ;
; VOD_SETTING                 ; 0            ; Untyped                                              ;
; DIFFERENTIAL_DRIVE          ; 0            ; Signed Integer                                       ;
; CORECLOCK_DIVIDE_BY         ; 2            ; Signed Integer                                       ;
; ENABLE_CLK_LATENCY          ; OFF          ; Untyped                                              ;
; OUTCLOCK_DUTY_CYCLE         ; 50           ; Signed Integer                                       ;
; PLL_BANDWIDTH_TYPE          ; AUTO         ; Untyped                                              ;
; IMPLEMENT_IN_LES            ; ON           ; Untyped                                              ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; ON           ; Untyped                                              ;
; CBXI_PARAMETER              ; lvds_tx_1iq1 ; Untyped                                              ;
+-----------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu     ;
+-----------------------+----------------------------------+-----------------+
; Parameter Name        ; Value                            ; Type            ;
+-----------------------+----------------------------------+-----------------+
; eba_reset             ; 00000000000000000000000000000000 ; Unsigned Binary ;
; icache_associativity  ; 2                                ; Signed Integer  ;
; icache_sets           ; 256                              ; Signed Integer  ;
; icache_bytes_per_line ; 32                               ; Signed Integer  ;
; icache_base_address   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; icache_limit          ; 00101111111111111111111111111111 ; Unsigned Binary ;
; dcache_associativity  ; 2                                ; Signed Integer  ;
; dcache_sets           ; 512                              ; Signed Integer  ;
; dcache_bytes_per_line ; 16                               ; Signed Integer  ;
; dcache_base_address   ; 00100000000000000000000000000000 ; Unsigned Binary ;
; dcache_limit          ; 00101111111111111111111111111111 ; Unsigned Binary ;
; watchpoints           ; 0                                ; Signed Integer  ;
; breakpoints           ; 0                                ; Signed Integer  ;
; interrupts            ; 32                               ; Signed Integer  ;
+-----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit ;
+----------------+----------------------------------+-----------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------+
; eba_reset      ; 00000000000000000000000000000000 ; Unsigned Binary                                           ;
; associativity  ; 2                                ; Signed Integer                                            ;
; sets           ; 256                              ; Signed Integer                                            ;
; bytes_per_line ; 32                               ; Signed Integer                                            ;
; base_address   ; 00000000000000000000000000000000 ; Unsigned Binary                                           ;
; limit          ; 00101111111111111111111111111111 ; Unsigned Binary                                           ;
+----------------+----------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; associativity  ; 2                                ; Signed Integer                                                               ;
; sets           ; 256                              ; Signed Integer                                                               ;
; bytes_per_line ; 32                               ; Signed Integer                                                               ;
; base_address   ; 00000000000000000000000000000000 ; Unsigned Binary                                                              ;
; limit          ; 00101111111111111111111111111111 ; Unsigned Binary                                                              ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                              ;
; address_width  ; 11    ; Signed Integer                                                                                                                              ;
; init_file      ; NONE  ; String                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 19    ; Signed Integer                                                                                                                             ;
; address_width  ; 8     ; Signed Integer                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                              ;
; address_width  ; 11    ; Signed Integer                                                                                                                              ;
; init_file      ; NONE  ; String                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 19    ; Signed Integer                                                                                                                             ;
; address_width  ; 8     ; Signed Integer                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit ;
+----------------+----------------------------------+---------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                    ;
+----------------+----------------------------------+---------------------------------------------------------+
; associativity  ; 2                                ; Signed Integer                                          ;
; sets           ; 512                              ; Signed Integer                                          ;
; bytes_per_line ; 16                               ; Signed Integer                                          ;
; base_address   ; 00100000000000000000000000000000 ; Unsigned Binary                                         ;
; limit          ; 00101111111111111111111111111111 ; Unsigned Binary                                         ;
+----------------+----------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                       ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; associativity  ; 2                                ; Signed Integer                                                             ;
; sets           ; 512                              ; Signed Integer                                                             ;
; bytes_per_line ; 16                               ; Signed Integer                                                             ;
; base_address   ; 00100000000000000000000000000000 ; Unsigned Binary                                                            ;
; limit          ; 00101111111111111111111111111111 ; Unsigned Binary                                                            ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                             ;
; address_width  ; 11    ; Signed Integer                                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                             ;
; address_width  ; 11    ; Signed Integer                                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                             ;
; address_width  ; 11    ; Signed Integer                                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                             ;
; address_width  ; 11    ; Signed Integer                                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 17    ; Signed Integer                                                                                                                           ;
; address_width  ; 9     ; Signed Integer                                                                                                                           ;
; init_file      ; NONE  ; String                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                             ;
; address_width  ; 11    ; Signed Integer                                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                             ;
; address_width  ; 11    ; Signed Integer                                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                             ;
; address_width  ; 11    ; Signed Integer                                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                             ;
; address_width  ; 11    ; Signed Integer                                                                                                                                             ;
; init_file      ; NONE  ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 17    ; Signed Integer                                                                                                                           ;
; address_width  ; 9     ; Signed Integer                                                                                                                           ;
; init_file      ; NONE  ; String                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; interrupts     ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                               ;
; address_width  ; 5     ; Signed Integer                                               ;
; init_file      ; NONE  ; String                                                       ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                               ;
; address_width  ; 5     ; Signed Integer                                               ;
; init_file      ; NONE  ; String                                                       ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_flash:spi_flash ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; SECTOR_SIZE    ; 4096  ; Signed Integer                          ;
; PAGE_SIZE      ; 256   ; Signed Integer                          ;
; CLOCK_SEL      ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_flash:spi_flash|flash_ctrl:flash_ctrl ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; CLOCK_SEL      ; 2     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_flash:spi_flash|simple_dual_ram:page_pgm_mem ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                       ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart ;
+------------------+-----------+-------------------------+
; Parameter Name   ; Value     ; Type                    ;
+------------------+-----------+-------------------------+
; csr_addr         ; 0000      ; Unsigned Binary         ;
; clk_freq         ; 100000000 ; Signed Integer          ;
; baud             ; 115200    ; Signed Integer          ;
; break_en_default ; 1         ; Unsigned Binary         ;
+------------------+-----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysctl:sysctl          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; csr_addr       ; 0001                             ; Unsigned Binary ;
; ninputs        ; 2                                ; Signed Integer  ;
; noutputs       ; 4                                ; Signed Integer  ;
; clk_freq       ; 100000000                        ; Signed Integer  ;
; systemid       ; 00100000000110000001000100100101 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memcard:memcard ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; csr_addr       ; 0011  ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl ;
+----------------+--------+------------------------------------------------+
; Parameter Name ; Value  ; Type                                           ;
+----------------+--------+------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                         ;
; CLK_FREQ_MHZ   ; 100    ; Signed Integer                                 ;
; POWERUP_DELAY  ; 200    ; Signed Integer                                 ;
; REFRESH_MS     ; 64     ; Signed Integer                                 ;
; BURST_LENGTH   ; 8      ; Signed Integer                                 ;
; WB_PORTS       ; 2      ; Signed Integer                                 ;
; BUF_WIDTH      ; 3      ; Signed Integer                                 ;
; ROW_WIDTH      ; 13     ; Signed Integer                                 ;
; COL_WIDTH      ; 9      ; Signed Integer                                 ;
; BA_WIDTH       ; 2      ; Signed Integer                                 ;
; tCAC           ; 2      ; Signed Integer                                 ;
; tRAC           ; 5      ; Signed Integer                                 ;
; tRP            ; 3      ; Signed Integer                                 ;
; tRC            ; 9      ; Signed Integer                                 ;
; tMRD           ; 3      ; Signed Integer                                 ;
+----------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; CLK_FREQ_MHZ   ; 100   ; Signed Integer                                                        ;
; POWERUP_DELAY  ; 200   ; Signed Integer                                                        ;
; REFRESH_MS     ; 64    ; Signed Integer                                                        ;
; BURST_LENGTH   ; 8     ; Signed Integer                                                        ;
; ROW_WIDTH      ; 13    ; Signed Integer                                                        ;
; COL_WIDTH      ; 9     ; Signed Integer                                                        ;
; BA_WIDTH       ; 2     ; Signed Integer                                                        ;
; tCAC           ; 2     ; Signed Integer                                                        ;
; tRAC           ; 5     ; Signed Integer                                                        ;
; tRP            ; 3     ; Signed Integer                                                        ;
; tRC            ; 9     ; Signed Integer                                                        ;
; tMRD           ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter ;
+----------------+--------+--------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                         ;
; WB_PORTS       ; 2      ; Signed Integer                                                                 ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                    ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                                  ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                               ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                               ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ses1      ; Untyped                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                    ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                                  ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                               ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                               ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ses1      ; Untyped                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                    ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_00d1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 19                   ; Untyped                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 19                   ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_tvd1      ; Untyped                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 19                   ; Untyped                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 19                   ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_tvd1      ; Untyped                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 17                   ; Untyped                                                                                                                        ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                        ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 17                   ; Untyped                                                                                                                        ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                        ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_hvd1      ; Untyped                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 17                   ; Untyped                                                                                                                        ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                        ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 17                   ; Untyped                                                                                                                        ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                        ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_hvd1      ; Untyped                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                           ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                           ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_95e1      ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                           ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                           ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_95e1      ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_mcc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_mcc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f2e1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f2e1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f2e1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f2e1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f2e1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f2e1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f2e1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f2e1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wb_rom:rom|altsyncram:rom_rtl_0             ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                    ; Untyped        ;
; WIDTH_A                            ; 32                                     ; Untyped        ;
; WIDTHAD_A                          ; 12                                     ; Untyped        ;
; NUMWORDS_A                         ; 3072                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/pframe.ram0_wb_rom_f324341d.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_oj71                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 18                   ; Untyped                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 18                   ; Untyped                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_o8d1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_occ1      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                              ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 2                                       ;
; Entity Instance               ; pll_x1:pll_x1|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                      ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
; Entity Instance               ; pll_3x5:pll_3x5|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                      ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 22                                                                                                                                                                          ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 19                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 19                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 19                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 19                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 17                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|altsyncram:mem_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 17                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|altsyncram:mem_rtl_0                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; wb_rom:rom|altsyncram:rom_rtl_0                                                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 3072                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 18                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 18                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                              ;
+---------------------------------------+---------------------------------------------------------------------+
; Name                                  ; Value                                                               ;
+---------------------------------------+---------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                   ;
; Entity Instance                       ; lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                  ;
;     -- LPM_WIDTHB                     ; 32                                                                  ;
;     -- LPM_WIDTHP                     ; 64                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
+---------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; wr_data_i[71..66] ; Input  ; Info     ; Stuck at GND                                                                                      ;
; rd_data_o[71..66] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+
; do_b ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sysctl:sysctl"                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pwm1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_inputs ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "uart:uart"              ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; break ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1" ;
+--------------+-------+----------+------------------------------------+
; Port         ; Type  ; Severity ; Details                            ;
+--------------+-------+----------+------------------------------------+
; enable_read  ; Input ; Info     ; Stuck at VCC                       ;
; enable_write ; Input ; Info     ; Stuck at VCC                       ;
+--------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0" ;
+--------------+-------+----------+------------------------------------+
; Port         ; Type  ; Severity ; Details                            ;
+--------------+-------+----------+------------------------------------+
; enable_read  ; Input ; Info     ; Stuck at VCC                       ;
; enable_write ; Input ; Info     ; Stuck at VCC                       ;
+--------------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram" ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                        ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; enable_write ; Input ; Info     ; Stuck at VCC                                                                                                   ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram" ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                        ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; enable_write ; Input ; Info     ; Stuck at VCC                                                                                                   ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache"                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; refill_address[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_decoder:decoder"                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; x_result_sel_logic ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram" ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; enable_write ; Input ; Info     ; Stuck at VCC                                                                                                     ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                           ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable_write ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram" ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; enable_write ; Input ; Info     ; Stuck at VCC                                                                                                     ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                           ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable_write ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit"                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_x                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_w                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction_f[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction_f[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "lm32_top:cpu"                      ;
+------------------+--------+----------+------------------------+
; Port             ; Type   ; Severity ; Details                ;
+------------------+--------+----------+------------------------+
; interrupt[31..4] ; Input  ; Info     ; Stuck at GND           ;
; I_DAT_O          ; Output ; Info     ; Explicitly unconnected ;
; I_SEL_O          ; Output ; Info     ; Explicitly unconnected ;
; I_WE_O           ; Output ; Info     ; Explicitly unconnected ;
; I_LOCK_O         ; Output ; Info     ; Explicitly unconnected ;
; I_BTE_O          ; Output ; Info     ; Explicitly unconnected ;
; I_ERR_I          ; Input  ; Info     ; Stuck at GND           ;
; I_RTY_I          ; Input  ; Info     ; Stuck at GND           ;
; D_LOCK_O         ; Output ; Info     ; Explicitly unconnected ;
; D_BTE_O          ; Output ; Info     ; Explicitly unconnected ;
; D_ERR_I          ; Input  ; Info     ; Stuck at GND           ;
; D_RTY_I          ; Input  ; Info     ; Stuck at GND           ;
+------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo" ;
+---------+--------+----------+-----------------------------------------+
; Port    ; Type   ; Severity ; Details                                 ;
+---------+--------+----------+-----------------------------------------+
; empty   ; Output ; Info     ; Explicitly unconnected                  ;
; read_en ; Input  ; Info     ; Stuck at VCC                            ;
+---------+--------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif" ;
+---------+--------+----------+-----------------------------------------------+
; Port    ; Type   ; Severity ; Details                                       ;
+---------+--------+----------+-----------------------------------------------+
; vga_sda ; Bidir  ; Info     ; Explicitly unconnected                        ;
; vga_sdc ; Output ; Info     ; Explicitly unconnected                        ;
; clksel  ; Output ; Info     ; Explicitly unconnected                        ;
+---------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "conbus5x6:wbswitch"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; m0_we_i  ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_sel_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s1_cti_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_cti_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_sel_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 63                          ;
; cycloneiii_ddio_out   ; 5                           ;
; cycloneiii_ff         ; 4587                        ;
;     CLR               ; 159                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 67                          ;
;     ENA               ; 1670                        ;
;     ENA CLR           ; 272                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 19                          ;
;     ENA SCLR          ; 501                         ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 39                          ;
;     SCLR              ; 581                         ;
;     SCLR SLD          ; 132                         ;
;     SLD               ; 31                          ;
;     plain             ; 1076                        ;
; cycloneiii_io_obuf    ; 21                          ;
; cycloneiii_lcell_comb ; 6921                        ;
;     arith             ; 783                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 589                         ;
;         3 data inputs ; 193                         ;
;     normal            ; 6138                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 91                          ;
;         2 data inputs ; 301                         ;
;         3 data inputs ; 2043                        ;
;         4 data inputs ; 3697                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 442                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:35     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 30 12:08:27 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pframe -c pframe
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v
    Info (12023): Found entity 1: asfifo_graycounter File: /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v
    Info (12023): Found entity 1: asfifo File: /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_pixelfeed.v
    Info (12023): Found entity 1: vgafb_pixelfeed File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_pixelfeed.v Line: 18
Warning (10463): Verilog HDL Declaration warning at vgafb_fifo32to16.v(27): "do" is SystemVerilog-2005 keyword File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_fifo32to16.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_fifo32to16.v
    Info (12023): Found entity 1: vgafb_fifo32to16 File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_fifo32to16.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v
    Info (12023): Found entity 1: vgafb_ctlif File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v
    Info (12023): Found entity 1: vgafb File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v
    Info (12023): Found entity 1: video_lvds File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/serializer.v
    Info (12023): Found entity 1: serializer File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/serializer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v
    Info (12023): Found entity 1: fpd_link File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v
    Info (12023): Found entity 1: spi_flash File: /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/simple_dual_ram.v
    Info (12023): Found entity 1: simple_dual_ram File: /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/simple_dual_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v
    Info (12023): Found entity 1: flash_ctrl File: /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v
    Info (12023): Found entity 1: wb_rom File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_ram.v
    Info (12023): Found entity 1: wb_ram File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_x1.v
    Info (12023): Found entity 1: pll_x1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_x1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_3x5.v
    Info (12023): Found entity 1: pll_3x5 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_3x5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v
    Info (12023): Found entity 1: pframe File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 4
Warning (12019): Can't analyze file -- file ../../../cores/spi/spi_slave.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v
    Info (12023): Found entity 1: wb_sdram_ctrl File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v
    Info (12023): Found entity 1: wb_port_arbiter File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v
    Info (12023): Found entity 1: wb_port File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v
    Info (12023): Found entity 1: dual_clock_fifo File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_generic.v
    Info (12023): Found entity 1: dpram_generic File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_generic.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_ecp5.v
    Info (12023): Found entity 1: dpram_ecp5 File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_ecp5.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v
    Info (12023): Found entity 1: dpram_altera File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v
    Info (12023): Found entity 1: bufram File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v Line: 26
Info (12127): Elaborating entity "pframe" for the top level hierarchy
Info (12128): Elaborating entity "pll_x1" for hierarchy "pll_x1:pll_x1" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 187
Info (12128): Elaborating entity "altpll" for hierarchy "pll_x1:pll_x1|altpll:altpll_component" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_x1.v Line: 98
Info (12130): Elaborated megafunction instantiation "pll_x1:pll_x1|altpll:altpll_component" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_x1.v Line: 98
Info (12133): Instantiated megafunction "pll_x1:pll_x1|altpll:altpll_component" with the following parameter: File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_x1.v Line: 98
    Info (12134): Parameter "charge_pump_current_bits" = "1"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "loop_filter_c_bits" = "0"
    Info (12134): Parameter "loop_filter_r_bits" = "27"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_x1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "m" = "12"
    Info (12134): Parameter "m_initial" = "1"
    Info (12134): Parameter "m_ph" = "0"
    Info (12134): Parameter "n" = "1"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "vco_post_scale" = "2"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "c0_high" = "3"
    Info (12134): Parameter "c0_initial" = "1"
    Info (12134): Parameter "c0_low" = "3"
    Info (12134): Parameter "c0_mode" = "even"
    Info (12134): Parameter "c0_ph" = "0"
    Info (12134): Parameter "c1_high" = "3"
    Info (12134): Parameter "c1_initial" = "1"
    Info (12134): Parameter "c1_low" = "3"
    Info (12134): Parameter "c1_mode" = "even"
    Info (12134): Parameter "c1_ph" = "0"
    Info (12134): Parameter "clk0_counter" = "c0"
    Info (12134): Parameter "clk1_counter" = "c1"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_x1_altpll.v
    Info (12023): Found entity 1: pll_x1_altpll File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/pll_x1_altpll.v Line: 29
Info (12128): Elaborating entity "pll_x1_altpll" for hierarchy "pll_x1:pll_x1|altpll:altpll_component|pll_x1_altpll:auto_generated" File: /home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll_3x5" for hierarchy "pll_3x5:pll_3x5" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 195
Info (12128): Elaborating entity "altpll" for hierarchy "pll_3x5:pll_3x5|altpll:altpll_component" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_3x5.v Line: 98
Info (12130): Elaborated megafunction instantiation "pll_3x5:pll_3x5|altpll:altpll_component" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_3x5.v Line: 98
Info (12133): Instantiated megafunction "pll_3x5:pll_3x5|altpll:altpll_component" with the following parameter: File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pll_3x5.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "7"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_3x5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_3x5_altpll.v
    Info (12023): Found entity 1: pll_3x5_altpll File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/pll_3x5_altpll.v Line: 29
Info (12128): Elaborating entity "pll_3x5_altpll" for hierarchy "pll_3x5:pll_3x5|altpll:altpll_component|pll_3x5_altpll:auto_generated" File: /home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus5x6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: conbus5x6 File: /home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus5x6.v Line: 29
Info (12128): Elaborating entity "conbus5x6" for hierarchy "conbus5x6:wbswitch" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 287
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus_arb5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: conbus_arb5 File: /home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus_arb5.v Line: 18
Info (12128): Elaborating entity "conbus_arb5" for hierarchy "conbus5x6:wbswitch|conbus_arb5:arb" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus5x6.v Line: 167
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/csrbrg/rtl/csrbrg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: csrbrg File: /home/alexx/Nextcloud/projects/github/photoframe/cores/csrbrg/rtl/csrbrg.v Line: 18
Info (12128): Elaborating entity "csrbrg" for hierarchy "csrbrg:csrbrg" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 311
Info (12128): Elaborating entity "fpd_link" for hierarchy "fpd_link:FPD_Link" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 350
Info (12128): Elaborating entity "vgafb" for hierarchy "fpd_link:FPD_Link|vgafb:vgafb" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v Line: 89
Info (12128): Elaborating entity "vgafb_ctlif" for hierarchy "fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v Line: 99
Info (12128): Elaborating entity "vgafb_pixelfeed" for hierarchy "fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v Line: 175
Info (12128): Elaborating entity "vgafb_fifo32to16" for hierarchy "fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_pixelfeed.v Line: 58
Info (12128): Elaborating entity "asfifo" for hierarchy "fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v Line: 202
Info (12128): Elaborating entity "asfifo_graycounter" for hierarchy "fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v Line: 70
Warning (10230): Verilog HDL assignment warning at asfifo_graycounter.v(37): truncated value with size 32 to match size of target (10) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v Line: 37
Warning (10230): Verilog HDL assignment warning at asfifo_graycounter.v(40): truncated value with size 32 to match size of target (10) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v Line: 40
Info (12128): Elaborating entity "video_lvds" for hierarchy "fpd_link:FPD_Link|video_lvds:lvds" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v Line: 112
Info (12128): Elaborating entity "altlvds_tx" for hierarchy "fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v Line: 63
Info (12130): Elaborated megafunction instantiation "fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v Line: 63
Info (12133): Instantiated megafunction "fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx" with the following parameter: File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v Line: 63
    Info (12134): Parameter "center_align_msb" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "coreclock_divide_by" = "2"
    Info (12134): Parameter "deserialization_factor" = "7"
    Info (12134): Parameter "differential_drive" = "0"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "20000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "lpm_type" = "altlvds_tx"
    Info (12134): Parameter "number_of_channels" = "5"
    Info (12134): Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "outclock_duty_cycle" = "50"
    Info (12134): Parameter "outclock_phase_shift" = "0"
    Info (12134): Parameter "output_data_rate" = "350"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "registered_input" = "TX_CORECLK"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/lvds_tx_1iq1.tdf
    Info (12023): Found entity 1: lvds_tx_1iq1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/lvds_tx_1iq1.tdf Line: 35
Info (12128): Elaborating entity "lvds_tx_1iq1" for hierarchy "fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated" File: /home/alexx/altera/18.0/quartus/libraries/megafunctions/altlvds_tx.tdf Line: 263
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_2qb.tdf
    Info (12023): Found entity 1: ddio_out_2qb File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/ddio_out_2qb.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_2qb" for hierarchy "fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/lvds_tx_1iq1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_iq9.tdf
    Info (12023): Found entity 1: cmpr_iq9 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/cmpr_iq9.tdf Line: 22
Info (12128): Elaborating entity "cmpr_iq9" for hierarchy "fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cmpr_iq9:cmpr10" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/lvds_tx_1iq1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf
    Info (12023): Found entity 1: cntr_djb File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/cntr_djb.tdf Line: 27
Info (12128): Elaborating entity "cntr_djb" for hierarchy "fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/lvds_tx_1iq1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/cmpr_pgc.tdf Line: 22
Info (12128): Elaborating entity "cmpr_pgc" for hierarchy "fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2|cmpr_pgc:cmpr22" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/cntr_djb.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_reg_4hb.tdf
    Info (12023): Found entity 1: shift_reg_4hb File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/shift_reg_4hb.tdf Line: 22
Info (12128): Elaborating entity "shift_reg_4hb" for hierarchy "fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/lvds_tx_1iq1.tdf Line: 59
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_top File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v Line: 56
Info (12128): Elaborating entity "lm32_top" for hierarchy "lm32_top:cpu" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 416
Warning (10335): Unrecognized synthesis attribute "attribute" at lm32_cpu.v(652) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 652
Warning (10335): Unrecognized synthesis attribute "instruction_d" at lm32_cpu.v(652) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 652
Warning (10335): Unrecognized synthesis attribute "preserve_signal" at lm32_cpu.v(652) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 652
Warning (10335): Unrecognized synthesis attribute "true" at lm32_cpu.v(652) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 652
Warning (10335): Unrecognized synthesis attribute "attribute" at lm32_cpu.v(653) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 653
Warning (10335): Unrecognized synthesis attribute "instruction_d" at lm32_cpu.v(653) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 653
Warning (10335): Unrecognized synthesis attribute "preserve_driver" at lm32_cpu.v(653) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 653
Warning (10335): Unrecognized synthesis attribute "true" at lm32_cpu.v(653) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 653
Warning (10229): Verilog HDL Expression warning at lm32_cpu.v(2310): truncated literal to match 3 bits File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 2310
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_cpu File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 99
Warning (10236): Verilog HDL Implicit Net warning at lm32_cpu.v(1060): created implicit net for "load_q_m" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1060
Warning (10236): Verilog HDL Implicit Net warning at lm32_cpu.v(1061): created implicit net for "store_q_m" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1061
Warning (10236): Verilog HDL Implicit Net warning at lm32_cpu.v(1219): created implicit net for "eret_k_q_x" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1219
Warning (10236): Verilog HDL Implicit Net warning at lm32_cpu.v(1225): created implicit net for "csr_write_enable_k_q_x" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1225
Warning (10236): Verilog HDL Implicit Net warning at lm32_cpu.v(2079): created implicit net for "q_d" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 2079
Warning (10236): Verilog HDL Implicit Net warning at lm32_cpu.v(2128): created implicit net for "q_m" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 2128
Info (12128): Elaborating entity "lm32_cpu" for hierarchy "lm32_top:cpu|lm32_cpu:cpu" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v Line: 336
Warning (10036): Verilog HDL or VHDL warning at lm32_cpu.v(432): object "x_result_sel_logic_x" assigned a value but never read File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 432
Warning (10036): Verilog HDL or VHDL warning at lm32_cpu.v(495): object "eret_m" assigned a value but never read File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 495
Warning (10272): Verilog HDL Case Statement warning at lm32_cpu.v(2310): case item expression covers a value already covered by a previous case item File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 2310
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_instruction_unit File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v Line: 77
Info (12128): Elaborating entity "lm32_instruction_unit" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 950
Warning (10230): Verilog HDL assignment warning at lm32_instruction_unit.v(663): truncated value with size 32 to match size of target (30) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v Line: 663
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_icache File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v Line: 86
Info (12128): Elaborating entity "lm32_icache" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v Line: 486
Info (10264): Verilog HDL Case Statement information at lm32_icache.v(414): all case item expressions in this case statement are onehot File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v Line: 414
Info (10264): Verilog HDL Case Statement information at lm32_icache.v(492): all case item expressions in this case statement are onehot File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v Line: 492
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_ram File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_ram.v Line: 61
Info (12128): Elaborating entity "lm32_ram" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v Line: 254
Info (12128): Elaborating entity "lm32_ram" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v Line: 277
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_decoder File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(341): created implicit net for "op_add" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 341
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(342): created implicit net for "op_and" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 342
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(343): created implicit net for "op_andhi" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 343
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(344): created implicit net for "op_b" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 344
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(345): created implicit net for "op_bi" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 345
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(346): created implicit net for "op_be" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 346
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(347): created implicit net for "op_bg" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 347
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(348): created implicit net for "op_bge" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 348
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(349): created implicit net for "op_bgeu" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 349
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(350): created implicit net for "op_bgu" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 350
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(351): created implicit net for "op_bne" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 351
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(352): created implicit net for "op_call" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 352
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(353): created implicit net for "op_calli" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 353
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(354): created implicit net for "op_cmpe" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 354
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(355): created implicit net for "op_cmpg" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 355
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(356): created implicit net for "op_cmpge" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 356
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(357): created implicit net for "op_cmpgeu" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 357
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(358): created implicit net for "op_cmpgu" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 358
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(359): created implicit net for "op_cmpne" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 359
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(361): created implicit net for "op_divu" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 361
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(363): created implicit net for "op_lb" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 363
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(364): created implicit net for "op_lbu" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 364
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(365): created implicit net for "op_lh" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 365
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(366): created implicit net for "op_lhu" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 366
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(367): created implicit net for "op_lw" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 367
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(369): created implicit net for "op_modu" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 369
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(372): created implicit net for "op_mul" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 372
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(374): created implicit net for "op_nor" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 374
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(375): created implicit net for "op_or" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 375
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(376): created implicit net for "op_orhi" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 376
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(377): created implicit net for "op_raise" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 377
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(378): created implicit net for "op_rcsr" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 378
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(379): created implicit net for "op_sb" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 379
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(381): created implicit net for "op_sextb" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 381
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(382): created implicit net for "op_sexth" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 382
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(384): created implicit net for "op_sh" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 384
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(386): created implicit net for "op_sl" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 386
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(388): created implicit net for "op_sr" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 388
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(389): created implicit net for "op_sru" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 389
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(390): created implicit net for "op_sub" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 390
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(391): created implicit net for "op_sw" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 391
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(392): created implicit net for "op_user" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 392
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(393): created implicit net for "op_wcsr" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 393
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(394): created implicit net for "op_xnor" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 394
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(395): created implicit net for "op_xor" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 395
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(398): created implicit net for "arith" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 398
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(399): created implicit net for "logical" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 399
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(400): created implicit net for "cmp" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 400
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(403): created implicit net for "bra" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 403
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(404): created implicit net for "call" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 404
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(406): created implicit net for "shift" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 406
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(416): created implicit net for "sext" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 416
Warning (10236): Verilog HDL Implicit Net warning at lm32_decoder.v(419): created implicit net for "multiply" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 419
Info (12128): Elaborating entity "lm32_decoder" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_decoder:decoder" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1029
Warning (10036): Verilog HDL or VHDL warning at lm32_decoder.v(392): object "op_user" assigned a value but never read File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 392
Warning (10036): Verilog HDL or VHDL warning at lm32_decoder.v(419): object "multiply" assigned a value but never read File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 419
Warning (10230): Verilog HDL assignment warning at lm32_decoder.v(597): truncated value with size 32 to match size of target (30) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v Line: 597
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_load_store_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_load_store_unit File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_load_store_unit.v Line: 69
Info (12128): Elaborating entity "lm32_load_store_unit" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1115
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_dcache File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v Line: 80
Info (12128): Elaborating entity "lm32_dcache" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_load_store_unit.v Line: 431
Info (10264): Verilog HDL Case Statement information at lm32_dcache.v(462): all case item expressions in this case statement are onehot File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v Line: 462
Info (10264): Verilog HDL Case Statement information at lm32_dcache.v(515): all case item expressions in this case statement are onehot File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v Line: 515
Info (12128): Elaborating entity "lm32_ram" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v Line: 270
Info (12128): Elaborating entity "lm32_ram" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v Line: 295
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_adder File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_adder.v Line: 56
Info (12128): Elaborating entity "lm32_adder" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_adder:adder" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1128
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_addsub.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_addsub File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_addsub.v Line: 55
Info (12128): Elaborating entity "lm32_addsub" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_adder:adder|lm32_addsub:addsub" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_adder.v Line: 109
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_logic_op.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_logic_op File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_logic_op.v Line: 56
Info (12128): Elaborating entity "lm32_logic_op" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_logic_op:logic_op" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1139
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_shifter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_shifter File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_shifter.v Line: 56
Info (12128): Elaborating entity "lm32_shifter" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1154
Warning (10230): Verilog HDL assignment warning at lm32_shifter.v(149): truncated value with size 64 to match size of target (32) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_shifter.v Line: 149
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_multiplier File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v Line: 56
Info (12128): Elaborating entity "lm32_multiplier" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1169
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_mc_arithmetic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_mc_arithmetic File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_mc_arithmetic.v Line: 64
Info (12128): Elaborating entity "lm32_mc_arithmetic" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1200
Warning (10335): Unrecognized synthesis attribute "attribute" at lm32_interrupt.v(131) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 131
Warning (10335): Unrecognized synthesis attribute "asserted" at lm32_interrupt.v(131) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 131
Warning (10335): Unrecognized synthesis attribute "preserve_signal" at lm32_interrupt.v(131) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 131
Warning (10335): Unrecognized synthesis attribute "true" at lm32_interrupt.v(131) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 131
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lm32_interrupt File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at lm32_interrupt.v(166): created implicit net for "ie_csr_read_data" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 166
Warning (10236): Verilog HDL Implicit Net warning at lm32_interrupt.v(175): created implicit net for "ip_csr_read_data" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 175
Warning (10236): Verilog HDL Implicit Net warning at lm32_interrupt.v(176): created implicit net for "im_csr_read_data" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 176
Info (12128): Elaborating entity "lm32_interrupt" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1230
Warning (10036): Verilog HDL or VHDL warning at lm32_interrupt.v(166): object "ie_csr_read_data" assigned a value but never read File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 166
Warning (10036): Verilog HDL or VHDL warning at lm32_interrupt.v(175): object "ip_csr_read_data" assigned a value but never read File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 175
Warning (10036): Verilog HDL or VHDL warning at lm32_interrupt.v(176): object "im_csr_read_data" assigned a value but never read File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 176
Warning (10230): Verilog HDL assignment warning at lm32_interrupt.v(166): truncated value with size 32 to match size of target (1) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 166
Warning (10230): Verilog HDL assignment warning at lm32_interrupt.v(175): truncated value with size 32 to match size of target (1) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 175
Warning (10230): Verilog HDL assignment warning at lm32_interrupt.v(176): truncated value with size 32 to match size of target (1) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v Line: 176
Info (12128): Elaborating entity "lm32_ram" for hierarchy "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v Line: 1425
Info (12128): Elaborating entity "wb_rom" for hierarchy "wb_rom:rom" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 434
Warning (10850): Verilog HDL warning at wb_rom.v(22): number of words (2831) in memory file does not match the number of elements in the address range [0:3071] File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v Line: 22
Warning (10030): Net "rom.data_a" at wb_rom.v(18) has no driver or initial value, using a default initial value '0' File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v Line: 18
Warning (10030): Net "rom.waddr_a" at wb_rom.v(18) has no driver or initial value, using a default initial value '0' File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v Line: 18
Warning (10030): Net "rom.we_a" at wb_rom.v(18) has no driver or initial value, using a default initial value '0' File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v Line: 18
Info (12128): Elaborating entity "spi_flash" for hierarchy "spi_flash:spi_flash" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 458
Info (12128): Elaborating entity "flash_ctrl" for hierarchy "spi_flash:spi_flash|flash_ctrl:flash_ctrl" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v Line: 120
Warning (10230): Verilog HDL assignment warning at flash_ctrl.v(47): truncated value with size 32 to match size of target (4) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v Line: 47
Info (12128): Elaborating entity "simple_dual_ram" for hierarchy "spi_flash:spi_flash|simple_dual_ram:page_pgm_mem" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v Line: 133
Warning (10463): Verilog HDL Declaration warning at uart.v(38): "break" is SystemVerilog-2005 keyword File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v Line: 38
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at uart.v(57): created implicit net for "rx_done" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at uart.v(61): created implicit net for "tx_done" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at uart.v(63): created implicit net for "break_transceiver" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v Line: 63
Warning (10222): Verilog HDL Parameter Declaration warning at uart.v(77): Parameter Declaration in module "uart" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v Line: 77
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 487
Warning (10230): Verilog HDL assignment warning at uart.v(89): truncated value with size 32 to match size of target (16) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v Line: 89
Warning (10463): Verilog HDL Declaration warning at uart_transceiver.v(36): "break" is SystemVerilog-2005 keyword File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart_transceiver.v Line: 36
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart_transceiver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_transceiver File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart_transceiver.v Line: 19
Info (12128): Elaborating entity "uart_transceiver" for hierarchy "uart:uart|uart_transceiver:transceiver" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v Line: 64
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/sysctl/rtl/sysctl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sysctl File: /home/alexx/Nextcloud/projects/github/photoframe/cores/sysctl/rtl/sysctl.v Line: 18
Info (12128): Elaborating entity "sysctl" for hierarchy "sysctl:sysctl" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 523
Warning (10230): Verilog HDL assignment warning at sysctl.v(77): truncated value with size 32 to match size of target (8) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/sysctl/rtl/sysctl.v Line: 77
Warning (12125): Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/memcard/rtl/memcard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memcard File: /home/alexx/Nextcloud/projects/github/photoframe/cores/memcard/rtl/memcard.v Line: 18
Info (12128): Elaborating entity "memcard" for hierarchy "memcard:memcard" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 542
Info (12128): Elaborating entity "wb_sdram_ctrl" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 602
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v Line: 123
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(192): truncated value with size 32 to match size of target (4) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v Line: 192
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(203): truncated value with size 32 to match size of target (3) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v Line: 203
Info (12128): Elaborating entity "wb_port_arbiter" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v Line: 157
Warning (10230): Verilog HDL assignment warning at wb_port_arbiter.v(197): truncated value with size 32 to match size of target (2) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v Line: 197
Info (12128): Elaborating entity "wb_port" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v Line: 147
Warning (10230): Verilog HDL assignment warning at wb_port.v(382): truncated value with size 32 to match size of target (3) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v Line: 382
Info (12128): Elaborating entity "bufram" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v Line: 195
Info (12128): Elaborating entity "dpram_altera" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v Line: 66
Info (12130): Elaborated megafunction instantiation "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v Line: 66
Info (12133): Instantiated megafunction "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" with the following parameter: File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v Line: 66
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ses1.tdf
    Info (12023): Found entity 1: altsyncram_ses1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_ses1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ses1" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated" File: /home/alexx/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dual_clock_fifo" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v Line: 213
Warning (10230): Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3) File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v Line: 70
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vga_sda~synth" feeding internal logic into a wire File: /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v Line: 46
Warning (276027): Inferred dual-clock RAM node "spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl|row_active" is uninferred due to inappropriate RAM size File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v Line: 119
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem" is uninferred due to inappropriate RAM size File: /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v Line: 114
Info (19000): Inferred 20 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 19
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 19
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 19
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 19
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "wb_rom:rom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3072
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pframe.ram0_wb_rom_f324341d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|Mult0" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v Line: 115
Info (12130): Elaborated megafunction instantiation "spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00d1.tdf
    Info (12023): Found entity 1: altsyncram_00d1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_00d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "19"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "19"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tvd1.tdf
    Info (12023): Found entity 1: altsyncram_tvd1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_tvd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "17"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hvd1.tdf
    Info (12023): Found entity 1: altsyncram_hvd1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_hvd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_95e1.tdf
    Info (12023): Found entity 1: altsyncram_95e1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_95e1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf
    Info (12023): Found entity 1: altsyncram_mcc1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_mcc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f2e1.tdf
    Info (12023): Found entity 1: altsyncram_f2e1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_f2e1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "wb_rom:rom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "wb_rom:rom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3072"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pframe.ram0_wb_rom_f324341d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oj71.tdf
    Info (12023): Found entity 1: altsyncram_oj71 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_oj71.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/pframe.ram0_wb_rom_f324341d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/alexx/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/pframe.ram0_wb_rom_f324341d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/alexx/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf
    Info (12023): Found entity 1: altsyncram_o8d1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_o8d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16|altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_occ1.tdf
    Info (12023): Found entity 1: altsyncram_occ1 File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_occ1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0" File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v Line: 115
Info (12133): Instantiated megafunction "lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0" with the following parameter: File: /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v Line: 115
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/mult_7dt.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/mult_7dt.tdf Line: 90
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 172
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke_pad" is stuck at VCC File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 26
    Warning (13410): Pin "sdram_cs_n_pad" is stuck at GND File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/rtl/pframe.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 73 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ALTSYNCRAM" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_ses1.tdf Line: 37
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ALTSYNCRAM" File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/altsyncram_ses1.tdf Line: 37
Warning (15899): PLL "pll_3x5:pll_3x5|altpll:altpll_component|pll_3x5_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/db/pll_3x5_altpll.v Line: 45
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: '../rtl/pframe.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_3x5|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_3x5|altpll_component|auto_generated|pll1|clk[0]} {pll_3x5|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_x1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_x1|altpll_component|auto_generated|pll1|clk[0]} {pll_x1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_x1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_x1|altpll_component|auto_generated|pll1|clk[1]} {pll_x1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {FPD_Link|lvds|lvds_tx|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name {FPD_Link|lvds|lvds_tx|auto_generated|lvds_tx_pll|clk[0]} {FPD_Link|lvds|lvds_tx|auto_generated|lvds_tx_pll|clk[0]}
    Info (332110): create_generated_clock -source {FPD_Link|lvds|lvds_tx|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 14 -multiply_by 7 -phase -12.86 -duty_cycle 50.00 -name {FPD_Link|lvds|lvds_tx|auto_generated|lvds_tx_pll|clk[1]} {FPD_Link|lvds|lvds_tx|auto_generated|lvds_tx_pll|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[14] is being clocked by spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2]
Warning (332060): Node: fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read|gray_count[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|status is being clocked by fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read|gray_count[8]
Warning (332060): Node: spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~portb_address_reg0 is being clocked by spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000    clk50_pad
    Info (332111):    5.714 FPD_Link|lvds|lvds_tx|auto_generated|lvds_tx_pll|clk[0]
    Info (332111):   40.000 FPD_Link|lvds|lvds_tx|auto_generated|lvds_tx_pll|clk[1]
    Info (332111):   20.000 pll_3x5|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 pll_x1|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 pll_x1|altpll_component|auto_generated|pll1|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 866 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 2202 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:11
Info (144001): Generated suppressed messages file /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/output_files/pframe.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 5 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9755 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 21 bidirectional pins
    Info (21061): Implemented 9236 logic cells
    Info (21064): Implemented 442 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 1244 megabytes
    Info: Processing ended: Fri Nov 30 12:09:19 2018
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/alexx/Nextcloud/projects/github/photoframe/board/de0-nano/syn/output_files/pframe.map.smsg.


