Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 16 12:22:08 2025
| Host         : LAPTOP-F0LPQAN9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_entity_global_timing_summary_routed.rpt -pb top_entity_global_timing_summary_routed.pb -rpx top_entity_global_timing_summary_routed.rpx -warn_on_violation
| Design       : top_entity_global
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   222         
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (222)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (446)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (222)
--------------------------
 There are 215 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Gestor_Salidas_top/Display/Frecuencia/clk_out_s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gestor_Salidas_top/Parpadeo/clk_s_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: top_fsm_top/fsm_automatico_combined/Frecuencia/clk_out_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (446)
--------------------------------------------------
 There are 446 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  468          inf        0.000                      0                  468           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           468 Endpoints
Min Delay           468 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/c/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 4.383ns (44.797%)  route 5.402ns (55.203%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  Gestor_Salidas_top/Display/c/count_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Gestor_Salidas_top/Display/c/count_reg[1]/Q
                         net (fo=16, routed)          1.060     1.516    Gestor_Salidas_top/Display/Conversor_G/Q[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     1.640 r  Gestor_Salidas_top/Display/Conversor_G/DISP_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.722     2.362    Gestor_Salidas_top/Display/c/DISP_OBUF[2]_inst_i_1_4
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  Gestor_Salidas_top/Display/c/DISP_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.663     3.149    Gestor_Salidas_top/Display/c/BCD__28[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.124     3.273 r  Gestor_Salidas_top/Display/c/DISP_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.957     6.230    DISP_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.785 r  DISP_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.785    DISP[5]
    R10                                                               r  DISP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/Conversor_R/BCD_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.720ns  (logic 4.637ns (47.707%)  route 5.083ns (52.293%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  Gestor_Salidas_top/Display/Conversor_R/BCD_reg[2]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gestor_Salidas_top/Display/Conversor_R/BCD_reg[2]/Q
                         net (fo=1, routed)           0.940     1.396    Gestor_Salidas_top/Display/Conversor_G/DISP_OBUF[6]_inst_i_3[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  Gestor_Salidas_top/Display/Conversor_G/DISP_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.590     2.110    Gestor_Salidas_top/Display/c/DISP_OBUF[2]_inst_i_1_5
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     2.234 r  Gestor_Salidas_top/Display/c/DISP_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.861     3.095    Gestor_Salidas_top/Display/c/BCD__28[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.153     3.248 r  Gestor_Salidas_top/Display/c/DISP_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.692     5.940    DISP_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.720 r  DISP_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.720    DISP[6]
    T10                                                               r  DISP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/Conversor_R/BCD_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.436ns  (logic 4.378ns (46.397%)  route 5.058ns (53.603%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  Gestor_Salidas_top/Display/Conversor_R/BCD_reg[2]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gestor_Salidas_top/Display/Conversor_R/BCD_reg[2]/Q
                         net (fo=1, routed)           0.940     1.396    Gestor_Salidas_top/Display/Conversor_G/DISP_OBUF[6]_inst_i_3[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  Gestor_Salidas_top/Display/Conversor_G/DISP_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.590     2.110    Gestor_Salidas_top/Display/c/DISP_OBUF[2]_inst_i_1_5
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     2.234 r  Gestor_Salidas_top/Display/c/DISP_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.861     3.095    Gestor_Salidas_top/Display/c/BCD__28[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.219 r  Gestor_Salidas_top/Display/c/DISP_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.667     5.886    DISP_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.436 r  DISP_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.436    DISP[3]
    K13                                                               r  DISP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/c/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.390ns  (logic 4.389ns (46.740%)  route 5.001ns (53.260%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  Gestor_Salidas_top/Display/c/count_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Gestor_Salidas_top/Display/c/count_reg[1]/Q
                         net (fo=16, routed)          1.060     1.516    Gestor_Salidas_top/Display/Conversor_G/Q[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     1.640 r  Gestor_Salidas_top/Display/Conversor_G/DISP_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.722     2.362    Gestor_Salidas_top/Display/c/DISP_OBUF[2]_inst_i_1_4
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  Gestor_Salidas_top/Display/c/DISP_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.842     3.328    Gestor_Salidas_top/Display/c/BCD__28[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.124     3.452 r  Gestor_Salidas_top/Display/c/DISP_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.377     5.829    DISP_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.390 r  DISP_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.390    DISP[1]
    T11                                                               r  DISP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/c/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 4.551ns (48.849%)  route 4.765ns (51.151%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  Gestor_Salidas_top/Display/c/count_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Gestor_Salidas_top/Display/c/count_reg[1]/Q
                         net (fo=16, routed)          1.060     1.516    Gestor_Salidas_top/Display/Conversor_G/Q[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     1.640 r  Gestor_Salidas_top/Display/Conversor_G/DISP_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.722     2.362    Gestor_Salidas_top/Display/c/DISP_OBUF[2]_inst_i_1_4
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  Gestor_Salidas_top/Display/c/DISP_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.842     3.328    Gestor_Salidas_top/Display/c/BCD__28[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.152     3.480 r  Gestor_Salidas_top/Display/c/DISP_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.141     5.621    DISP_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695     9.317 r  DISP_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.317    DISP[4]
    K16                                                               r  DISP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/c/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN_DISP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 4.334ns (47.415%)  route 4.806ns (52.585%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  Gestor_Salidas_top/Display/c/count_reg[0]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Gestor_Salidas_top/Display/c/count_reg[0]/Q
                         net (fo=16, routed)          0.906     1.362    Gestor_Salidas_top/Display/c/Q[0]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.152     1.514 r  Gestor_Salidas_top/Display/c/AN_DISP_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.900     5.414    AN_DISP_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.726     9.140 r  AN_DISP_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.140    AN_DISP[0]
    K2                                                                r  AN_DISP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/c/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.601ns (50.591%)  route 4.494ns (49.409%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  Gestor_Salidas_top/Display/c/count_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Gestor_Salidas_top/Display/c/count_reg[1]/Q
                         net (fo=16, routed)          1.060     1.516    Gestor_Salidas_top/Display/Conversor_G/Q[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     1.640 r  Gestor_Salidas_top/Display/Conversor_G/DISP_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.722     2.362    Gestor_Salidas_top/Display/c/DISP_OBUF[2]_inst_i_1_4
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  Gestor_Salidas_top/Display/c/DISP_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     3.321    Gestor_Salidas_top/Display/c/BCD__28[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.152     3.473 r  Gestor_Salidas_top/Display/c/DISP_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.877     5.350    DISP_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745     9.095 r  DISP_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.095    DISP[0]
    L18                                                               r  DISP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/c/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 4.362ns (48.843%)  route 4.568ns (51.157%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  Gestor_Salidas_top/Display/c/count_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Gestor_Salidas_top/Display/c/count_reg[1]/Q
                         net (fo=16, routed)          1.060     1.516    Gestor_Salidas_top/Display/Conversor_G/Q[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     1.640 r  Gestor_Salidas_top/Display/Conversor_G/DISP_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.722     2.362    Gestor_Salidas_top/Display/c/DISP_OBUF[2]_inst_i_1_4
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  Gestor_Salidas_top/Display/c/DISP_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     3.321    Gestor_Salidas_top/Display/c/BCD__28[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.445 r  Gestor_Salidas_top/Display/c/DISP_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.951     5.396    DISP_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.930 r  DISP_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.930    DISP[2]
    P15                                                               r  DISP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/c/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN_DISP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 4.133ns (52.762%)  route 3.701ns (47.238%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  Gestor_Salidas_top/Display/c/count_reg[0]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Gestor_Salidas_top/Display/c/count_reg[0]/Q
                         net (fo=16, routed)          0.916     1.372    Gestor_Salidas_top/Display/c/Q[0]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     1.496 r  Gestor_Salidas_top/Display/c/AN_DISP_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.785     4.281    AN_DISP_OBUF[1]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.834 r  AN_DISP_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.834    AN_DISP[1]
    U13                                                               r  AN_DISP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gestor_Salidas_top/Display/c/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN_DISP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.660ns  (logic 4.368ns (57.023%)  route 3.292ns (42.977%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  Gestor_Salidas_top/Display/c/count_reg[0]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Gestor_Salidas_top/Display/c/count_reg[0]/Q
                         net (fo=16, routed)          0.916     1.372    Gestor_Salidas_top/Display/c/Q[0]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.152     1.524 r  Gestor_Salidas_top/Display/c/AN_DISP_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.376     3.900    AN_DISP_OBUF[2]
    J14                  OBUF (Prop_obuf_I_O)         3.760     7.660 r  AN_DISP_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.660    AN_DISP[2]
    J14                                                               r  AN_DISP[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[4]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[4]/Q
                         net (fo=1, routed)           0.056     0.197    gestor_entradas_top/sincronizador_combined/sync_reg_1[4]
    SLICE_X1Y87          FDCE                                         r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[3]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[3]/Q
                         net (fo=1, routed)           0.058     0.199    gestor_entradas_top/sincronizador_combined/sync_reg_1[3]
    SLICE_X0Y83          FDCE                                         r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[5]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[5]/Q
                         net (fo=1, routed)           0.059     0.200    gestor_entradas_top/sincronizador_combined/sync_reg_1[5]
    SLICE_X0Y83          FDCE                                         r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[2]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[2]/Q
                         net (fo=2, routed)           0.070     0.211    gestor_entradas_top/sincronizador_combined/sync_reg_1[2]
    SLICE_X1Y87          FDCE                                         r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE                         0.000     0.000 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[6]/C
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[6]/Q
                         net (fo=1, routed)           0.119     0.247    gestor_entradas_top/sincronizador_combined/sync_reg_1[6]
    SLICE_X0Y91          FDCE                                         r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[7]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gestor_entradas_top/sincronizador_combined/sync_reg_1_reg[7]/Q
                         net (fo=1, routed)           0.124     0.252    gestor_entradas_top/sincronizador_combined/sync_reg_1[7]
    SLICE_X0Y84          FDCE                                         r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gestor_entradas_top/detector_flanco_combined/sreg_buttons_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.707%)  route 0.124ns (49.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[4]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[4]/Q
                         net (fo=2, routed)           0.124     0.252    gestor_entradas_top/detector_flanco_combined/Q[1]
    SLICE_X1Y88          FDCE                                         r  gestor_entradas_top/detector_flanco_combined/sreg_buttons_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gestor_entradas_top/detector_flanco_combined/sreg_buttons_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE                         0.000     0.000 r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[6]/C
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[6]/Q
                         net (fo=2, routed)           0.129     0.270    gestor_entradas_top/detector_flanco_combined/Q[3]
    SLICE_X1Y91          FDCE                                         r  gestor_entradas_top/detector_flanco_combined/sreg_buttons_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_fsm_top/fsm_manual_combined/color_counter_g/counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_fsm_top/fsm_manual_combined/RGB_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.220%)  route 0.134ns (48.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE                         0.000     0.000 r  top_fsm_top/fsm_manual_combined/color_counter_g/counter_reg[4]/C
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top_fsm_top/fsm_manual_combined/color_counter_g/counter_reg[4]/Q
                         net (fo=6, routed)           0.134     0.275    top_fsm_top/fsm_manual_combined/G_value[4]
    SLICE_X3Y84          FDRE                                         r  top_fsm_top/fsm_manual_combined/RGB_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gestor_entradas_top/detector_flanco_combined/sreg_buttons_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.837%)  route 0.136ns (49.163%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[7]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gestor_entradas_top/sincronizador_combined/sync_reg_2_reg[7]/Q
                         net (fo=2, routed)           0.136     0.277    gestor_entradas_top/detector_flanco_combined/Q[4]
    SLICE_X0Y84          FDCE                                         r  gestor_entradas_top/detector_flanco_combined/sreg_buttons_reg[4]/D
  -------------------------------------------------------------------    -------------------





