Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\randgen.v" into library work
Parsing module <randgen>.
Parsing module <randgen_10bit>.
Analyzing Verilog file "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" into library work
Parsing module <power_pack2>.
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 26. parameter declaration becomes local in power_pack2 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 27. parameter declaration becomes local in power_pack2 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 28. parameter declaration becomes local in power_pack2 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 29. parameter declaration becomes local in power_pack2 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 32. parameter declaration becomes local in power_pack2 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 33. parameter declaration becomes local in power_pack2 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 34. parameter declaration becomes local in power_pack2 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 35. parameter declaration becomes local in power_pack2 with formal parameter declaration list
Analyzing Verilog file "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" into library work
Parsing module <powerup_timer>.
Parsing module <pp_timer>.
Parsing module <counter>.
Parsing module <general_timer>.
Analyzing Verilog file "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" into library work
Parsing module <collision>.
Analyzing Verilog file "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" into library work
Parsing module <labkit>.
Parsing module <pong_game>.
Parsing module <draw_box>.
WARNING:HDLCompiler:568 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 864: Constant value is truncated to fit in <8> bits.
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 896. parameter declaration becomes local in draw_box with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 897. parameter declaration becomes local in draw_box with formal parameter declaration list
Parsing module <move_paddle>.
Parsing module <round_piped>.
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1038. parameter declaration becomes local in round_piped with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1039. parameter declaration becomes local in round_piped with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1040. parameter declaration becomes local in round_piped with formal parameter declaration list
Parsing module <vga_general>.
Parsing module <debounce>.
Parsing module <display_4hex>.
Parsing module <dcm_all_v2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <labkit>.

Elaborating module <dcm_all_v2(DCM_DIVIDE=20,DCM_MULTIPLY=13)>.

Elaborating module <BUFG>.

Elaborating module <DCM(CLK_FEEDBACK="1X",CLKDV_DIVIDE=4.0,CLKFX_DIVIDE=20,CLKFX_MULTIPLY=13,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10000.0,CLKOUT_PHASE_SHIFT="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 76: Assignment to clk_100mhz_buf ignored, since the identifier is never used

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1188: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <vga_general>.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1157: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1158: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 116: Assignment to hblank1 ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 449: Port reset is not connected to this instance

Elaborating module <pong_game>.

Elaborating module <general_timer>.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 191: Result of 32-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 192: Result of 32-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 193: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 231: Assignment to gametime ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 242: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 281: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 283: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <draw_box(COLOR=8'b011100)>.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 974: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 975: Signal <shield> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 976: Signal <warning> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 977: Signal <ten_hz> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 987: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 988: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 306: Size mismatch in connection of port <x>. Formal port size is 11-bit while actual signal size is 10-bit.

Elaborating module <move_paddle>.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1012: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1014: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1017: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1019: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 346: Result of 7-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 347: Result of 7-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 349: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 350: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 353: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 355: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 358: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 360: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 443: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <collision>.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 27: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 29: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 30: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 31: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 32: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 33: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 34: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 35: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 36: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 37: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 38: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 39: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 40: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 41: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 42: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 44: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 46: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 47: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 48: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 49: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 50: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 51: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 52: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 53: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 54: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 56: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 57: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 58: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 59: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 62: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 63: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 64: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 65: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 66: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 67: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 68: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 69: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 70: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 71: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 72: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 73: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 74: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 75: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 76: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 78: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 79: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 80: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 81: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 82: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 83: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 84: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 85: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 86: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 87: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 88: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 89: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 90: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 91: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 92: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 93: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v" Line 141: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 454: Size mismatch in connection of port <object_x>. Formal port size is 10-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 457: Size mismatch in connection of port <object_width>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 458: Size mismatch in connection of port <object_height>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 459: Size mismatch in connection of port <object_isCircle>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <power_pack2>.

Elaborating module <randgen>.

Elaborating module <randgen_10bit>.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 97: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 98: Signal <display> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v" Line 99: Signal <color> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 475: Size mismatch in connection of port <randx>. Formal port size is 11-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 479: Size mismatch in connection of port <r2pixel>. Formal port size is 10-bit while actual signal size is 8-bit.

Elaborating module <pp_timer>.

Elaborating module <counter>.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 149: Result of 32-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 151: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 139: Assignment to old_expired ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 112: Size mismatch in connection of port <clear>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 113: Size mismatch in connection of port <value>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:552 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 109: Input port reset is not connected on this instance

Elaborating module <powerup_timer>.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 20: Size mismatch in connection of port <clear>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 21: Size mismatch in connection of port <value>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 28: Size mismatch in connection of port <clear>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 29: Size mismatch in connection of port <value>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 36: Size mismatch in connection of port <clear>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 37: Size mismatch in connection of port <value>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 44: Size mismatch in connection of port <clear>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" Line 45: Size mismatch in connection of port <value>. Formal port size is 4-bit while actual signal size is 32-bit.

Elaborating module <round_piped(COLOR=8'b11100011)>.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1048: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1049: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1049: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1051: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1051: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1053: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1054: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1054: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1056: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1056: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 509: Size mismatch in connection of port <ball_size>. Formal port size is 1-bit while actual signal size is 7-bit.

Elaborating module <round_piped(COLOR=8'b11111100)>.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1048: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1049: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1049: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1051: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1051: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1053: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1054: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1054: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1056: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1056: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 512: Size mismatch in connection of port <ball_size>. Formal port size is 1-bit while actual signal size is 7-bit.

Elaborating module <round_piped(COLOR=8'b011)>.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1048: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1049: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1049: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1051: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1051: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1053: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1054: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1054: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1056: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1056: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 515: Size mismatch in connection of port <ball_size>. Formal port size is 1-bit while actual signal size is 7-bit.

Elaborating module <round_piped>.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1048: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1049: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1049: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1051: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1051: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1053: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1054: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1054: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1056: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1056: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 518: Size mismatch in connection of port <ball_size>. Formal port size is 1-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:1127 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 519: Assignment to ball4 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 385: Net <stop1> does not have a driver.
WARNING:HDLCompiler:552 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 449: Input port reset is not connected on this instance
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 175: Result of 32-bit expression is truncated to fit in 31-bit target.

Elaborating module <display_4hex>.
WARNING:HDLCompiler:413 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" Line 1229: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:Xst:2972 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" line 518. All outputs of instance <round_puck4> of block <round_piped> are unconnected in block <pong_game>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <labkit>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
WARNING:Xst:647 - Input <jd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" line 74: Output port <CLKSYS> of the instance <my_clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" line 115: Output port <hblank> of the instance <video_driver> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <b>.
    Found 8-bit register for signal <rgb>.
    Found 31-bit register for signal <counter>.
    Found 1-bit register for signal <hsync>.
    Found 31-bit adder for signal <counter[30]_GND_1_o_add_16_OUT> created at line 175.
    Found 8-bit 4-to-1 multiplexer for signal <switch[1]_pong_pixel[7]_wide_mux_12_OUT> created at line 127.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <labkit> synthesized.

Synthesizing Unit <dcm_all_v2>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
        DCM_DIVIDE = 20
        DCM_MULTIPLY = 13
    Summary:
	no macro.
Unit <dcm_all_v2> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
        DELAY = 400000
    Found 1-bit register for signal <new>.
    Found 1-bit register for signal <clean>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_5_o_add_3_OUT> created at line 1188.
    Found 1-bit comparator equal for signal <n0000> created at line 1180
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <vga_general>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
        hfp = 24
        hsy = 136
        hbp = 160
        vfp = 3
        vsy = 6
        vbp = 29
        hsize = 1023
        vsize = 767
    Found 10-bit register for signal <vcount>.
    Found 11-bit register for signal <hcount>.
    Found 12-bit adder for signal <n0033[11:0]> created at line 1157.
    Found 11-bit adder for signal <n0035[10:0]> created at line 1158.
    Found 11-bit comparator greater for signal <hcount[10]_PWR_6_o_LessThan_3_o> created at line 1147
    Found 11-bit comparator greater for signal <PWR_6_o_hcount[10]_LessThan_4_o> created at line 1147
    Found 10-bit comparator greater for signal <vcount[9]_PWR_6_o_LessThan_5_o> created at line 1148
    Found 10-bit comparator greater for signal <PWR_6_o_vcount[9]_LessThan_6_o> created at line 1148
    Found 11-bit comparator lessequal for signal <n0008> created at line 1150
    Found 10-bit comparator lessequal for signal <n0010> created at line 1151
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_general> synthesized.

Synthesizing Unit <pong_game>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
        BALL_SIZE = 7'b1000000
        MAX_BALL_Y = 32'b00000000000000000000001010111111
        MIN_BALL_Y = 1
        MAX_BALL_X = 32'b00000000000000000000001110111111
        MIN_BALL_X = 5
WARNING:Xst:2898 - Port 'object_r', unconnected in block instance 'pp', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'pp', is tied to GND.
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" line 229: Output port <seconds> of the instance <gametimer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" line 469: Output port <randop> of the instance <pack2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" line 483: Output port <expired> of the instance <pptimer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" line 483: Output port <started_op> of the instance <pptimer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v" line 518: Output port <rpixel> of the instance <round_puck4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <stop1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stop2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stop3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stop4> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <hsync_delay>.
    Found 2-bit register for signal <vsync_delay>.
    Found 2-bit register for signal <blank_delay>.
    Found 16-bit register for signal <paddle_pix_delay>.
    Found 8-bit register for signal <pixel>.
    Found 6-bit register for signal <boost>.
    Found 1-bit register for signal <vsync_delayed>.
    Found 5-bit register for signal <speed_x>.
    Found 5-bit register for signal <speed_y>.
    Found 10-bit register for signal <power_box_random_posX>.
    Found 10-bit register for signal <power_box_random_posY>.
    Found 11-bit register for signal <ball_x>.
    Found 10-bit register for signal <ball_y>.
    Found 1-bit register for signal <ball_up>.
    Found 1-bit register for signal <ball_right>.
    Found 11-bit register for signal <ball_x2>.
    Found 10-bit register for signal <ball_y2>.
    Found 1-bit register for signal <ball_up2>.
    Found 1-bit register for signal <ball_right2>.
    Found 11-bit register for signal <ball_x3>.
    Found 10-bit register for signal <ball_y3>.
    Found 1-bit register for signal <ball_up3>.
    Found 1-bit register for signal <ball_right3>.
    Found 11-bit register for signal <ball_x4>.
    Found 10-bit register for signal <ball_y4>.
    Found 1-bit register for signal <ball_up4>.
    Found 1-bit register for signal <ball_right4>.
    Found 7-bit register for signal <bonus_speed>.
    Found 11-bit subtractor for signal <ball_x[10]_GND_7_o_sub_49_OUT> created at line 371.
    Found 10-bit subtractor for signal <ball_y[9]_GND_7_o_sub_51_OUT> created at line 372.
    Found 11-bit subtractor for signal <ball_x2[10]_GND_7_o_sub_55_OUT> created at line 374.
    Found 10-bit subtractor for signal <ball_y2[9]_GND_7_o_sub_57_OUT> created at line 375.
    Found 11-bit subtractor for signal <ball_x3[10]_GND_7_o_sub_61_OUT> created at line 377.
    Found 10-bit subtractor for signal <ball_y3[9]_GND_7_o_sub_63_OUT> created at line 378.
    Found 11-bit subtractor for signal <ball_x4[10]_GND_7_o_sub_67_OUT> created at line 380.
    Found 10-bit subtractor for signal <ball_y4[9]_GND_7_o_sub_69_OUT> created at line 381.
    Found 7-bit adder for signal <n0263> created at line 281.
    Found 6-bit adder for signal <n0265> created at line 346.
    Found 6-bit adder for signal <n0266> created at line 347.
    Found 12-bit adder for signal <n0384[11:0]> created at line 349.
    Found 11-bit adder for signal <n0393[10:0]> created at line 350.
    Found 10-bit adder for signal <BUS_0005_GND_7_o_add_31_OUT> created at line 353.
    Found 10-bit adder for signal <BUS_0008_GND_7_o_add_37_OUT> created at line 358.
    Found 11-bit adder for signal <ball_x[10]_GND_7_o_add_47_OUT> created at line 371.
    Found 10-bit adder for signal <ball_y[9]_GND_7_o_add_51_OUT> created at line 372.
    Found 11-bit adder for signal <ball_x2[10]_GND_7_o_add_53_OUT> created at line 374.
    Found 10-bit adder for signal <ball_y2[9]_GND_7_o_add_57_OUT> created at line 375.
    Found 11-bit adder for signal <ball_x3[10]_GND_7_o_add_59_OUT> created at line 377.
    Found 10-bit adder for signal <ball_y3[9]_GND_7_o_add_63_OUT> created at line 378.
    Found 11-bit adder for signal <ball_x4[10]_GND_7_o_add_65_OUT> created at line 380.
    Found 10-bit adder for signal <ball_y4[9]_GND_7_o_add_69_OUT> created at line 381.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_34_OUT<9:0>> created at line 355.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_40_OUT<9:0>> created at line 360.
    Found 12-bit adder for signal <_n0431> created at line 350.
    Found 12-bit adder for signal <n0272> created at line 350.
    Found 13-bit adder for signal <_n0433> created at line 349.
    Found 13-bit adder for signal <n0269> created at line 349.
    Found 10-bit comparator greater for signal <BUS_0005_GND_7_o_LessThan_31_o> created at line 352
    Found 10-bit comparator greater for signal <PWR_7_o_BUS_0005_LessThan_33_o> created at line 354
    Found 10-bit comparator greater for signal <BUS_0008_GND_7_o_LessThan_37_o> created at line 357
    Found 10-bit comparator greater for signal <PWR_7_o_BUS_0008_LessThan_39_o> created at line 359
    Found 32-bit comparator lessequal for signal <n0080> created at line 503
    Found 10-bit comparator greater for signal <new_ball_y[9]_GND_7_o_LessThan_80_o> created at line 536
    Found 10-bit comparator greater for signal <PWR_7_o_new_ball_y[9]_LessThan_81_o> created at line 536
    Found 11-bit comparator greater for signal <new_ball_x[10]_GND_7_o_LessThan_85_o> created at line 546
    Found 11-bit comparator greater for signal <GND_7_o_new_ball_x[10]_LessThan_86_o> created at line 546
    Found 10-bit comparator greater for signal <new_ball_y2[9]_GND_7_o_LessThan_97_o> created at line 589
    Found 10-bit comparator greater for signal <PWR_7_o_new_ball_y2[9]_LessThan_98_o> created at line 589
    Found 11-bit comparator greater for signal <new_ball_x2[10]_GND_7_o_LessThan_102_o> created at line 599
    Found 11-bit comparator greater for signal <GND_7_o_new_ball_x2[10]_LessThan_103_o> created at line 599
    Found 10-bit comparator greater for signal <new_ball_y3[9]_GND_7_o_LessThan_114_o> created at line 632
    Found 10-bit comparator greater for signal <PWR_7_o_new_ball_y3[9]_LessThan_115_o> created at line 632
    Found 11-bit comparator greater for signal <new_ball_x3[10]_GND_7_o_LessThan_119_o> created at line 642
    Found 11-bit comparator greater for signal <GND_7_o_new_ball_x3[10]_LessThan_120_o> created at line 642
    Found 10-bit comparator greater for signal <new_ball_y4[9]_GND_7_o_LessThan_131_o> created at line 670
    Found 10-bit comparator greater for signal <PWR_7_o_new_ball_y4[9]_LessThan_132_o> created at line 670
    Found 11-bit comparator greater for signal <new_ball_x4[10]_GND_7_o_LessThan_136_o> created at line 680
    Found 11-bit comparator greater for signal <GND_7_o_new_ball_x4[10]_LessThan_137_o> created at line 680
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred 166 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pong_game> synthesized.

Synthesizing Unit <general_timer>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v".
        PRESCALER = 24999999
        PRESCALER10 = 2499999
    Found 26-bit register for signal <sec_count>.
    Found 23-bit register for signal <sec_count10>.
    Found 32-bit register for signal <three_sec>.
    Found 3-bit register for signal <sec_count3>.
    Found 32-bit register for signal <seconds>.
    Found 27-bit adder for signal <n0051[26:0]> created at line 191.
    Found 24-bit adder for signal <n0053[23:0]> created at line 192.
    Found 4-bit adder for signal <n0055[3:0]> created at line 193.
    Found 32-bit adder for signal <seconds[31]_GND_8_o_add_15_OUT> created at line 195.
    Found 32-bit adder for signal <three_sec[31]_GND_8_o_add_18_OUT> created at line 196.
WARNING:Xst:737 - Found 1-bit latch for signal <ten_hz>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 116 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   2 Multiplexer(s).
Unit <general_timer> synthesized.

Synthesizing Unit <draw_box>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
        COLOR = 8'b00011100
    Found 32-bit register for signal <HEIGHT>.
    Found 1-bit register for signal <Rpressed>.
    Found 1-bit register for signal <Rreleased>.
    Found 1-bit register for signal <Lpressed>.
    Found 1-bit register for signal <Lreleased>.
    Found 1-bit register for signal <Upressed>.
    Found 1-bit register for signal <Ureleased>.
    Found 1-bit register for signal <Dpressed>.
    Found 1-bit register for signal <Dreleased>.
    Found 32-bit register for signal <WIDTH>.
    Found 32-bit subtractor for signal <WIDTH[31]_GND_10_o_sub_43_OUT> created at line 957.
    Found 32-bit subtractor for signal <HEIGHT[31]_GND_10_o_sub_47_OUT> created at line 959.
    Found 32-bit adder for signal <WIDTH[31]_GND_10_o_add_14_OUT> created at line 932.
    Found 32-bit adder for signal <HEIGHT[31]_GND_10_o_add_15_OUT> created at line 933.
    Found 32-bit adder for signal <GND_10_o_WIDTH[31]_add_53_OUT> created at line 974.
    Found 32-bit adder for signal <GND_10_o_HEIGHT[31]_add_56_OUT> created at line 974.
    Found 32-bit comparator greater for signal <WIDTH[31]_GND_10_o_LessThan_42_o> created at line 956
    Found 32-bit comparator greater for signal <HEIGHT[31]_GND_10_o_LessThan_46_o> created at line 958
    Found 11-bit comparator lessequal for signal <n0097> created at line 974
    Found 32-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_55_o> created at line 974
    Found 10-bit comparator lessequal for signal <n0102> created at line 974
    Found 32-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_58_o> created at line 974
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <draw_box> synthesized.

Synthesizing Unit <move_paddle>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
    Found 10-bit register for signal <paddle_y>.
    Found 10-bit register for signal <paddle_x>.
    Found 11-bit subtractor for signal <n0026[10:0]> created at line 1012.
    Found 11-bit subtractor for signal <n0030[10:0]> created at line 1017.
    Found 11-bit adder for signal <n0040> created at line 1014.
    Found 11-bit adder for signal <n0043> created at line 1019.
    Found 32-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_3_o> created at line 1011
    Found 11-bit comparator greater for signal <BUS_0001_PWR_11_o_LessThan_6_o> created at line 1013
    Found 32-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_11_o> created at line 1016
    Found 11-bit comparator greater for signal <BUS_0003_GND_11_o_LessThan_14_o> created at line 1018
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <move_paddle> synthesized.

Synthesizing Unit <collision>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\collision.v".
    Found 1-bit register for signal <collide>.
    Found 10-bit adder for signal <object_x[9]_object_width[9]_add_319_OUT> created at line 137.
    Found 10-bit adder for signal <paddle_x[9]_paddle_width[9]_add_322_OUT> created at line 137.
    Found 10-bit adder for signal <paddle_y[9]_paddle_height[9]_add_328_OUT> created at line 138.
    Found 10-bit adder for signal <object_y[9]_object_height[9]_add_330_OUT> created at line 138.
    Found 10-bit comparator lessequal for signal <n1058> created at line 137
    Found 10-bit comparator lessequal for signal <n1061> created at line 137
    Found 10-bit comparator lessequal for signal <n1064> created at line 137
    Found 10-bit comparator lessequal for signal <n1066> created at line 137
    Found 10-bit comparator lessequal for signal <n1070> created at line 138
    Found 10-bit comparator lessequal for signal <n1073> created at line 138
    Found 10-bit comparator lessequal for signal <n1077> created at line 138
    Found 10-bit comparator lessequal for signal <n1079> created at line 138
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <collision> synthesized.

Synthesizing Unit <power_pack2>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\power_pack2.v".
        WIDTH = 20
        HEIGHT = 20
        box_size = 7'b1000000
WARNING:Xst:647 - Input <randx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <randy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <display>.
    Found 11-bit register for signal <rx>.
    Found 10-bit register for signal <ry>.
    Found 1-bit register for signal <randop_reg>.
    Found 10-bit adder for signal <n0061> created at line 83.
    Found 12-bit adder for signal <n0063> created at line 97.
    Found 11-bit adder for signal <n0065> created at line 97.
    Found 4x5-bit Read Only RAM for signal <_n0099>
WARNING:Xst:737 - Found 1-bit latch for signal <mode<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <color<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <color<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <color<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <color<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <color<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <color<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mode<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator lessequal for signal <n0026> created at line 97
    Found 12-bit comparator greater for signal <GND_653_o_BUS_0002_LessThan_14_o> created at line 97
    Found 10-bit comparator lessequal for signal <n0031> created at line 97
    Found 11-bit comparator greater for signal <GND_653_o_BUS_0003_LessThan_17_o> created at line 97
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <power_pack2> synthesized.

Synthesizing Unit <randgen>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\randgen.v".
    Found 8-bit register for signal <LFSR>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <randgen> synthesized.

Synthesizing Unit <randgen_10bit>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\randgen.v".
    Found 10-bit register for signal <LFSR>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <randgen_10bit> synthesized.

Synthesizing Unit <pp_timer>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v".
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'mycounter', is tied to GND.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" line 109: Output port <warning> of the instance <mycounter> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <started>.
    Found 1-bit register for signal <load_reg>.
    Found 1-bit register for signal <spawn_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pp_timer> synthesized.

Synthesizing Unit <counter>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v".
        PRESCALER = 64999999
    Found 26-bit register for signal <sec_count>.
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <stop>.
    Found 5-bit subtractor for signal <GND_667_o_GND_667_o_sub_6_OUT> created at line 151.
    Found 27-bit adder for signal <n0046[26:0]> created at line 149.
    Found 5-bit adder for signal <n0048[4:0]> created at line 151.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <powerup_timer>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v".
        PP1_TIME = 3
        PP2_TIME = 2
        PP3_TIME = 5
        PP4_TIME = 4
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" line 17: Output port <warning> of the instance <powerup_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" line 25: Output port <warning> of the instance <powerup_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\counter.v" line 33: Output port <warning> of the instance <powerup_3> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <load>.
    Found 4x4-bit Read Only RAM for signal <mode[1]_PWR_21_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <powerup_timer> synthesized.

Synthesizing Unit <round_piped_1>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
        COLOR = 8'b11100011
WARNING:Xst:647 - Input <pixel_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ball_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit adder for signal <n0032> created at line 1051.
    Found 11-bit adder for signal <n0038> created at line 1056.
    Found 22-bit adder for signal <n0046> created at line 1061.
    Found 11-bit subtractor for signal <GND_669_o_GND_669_o_sub_4_OUT<10:0>> created at line 1049.
    Found 11-bit subtractor for signal <GND_669_o_GND_669_o_sub_6_OUT<10:0>> created at line 1051.
    Found 10-bit subtractor for signal <GND_669_o_GND_669_o_sub_11_OUT<9:0>> created at line 1054.
    Found 10-bit subtractor for signal <GND_669_o_GND_669_o_sub_13_OUT<9:0>> created at line 1056.
    Found 11x11-bit multiplier for signal <n0023> created at line 1058.
    Found 10x10-bit multiplier for signal <n0024> created at line 1059.
    Found 12-bit comparator greater for signal <BUS_0001_GND_669_o_LessThan_2_o> created at line 1048
    Found 11-bit comparator greater for signal <BUS_0004_GND_669_o_LessThan_9_o> created at line 1053
    Found 22-bit comparator lessequal for signal <n0013> created at line 1061
    Summary:
	inferred   2 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <round_piped_1> synthesized.

Synthesizing Unit <round_piped_2>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
        COLOR = 8'b11111100
WARNING:Xst:647 - Input <pixel_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ball_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit adder for signal <n0032> created at line 1051.
    Found 11-bit adder for signal <n0038> created at line 1056.
    Found 22-bit adder for signal <n0046> created at line 1061.
    Found 11-bit subtractor for signal <GND_672_o_GND_672_o_sub_4_OUT<10:0>> created at line 1049.
    Found 11-bit subtractor for signal <GND_672_o_GND_672_o_sub_6_OUT<10:0>> created at line 1051.
    Found 10-bit subtractor for signal <GND_672_o_GND_672_o_sub_11_OUT<9:0>> created at line 1054.
    Found 10-bit subtractor for signal <GND_672_o_GND_672_o_sub_13_OUT<9:0>> created at line 1056.
    Found 11x11-bit multiplier for signal <n0023> created at line 1058.
    Found 10x10-bit multiplier for signal <n0024> created at line 1059.
    Found 12-bit comparator greater for signal <BUS_0001_GND_672_o_LessThan_2_o> created at line 1048
    Found 11-bit comparator greater for signal <BUS_0004_GND_672_o_LessThan_9_o> created at line 1053
    Found 22-bit comparator lessequal for signal <n0013> created at line 1061
    Summary:
	inferred   2 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <round_piped_2> synthesized.

Synthesizing Unit <round_piped_3>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
        COLOR = 8'b00000011
WARNING:Xst:647 - Input <pixel_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ball_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit adder for signal <n0032> created at line 1051.
    Found 11-bit adder for signal <n0038> created at line 1056.
    Found 22-bit adder for signal <n0046> created at line 1061.
    Found 11-bit subtractor for signal <GND_673_o_GND_673_o_sub_4_OUT<10:0>> created at line 1049.
    Found 11-bit subtractor for signal <GND_673_o_GND_673_o_sub_6_OUT<10:0>> created at line 1051.
    Found 10-bit subtractor for signal <GND_673_o_GND_673_o_sub_11_OUT<9:0>> created at line 1054.
    Found 10-bit subtractor for signal <GND_673_o_GND_673_o_sub_13_OUT<9:0>> created at line 1056.
    Found 11x11-bit multiplier for signal <n0023> created at line 1058.
    Found 10x10-bit multiplier for signal <n0024> created at line 1059.
    Found 12-bit comparator greater for signal <BUS_0001_GND_673_o_LessThan_2_o> created at line 1048
    Found 11-bit comparator greater for signal <BUS_0004_GND_673_o_LessThan_9_o> created at line 1053
    Found 22-bit comparator lessequal for signal <n0013> created at line 1061
    Summary:
	inferred   2 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <round_piped_3> synthesized.

Synthesizing Unit <display_4hex>.
    Related source file is "D:\Users\WeiTong\Desktop\SUTD Stuff\Subjects\Digital Systems Lab\DSL-Pong-game\Lab5Pong - 30-11-17\Lab5Pong - 30-11-17\Verilog Files\labkit_vga_partialsol_one.v".
    Found 7-bit register for signal <seg>.
    Found 4-bit register for signal <strobe>.
    Found 14-bit register for signal <counter>.
    Found 14-bit adder for signal <counter[13]_GND_675_o_add_17_OUT> created at line 1229.
    Found 4x4-bit Read Only RAM for signal <counter[13]_PWR_28_o_wide_mux_23_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <counter[13]_data[3]_wide_mux_22_OUT> created at line 1230.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <display_4hex> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x4-bit single-port Read Only RAM                     : 2
 4x5-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 6
 10x10-bit multiplier                                  : 3
 11x11-bit multiplier                                  : 3
# Adders/Subtractors                                   : 81
 10-bit adder                                          : 6
 10-bit addsub                                         : 5
 10-bit subtractor                                     : 4
 11-bit adder                                          : 8
 11-bit addsub                                         : 4
 11-bit subtractor                                     : 5
 12-bit adder                                          : 8
 13-bit adder                                          : 2
 14-bit adder                                          : 1
 20-bit adder                                          : 5
 22-bit adder                                          : 3
 24-bit adder                                          : 1
 27-bit adder                                          : 6
 31-bit adder                                          : 1
 32-bit adder                                          : 6
 32-bit subtractor                                     : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 5
 5-bit subtractor                                      : 5
 6-bit adder                                           : 2
 7-bit adder                                           : 1
# Registers                                            : 96
 1-bit register                                        : 41
 10-bit register                                       : 11
 11-bit register                                       : 6
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 3
 20-bit register                                       : 5
 23-bit register                                       : 1
 26-bit register                                       : 6
 3-bit register                                        : 1
 31-bit register                                       : 1
 32-bit register                                       : 4
 4-bit register                                        : 7
 5-bit register                                        : 2
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 3
# Latches                                              : 9
 1-bit latch                                           : 9
# Comparators                                          : 63
 1-bit comparator equal                                : 5
 10-bit comparator greater                             : 14
 10-bit comparator lessequal                           : 11
 11-bit comparator greater                             : 16
 11-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 4
 22-bit comparator lessequal                           : 3
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 14
 10-bit 2-to-1 multiplexer                             : 23
 11-bit 2-to-1 multiplexer                             : 14
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 27
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <vsync_delay_0> in Unit <psolution> is equivalent to the following FF/Latch, which will be removed : <vsync_delayed> 
WARNING:Xst:1710 - FF/Latch <rx_10> (without init value) has a constant value of 0 in block <pack2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_3> (without init value) has a constant value of 0 in block <pack2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <rx<10:10>> (without init value) have a constant value of 0 in block <power_pack2>.

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <sec_count>: 1 register on signal <sec_count>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <display_4hex>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_counter[13]_PWR_28_o_wide_mux_23_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display_4hex> synthesized (advanced).

Synthesizing (advanced) Unit <general_timer>.
The following registers are absorbed into counter <three_sec>: 1 register on signal <three_sec>.
The following registers are absorbed into counter <seconds>: 1 register on signal <seconds>.
The following registers are absorbed into counter <sec_count10>: 1 register on signal <sec_count10>.
The following registers are absorbed into counter <sec_count>: 1 register on signal <sec_count>.
Unit <general_timer> synthesized (advanced).

Synthesizing (advanced) Unit <labkit>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <labkit> synthesized (advanced).

Synthesizing (advanced) Unit <pong_game>.
	The following adders/subtractors are grouped into adder tree <Madd_n02721> :
 	<Madd_n0393[10:0]> in block <pong_game>, 	<Madd__n0431> in block <pong_game>.
	The following adders/subtractors are grouped into adder tree <Madd_n0269_Madd1> :
 	<Madd_n0384[11:0]> in block <pong_game>, 	<Madd__n0433_Madd> in block <pong_game>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <pack2/Mram__n0099> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pack2/randnum10<5:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pong_game> synthesized (advanced).

Synthesizing (advanced) Unit <powerup_timer>.
INFO:Xst:3231 - The small RAM <Mram_mode[1]_PWR_21_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mode>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <powerup_timer> synthesized (advanced).

Synthesizing (advanced) Unit <vga_general>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
Unit <vga_general> synthesized (advanced).
WARNING:Xst:2677 - Node <bonus_speed_6> of sequential type is unconnected in block <pong_game>.
WARNING:Xst:2677 - Node <boost_5> of sequential type is unconnected in block <pong_game>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x4-bit single-port distributed Read Only RAM         : 2
 4x5-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 6
 10x10-bit multiplier                                  : 3
 11x11-bit multiplier                                  : 3
# Adders/Subtractors                                   : 52
 10-bit adder                                          : 5
 10-bit addsub                                         : 3
 10-bit subtractor                                     : 3
 11-bit adder                                          : 6
 11-bit addsub                                         : 3
 11-bit subtractor                                     : 5
 12-bit adder                                          : 4
 22-bit adder                                          : 3
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 7
 5-bit subtractor                                      : 5
 6-bit adder                                           : 1
# Counters                                             : 18
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 20-bit up counter                                     : 5
 23-bit up counter                                     : 1
 26-bit up counter                                     : 6
 31-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 320
 Flip-Flops                                            : 320
# Comparators                                          : 55
 1-bit comparator equal                                : 5
 10-bit comparator greater                             : 8
 10-bit comparator lessequal                           : 11
 11-bit comparator greater                             : 14
 11-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 4
 22-bit comparator lessequal                           : 3
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 14
 10-bit 2-to-1 multiplexer                             : 16
 11-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 27
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <pack2/color_3> (without init value) has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vsync_delay_0> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <vsync_delayed> 
WARNING:Xst:2677 - Node <bonus_speed_5> of sequential type is unconnected in block <pong_game>.
WARNING:Xst:1293 - FF/Latch <LFSR_8> has a constant value of 0 in block <randgen_10bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <paddle_y_0> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_y_1> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_y_2> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_x_0> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_x_1> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_x_2> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance my_clocks/DCM_inst in unit labkit of type DCM has been replaced by DCM_SP
INFO:Xst:2261 - The FF/Latch <pack2/mode_0> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pack2/color_4> 
INFO:Xst:2261 - The FF/Latch <speed_x_0> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <speed_y_0> 
INFO:Xst:2261 - The FF/Latch <pack2/mode_1> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pack2/color_7> 

Optimizing unit <labkit> ...

Optimizing unit <debounce> ...

Optimizing unit <pong_game> ...
WARNING:Xst:1293 - FF/Latch <ball_x_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x2_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x3_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_x_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x2_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x3_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <draw_box> ...

Optimizing unit <randgen> ...

Optimizing unit <randgen_10bit> ...

Optimizing unit <round_piped_1> ...

Optimizing unit <round_piped_2> ...

Optimizing unit <round_piped_3> ...

Optimizing unit <move_paddle> ...

Optimizing unit <counter> ...

Optimizing unit <powerup_timer> ...

Optimizing unit <general_timer> ...
WARNING:Xst:1710 - FF/Latch <sec_count3_2> (without init value) has a constant value of 0 in block <general_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sec_count3_2> (without init value) has a constant value of 0 in block <general_timer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <display_4hex> ...

Optimizing unit <vga_general> ...
WARNING:Xst:1710 - FF/Latch <psolution/paddle_pix_delay_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psolution/paddle_pix_delay_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psolution/pack2/ry_9> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psolution/pack2/rx_8> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <psolution/paddle_pix_delay_9> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <psolution/paddle_pix_delay_8> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/stop> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_25> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_23> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/powerup_1/sec_count_24> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/pwruptimer/load_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_31> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_30> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_29> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_28> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_27> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_26> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_25> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_24> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_23> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <psolution/gametimer/seconds_0> of sequential type is unconnected in block <labkit>.
INFO:Xst:2261 - The FF/Latch <psolution/paddle_pix_delay_4> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <psolution/paddle_pix_delay_2> 
INFO:Xst:2261 - The FF/Latch <psolution/paddle_pix_delay_7> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <psolution/paddle_pix_delay_6> <psolution/paddle_pix_delay_5> 
INFO:Xst:2261 - The FF/Latch <psolution/pixel_7> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <psolution/pixel_6> <psolution/pixel_5> 
INFO:Xst:2261 - The FF/Latch <counter_0> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <video_driver/hcount_0> 
INFO:Xst:2261 - The FF/Latch <counter_1> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <video_driver/hcount_1> 
INFO:Xst:2261 - The FF/Latch <counter_2> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <video_driver/hcount_2> 
INFO:Xst:2261 - The FF/Latch <counter_3> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <video_driver/hcount_3> 
INFO:Xst:2261 - The FF/Latch <counter_4> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <video_driver/hcount_4> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <video_driver/hcount_5> 
INFO:Xst:2261 - The FF/Latch <rgb_5> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <rgb_6> <rgb_7> 
INFO:Xst:2261 - The FF/Latch <psolution/paddle_pix_delay_12> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <psolution/paddle_pix_delay_10> 
INFO:Xst:2261 - The FF/Latch <psolution/paddle_pix_delay_15> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <psolution/paddle_pix_delay_14> <psolution/paddle_pix_delay_13> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 23.

Final Macro Processing ...

Processing Unit <labkit> :
	Found 2-bit shift register for signal <psolution/speed_x_0>.
	Found 2-bit shift register for signal <psolution/paddle_pix_delay_12>.
	Found 2-bit shift register for signal <psolution/hsync_delay_1>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 623
 Flip-Flops                                            : 623
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : labkit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3228
#      GND                         : 1
#      INV                         : 103
#      LUT1                        : 461
#      LUT2                        : 236
#      LUT3                        : 115
#      LUT4                        : 268
#      LUT5                        : 252
#      LUT6                        : 176
#      MUXCY                       : 857
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 753
# FlipFlops/Latches                : 632
#      FD                          : 137
#      FDE                         : 54
#      FDE_1                       : 64
#      FDR                         : 175
#      FDR_1                       : 8
#      FDRE                        : 172
#      FDS                         : 4
#      FDSE                        : 12
#      LD                          : 6
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 44
#      IBUF                        : 13
#      IBUFG                       : 1
#      OBUF                        : 30
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             632  out of  18224     3%  
 Number of Slice LUTs:                 1614  out of   9112    17%  
    Number used as Logic:              1611  out of   9112    17%  
    Number used as Memory:                3  out of   2176     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1708
   Number with an unused Flip Flop:    1076  out of   1708    62%  
   Number with an unused LUT:            94  out of   1708     5%  
   Number of fully used LUT-FF pairs:   538  out of   1708    31%  
   Number of unique control sets:        56

IO Utilization: 
 Number of IOs:                         116
 Number of bonded IOBs:                  44  out of    232    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                                                         | Clock buffer(FF name)              | Load  |
-----------------------------------------------------------------------------------------------------+------------------------------------+-------+
clk_100mhz                                                                                           | DCM_SP:CLKFX                       | 516   |
psolution/pack2/reset_spawn_OR_141_o(psolution/pack2/reset_spawn_OR_141_o1:O)                        | NONE(*)(psolution/pack2/color_2)   | 5     |
clk_100mhz                                                                                           | DCM_SP:CLKDV                       | 113   |
psolution/gametimer/GND_8_o_GND_8_o_equal_27_o(psolution/gametimer/GND_8_o_GND_8_o_equal_27_o<22>5:O)| NONE(*)(psolution/gametimer/ten_hz)| 1     |
-----------------------------------------------------------------------------------------------------+------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.304ns (Maximum Frequency: 120.426MHz)
   Minimum input arrival time before clock: 4.094ns
   Maximum output required time after clock: 6.054ns
   Maximum combinational path delay: 4.675ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 8.304ns (frequency: 120.426MHz)
  Total number of paths / destination ports: 65439480 / 1273
-------------------------------------------------------------------------
Delay:               12.775ns (Levels of Logic = 36)
  Source:            psolution/ball_y3_7 (FF)
  Destination:       psolution/pixel_1 (FF)
  Source Clock:      clk_100mhz rising 0.6X
  Destination Clock: clk_100mhz rising 0.6X

  Data Path: psolution/ball_y3_7 to psolution/pixel_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            10   0.447   1.085  psolution/ball_y3_7 (psolution/ball_y3_7)
     LUT5:I2->O            2   0.205   0.961  psolution/round_puck3/n0038<9>1 (psolution/round_puck3/n0038<9>)
     LUT5:I0->O            0   0.203   0.000  psolution/round_puck3/Mcompar_BUS_0004_GND_673_o_LessThan_9_o_lutdi4 (psolution/round_puck3/Mcompar_BUS_0004_GND_673_o_LessThan_9_o_lutdi4)
     MUXCY:DI->O           9   0.339   0.830  psolution/round_puck3/Mcompar_BUS_0004_GND_673_o_LessThan_9_o_cy<4> (psolution/round_puck3/Mcompar_BUS_0004_GND_673_o_LessThan_9_o_cy<4>)
     LUT3:I2->O            0   0.205   0.000  psolution/round_puck3/Mmux_changeY_A11 (psolution/round_puck3/Mmux_changeY_rs_A<0>)
     MUXCY:DI->O           1   0.145   0.000  psolution/round_puck3/Mmux_changeY_rs_cy<0> (psolution/round_puck3/Mmux_changeY_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Mmux_changeY_rs_cy<1> (psolution/round_puck3/Mmux_changeY_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Mmux_changeY_rs_cy<2> (psolution/round_puck3/Mmux_changeY_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Mmux_changeY_rs_cy<3> (psolution/round_puck3/Mmux_changeY_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Mmux_changeY_rs_cy<4> (psolution/round_puck3/Mmux_changeY_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Mmux_changeY_rs_cy<5> (psolution/round_puck3/Mmux_changeY_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Mmux_changeY_rs_cy<6> (psolution/round_puck3/Mmux_changeY_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Mmux_changeY_rs_cy<7> (psolution/round_puck3/Mmux_changeY_rs_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  psolution/round_puck3/Mmux_changeY_rs_cy<8> (psolution/round_puck3/Mmux_changeY_rs_cy<8>)
     XORCY:CI->O           2   0.180   0.616  psolution/round_puck3/Mmux_changeY_rs_xor<9> (psolution/round_puck3/changeY<9>)
     DSP48A1:B9->M0        1   3.364   0.684  psolution/round_puck3/Mmult_n0024 (psolution/round_puck3/n0024<0>)
     LUT2:I0->O            1   0.203   0.000  psolution/round_puck3/Madd_n0046_lut<0> (psolution/round_puck3/Madd_n0046_lut<0>)
     MUXCY:S->O            1   0.172   0.000  psolution/round_puck3/Madd_n0046_cy<0> (psolution/round_puck3/Madd_n0046_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<1> (psolution/round_puck3/Madd_n0046_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<2> (psolution/round_puck3/Madd_n0046_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<3> (psolution/round_puck3/Madd_n0046_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<4> (psolution/round_puck3/Madd_n0046_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<5> (psolution/round_puck3/Madd_n0046_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<6> (psolution/round_puck3/Madd_n0046_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<7> (psolution/round_puck3/Madd_n0046_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<8> (psolution/round_puck3/Madd_n0046_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<9> (psolution/round_puck3/Madd_n0046_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<10> (psolution/round_puck3/Madd_n0046_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<11> (psolution/round_puck3/Madd_n0046_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<12> (psolution/round_puck3/Madd_n0046_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<13> (psolution/round_puck3/Madd_n0046_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  psolution/round_puck3/Madd_n0046_cy<14> (psolution/round_puck3/Madd_n0046_cy<14>)
     XORCY:CI->O           1   0.180   0.924  psolution/round_puck3/Madd_n0046_xor<15> (psolution/round_puck3/n0046<15>)
     LUT5:I0->O            1   0.203   0.000  psolution/round_puck3/Mcompar_BUS_0007_GND_673_o_LessThan_18_o_lut<3> (psolution/round_puck3/Mcompar_BUS_0007_GND_673_o_LessThan_18_o_lut<3>)
     MUXCY:S->O            1   0.172   0.000  psolution/round_puck3/Mcompar_BUS_0007_GND_673_o_LessThan_18_o_cy<3> (psolution/round_puck3/Mcompar_BUS_0007_GND_673_o_LessThan_18_o_cy<3>)
     MUXCY:CI->O           2   0.213   0.721  psolution/round_puck3/Mcompar_BUS_0007_GND_673_o_LessThan_18_o_cy<4> (psolution/ball3<0>)
     LUT6:I4->O            1   0.203   0.000  psolution/Mmux_paddle_pix_delay[15]_paddle_pix_delay[15]_mux_15_OUT2 (psolution/paddle_pix_delay[15]_paddle_pix_delay[15]_mux_15_OUT<1>)
     FD:D                      0.102          psolution/pixel_1
    ----------------------------------------
    Total                     12.775ns (6.954ns logic, 5.821ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'psolution/gametimer/GND_8_o_GND_8_o_equal_27_o'
  Clock period: 1.970ns (frequency: 507.588MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.970ns (Levels of Logic = 1)
  Source:            psolution/gametimer/ten_hz (LATCH)
  Destination:       psolution/gametimer/ten_hz (LATCH)
  Source Clock:      psolution/gametimer/GND_8_o_GND_8_o_equal_27_o falling
  Destination Clock: psolution/gametimer/GND_8_o_GND_8_o_equal_27_o falling

  Data Path: psolution/gametimer/ten_hz to psolution/gametimer/ten_hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.650  psolution/gametimer/ten_hz (psolution/gametimer/ten_hz)
     INV:I->O              1   0.206   0.579  psolution/gametimer/ten_hz_INV_4_o1_INV_0 (psolution/gametimer/ten_hz_INV_4_o)
     LD:D                      0.037          psolution/gametimer/ten_hz
    ----------------------------------------
    Total                      1.970ns (0.741ns logic, 1.229ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 163 / 136
-------------------------------------------------------------------------
Offset:              4.094ns (Levels of Logic = 3)
  Source:            btn_enter (PAD)
  Destination:       db_enter/clean (FF)
  Destination Clock: clk_100mhz rising 0.6X

  Data Path: btn_enter to db_enter/clean
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  btn_enter_IBUF (btn_enter_IBUF)
     LUT2:I0->O            1   0.203   0.808  db_enter/n00001 (db_enter/n00001)
     LUT6:I3->O            1   0.205   0.579  db_enter/_n0032_inv1 (db_enter/_n0032_inv)
     FDE:CE                    0.322          db_enter/clean
    ----------------------------------------
    Total                      4.094ns (1.952ns logic, 2.142ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 83 / 22
-------------------------------------------------------------------------
Offset:              6.054ns (Levels of Logic = 8)
  Source:            psolution/gametimer/three_sec_3 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clk_100mhz rising 0.3X

  Data Path: psolution/gametimer/three_sec_3 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   1.028  psolution/gametimer/three_sec_3 (psolution/gametimer/three_sec_3)
     LUT5:I0->O            1   0.203   0.000  psolution/Mcompar_randop_lut<0> (psolution/Mcompar_randop_lut<0>)
     MUXCY:S->O            1   0.172   0.000  psolution/Mcompar_randop_cy<0> (psolution/Mcompar_randop_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  psolution/Mcompar_randop_cy<1> (psolution/Mcompar_randop_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  psolution/Mcompar_randop_cy<2> (psolution/Mcompar_randop_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  psolution/Mcompar_randop_cy<3> (psolution/Mcompar_randop_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  psolution/Mcompar_randop_cy<4> (psolution/Mcompar_randop_cy<4>)
     LUT6:I5->O            1   0.205   0.579  psolution/Mcompar_randop_cy<5> (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      6.054ns (3.868ns logic, 2.186ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               4.675ns (Levels of Logic = 2)
  Source:            switch<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: switch<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.882  switch_1_IBUF (led_1_OBUF)
     OBUF:I->O                 2.571          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.675ns (3.793ns logic, 0.882ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100mhz
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
clk_100mhz                                    |   12.775|    5.898|    7.179|         |
psolution/gametimer/GND_8_o_GND_8_o_equal_27_o|         |    1.701|         |         |
psolution/pack2/reset_spawn_OR_141_o          |         |    2.863|         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock psolution/gametimer/GND_8_o_GND_8_o_equal_27_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
psolution/gametimer/GND_8_o_GND_8_o_equal_27_o|         |         |    1.970|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock psolution/pack2/reset_spawn_OR_141_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |         |         |    2.041|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 50.15 secs
 
--> 

Total memory usage is 365236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  287 (   0 filtered)
Number of infos    :   34 (   0 filtered)

