
---------- Begin Simulation Statistics ----------
final_tick                                 6357305500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65979                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886880                       # Number of bytes of host memory used
host_op_rate                                   128944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   151.56                       # Real time elapsed on the host
host_tick_rate                               41944595                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006357                       # Number of seconds simulated
sim_ticks                                  6357305500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11628159                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7128065                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.271461                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.271461                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1062984                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   513255                       # number of floating regfile writes
system.cpu.idleCycles                          475177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               112016                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2212922                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.754572                       # Inst execution rate
system.cpu.iew.exec_refs                      4229118                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1638066                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  840119                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2754806                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                404                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7269                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1789185                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23896282                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2591052                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            204200                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22308706                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6835                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                672015                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 102381                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                681466                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            994                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        77763                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          34253                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26952576                       # num instructions consuming a value
system.cpu.iew.wb_count                      22162035                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596873                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16087257                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.743037                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22249259                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32462186                       # number of integer regfile reads
system.cpu.int_regfile_writes                17674002                       # number of integer regfile writes
system.cpu.ipc                               0.786497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.786497                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            409934      1.82%      1.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17348852     77.06%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57754      0.26%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40482      0.18%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24446      0.11%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14903      0.07%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               153963      0.68%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                68716      0.31%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93424      0.41%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               8153      0.04%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               3      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             103      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             50      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2436105     10.82%     91.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1315174      5.84%     97.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          198680      0.88%     98.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         342009      1.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22512910                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  973235                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1896183                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       892574                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1327917                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      499529                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022189                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  409927     82.06%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13218      2.65%     84.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    351      0.07%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   796      0.16%     84.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  149      0.03%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17653      3.53%     88.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18677      3.74%     92.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22096      4.42%     96.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            16656      3.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21629270                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           55916110                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21269461                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26922224                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23891107                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22512910                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5175                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4352924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             47513                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4192                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5498348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12239435                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.839375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.423053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6624805     54.13%     54.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              734466      6.00%     60.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              830741      6.79%     66.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              876049      7.16%     74.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              874783      7.15%     81.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              757018      6.19%     87.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              832499      6.80%     94.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              462993      3.78%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              246081      2.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12239435                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.770633                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            123837                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           198975                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2754806                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1789185                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8845244                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12714612                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          445                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       206051                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1247                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2700780                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2011701                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            101941                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1145913                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1128119                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.447177                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  212884                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 48                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          124912                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91117                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            33795                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         7158                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4178775                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             95709                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11651060                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.677381                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.676615                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6911017     59.32%     59.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1049287      9.01%     68.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          718513      6.17%     74.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          884475      7.59%     82.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          310183      2.66%     84.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          189619      1.63%     86.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          185662      1.59%     87.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          117701      1.01%     88.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1284603     11.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11651060                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1284603                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3425350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3425350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3444467                       # number of overall hits
system.cpu.dcache.overall_hits::total         3444467                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       169057                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169057                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169698                       # number of overall misses
system.cpu.dcache.overall_misses::total        169698                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9636543494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9636543494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9636543494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9636543494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3594407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3594407                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3614165                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3614165                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047033                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047033                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046954                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57001.741981                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57001.741981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56786.429386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56786.429386                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       139364                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2675                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.098692                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   186.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46863                       # number of writebacks
system.cpu.dcache.writebacks::total             46863                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99597                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99597                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69827                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69827                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4274570994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4274570994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4285786494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4285786494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019324                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019320                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61540.037345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61540.037345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61377.210735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61377.210735                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69307                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2047238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2047238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6975209500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6975209500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2179462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2179462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52752.976010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52752.976010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1655665000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1655665000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50582.457534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50582.457534                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2661333994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2661333994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72254.065485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72254.065485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2618905994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2618905994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71305.434382                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71305.434382                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19117                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19117                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          641                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          641                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19758                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19758                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032443                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032443                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          367                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          367                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11215500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11215500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018575                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018575                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 30559.945504                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30559.945504                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.332740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3514294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.334350                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.332740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7298149                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7298149                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2270628                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6124658                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3372141                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                369627                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 102381                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1089040                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  7632                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25161429                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 36379                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2591051                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1642397                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5321                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6642                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2750441                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13483472                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2700780                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1432120                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9366963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  219594                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1313                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         10648                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1882929                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 33472                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12239435                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.142148                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.267828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8057669     65.83%     65.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   219708      1.80%     67.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   250559      2.05%     69.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   247995      2.03%     71.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   314424      2.57%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   275225      2.25%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   317732      2.60%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   235332      1.92%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2320791     18.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12239435                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212415                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.060471                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1844898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1844898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1844898                       # number of overall hits
system.cpu.icache.overall_hits::total         1844898                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        38029                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38029                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        38029                       # number of overall misses
system.cpu.icache.overall_misses::total         38029                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1115963498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1115963498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1115963498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1115963498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1882927                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1882927                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1882927                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1882927                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020197                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29345.065555                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29345.065555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29345.065555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29345.065555                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1671                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          456                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          456                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        33198                       # number of writebacks
system.cpu.icache.writebacks::total             33198                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4310                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4310                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4310                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4310                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33719                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33719                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33719                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33719                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    913875999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    913875999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    913875999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    913875999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017908                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017908                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017908                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017908                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27102.701711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27102.701711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27102.701711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27102.701711                       # average overall mshr miss latency
system.cpu.icache.replacements                  33198                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1844898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1844898                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        38029                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38029                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1115963498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1115963498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1882927                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1882927                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29345.065555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29345.065555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4310                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4310                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33719                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33719                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    913875999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    913875999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27102.701711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27102.701711                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.778617                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1878617                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33719                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.713900                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.778617                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3799573                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3799573                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1884573                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2464                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      389853                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  545222                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1140                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 994                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 378358                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1115                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2010                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6357305500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 102381                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2456513                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1877299                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3133                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3532903                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4267206                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24687181                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24343                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 264404                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15043                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3921005                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28331256                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    61221232                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36641046                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1252783                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5908806                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      98                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1718037                       # count of insts added to the skid buffer
system.cpu.rob.reads                         34011553                       # The number of ROB reads
system.cpu.rob.writes                        48036031                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                26139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15980                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42119                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               26139                       # number of overall hits
system.l2.overall_hits::.cpu.data               15980                       # number of overall hits
system.l2.overall_hits::total                   42119                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53839                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61408                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7569                       # number of overall misses
system.l2.overall_misses::.cpu.data             53839                       # number of overall misses
system.l2.overall_misses::total                 61408                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    585877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4009074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4594951500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    585877000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4009074500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4594951500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            33708                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69819                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103527                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           33708                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69819                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103527                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.224546                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771122                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.593159                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.224546                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771122                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.593159                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77404.809090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74464.133806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74826.594255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77404.809090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74464.133806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74826.594255                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31930                       # number of writebacks
system.l2.writebacks::total                     31930                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61398                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61398                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    507754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3459180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3966934500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    507754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3459180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3966934500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.224249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.593063                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.224249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.593063                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67172.178860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64250.450417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64610.158311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67172.178860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64250.450417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64610.158311                       # average overall mshr miss latency
system.l2.replacements                          54437                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46863                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46863                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        32889                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            32889                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        32889                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        32889                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1548                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35176                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2546267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2546267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957848                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957848                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72386.485103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72386.485103                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2186755750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2186755750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957848                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957848                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62166.128895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62166.128895                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          26139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    585877000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    585877000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        33708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.224546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.224546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77404.809090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77404.809090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    507754500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    507754500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.224249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.224249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67172.178860                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67172.178860                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1462807500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1462807500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.563922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.563922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78380.083588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78380.083588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1272424250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1272424250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.563922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.563922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68178.977121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68178.977121                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7952.320468                       # Cycle average of tags in use
system.l2.tags.total_refs                      205637                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62629                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.283415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     213.949356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1188.933970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6549.437142                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.145134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970742                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2476                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5708                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1707853                       # Number of tag accesses
system.l2.tags.data_accesses                  1707853                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000402017500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1942                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1942                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152034                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61398                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31930                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61398                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31930                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61398                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31930                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.606076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.934956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.226852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1940     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1942                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.430484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.408633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1535     79.04%     79.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      1.85%     80.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              325     16.74%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      1.91%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.31%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1942                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3929472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2043520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    618.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    321.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6330733500                       # Total gap between requests
system.mem_ctrls.avgGap                      67833.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       483776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3444928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2042112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 76097648.602855399251                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 541884922.786863088608                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 321222882.870738208294                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7559                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53839                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31930                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    258282500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1682578250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 145162926000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34168.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31252.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4546286.44                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       483776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3445696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3929472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       483776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       483776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2043520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2043520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7559                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61398                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31930                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31930                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     76097649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    542005729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        618103377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     76097649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76097649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    321444360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       321444360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    321444360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     76097649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    542005729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       939547738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61386                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31908                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1818                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1824                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               789873250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             306930000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1940860750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12867.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31617.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47460                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21834                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.43                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   248.784000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.935572                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.524075                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10495     43.73%     43.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6283     26.18%     69.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2302      9.59%     79.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1148      4.78%     84.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          743      3.10%     87.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          468      1.95%     89.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          338      1.41%     90.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          253      1.05%     91.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1970      8.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3928704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2042112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              617.982571                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              321.222883                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        91399140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48579795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224274540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87074820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 501546240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2332528350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    476971200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3762374085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.818984                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1212870250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4932275250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79960860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42500205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214021500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79484940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 501546240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2252868570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    544053120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3714435435                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.278266                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1384378000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4760767500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26222                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31930                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21272                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35176                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35176                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5972992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5972992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5972992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61398                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60580000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76747500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             66814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        33198                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44951                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36724                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33719                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33095                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       100625                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       208961                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                309586                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4281984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7467648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11749632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54448                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2044224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           157983                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102994                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 156289     98.93%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1694      1.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             157983                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6357305500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          183086500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50603949                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104742979                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
