{"vcs1":{"timestamp_begin":1737958597.231381131, "rt":0.22, "ut":0.10, "st":0.08}}
{"vcselab":{"timestamp_begin":1737958597.523836898, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1737958597.831531244, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737958597.009026020}
{"VCS_COMP_START_TIME": 1737958597.009026020}
{"VCS_COMP_END_TIME": 1737958598.043352638}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265400}}
{"vcselab": {"peak_mem": 150360}}
