library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity UART is
	port (reset, load_memory_map : in std_logic
			);
end UART;

architecture Behavior of IAS is