

================================================================
== Vitis HLS Report for 'aes_Pipeline_VITIS_LOOP_75_3'
================================================================
* Date:           Wed Apr 17 16:02:20 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_3  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     63|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln75_fu_181_p2                |         +|   0|  0|  13|           5|           1|
    |ap_condition_209                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln75_fu_175_p2               |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          12|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i             |   9|          2|    5|         10|
    |i_29_fu_90                     |   9|          2|    5|         10|
    |key_and_plaintext_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|   12|         24|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |i_29_fu_90                |  5|   0|    5|          0|
    |tmp_k_and_p_dest_V_fu_66  |  1|   0|    1|          0|
    |tmp_k_and_p_id_V_fu_70    |  1|   0|    1|          0|
    |tmp_k_and_p_keep_V_fu_86  |  1|   0|    1|          0|
    |tmp_k_and_p_last_V_fu_74  |  1|   0|    1|          0|
    |tmp_k_and_p_strb_V_fu_82  |  1|   0|    1|          0|
    |tmp_k_and_p_user_V_fu_78  |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 13|   0|   13|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_75_3|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_75_3|  return value|
|key_and_plaintext_TVALID     |   in|    1|        axis|    key_and_plaintext_V_data_V|       pointer|
|key_and_plaintext_TDATA      |   in|    8|        axis|    key_and_plaintext_V_data_V|       pointer|
|key_and_plaintext_TREADY     |  out|    1|        axis|    key_and_plaintext_V_dest_V|       pointer|
|key_and_plaintext_TDEST      |   in|    1|        axis|    key_and_plaintext_V_dest_V|       pointer|
|key_and_plaintext_TKEEP      |   in|    1|        axis|    key_and_plaintext_V_keep_V|       pointer|
|key_and_plaintext_TSTRB      |   in|    1|        axis|    key_and_plaintext_V_strb_V|       pointer|
|key_and_plaintext_TUSER      |   in|    1|        axis|    key_and_plaintext_V_user_V|       pointer|
|key_and_plaintext_TLAST      |   in|    1|        axis|    key_and_plaintext_V_last_V|       pointer|
|key_and_plaintext_TID        |   in|    1|        axis|      key_and_plaintext_V_id_V|       pointer|
|plaintext_array_address0     |  out|    4|   ap_memory|               plaintext_array|         array|
|plaintext_array_ce0          |  out|    1|   ap_memory|               plaintext_array|         array|
|plaintext_array_we0          |  out|    1|   ap_memory|               plaintext_array|         array|
|plaintext_array_d0           |  out|    8|   ap_memory|               plaintext_array|         array|
|tmp_keep_V_out               |  out|    1|      ap_vld|                tmp_keep_V_out|       pointer|
|tmp_keep_V_out_ap_vld        |  out|    1|      ap_vld|                tmp_keep_V_out|       pointer|
|tmp_strb_V_out               |  out|    1|      ap_vld|                tmp_strb_V_out|       pointer|
|tmp_strb_V_out_ap_vld        |  out|    1|      ap_vld|                tmp_strb_V_out|       pointer|
|tmp_user_V_out               |  out|    1|      ap_vld|                tmp_user_V_out|       pointer|
|tmp_user_V_out_ap_vld        |  out|    1|      ap_vld|                tmp_user_V_out|       pointer|
|p_4_0_0_0115_phi_out         |  out|    1|      ap_vld|          p_4_0_0_0115_phi_out|       pointer|
|p_4_0_0_0115_phi_out_ap_vld  |  out|    1|      ap_vld|          p_4_0_0_0115_phi_out|       pointer|
|tmp_id_V_out                 |  out|    1|      ap_vld|                  tmp_id_V_out|       pointer|
|tmp_id_V_out_ap_vld          |  out|    1|      ap_vld|                  tmp_id_V_out|       pointer|
|tmp_dest_V_out               |  out|    1|      ap_vld|                tmp_dest_V_out|       pointer|
|tmp_dest_V_out_ap_vld        |  out|    1|      ap_vld|                tmp_dest_V_out|       pointer|
+-----------------------------+-----+-----+------------+------------------------------+--------------+

