Analysis & Synthesis report for DecInterp
Mon Jun 06 15:00:20 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated
 15. Source assignments for data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated
 16. Source assignments for polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated
 17. Source assignments for polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated
 18. Source assignments for decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated
 19. Source assignments for decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated
 20. Source assignments for interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated
 21. Source assignments for interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated
 22. Parameter Settings for User Entity Instance: data_fir:fir1|wave_add:iadd1
 23. Parameter Settings for User Entity Instance: data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: data_fir:fir1|radix_fir_65:fir1
 26. Parameter Settings for User Entity Instance: polypase_fir:fir2|wave_add:iadd2
 27. Parameter Settings for User Entity Instance: polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_1_Verilog:hn1
 30. Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_2_Verilog:hn2
 31. Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_3_Verilog:hn3
 32. Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_4_Verilog:hn4
 33. Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_5_Verilog:hn5
 34. Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_6_Verilog:hn6
 35. Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_7_Verilog:hn7
 36. Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_8_Verilog:hn8
 37. Parameter Settings for User Entity Instance: decimation:fir3|wave_add:iadd2
 38. Parameter Settings for User Entity Instance: decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: decimation:fir3|hdec_1_Verilog:hn1
 41. Parameter Settings for User Entity Instance: decimation:fir3|hdec_2_Verilog:hn2
 42. Parameter Settings for User Entity Instance: decimation:fir3|hdec_3_Verilog:hn3
 43. Parameter Settings for User Entity Instance: decimation:fir3|hdec_4_Verilog:hn4
 44. Parameter Settings for User Entity Instance: decimation:fir3|hdec_5_Verilog:hn5
 45. Parameter Settings for User Entity Instance: decimation:fir3|hdec_6_Verilog:hn6
 46. Parameter Settings for User Entity Instance: decimation:fir3|hdec_7_Verilog:hn7
 47. Parameter Settings for User Entity Instance: decimation:fir3|hdec_8_Verilog:hn8
 48. Parameter Settings for User Entity Instance: interpolation:fir4|wave_add:iadd2
 49. Parameter Settings for User Entity Instance: interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: interpolation:fir4|hdec_1_Verilog:hn1
 52. Parameter Settings for User Entity Instance: interpolation:fir4|hdec_2_Verilog:hn2
 53. Parameter Settings for User Entity Instance: interpolation:fir4|hdec_3_Verilog:hn3
 54. Parameter Settings for User Entity Instance: interpolation:fir4|hdec_4_Verilog:hn4
 55. Parameter Settings for User Entity Instance: interpolation:fir4|hdec_5_Verilog:hn5
 56. Parameter Settings for User Entity Instance: interpolation:fir4|hdec_6_Verilog:hn6
 57. Parameter Settings for User Entity Instance: interpolation:fir4|hdec_7_Verilog:hn7
 58. Parameter Settings for User Entity Instance: interpolation:fir4|hdec_8_Verilog:hn8
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "interpolation:fir4|hdec_8_Verilog:hn8"
 61. Port Connectivity Checks: "interpolation:fir4|hdec_7_Verilog:hn7"
 62. Port Connectivity Checks: "interpolation:fir4|hdec_6_Verilog:hn6"
 63. Port Connectivity Checks: "interpolation:fir4|hdec_5_Verilog:hn5"
 64. Port Connectivity Checks: "interpolation:fir4|hdec_4_Verilog:hn4"
 65. Port Connectivity Checks: "interpolation:fir4|hdec_3_Verilog:hn3"
 66. Port Connectivity Checks: "interpolation:fir4|hdec_2_Verilog:hn2"
 67. Port Connectivity Checks: "interpolation:fir4|hdec_1_Verilog:hn1"
 68. Port Connectivity Checks: "interpolation:fir4|wave_add:iadd2"
 69. Port Connectivity Checks: "decimation:fir3|wave_add:iadd2"
 70. Port Connectivity Checks: "polypase_fir:fir2|wave_add:iadd2"
 71. Port Connectivity Checks: "data_fir:fir1|radix_fir_65:fir1"
 72. Port Connectivity Checks: "data_fir:fir1|wave_add:iadd1|sin_dds:i2"
 73. Port Connectivity Checks: "data_fir:fir1|wave_add:iadd1|sin_dds:i1"
 74. Port Connectivity Checks: "data_fir:fir1|wave_add:iadd1"
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 06 15:00:20 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DecInterp                                        ;
; Top-level Entity Name              ; out_da_data                                      ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 12,714                                           ;
;     Total combinational functions  ; 11,554                                           ;
;     Dedicated logic registers      ; 10,016                                           ;
; Total registers                    ; 10016                                            ;
; Total pins                         ; 21                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 57,344                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16Q240C8       ;                    ;
; Top-level entity name                                                      ; out_da_data        ; DecInterp          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------+---------+
; out_da_data.v                    ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v                            ;         ;
; rom.v                            ; yes             ; User Wizard-Generated File       ; E:/matlab/lesson/8.SDR/VERILOG/rom.v                                    ;         ;
; sinwave.mif                      ; yes             ; User Memory Initialization File  ; E:/matlab/lesson/8.SDR/VERILOG/sinwave.mif                              ;         ;
; sin_dds.v                        ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v                                ;         ;
; wave_add.v                       ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/wave_add.v                               ;         ;
; radix_fir_65.v                   ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/radix_fir_65.v                           ;         ;
; data_fir.v                       ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/data_fir.v                               ;         ;
; fir/hdec_1_Verilog.v             ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_1_Verilog.v                     ;         ;
; fir/hdec_2_Verilog.v             ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_2_Verilog.v                     ;         ;
; fir/hdec_3_Verilog.v             ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_3_Verilog.v                     ;         ;
; fir/hdec_4_Verilog.v             ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_4_Verilog.v                     ;         ;
; fir/hdec_5_Verilog.v             ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_5_Verilog.v                     ;         ;
; fir/hdec_6_Verilog.v             ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_6_Verilog.v                     ;         ;
; fir/hdec_7_Verilog.v             ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_7_Verilog.v                     ;         ;
; fir/hdec_8_Verilog.v             ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_8_Verilog.v                     ;         ;
; decimation.v                     ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/decimation.v                             ;         ;
; polypase_fir.v                   ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v                           ;         ;
; interpolation.v                  ; yes             ; User Verilog HDL File            ; E:/matlab/lesson/8.SDR/VERILOG/interpolation.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_7d91.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf                   ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 12,714      ;
;                                             ;             ;
; Total combinational functions               ; 11554       ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 78          ;
;     -- 3 input functions                    ; 10036       ;
;     -- <=2 input functions                  ; 1440        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 855         ;
;     -- arithmetic mode                      ; 10699       ;
;                                             ;             ;
; Total registers                             ; 10016       ;
;     -- Dedicated logic registers            ; 10016       ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 21          ;
; Total memory bits                           ; 57344       ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 10026       ;
; Total fan-out                               ; 63739       ;
; Average fan-out                             ; 2.94        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |out_da_data                                       ; 11554 (44)        ; 10016 (0)    ; 57344       ; 0            ; 0       ; 0         ; 21   ; 0            ; |out_da_data                                                                                                                           ; work         ;
;    |data_fir:fir1|                                 ; 1651 (0)          ; 1296 (0)     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1                                                                                                             ; work         ;
;       |radix_fir_65:fir1|                          ; 1630 (1630)       ; 1271 (1271)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|radix_fir_65:fir1                                                                                           ; work         ;
;       |wave_add:iadd1|                             ; 21 (8)            ; 25 (0)       ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|wave_add:iadd1                                                                                              ; work         ;
;          |sin_dds:i1|                              ; 6 (6)             ; 8 (8)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i1                                                                                   ; work         ;
;             |rom:rom_inst1|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1                                                                     ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component                                     ; work         ;
;                   |altsyncram_7d91:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated      ; work         ;
;          |sin_dds:i2|                              ; 7 (7)             ; 17 (17)      ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i2                                                                                   ; work         ;
;             |rom:rom_inst1|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1                                                                     ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component                                     ; work         ;
;                   |altsyncram_7d91:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated      ; work         ;
;    |decimation:fir3|                               ; 3367 (146)        ; 3041 (19)    ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3                                                                                                           ; work         ;
;       |hdec_1_Verilog:hn1|                         ; 433 (433)         ; 385 (385)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|hdec_1_Verilog:hn1                                                                                        ; work         ;
;       |hdec_2_Verilog:hn2|                         ; 404 (404)         ; 383 (383)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|hdec_2_Verilog:hn2                                                                                        ; work         ;
;       |hdec_3_Verilog:hn3|                         ; 363 (363)         ; 376 (376)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|hdec_3_Verilog:hn3                                                                                        ; work         ;
;       |hdec_4_Verilog:hn4|                         ; 371 (371)         ; 378 (378)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|hdec_4_Verilog:hn4                                                                                        ; work         ;
;       |hdec_5_Verilog:hn5|                         ; 385 (385)         ; 377 (377)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|hdec_5_Verilog:hn5                                                                                        ; work         ;
;       |hdec_6_Verilog:hn6|                         ; 423 (423)         ; 375 (375)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|hdec_6_Verilog:hn6                                                                                        ; work         ;
;       |hdec_7_Verilog:hn7|                         ; 397 (397)         ; 374 (374)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|hdec_7_Verilog:hn7                                                                                        ; work         ;
;       |hdec_8_Verilog:hn8|                         ; 437 (437)         ; 374 (374)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|hdec_8_Verilog:hn8                                                                                        ; work         ;
;       |wave_add:iadd2|                             ; 8 (8)             ; 0 (0)        ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|wave_add:iadd2                                                                                            ; work         ;
;          |sin_dds:i1|                              ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i1                                                                                 ; work         ;
;             |rom:rom_inst1|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1                                                                   ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component                                   ; work         ;
;                   |altsyncram_7d91:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated    ; work         ;
;          |sin_dds:i2|                              ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i2                                                                                 ; work         ;
;             |rom:rom_inst1|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1                                                                   ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component                                   ; work         ;
;                   |altsyncram_7d91:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated    ; work         ;
;    |interpolation:fir4|                            ; 3131 (41)         ; 2641 (9)     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4                                                                                                        ; work         ;
;       |hdec_1_Verilog:hn1|                         ; 431 (431)         ; 341 (341)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|hdec_1_Verilog:hn1                                                                                     ; work         ;
;       |hdec_2_Verilog:hn2|                         ; 396 (396)         ; 333 (333)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|hdec_2_Verilog:hn2                                                                                     ; work         ;
;       |hdec_3_Verilog:hn3|                         ; 400 (400)         ; 326 (326)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|hdec_3_Verilog:hn3                                                                                     ; work         ;
;       |hdec_4_Verilog:hn4|                         ; 333 (333)         ; 319 (319)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|hdec_4_Verilog:hn4                                                                                     ; work         ;
;       |hdec_5_Verilog:hn5|                         ; 359 (359)         ; 329 (329)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|hdec_5_Verilog:hn5                                                                                     ; work         ;
;       |hdec_6_Verilog:hn6|                         ; 366 (366)         ; 324 (324)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|hdec_6_Verilog:hn6                                                                                     ; work         ;
;       |hdec_7_Verilog:hn7|                         ; 371 (371)         ; 317 (317)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|hdec_7_Verilog:hn7                                                                                     ; work         ;
;       |hdec_8_Verilog:hn8|                         ; 410 (410)         ; 315 (315)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|hdec_8_Verilog:hn8                                                                                     ; work         ;
;       |wave_add:iadd2|                             ; 24 (8)            ; 28 (0)       ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|wave_add:iadd2                                                                                         ; work         ;
;          |sin_dds:i1|                              ; 6 (6)             ; 8 (8)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i1                                                                              ; work         ;
;             |rom:rom_inst1|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_7d91:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ; work         ;
;          |sin_dds:i2|                              ; 10 (10)           ; 20 (20)      ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i2                                                                              ; work         ;
;             |rom:rom_inst1|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_7d91:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ; work         ;
;    |polypase_fir:fir2|                             ; 3361 (140)        ; 3038 (16)    ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2                                                                                                         ; work         ;
;       |hdec_1_Verilog:hn1|                         ; 433 (433)         ; 385 (385)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|hdec_1_Verilog:hn1                                                                                      ; work         ;
;       |hdec_2_Verilog:hn2|                         ; 404 (404)         ; 383 (383)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|hdec_2_Verilog:hn2                                                                                      ; work         ;
;       |hdec_3_Verilog:hn3|                         ; 363 (363)         ; 376 (376)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|hdec_3_Verilog:hn3                                                                                      ; work         ;
;       |hdec_4_Verilog:hn4|                         ; 371 (371)         ; 378 (378)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|hdec_4_Verilog:hn4                                                                                      ; work         ;
;       |hdec_5_Verilog:hn5|                         ; 385 (385)         ; 377 (377)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|hdec_5_Verilog:hn5                                                                                      ; work         ;
;       |hdec_6_Verilog:hn6|                         ; 423 (423)         ; 375 (375)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|hdec_6_Verilog:hn6                                                                                      ; work         ;
;       |hdec_7_Verilog:hn7|                         ; 397 (397)         ; 374 (374)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|hdec_7_Verilog:hn7                                                                                      ; work         ;
;       |hdec_8_Verilog:hn8|                         ; 437 (437)         ; 374 (374)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|hdec_8_Verilog:hn8                                                                                      ; work         ;
;       |wave_add:iadd2|                             ; 8 (8)             ; 0 (0)        ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|wave_add:iadd2                                                                                          ; work         ;
;          |sin_dds:i1|                              ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i1                                                                               ; work         ;
;             |rom:rom_inst1|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1                                                                 ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component                                 ; work         ;
;                   |altsyncram_7d91:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated  ; work         ;
;          |sin_dds:i2|                              ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i2                                                                               ; work         ;
;             |rom:rom_inst1|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1                                                                 ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component                                 ; work         ;
;                   |altsyncram_7d91:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated  ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; sinwave.mif ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; sinwave.mif ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; sinwave.mif ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; sinwave.mif ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; sinwave.mif ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; sinwave.mif ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; sinwave.mif ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; sinwave.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+--------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+--------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1      ; E:/matlab/lesson/8.SDR/VERILOG/rom.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1      ; E:/matlab/lesson/8.SDR/VERILOG/rom.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1  ; E:/matlab/lesson/8.SDR/VERILOG/rom.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1  ; E:/matlab/lesson/8.SDR/VERILOG/rom.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1    ; E:/matlab/lesson/8.SDR/VERILOG/rom.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1    ; E:/matlab/lesson/8.SDR/VERILOG/rom.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1 ; E:/matlab/lesson/8.SDR/VERILOG/rom.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1 ; E:/matlab/lesson/8.SDR/VERILOG/rom.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                                   ;
+----------------------------------------------------------+----------------------------------------------------------------------+
; data_fir:fir1|radix_fir_65:fir1|MAC_64[0]                ; Stuck at GND due to stuck port data_in                               ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_1[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_1[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_1[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_1[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_1[19]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_2[19]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_1[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_2[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_1[19]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_2[19]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_1[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_2[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_1[19]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_2[19]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_1[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_2[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_1[18,19]       ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_1[20,21]             ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_63[0]                ; Stuck at GND due to stuck port data_in                               ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_2[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_2[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_2[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_2[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_3[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_3[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_3[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_2[18,19]       ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_2[20,21]             ; Lost fanout                                                          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_3[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_3[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_3[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_3[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_4[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_4[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_4[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_3[18,19]       ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_3[20,21]             ; Lost fanout                                                          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_4[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_4[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_4[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_4[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_5[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_5[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_5[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_4[18,19]       ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_4[20,21]             ; Lost fanout                                                          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_5[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_5[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_5[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_5[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_6[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_6[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_6[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_5[18,19]       ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_5[20,21]             ; Lost fanout                                                          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_6[18,19]       ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_6[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_6[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_6[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_7[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_7[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_7[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_6[18,19]       ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_6[20,21]             ; Lost fanout                                                          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_7[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_7[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_7[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_7[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_8[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_8[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_8[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_7[18,19]       ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_7[20,21]             ; Lost fanout                                                          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_8[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_8[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_8[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_8[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_9[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_9[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_9[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_8[18]          ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_8[20,21]             ; Lost fanout                                                          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_9[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_9[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_9[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_9[18]          ; Lost fanout                                                          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_10[18]         ; Lost fanout                                                          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_10[18]         ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_10[18]         ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_9[18]          ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_9[20,21]             ; Lost fanout                                                          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_10[18]         ; Lost fanout                                                          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_10[18]         ; Lost fanout                                                          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_10[18]         ; Lost fanout                                                          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_10[18]         ; Lost fanout                                                          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_11[18]         ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_10[18]         ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_10[20,21]            ; Lost fanout                                                          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_11[18]         ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_11[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_12[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_13[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_14[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_15[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_16[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_17[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_18[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_19[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_20[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_21[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_22[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_23[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_24[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_25[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_26[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_27[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_28[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_29[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_30[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_31[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_32[20,21]            ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_33[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_34[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_35[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_36[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_37[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_38[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_39[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_40[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_41[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_42[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_43[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_44[20]               ; Lost fanout                                                          ;
; data_fir:fir1|radix_fir_65:fir1|MAC_45[20]               ; Lost fanout                                                          ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[1]  ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[2]  ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom_addr[1] ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[2]  ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[0]  ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[2]  ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom_addr[0] ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[2]  ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[2]  ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom_addr[2] ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[0]   ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[0]  ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[1,2]     ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[1]   ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[0]       ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[0,1]   ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[2]   ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[1,2]    ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[1]  ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[0]      ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[0,1]  ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[2]  ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[2]     ; Merged with decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[2]    ;
; data_fir:fir1|radix_fir_65:fir1|MAC_63[16]               ; Merged with data_fir:fir1|radix_fir_65:fir1|MAC_63[17]               ;
; interpolation:fir4|cnt[2]                                ; Merged with decimation:fir3|cnt[2]                                   ;
; polypase_fir:fir2|cnt[2]                                 ; Merged with decimation:fir3|cnt[2]                                   ;
; interpolation:fir4|cnt[1]                                ; Merged with decimation:fir3|cnt[1]                                   ;
; polypase_fir:fir2|cnt[1]                                 ; Merged with decimation:fir3|cnt[1]                                   ;
; interpolation:fir4|cnt[0]                                ; Merged with decimation:fir3|cnt[0]                                   ;
; polypase_fir:fir2|cnt[0]                                 ; Merged with decimation:fir3|cnt[0]                                   ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_18[11]         ; Merged with interpolation:fir4|hdec_8_Verilog:hn8|MAC_18[10]         ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_18[0]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_18[0]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_18[0]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_18[0]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[9]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[8]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_19[8,9]        ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[8]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_19[8,9]        ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[8]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_19[7]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[7]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_19[7]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[7]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_19[6]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[6]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_19[6]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[6]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_19[5]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[5]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_19[5]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[5]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_19[4]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[4]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_19[4]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[4]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_19[3]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[3]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_19[3]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[3]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_19[2]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[2]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_19[2]          ; Merged with interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[2]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[1]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_19[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[1]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_19[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[1]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[0]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[0]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_19[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[0]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_19[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[0]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_19[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[0]          ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[9]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[8]          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_20[8,9]        ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[8]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_20[8,9]        ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[8]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_20[8,9]        ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[8]          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_20[8,9]        ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[8]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_20[8,9]        ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[8]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_20[8,9]        ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[8]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_20[8,9]        ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[8]          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_20[7]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[7]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_20[7]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[7]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_20[7]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[7]          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_20[7]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[7]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_20[7]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[7]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_20[7]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[7]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_20[7]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[7]          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_20[6]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[6]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_20[6]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[6]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_20[6]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[6]          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_20[6]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[6]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_20[6]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[6]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_20[6]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[6]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_20[6]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[6]          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_20[5]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[5]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_20[5]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[5]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_20[5]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[5]          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_20[5]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[5]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_20[5]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[5]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_20[5]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[5]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_20[5]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[5]          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_20[4]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[4]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_20[4]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[4]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_20[4]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[4]          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_20[4]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[4]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_20[4]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[4]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_20[4]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[4]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_20[4]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[4]          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_20[3]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[3]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_20[3]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[3]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_20[3]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[3]          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_20[3]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[3]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_20[3]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[3]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_20[3]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[3]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_20[3]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[3]          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_20[2]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[2]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_20[2]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[2]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_20[2]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[2]          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_20[2]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[2]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_20[2]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[2]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_20[2]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[2]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_20[2]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[2]          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_20[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[1]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_20[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[1]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_20[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[1]          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_20[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[1]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_20[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[1]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_20[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[1]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_20[1]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[1]          ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_20[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[0]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_20[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[0]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_20[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[0]          ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_20[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[0]          ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_20[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[0]          ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_20[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[0]          ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_20[0]          ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_20[0]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[10]         ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[10]         ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[9]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[9]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[8]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[8]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[7]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[7]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[6]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[6]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[5]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[5]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[4]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[4]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[3]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[3]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[2]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[2]          ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_19[1]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[1]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_18[12]         ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_18[11]         ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_15[15]         ; Merged with interpolation:fir4|hdec_2_Verilog:hn2|MAC_15[14]         ;
; interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[11]         ; Merged with interpolation:fir4|hdec_1_Verilog:hn1|MAC_19[10]         ;
; decimation:fir3|hdec_8_Verilog:hn8|MAC_18[11]            ; Merged with decimation:fir3|hdec_8_Verilog:hn8|MAC_18[10]            ;
; decimation:fir3|hdec_8_Verilog:hn8|MAC_19[9]             ; Merged with decimation:fir3|hdec_8_Verilog:hn8|MAC_19[8]             ;
; decimation:fir3|hdec_8_Verilog:hn8|MAC_20[9]             ; Merged with decimation:fir3|hdec_8_Verilog:hn8|MAC_20[8]             ;
; decimation:fir3|hdec_7_Verilog:hn7|MAC_19[9]             ; Merged with decimation:fir3|hdec_7_Verilog:hn7|MAC_19[8]             ;
; decimation:fir3|hdec_7_Verilog:hn7|MAC_20[9]             ; Merged with decimation:fir3|hdec_7_Verilog:hn7|MAC_20[8]             ;
; decimation:fir3|hdec_6_Verilog:hn6|MAC_19[9]             ; Merged with decimation:fir3|hdec_6_Verilog:hn6|MAC_19[8]             ;
; decimation:fir3|hdec_6_Verilog:hn6|MAC_20[9]             ; Merged with decimation:fir3|hdec_6_Verilog:hn6|MAC_20[8]             ;
; decimation:fir3|hdec_5_Verilog:hn5|MAC_20[9]             ; Merged with decimation:fir3|hdec_5_Verilog:hn5|MAC_20[8]             ;
; decimation:fir3|hdec_4_Verilog:hn4|MAC_20[9]             ; Merged with decimation:fir3|hdec_4_Verilog:hn4|MAC_20[8]             ;
; decimation:fir3|hdec_3_Verilog:hn3|MAC_18[12]            ; Merged with decimation:fir3|hdec_3_Verilog:hn3|MAC_18[11]            ;
; decimation:fir3|hdec_3_Verilog:hn3|MAC_20[9]             ; Merged with decimation:fir3|hdec_3_Verilog:hn3|MAC_20[8]             ;
; decimation:fir3|hdec_2_Verilog:hn2|MAC_15[15]            ; Merged with decimation:fir3|hdec_2_Verilog:hn2|MAC_15[14]            ;
; decimation:fir3|hdec_2_Verilog:hn2|MAC_20[9]             ; Merged with decimation:fir3|hdec_2_Verilog:hn2|MAC_20[8]             ;
; decimation:fir3|hdec_1_Verilog:hn1|MAC_19[11]            ; Merged with decimation:fir3|hdec_1_Verilog:hn1|MAC_19[10]            ;
; decimation:fir3|hdec_1_Verilog:hn1|MAC_20[9]             ; Merged with decimation:fir3|hdec_1_Verilog:hn1|MAC_20[8]             ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[9]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[9]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[9]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[9]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[8]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[8]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[8]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[8]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[7]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[7]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[7]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[7]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[6]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[6]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[6]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[6]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[5]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[5]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[5]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[5]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[4]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[4]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[4]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[4]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[3]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[3]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[3]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[3]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[2]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[2]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[2]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[2]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[1]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[1]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[1]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[1]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|fre_add[0]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[0]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|fre_add[0]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[0]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[9]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[9]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[9]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[9]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[8]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[8]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[8]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[8]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[7]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[7]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[7]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[7]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[6]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[6]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[6]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[6]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[5]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[5]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[5]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[5]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[4]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[4]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[4]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[4]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[3]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[3]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[3]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[3]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[2]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[2]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[2]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[2]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[1]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[1]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[1]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[1]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom_addr[0]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[0]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom_addr[0]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[0]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[9]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[9]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[9]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[9]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[8]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[8]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[8]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[8]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[7]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[7]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[7]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[7]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[6]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[6]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[6]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[6]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[5]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[5]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[5]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[5]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[4]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[4]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[4]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[4]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|fre_add[3]     ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[3]       ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|fre_add[3]   ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[3]       ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[9]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[9]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[9]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[9]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[8]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[8]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[8]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[8]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[7]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[7]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[7]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[7]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[6]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[6]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[6]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[6]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[5]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[5]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[5]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[5]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[4]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[4]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[4]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[4]      ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[3]    ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[3]      ;
; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom_addr[3]  ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[3]      ;
; polypase_fir:fir2|hdec_8_Verilog:hn8|MAC_18[11]          ; Merged with polypase_fir:fir2|hdec_8_Verilog:hn8|MAC_18[10]          ;
; polypase_fir:fir2|hdec_8_Verilog:hn8|MAC_19[9]           ; Merged with polypase_fir:fir2|hdec_8_Verilog:hn8|MAC_19[8]           ;
; polypase_fir:fir2|hdec_8_Verilog:hn8|MAC_20[9]           ; Merged with polypase_fir:fir2|hdec_8_Verilog:hn8|MAC_20[8]           ;
; polypase_fir:fir2|hdec_7_Verilog:hn7|MAC_19[9]           ; Merged with polypase_fir:fir2|hdec_7_Verilog:hn7|MAC_19[8]           ;
; polypase_fir:fir2|hdec_7_Verilog:hn7|MAC_20[9]           ; Merged with polypase_fir:fir2|hdec_7_Verilog:hn7|MAC_20[8]           ;
; polypase_fir:fir2|hdec_6_Verilog:hn6|MAC_19[9]           ; Merged with polypase_fir:fir2|hdec_6_Verilog:hn6|MAC_19[8]           ;
; polypase_fir:fir2|hdec_6_Verilog:hn6|MAC_20[9]           ; Merged with polypase_fir:fir2|hdec_6_Verilog:hn6|MAC_20[8]           ;
; polypase_fir:fir2|hdec_5_Verilog:hn5|MAC_20[9]           ; Merged with polypase_fir:fir2|hdec_5_Verilog:hn5|MAC_20[8]           ;
; polypase_fir:fir2|hdec_4_Verilog:hn4|MAC_20[9]           ; Merged with polypase_fir:fir2|hdec_4_Verilog:hn4|MAC_20[8]           ;
; polypase_fir:fir2|hdec_3_Verilog:hn3|MAC_18[12]          ; Merged with polypase_fir:fir2|hdec_3_Verilog:hn3|MAC_18[11]          ;
; polypase_fir:fir2|hdec_3_Verilog:hn3|MAC_20[9]           ; Merged with polypase_fir:fir2|hdec_3_Verilog:hn3|MAC_20[8]           ;
; polypase_fir:fir2|hdec_2_Verilog:hn2|MAC_15[15]          ; Merged with polypase_fir:fir2|hdec_2_Verilog:hn2|MAC_15[14]          ;
; polypase_fir:fir2|hdec_2_Verilog:hn2|MAC_20[9]           ; Merged with polypase_fir:fir2|hdec_2_Verilog:hn2|MAC_20[8]           ;
; polypase_fir:fir2|hdec_1_Verilog:hn1|MAC_19[11]          ; Merged with polypase_fir:fir2|hdec_1_Verilog:hn1|MAC_19[10]          ;
; polypase_fir:fir2|hdec_1_Verilog:hn1|MAC_20[9]           ; Merged with polypase_fir:fir2|hdec_1_Verilog:hn1|MAC_20[8]           ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom_addr[2] ; Stuck at GND due to stuck port data_in                               ;
; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom_addr[2]    ; Stuck at GND due to stuck port data_in                               ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[3]  ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i2|fre_add[0]  ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom_addr[3] ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom_addr[0] ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[3]       ; Merged with decimation:fir3|cnt[0]                                   ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[0]       ; Merged with decimation:fir3|cnt[0]                                   ;
; data_fir:fir1|radix_fir_65:fir1|MAC_64[1]                ; Merged with data_fir:fir1|radix_fir_65:fir1|MAC_62[0]                ;
; data_fir:fir1|radix_fir_65:fir1|MAC_61[0]                ; Merged with data_fir:fir1|radix_fir_65:fir1|MAC_63[1]                ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[3]      ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[0]      ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[4]  ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i2|fre_add[1]  ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom_addr[4] ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom_addr[1] ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[4]       ; Merged with decimation:fir3|cnt[1]                                   ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[1]       ; Merged with decimation:fir3|cnt[1]                                   ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[4]      ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[1]      ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|fre_add[5]       ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[2]       ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom_addr[5]      ; Merged with data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom_addr[2]      ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|fre_add[5]  ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i2|fre_add[2]  ;
; interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom_addr[5] ; Merged with interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom_addr[2] ;
; data_fir:fir1|wave_add:iadd1|sin_dds:i2|fre_add[2]       ; Merged with decimation:fir3|cnt[2]                                   ;
; polypase_fir:fir2|hdec_3_Verilog:hn3|MAC_17[13]          ; Merged with polypase_fir:fir2|hdec_3_Verilog:hn3|MAC_17[12]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_17[13]         ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_17[12]         ;
; polypase_fir:fir2|hdec_5_Verilog:hn5|MAC_19[9]           ; Merged with polypase_fir:fir2|hdec_5_Verilog:hn5|MAC_19[10]          ;
; polypase_fir:fir2|hdec_4_Verilog:hn4|MAC_19[9]           ; Merged with polypase_fir:fir2|hdec_4_Verilog:hn4|MAC_19[10]          ;
; polypase_fir:fir2|hdec_3_Verilog:hn3|MAC_19[9]           ; Merged with polypase_fir:fir2|hdec_3_Verilog:hn3|MAC_19[10]          ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[9]          ; Merged with interpolation:fir4|hdec_3_Verilog:hn3|MAC_19[10]         ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_19[9]          ; Merged with interpolation:fir4|hdec_5_Verilog:hn5|MAC_19[10]         ;
; decimation:fir3|hdec_3_Verilog:hn3|MAC_17[13]            ; Merged with decimation:fir3|hdec_3_Verilog:hn3|MAC_17[12]            ;
; decimation:fir3|hdec_5_Verilog:hn5|MAC_19[9]             ; Merged with decimation:fir3|hdec_5_Verilog:hn5|MAC_19[10]            ;
; decimation:fir3|hdec_4_Verilog:hn4|MAC_19[9]             ; Merged with decimation:fir3|hdec_4_Verilog:hn4|MAC_19[10]            ;
; decimation:fir3|hdec_3_Verilog:hn3|MAC_19[9]             ; Merged with decimation:fir3|hdec_3_Verilog:hn3|MAC_19[10]            ;
; data_fir:fir1|radix_fir_65:fir1|MAC_1[0]                 ; Lost fanout                                                          ;
; Total Number of Removed Registers = 477                  ;                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+-------------------------------------------------+--------------------+--------------------------------------------------+
; Register name                                   ; Reason for Removal ; Registers Removed due to This Register           ;
+-------------------------------------------------+--------------------+--------------------------------------------------+
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_1[19] ; Lost Fanouts       ; interpolation:fir4|hdec_6_Verilog:hn6|MAC_2[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_6_Verilog:hn6|MAC_2[18], ;
;                                                 ;                    ; interpolation:fir4|hdec_6_Verilog:hn6|MAC_3[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_6_Verilog:hn6|MAC_3[18]  ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_1[19] ; Lost Fanouts       ; interpolation:fir4|hdec_5_Verilog:hn5|MAC_2[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_5_Verilog:hn5|MAC_2[18], ;
;                                                 ;                    ; interpolation:fir4|hdec_5_Verilog:hn5|MAC_3[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_5_Verilog:hn5|MAC_3[18]  ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_1[19] ; Lost Fanouts       ; interpolation:fir4|hdec_4_Verilog:hn4|MAC_2[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_4_Verilog:hn4|MAC_3[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_4_Verilog:hn4|MAC_3[18]  ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_1[19] ; Lost Fanouts       ; interpolation:fir4|hdec_3_Verilog:hn3|MAC_2[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_3_Verilog:hn3|MAC_3[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_3_Verilog:hn3|MAC_3[18]  ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_1[19] ; Lost Fanouts       ; interpolation:fir4|hdec_2_Verilog:hn2|MAC_2[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_2_Verilog:hn2|MAC_3[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_2_Verilog:hn2|MAC_3[18]  ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_1[19] ; Lost Fanouts       ; interpolation:fir4|hdec_8_Verilog:hn8|MAC_2[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_8_Verilog:hn8|MAC_2[18]  ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_1[19] ; Lost Fanouts       ; interpolation:fir4|hdec_7_Verilog:hn7|MAC_2[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_7_Verilog:hn7|MAC_2[18]  ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_4[19] ; Lost Fanouts       ; interpolation:fir4|hdec_8_Verilog:hn8|MAC_5[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_8_Verilog:hn8|MAC_5[18]  ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_4[19] ; Lost Fanouts       ; interpolation:fir4|hdec_6_Verilog:hn6|MAC_5[19], ;
;                                                 ;                    ; interpolation:fir4|hdec_6_Verilog:hn6|MAC_5[18]  ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_6[19] ; Lost Fanouts       ; interpolation:fir4|hdec_4_Verilog:hn4|MAC_7[18], ;
;                                                 ;                    ; interpolation:fir4|hdec_4_Verilog:hn4|MAC_8[18]  ;
; interpolation:fir4|hdec_8_Verilog:hn8|MAC_7[18] ; Lost Fanouts       ; interpolation:fir4|hdec_8_Verilog:hn8|MAC_8[18], ;
;                                                 ;                    ; interpolation:fir4|hdec_8_Verilog:hn8|MAC_9[18]  ;
; interpolation:fir4|hdec_4_Verilog:hn4|MAC_1[18] ; Lost Fanouts       ; interpolation:fir4|hdec_4_Verilog:hn4|MAC_2[18]  ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_1[18] ; Lost Fanouts       ; interpolation:fir4|hdec_3_Verilog:hn3|MAC_2[18]  ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_1[18] ; Lost Fanouts       ; interpolation:fir4|hdec_2_Verilog:hn2|MAC_2[18]  ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_5[19] ; Lost Fanouts       ; interpolation:fir4|hdec_7_Verilog:hn7|MAC_6[18]  ;
; interpolation:fir4|hdec_3_Verilog:hn3|MAC_6[19] ; Lost Fanouts       ; interpolation:fir4|hdec_3_Verilog:hn3|MAC_7[18]  ;
; interpolation:fir4|hdec_6_Verilog:hn6|MAC_6[18] ; Lost Fanouts       ; interpolation:fir4|hdec_6_Verilog:hn6|MAC_7[18]  ;
; interpolation:fir4|hdec_2_Verilog:hn2|MAC_7[18] ; Lost Fanouts       ; interpolation:fir4|hdec_2_Verilog:hn2|MAC_8[18]  ;
; interpolation:fir4|hdec_5_Verilog:hn5|MAC_7[18] ; Lost Fanouts       ; interpolation:fir4|hdec_5_Verilog:hn5|MAC_8[18]  ;
; interpolation:fir4|hdec_7_Verilog:hn7|MAC_8[18] ; Lost Fanouts       ; interpolation:fir4|hdec_7_Verilog:hn7|MAC_9[18]  ;
+-------------------------------------------------+--------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10016 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10002 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |out_da_data|decimation:fir3|clks[0][0]         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |out_da_data|interpolation:fir4|fir_out_reg[10] ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |out_da_data|DA_value                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fir:fir1|wave_add:iadd1 ;
+----------------+------------+---------------------------------------------+
; Parameter Name ; Value      ; Type                                        ;
+----------------+------------+---------------------------------------------+
; fword1         ; 0000001000 ; Unsigned Binary                             ;
; fword2         ; 0000101001 ; Unsigned Binary                             ;
; pword1         ; 0000000000 ; Unsigned Binary                             ;
; pword2         ; 0000000000 ; Unsigned Binary                             ;
; aword1         ; 001        ; Unsigned Binary                             ;
; aword2         ; 001        ; Unsigned Binary                             ;
+----------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sinwave.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_7d91      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sinwave.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_7d91      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fir:fir1|radix_fir_65:fir1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                      ;
; word_size_out  ; 23    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|wave_add:iadd2 ;
+----------------+------------+-------------------------------------------------+
; Parameter Name ; Value      ; Type                                            ;
+----------------+------------+-------------------------------------------------+
; fword1         ; 0000001000 ; Unsigned Binary                                 ;
; fword2         ; 0000101001 ; Unsigned Binary                                 ;
; pword1         ; 0000000000 ; Unsigned Binary                                 ;
; pword2         ; 0000000000 ; Unsigned Binary                                 ;
; aword1         ; 001        ; Unsigned Binary                                 ;
; aword2         ; 001        ; Unsigned Binary                                 ;
+----------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; sinwave.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_7d91      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; sinwave.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_7d91      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_1_Verilog:hn1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                           ;
; word_size_out  ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_2_Verilog:hn2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                           ;
; word_size_out  ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_3_Verilog:hn3 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                           ;
; word_size_out  ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_4_Verilog:hn4 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                           ;
; word_size_out  ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_5_Verilog:hn5 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                           ;
; word_size_out  ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_6_Verilog:hn6 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                           ;
; word_size_out  ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_7_Verilog:hn7 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                           ;
; word_size_out  ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: polypase_fir:fir2|hdec_8_Verilog:hn8 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                           ;
; word_size_out  ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|wave_add:iadd2 ;
+----------------+------------+-----------------------------------------------+
; Parameter Name ; Value      ; Type                                          ;
+----------------+------------+-----------------------------------------------+
; fword1         ; 0000001000 ; Unsigned Binary                               ;
; fword2         ; 0000101001 ; Unsigned Binary                               ;
; pword1         ; 0000000000 ; Unsigned Binary                               ;
; pword2         ; 0000000000 ; Unsigned Binary                               ;
; aword1         ; 001        ; Unsigned Binary                               ;
; aword2         ; 001        ; Unsigned Binary                               ;
+----------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; sinwave.mif          ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_7d91      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; sinwave.mif          ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_7d91      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|hdec_1_Verilog:hn1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                         ;
; word_size_out  ; 20    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|hdec_2_Verilog:hn2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                         ;
; word_size_out  ; 20    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|hdec_3_Verilog:hn3 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                         ;
; word_size_out  ; 20    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|hdec_4_Verilog:hn4 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                         ;
; word_size_out  ; 20    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|hdec_5_Verilog:hn5 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                         ;
; word_size_out  ; 20    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|hdec_6_Verilog:hn6 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                         ;
; word_size_out  ; 20    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|hdec_7_Verilog:hn7 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                         ;
; word_size_out  ; 20    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimation:fir3|hdec_8_Verilog:hn8 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                         ;
; word_size_out  ; 20    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|wave_add:iadd2 ;
+----------------+------------+--------------------------------------------------+
; Parameter Name ; Value      ; Type                                             ;
+----------------+------------+--------------------------------------------------+
; fword1         ; 0000001000 ; Unsigned Binary                                  ;
; fword2         ; 0000101001 ; Unsigned Binary                                  ;
; pword1         ; 0000000000 ; Unsigned Binary                                  ;
; pword2         ; 0000000000 ; Unsigned Binary                                  ;
; aword1         ; 001        ; Unsigned Binary                                  ;
; aword2         ; 001        ; Unsigned Binary                                  ;
+----------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; sinwave.mif          ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_7d91      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; sinwave.mif          ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_7d91      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|hdec_1_Verilog:hn1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                            ;
; word_size_out  ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|hdec_2_Verilog:hn2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                            ;
; word_size_out  ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|hdec_3_Verilog:hn3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                            ;
; word_size_out  ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|hdec_4_Verilog:hn4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                            ;
; word_size_out  ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|hdec_5_Verilog:hn5 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                            ;
; word_size_out  ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|hdec_6_Verilog:hn6 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                            ;
; word_size_out  ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|hdec_7_Verilog:hn7 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                            ;
; word_size_out  ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interpolation:fir4|hdec_8_Verilog:hn8 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size_in   ; 8     ; Signed Integer                                            ;
; word_size_out  ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                          ;
; Entity Instance                           ; data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interpolation:fir4|hdec_8_Verilog:hn8"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interpolation:fir4|hdec_7_Verilog:hn7"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interpolation:fir4|hdec_6_Verilog:hn6"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interpolation:fir4|hdec_5_Verilog:hn5"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interpolation:fir4|hdec_4_Verilog:hn4"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interpolation:fir4|hdec_3_Verilog:hn3"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interpolation:fir4|hdec_2_Verilog:hn2"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interpolation:fir4|hdec_1_Verilog:hn1"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interpolation:fir4|wave_add:iadd2"                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_change ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimation:fir3|wave_add:iadd2"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_change ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "polypase_fir:fir2|wave_add:iadd2"                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_change ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_fir:fir1|radix_fir_65:fir1"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[22..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Y[11..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_fir:fir1|wave_add:iadd1|sin_dds:i2"                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fword[9..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fword[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fword[5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fword[4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; fword[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fword[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pword       ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_fir:fir1|wave_add:iadd1|sin_dds:i1"                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fword[9..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fword[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fword[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pword       ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_fir:fir1|wave_add:iadd1"                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_change ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Jun 06 14:59:55 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DecInterp -c DecInterp
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file out_da_data.v
    Info (12023): Found entity 1: out_da_data
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file sin_dds.v
    Info (12023): Found entity 1: sin_dds
Info (12021): Found 1 design units, including 1 entities, in source file wave_add.v
    Info (12023): Found entity 1: wave_add
Info (12021): Found 1 design units, including 1 entities, in source file radix_fir_65.v
    Info (12023): Found entity 1: radix_fir_65
Info (12021): Found 1 design units, including 1 entities, in source file data_fir.v
    Info (12023): Found entity 1: data_fir
Info (12021): Found 1 design units, including 1 entities, in source file fir/hdec_1_verilog.v
    Info (12023): Found entity 1: hdec_1_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file fir/hdec_2_verilog.v
    Info (12023): Found entity 1: hdec_2_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file fir/hdec_3_verilog.v
    Info (12023): Found entity 1: hdec_3_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file fir/hdec_4_verilog.v
    Info (12023): Found entity 1: hdec_4_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file fir/hdec_5_verilog.v
    Info (12023): Found entity 1: hdec_5_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file fir/hdec_6_verilog.v
    Info (12023): Found entity 1: hdec_6_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file fir/hdec_7_verilog.v
    Info (12023): Found entity 1: hdec_7_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file fir/hdec_8_verilog.v
    Info (12023): Found entity 1: hdec_8_Verilog
Warning (10274): Verilog HDL macro warning at decimation.v(7): overriding existing definition for macro "FIR_OUT_SIZE", which was defined in "data_fir.v", line 7
Info (12021): Found 1 design units, including 1 entities, in source file decimation.v
    Info (12023): Found entity 1: decimation
Info (12021): Found 1 design units, including 1 entities, in source file polypase_fir.v
    Info (12023): Found entity 1: polypase_fir
Info (12021): Found 1 design units, including 1 entities, in source file interpolation.v
    Info (12023): Found entity 1: interpolation
Info (12127): Elaborating entity "out_da_data" for the top level hierarchy
Info (12128): Elaborating entity "data_fir" for hierarchy "data_fir:fir1"
Warning (10230): Verilog HDL assignment warning at data_fir.v(39): truncated value with size 23 to match size of target (8)
Info (12128): Elaborating entity "wave_add" for hierarchy "data_fir:fir1|wave_add:iadd1"
Info (12128): Elaborating entity "sin_dds" for hierarchy "data_fir:fir1|wave_add:iadd1|sin_dds:i1"
Info (12128): Elaborating entity "rom" for hierarchy "data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sinwave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7d91.tdf
    Info (12023): Found entity 1: altsyncram_7d91
Info (12128): Elaborating entity "altsyncram_7d91" for hierarchy "data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated"
Info (12128): Elaborating entity "radix_fir_65" for hierarchy "data_fir:fir1|radix_fir_65:fir1"
Info (12128): Elaborating entity "polypase_fir" for hierarchy "polypase_fir:fir2"
Warning (10230): Verilog HDL assignment warning at polypase_fir.v(142): truncated value with size 23 to match size of target (8)
Info (12128): Elaborating entity "hdec_1_Verilog" for hierarchy "polypase_fir:fir2|hdec_1_Verilog:hn1"
Info (12128): Elaborating entity "hdec_2_Verilog" for hierarchy "polypase_fir:fir2|hdec_2_Verilog:hn2"
Info (12128): Elaborating entity "hdec_3_Verilog" for hierarchy "polypase_fir:fir2|hdec_3_Verilog:hn3"
Info (12128): Elaborating entity "hdec_4_Verilog" for hierarchy "polypase_fir:fir2|hdec_4_Verilog:hn4"
Info (12128): Elaborating entity "hdec_5_Verilog" for hierarchy "polypase_fir:fir2|hdec_5_Verilog:hn5"
Info (12128): Elaborating entity "hdec_6_Verilog" for hierarchy "polypase_fir:fir2|hdec_6_Verilog:hn6"
Info (12128): Elaborating entity "hdec_7_Verilog" for hierarchy "polypase_fir:fir2|hdec_7_Verilog:hn7"
Info (12128): Elaborating entity "hdec_8_Verilog" for hierarchy "polypase_fir:fir2|hdec_8_Verilog:hn8"
Info (12128): Elaborating entity "decimation" for hierarchy "decimation:fir3"
Warning (10230): Verilog HDL assignment warning at decimation.v(142): truncated value with size 23 to match size of target (8)
Info (12128): Elaborating entity "interpolation" for hierarchy "interpolation:fir4"
Warning (10230): Verilog HDL assignment warning at interpolation.v(127): truncated value with size 23 to match size of target (8)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|q_a[0]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DA_value[0]" is stuck at GND
    Warning (13410): Pin "DA_value[1]" is stuck at GND
    Warning (13410): Pin "DA_value[2]" is stuck at GND
    Warning (13410): Pin "DA_value[3]" is stuck at GND
    Warning (13410): Pin "DA_value[4]" is stuck at GND
    Warning (13410): Pin "DA_value[5]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 206 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12833 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 12756 logic cells
    Info (21064): Implemented 56 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 555 megabytes
    Info: Processing ended: Mon Jun 06 15:00:20 2016
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:23


