// Seed: 1556569534
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output tri0 id_2
    , id_7,
    input tri1 id_3,
    output wand id_4,
    output uwire id_5
);
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2
    , id_23,
    output wor id_3,
    output wire id_4,
    input tri1 id_5,
    input supply0 void id_6,
    output tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    output uwire id_10,
    output supply1 id_11,
    output tri id_12
    , id_24,
    output tri0 id_13,
    input tri0 id_14,
    input tri id_15,
    input wand id_16,
    inout wand id_17,
    input supply1 id_18,
    input tri0 id_19,
    output uwire id_20,
    input wand id_21
);
  assign id_4 = id_8;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_5,
      id_12,
      id_9
  );
  assign modCall_1.type_1 = 0;
  wire id_25, id_26;
  assign id_11 = 1'h0;
  wire id_27 = id_25;
  wand id_28 = {1 ^ id_24, 1'b0};
endmodule
