

================================================================
== Vitis HLS Report for 'sobel_rgb_green_outline_fixed'
================================================================
* Date:           Tue Nov  4 16:59:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ContourDetect_ver2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.080 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153614|   153614|  1.536 ms|  1.536 ms|  153615|  153615|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUTER   |   153612|   153612|        15|          2|          2|  76800|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 2, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 19 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 20 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_010211419 = alloca i32 1"   --->   Operation 21 'alloca' 'p_0_0_010211419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_0_01021_11421 = alloca i32 1"   --->   Operation 22 'alloca' 'p_0_0_01021_11421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_01021_21423 = alloca i32 1"   --->   Operation 23 'alloca' 'p_0_0_01021_21423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%top_2 = alloca i32 1"   --->   Operation 24 'alloca' 'top_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%middle_2 = alloca i32 1"   --->   Operation 25 'alloca' 'middle_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gray_1 = alloca i32 1"   --->   Operation 26 'alloca' 'gray_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [contourDetect.cpp:13]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln13 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [contourDetect.cpp:13]   --->   Operation 28 'specinterface' 'specinterface_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_stream_V_data_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_keep_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_strb_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_stream_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_user_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_id_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_dest_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln35 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_2" [contourDetect.cpp:35]   --->   Operation 45 'specaxissidechannel' 'specaxissidechannel_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln35 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_3" [contourDetect.cpp:35]   --->   Operation 46 'specaxissidechannel' 'specaxissidechannel_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 0, i32 %row" [contourDetect.cpp:35]   --->   Operation 47 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 0, i32 %col" [contourDetect.cpp:35]   --->   Operation 48 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln35 = store i17 0, i17 %i" [contourDetect.cpp:35]   --->   Operation 49 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [contourDetect.cpp:35]   --->   Operation 50 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i_1 = load i17 %i" [contourDetect.cpp:35]   --->   Operation 51 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.10ns)   --->   "%icmp_ln35 = icmp_eq  i17 %i_1, i17 76800" [contourDetect.cpp:35]   --->   Operation 52 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.10ns)   --->   "%i_2 = add i17 %i_1, i17 1" [contourDetect.cpp:35]   --->   Operation 53 'add' 'i_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc.split_ifconv, void %for.end141" [contourDetect.cpp:35]   --->   Operation 54 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln35 = store i17 %i_2, i17 %i" [contourDetect.cpp:35]   --->   Operation 55 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [contourDetect.cpp:38]   --->   Operation 56 'read' 'empty' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_pix_data_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 57 'extractvalue' 'in_pix_data_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%in_pix_keep_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 58 'extractvalue' 'in_pix_keep_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_pix_strb_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 59 'extractvalue' 'in_pix_strb_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%in_pix_user_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 60 'extractvalue' 'in_pix_user_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%in_pix_last_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 61 'extractvalue' 'in_pix_last_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%B = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 16, i32 23" [contourDetect.cpp:41]   --->   Operation 62 'partselect' 'B' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%G = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 8, i32 15" [contourDetect.cpp:42]   --->   Operation 63 'partselect' 'G' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%R = trunc i24 %in_pix_data_V" [contourDetect.cpp:43]   --->   Operation 64 'trunc' 'R' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i8 %B" [contourDetect.cpp:46]   --->   Operation 65 'zext' 'zext_ln46_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 66 [3/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46_1 = mul i12 %zext_ln46_5, i12 11" [contourDetect.cpp:46]   --->   Operation 66 'mul' 'mul_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 67 [2/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46_1 = mul i12 %zext_ln46_5, i12 11" [contourDetect.cpp:46]   --->   Operation 67 'mul' 'mul_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i8 %G" [contourDetect.cpp:46]   --->   Operation 68 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (4.17ns)   --->   "%mul_ln46 = mul i14 %zext_ln46_2, i14 59" [contourDetect.cpp:46]   --->   Operation 69 'mul' 'mul_ln46' <Predicate = (!icmp_ln35)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i14 %mul_ln46" [contourDetect.cpp:46]   --->   Operation 70 'zext' 'zext_ln46_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 71 [1/3] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46_1 = mul i12 %zext_ln46_5, i12 11" [contourDetect.cpp:46]   --->   Operation 71 'mul' 'mul_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%zext_ln46_6 = zext i12 %mul_ln46_1" [contourDetect.cpp:46]   --->   Operation 72 'zext' 'zext_ln46_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i41 %zext_ln46_6, i41 %zext_ln46_3" [contourDetect.cpp:46]   --->   Operation 73 'add' 'add_ln46' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.97>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %R, i5 0" [contourDetect.cpp:46]   --->   Operation 74 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i13 %shl_ln" [contourDetect.cpp:46]   --->   Operation 75 'zext' 'zext_ln46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln46_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [contourDetect.cpp:46]   --->   Operation 76 'bitconcatenate' 'shl_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i9 %shl_ln46_1" [contourDetect.cpp:46]   --->   Operation 77 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.67ns)   --->   "%sub_ln46 = sub i14 %zext_ln46, i14 %zext_ln46_1" [contourDetect.cpp:46]   --->   Operation 78 'sub' 'sub_ln46' <Predicate = (!icmp_ln35)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i14 %sub_ln46" [contourDetect.cpp:46]   --->   Operation 79 'sext' 'sext_ln46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i40 %sext_ln46" [contourDetect.cpp:46]   --->   Operation 80 'zext' 'zext_ln46_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i41 %zext_ln46_6, i41 %zext_ln46_3" [contourDetect.cpp:46]   --->   Operation 81 'add' 'add_ln46' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (2.87ns)   --->   "%add_ln46_1 = add i41 %add_ln46, i41 %zext_ln46_4" [contourDetect.cpp:46]   --->   Operation 82 'add' 'add_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.08>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i41 %add_ln46_1" [contourDetect.cpp:46]   --->   Operation 83 'zext' 'zext_ln46_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 84 [3/3] (7.08ns)   --->   "%mul_ln46_2 = mul i56 %zext_ln46_7, i56 2814749767107" [contourDetect.cpp:46]   --->   Operation 84 'mul' 'mul_ln46_2' <Predicate = (!icmp_ln35)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.08>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%col_load_1 = load i32 %col" [contourDetect.cpp:65]   --->   Operation 85 'load' 'col_load_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 86 [2/3] (7.08ns)   --->   "%mul_ln46_2 = mul i56 %zext_ln46_7, i56 2814749767107" [contourDetect.cpp:46]   --->   Operation 86 'mul' 'mul_ln46_2' <Predicate = (!icmp_ln35)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %col_load_1" [contourDetect.cpp:65]   --->   Operation 87 'zext' 'zext_ln65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr = getelementptr i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1, i64 0, i64 %zext_ln65" [contourDetect.cpp:65]   --->   Operation 88 'getelementptr' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr = getelementptr i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf, i64 0, i64 %zext_ln65" [contourDetect.cpp:65]   --->   Operation 89 'getelementptr' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (3.25ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load = load i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr" [contourDetect.cpp:56]   --->   Operation 90 'load' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_7 : Operation 91 [2/2] (3.25ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load = load i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr" [contourDetect.cpp:56]   --->   Operation 91 'load' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%col_load = load i32 %col" [contourDetect.cpp:73]   --->   Operation 92 'load' 'col_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %col_load, i32 1, i32 31" [contourDetect.cpp:73]   --->   Operation 93 'partselect' 'tmp_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.52ns)   --->   "%icmp_ln73 = icmp_sgt  i31 %tmp_1, i31 0" [contourDetect.cpp:73]   --->   Operation 94 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln35)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (2.55ns)   --->   "%col_1 = add i32 %col_load, i32 1" [contourDetect.cpp:102]   --->   Operation 95 'add' 'col_1' <Predicate = (!icmp_ln35)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.08>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%row_2 = load i32 %row" [contourDetect.cpp:56]   --->   Operation 96 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%middle_2_load = load i8 %middle_2"   --->   Operation 97 'load' 'middle_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%gray_1_load = load i8 %gray_1" [contourDetect.cpp:78]   --->   Operation 98 'load' 'gray_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %row_2" [contourDetect.cpp:35]   --->   Operation 99 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1" [contourDetect.cpp:36]   --->   Operation 100 'specpipeline' 'specpipeline_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800" [contourDetect.cpp:38]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [contourDetect.cpp:35]   --->   Operation 102 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 103 [1/3] (7.08ns)   --->   "%mul_ln46_2 = mul i56 %zext_ln46_7, i56 2814749767107" [contourDetect.cpp:46]   --->   Operation 103 'mul' 'mul_ln46_2' <Predicate = (!icmp_ln35)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%gray = partselect i8 @_ssdm_op_PartSelect.i8.i56.i32.i32, i56 %mul_ln46_2, i32 48, i32 55" [contourDetect.cpp:46]   --->   Operation 104 'partselect' 'gray' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %row_2, i32 1, i32 31" [contourDetect.cpp:56]   --->   Operation 105 'partselect' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (2.52ns)   --->   "%icmp_ln56 = icmp_sgt  i31 %tmp, i31 0" [contourDetect.cpp:56]   --->   Operation 106 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln35)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load = load i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr" [contourDetect.cpp:56]   --->   Operation 107 'load' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_8 : Operation 108 [1/2] (3.25ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load = load i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr" [contourDetect.cpp:56]   --->   Operation 108 'load' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_8 : Operation 109 [1/1] (1.58ns)   --->   "%top = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load, i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load, i1 %trunc_ln35" [contourDetect.cpp:56]   --->   Operation 109 'mux' 'top' <Predicate = (!icmp_ln35)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.24ns)   --->   "%top_3 = select i1 %icmp_ln56, i8 %top, i8 0" [contourDetect.cpp:56]   --->   Operation 110 'select' 'top_3' <Predicate = (!icmp_ln35)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (2.55ns)   --->   "%icmp_ln57 = icmp_sgt  i32 %row_2, i32 0" [contourDetect.cpp:57]   --->   Operation 111 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln35)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.58ns)   --->   "%middle = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load, i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load, i1 %trunc_ln35" [contourDetect.cpp:57]   --->   Operation 112 'mux' 'middle' <Predicate = (!icmp_ln35)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.24ns)   --->   "%middle_3 = select i1 %icmp_ln57, i8 %middle, i8 0" [contourDetect.cpp:57]   --->   Operation 113 'select' 'middle_3' <Predicate = (!icmp_ln35)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %trunc_ln35, void %arrayidx724.case.0, void %arrayidx724.case.1" [contourDetect.cpp:65]   --->   Operation 114 'br' 'br_ln65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_0_01021_11421_load = load i8 %p_0_0_01021_11421" [contourDetect.cpp:76]   --->   Operation 115 'load' 'p_0_0_01021_11421_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_0_0_01021_21423_load = load i8 %p_0_0_01021_21423" [contourDetect.cpp:74]   --->   Operation 116 'load' 'p_0_0_01021_21423_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln56, i1 %icmp_ln73" [contourDetect.cpp:73]   --->   Operation 117 'and' 'and_ln73' <Predicate = (!icmp_ln35)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_01021_11421_load, i1 0" [contourDetect.cpp:76]   --->   Operation 118 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i9 %shl_ln1" [contourDetect.cpp:76]   --->   Operation 119 'zext' 'zext_ln76' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i8 %p_0_0_01021_21423_load" [contourDetect.cpp:74]   --->   Operation 120 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (1.82ns)   --->   "%add_ln76 = add i10 %zext_ln76, i10 %zext_ln74_3" [contourDetect.cpp:76]   --->   Operation 121 'add' 'add_ln76' <Predicate = (!icmp_ln35)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %gray_1_load, i1 0" [contourDetect.cpp:78]   --->   Operation 122 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i9 %shl_ln3" [contourDetect.cpp:79]   --->   Operation 123 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.82ns)   --->   "%add_ln79 = add i10 %zext_ln79_2, i10 %zext_ln74_3" [contourDetect.cpp:79]   --->   Operation 124 'add' 'add_ln79' <Predicate = (!icmp_ln35)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (2.55ns)   --->   "%icmp_ln103 = icmp_eq  i32 %col_1, i32 320" [contourDetect.cpp:103]   --->   Operation 125 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln35)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln103 = add i32 %row_2, i32 1" [contourDetect.cpp:103]   --->   Operation 126 'add' 'add_ln103' <Predicate = (!icmp_ln35)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.69ns)   --->   "%col_2 = select i1 %icmp_ln103, i32 0, i32 %col_1" [contourDetect.cpp:103]   --->   Operation 127 'select' 'col_2' <Predicate = (!icmp_ln35)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.69ns)   --->   "%row_3 = select i1 %icmp_ln103, i32 %add_ln103, i32 %row_2" [contourDetect.cpp:103]   --->   Operation 128 'select' 'row_3' <Predicate = (!icmp_ln35)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %gray, i8 %gray_1" [contourDetect.cpp:35]   --->   Operation 129 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %middle_3, i8 %middle_2" [contourDetect.cpp:35]   --->   Operation 130 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %gray_1_load, i8 %p_0_0_01021_21423" [contourDetect.cpp:35]   --->   Operation 131 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %middle_2_load, i8 %p_0_0_01021_11421" [contourDetect.cpp:35]   --->   Operation 132 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %row_3, i32 %row" [contourDetect.cpp:35]   --->   Operation 133 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_8 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %col_2, i32 %col" [contourDetect.cpp:35]   --->   Operation 134 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.67>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%top_2_load = load i8 %top_2" [contourDetect.cpp:79]   --->   Operation 135 'load' 'top_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %gray, i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr" [contourDetect.cpp:65]   --->   Operation 136 'store' 'store_ln65' <Predicate = (!icmp_ln35 & !trunc_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx724.exit_ifconv" [contourDetect.cpp:65]   --->   Operation 137 'br' 'br_ln65' <Predicate = (!icmp_ln35 & !trunc_ln35)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %gray, i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr" [contourDetect.cpp:65]   --->   Operation 138 'store' 'store_ln65' <Predicate = (!icmp_ln35 & trunc_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx724.exit_ifconv" [contourDetect.cpp:65]   --->   Operation 139 'br' 'br_ln65' <Predicate = (!icmp_ln35 & trunc_ln35)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%p_0_0_010211419_load = load i8 %p_0_0_010211419" [contourDetect.cpp:74]   --->   Operation 140 'load' 'p_0_0_010211419_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %p_0_0_010211419_load" [contourDetect.cpp:74]   --->   Operation 141 'zext' 'zext_ln74' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i8 %top_3" [contourDetect.cpp:74]   --->   Operation 142 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.91ns)   --->   "%sub_ln74 = sub i9 %zext_ln74_1, i9 %zext_ln74" [contourDetect.cpp:74]   --->   Operation 143 'sub' 'sub_ln74' <Predicate = (!icmp_ln35)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i9 %sub_ln74" [contourDetect.cpp:76]   --->   Operation 144 'sext' 'sext_ln76' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %middle_3, i1 0" [contourDetect.cpp:76]   --->   Operation 145 'bitconcatenate' 'shl_ln76_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i9 %shl_ln76_1" [contourDetect.cpp:76]   --->   Operation 146 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i8 %gray" [contourDetect.cpp:74]   --->   Operation 147 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i8 %gray" [contourDetect.cpp:76]   --->   Operation 148 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i10 %add_ln76" [contourDetect.cpp:76]   --->   Operation 149 'zext' 'zext_ln76_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (1.73ns)   --->   "%sub_ln76 = sub i11 %zext_ln74_2, i11 %zext_ln76_3" [contourDetect.cpp:76]   --->   Operation 150 'sub' 'sub_ln76' <Predicate = (!icmp_ln35)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln74 = add i11 %zext_ln76_1, i11 %sext_ln76" [contourDetect.cpp:74]   --->   Operation 151 'add' 'add_ln74' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 152 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gx = add i11 %add_ln74, i11 %sub_ln76" [contourDetect.cpp:74]   --->   Operation 152 'add' 'gx' <Predicate = (!icmp_ln35)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %top_2_load, i1 0" [contourDetect.cpp:79]   --->   Operation 153 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i9 %shl_ln2" [contourDetect.cpp:79]   --->   Operation 154 'zext' 'zext_ln79' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i8 %top_3" [contourDetect.cpp:79]   --->   Operation 155 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i10 %add_ln79" [contourDetect.cpp:79]   --->   Operation 156 'zext' 'zext_ln79_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (1.73ns)   --->   "%sub_ln79 = sub i11 %zext_ln79_3, i11 %zext_ln79" [contourDetect.cpp:79]   --->   Operation 157 'sub' 'sub_ln79' <Predicate = (!icmp_ln35)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (1.91ns)   --->   "%sub_ln78 = sub i9 %zext_ln76_2, i9 %zext_ln74" [contourDetect.cpp:78]   --->   Operation 158 'sub' 'sub_ln78' <Predicate = (!icmp_ln35)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i9 %sub_ln78" [contourDetect.cpp:78]   --->   Operation 159 'sext' 'sext_ln78' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78 = add i11 %sext_ln78, i11 %sub_ln79" [contourDetect.cpp:78]   --->   Operation 160 'add' 'add_ln78' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 161 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gy = sub i11 %add_ln78, i11 %zext_ln79_1" [contourDetect.cpp:78]   --->   Operation 161 'sub' 'gy' <Predicate = (!icmp_ln35)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %top_3, i8 %top_2" [contourDetect.cpp:35]   --->   Operation 162 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %top_2_load, i8 %p_0_0_010211419" [contourDetect.cpp:35]   --->   Operation 163 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.63>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i11 %gx" [contourDetect.cpp:81]   --->   Operation 164 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (5.63ns)   --->   "%mul_ln81 = mul i21 %sext_ln81, i21 %sext_ln81" [contourDetect.cpp:81]   --->   Operation 165 'mul' 'mul_ln81' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i11 %gy" [contourDetect.cpp:81]   --->   Operation 166 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [3/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln81_1 = mul i21 %sext_ln81_1, i21 %sext_ln81_1" [contourDetect.cpp:81]   --->   Operation 167 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.05>
ST_12 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln81_1 = mul i21 %sext_ln81_1, i21 %sext_ln81_1" [contourDetect.cpp:81]   --->   Operation 168 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.10>
ST_13 : Operation 169 [1/3] (0.00ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln81_1 = mul i21 %sext_ln81_1, i21 %sext_ln81_1" [contourDetect.cpp:81]   --->   Operation 169 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 170 [2/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln81, i21 %mul_ln81_1" [contourDetect.cpp:81]   --->   Operation 170 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [contourDetect.cpp:105]   --->   Operation 183 'ret' 'ret_ln105' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 171 [1/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln81, i21 %mul_ln81_1" [contourDetect.cpp:81]   --->   Operation 171 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 172 [1/1] (2.22ns)   --->   "%icmp_ln84 = icmp_ugt  i21 %mag_sq, i21 48400" [contourDetect.cpp:84]   --->   Operation 172 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node outR_2)   --->   "%outR_1 = select i1 %icmp_ln84, i8 0, i8 %R" [contourDetect.cpp:84]   --->   Operation 173 'select' 'outR_1' <Predicate = (and_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node outG_2)   --->   "%outG_1 = select i1 %icmp_ln84, i8 255, i8 %G" [contourDetect.cpp:84]   --->   Operation 174 'select' 'outG_1' <Predicate = (and_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node outB_2)   --->   "%outB_1 = select i1 %icmp_ln84, i8 0, i8 %B" [contourDetect.cpp:84]   --->   Operation 175 'select' 'outB_1' <Predicate = (and_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (1.24ns) (out node of the LUT)   --->   "%outR_2 = select i1 %and_ln73, i8 %outR_1, i8 %R" [contourDetect.cpp:73]   --->   Operation 176 'select' 'outR_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (1.24ns) (out node of the LUT)   --->   "%outG_2 = select i1 %and_ln73, i8 %outG_1, i8 %G" [contourDetect.cpp:73]   --->   Operation 177 'select' 'outG_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (1.24ns) (out node of the LUT)   --->   "%outB_2 = select i1 %and_ln73, i8 %outB_1, i8 %B" [contourDetect.cpp:73]   --->   Operation 178 'select' 'outB_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%out_pix_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outB_2, i8 %outG_2, i8 %outR_2" [contourDetect.cpp:93]   --->   Operation 179 'bitconcatenate' 'out_pix_data' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [2/2] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i24 %out_pix_data, i3 %in_pix_keep_V, i3 %in_pix_strb_V, i1 %in_pix_user_V, i1 %in_pix_last_V, i1 0, i1 0" [contourDetect.cpp:99]   --->   Operation 180 'write' 'write_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 181 [1/2] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i24 %out_pix_data, i3 %in_pix_keep_V, i3 %in_pix_strb_V, i1 %in_pix_user_V, i1 %in_pix_last_V, i1 0, i1 0" [contourDetect.cpp:99]   --->   Operation 181 'write' 'write_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [contourDetect.cpp:35]   --->   Operation 182 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.695ns
The critical path consists of the following:
	'alloca' operation ('i') [17]  (0.000 ns)
	'load' operation ('i', contourDetect.cpp:35) on local variable 'i' [51]  (0.000 ns)
	'add' operation ('i', contourDetect.cpp:35) [57]  (2.107 ns)
	'store' operation ('store_ln35', contourDetect.cpp:35) of variable 'i', contourDetect.cpp:35 on local variable 'i' [174]  (1.588 ns)

 <State 2>: 1.050ns
The critical path consists of the following:
	axis read operation ('empty', contourDetect.cpp:38) on port 'in_stream_V_data_V' (contourDetect.cpp:38) [65]  (0.000 ns)
	'mul' operation of DSP[87] ('mul_ln46_1', contourDetect.cpp:46) [85]  (1.050 ns)

 <State 3>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[87] ('mul_ln46_1', contourDetect.cpp:46) [85]  (1.050 ns)

 <State 4>: 6.270ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', contourDetect.cpp:46) [80]  (4.170 ns)
	'add' operation of DSP[87] ('add_ln46', contourDetect.cpp:46) [87]  (2.100 ns)

 <State 5>: 4.977ns
The critical path consists of the following:
	'add' operation of DSP[87] ('add_ln46', contourDetect.cpp:46) [87]  (2.100 ns)
	'add' operation ('add_ln46_1', contourDetect.cpp:46) [88]  (2.877 ns)

 <State 6>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_2', contourDetect.cpp:46) [90]  (7.080 ns)

 <State 7>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_2', contourDetect.cpp:46) [90]  (7.080 ns)

 <State 8>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_2', contourDetect.cpp:46) [90]  (7.080 ns)

 <State 9>: 5.672ns
The critical path consists of the following:
	'load' operation ('p_0_0_010211419_load', contourDetect.cpp:74) on local variable 'p_0_0_010211419' [113]  (0.000 ns)
	'sub' operation ('sub_ln74', contourDetect.cpp:74) [121]  (1.915 ns)
	'add' operation ('add_ln74', contourDetect.cpp:74) [133]  (0.000 ns)
	'add' operation ('gx', contourDetect.cpp:74) [134]  (3.757 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 5.630ns
The critical path consists of the following:
	'mul' operation ('mul_ln81', contourDetect.cpp:81) [148]  (5.630 ns)

 <State 12>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[151] ('mul_ln81_1', contourDetect.cpp:81) [150]  (1.050 ns)

 <State 13>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[151] ('mul_ln81_1', contourDetect.cpp:81) [150]  (0.000 ns)
	'add' operation of DSP[151] ('mag_sq', contourDetect.cpp:81) [151]  (2.100 ns)

 <State 14>: 5.573ns
The critical path consists of the following:
	'add' operation of DSP[151] ('mag_sq', contourDetect.cpp:81) [151]  (2.100 ns)
	'icmp' operation ('icmp_ln84', contourDetect.cpp:84) [152]  (2.225 ns)
	'select' operation ('outR', contourDetect.cpp:84) [153]  (0.000 ns)
	'select' operation ('outR', contourDetect.cpp:73) [156]  (1.248 ns)

 <State 15>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
