Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 20:51:19 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.884        0.000                      0                 1554        0.087        0.000                      0                 1554       54.305        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              82.884        0.000                      0                 1550        0.087        0.000                      0                 1550       54.305        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.107        0.000                      0                    4        1.008        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       82.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.884ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.362ns  (logic 4.362ns (15.942%)  route 23.000ns (84.058%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 116.001 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 r  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 r  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.209    30.233    sm/M_alum_out[0]
    SLICE_X57Y57         LUT5 (Prop_lut5_I4_O)        0.150    30.383 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.094    31.478    sm/brams/override_address[0]
    SLICE_X58Y57         LUT4 (Prop_lut4_I2_O)        0.354    31.832 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.740    32.571    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.485   116.001    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.258    
                         clock uncertainty           -0.035   116.223    
    RAMB18_X2Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.455    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.455    
                         arrival time                         -32.571    
  -------------------------------------------------------------------
                         slack                                 82.884    

Slack (MET) :             82.978ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.470ns  (logic 4.334ns (15.777%)  route 23.136ns (84.223%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 116.001 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 r  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 r  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.209    30.233    sm/M_alum_out[0]
    SLICE_X57Y57         LUT5 (Prop_lut5_I4_O)        0.150    30.383 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.094    31.478    sm/brams/override_address[0]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.326    31.804 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.875    32.679    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.485   116.001    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.258    
                         clock uncertainty           -0.035   116.223    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.657    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.657    
                         arrival time                         -32.679    
  -------------------------------------------------------------------
                         slack                                 82.978    

Slack (MET) :             83.201ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.705ns  (logic 4.230ns (15.268%)  route 23.475ns (84.732%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 115.940 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 f  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 f  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 f  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.356    30.379    sm/M_alum_out[0]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124    30.503 f  sm/D_states_q[4]_i_9/O
                         net (fo=5, routed)           0.481    30.984    sm/D_states_q[4]_i_9_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I4_O)        0.124    31.108 r  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           1.117    32.225    sm/D_states_q[4]_i_3_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.349 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.565    32.914    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425   115.940    sm/clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   116.198    
                         clock uncertainty           -0.035   116.163    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)       -0.047   116.116    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.116    
                         arrival time                         -32.914    
  -------------------------------------------------------------------
                         slack                                 83.201    

Slack (MET) :             83.366ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.509ns  (logic 4.230ns (15.377%)  route 23.279ns (84.623%))
  Logic Levels:           23  (LUT3=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 r  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 r  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.344    30.368    sm/M_alum_out[0]
    SLICE_X55Y75         LUT6 (Prop_lut6_I2_O)        0.124    30.492 f  sm/D_states_q[3]_i_17/O
                         net (fo=1, routed)           0.433    30.925    sm/D_states_q[3]_i_17_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.124    31.049 f  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           1.165    32.215    sm/D_states_q[3]_i_4_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    32.339 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    32.718    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   116.200    
                         clock uncertainty           -0.035   116.165    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)       -0.081   116.084    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.084    
                         arrival time                         -32.718    
  -------------------------------------------------------------------
                         slack                                 83.366    

Slack (MET) :             83.471ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.468ns  (logic 4.230ns (15.400%)  route 23.238ns (84.600%))
  Logic Levels:           23  (LUT3=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 115.941 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 f  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 f  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 f  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.697    30.721    sm/M_alum_out[0]
    SLICE_X57Y74         LUT5 (Prop_lut5_I4_O)        0.124    30.845 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.360    31.204    sm/D_states_q[1]_i_20_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    31.328 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.637    31.966    sm/D_states_q[1]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.124    32.090 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.587    32.677    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.426   115.941    sm/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   116.199    
                         clock uncertainty           -0.035   116.164    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)       -0.016   116.148    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.148    
                         arrival time                         -32.677    
  -------------------------------------------------------------------
                         slack                                 83.471    

Slack (MET) :             83.514ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.519ns  (logic 4.230ns (15.371%)  route 23.289ns (84.629%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 f  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 f  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 f  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.356    30.379    sm/M_alum_out[0]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124    30.503 f  sm/D_states_q[4]_i_9/O
                         net (fo=5, routed)           0.964    31.467    sm/D_states_q[4]_i_9_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    31.591 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           1.012    32.604    sm/D_states_q[2]_i_3_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.728 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    32.728    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   116.200    
                         clock uncertainty           -0.035   116.165    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.077   116.242    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.242    
                         arrival time                         -32.728    
  -------------------------------------------------------------------
                         slack                                 83.514    

Slack (MET) :             83.520ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.517ns  (logic 4.230ns (15.373%)  route 23.287ns (84.627%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 f  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 f  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 f  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.356    30.379    sm/M_alum_out[0]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124    30.503 f  sm/D_states_q[4]_i_9/O
                         net (fo=5, routed)           0.964    31.467    sm/D_states_q[4]_i_9_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    31.591 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           1.010    32.602    sm/D_states_q[2]_i_3_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.726 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    32.726    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258   116.200    
                         clock uncertainty           -0.035   116.165    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.081   116.246    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.246    
                         arrival time                         -32.726    
  -------------------------------------------------------------------
                         slack                                 83.520    

Slack (MET) :             83.555ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.353ns  (logic 4.230ns (15.464%)  route 23.123ns (84.536%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 f  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 f  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 f  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.356    30.379    sm/M_alum_out[0]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124    30.503 f  sm/D_states_q[4]_i_9/O
                         net (fo=5, routed)           0.671    31.175    sm/D_states_q[4]_i_9_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    31.299 f  sm/D_states_q[3]_i_5/O
                         net (fo=3, routed)           0.669    31.968    sm/D_states_q[3]_i_5_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I3_O)        0.124    32.092 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.471    32.562    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.200    
                         clock uncertainty           -0.035   116.165    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)       -0.047   116.118    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                         -32.562    
  -------------------------------------------------------------------
                         slack                                 83.555    

Slack (MET) :             83.676ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.309ns  (logic 4.230ns (15.489%)  route 23.079ns (84.511%))
  Logic Levels:           23  (LUT3=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 r  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 r  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.344    30.368    sm/M_alum_out[0]
    SLICE_X55Y75         LUT6 (Prop_lut6_I2_O)        0.124    30.492 f  sm/D_states_q[3]_i_17/O
                         net (fo=1, routed)           0.433    30.925    sm/D_states_q[3]_i_17_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.124    31.049 f  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           1.345    32.394    sm/D_states_q[3]_i_4_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    32.518 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    32.518    sm/D_states_d__0[3]
    SLICE_X53Y73         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   116.200    
                         clock uncertainty           -0.035   116.165    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.029   116.194    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.194    
                         arrival time                         -32.518    
  -------------------------------------------------------------------
                         slack                                 83.676    

Slack (MET) :             83.819ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.067ns  (logic 4.230ns (15.628%)  route 22.837ns (84.372%))
  Logic Levels:           23  (LUT3=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 115.939 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    display/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          4.596    10.261    sm/M_display_reading
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.385 r  sm/D_registers_q[7][18]_i_34/O
                         net (fo=1, routed)           0.844    11.229    sm/D_registers_q[7][18]_i_34_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.353 r  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           1.204    12.557    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.681 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=49, routed)          2.549    15.230    sm/M_sm_bsel[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.354 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    15.354    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.571 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=87, routed)          1.887    17.458    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.327    17.785 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.618    18.403    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I0_O)        0.326    18.729 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.605    19.334    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.150    19.484 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.658    20.142    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.320    20.462 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.761    21.223    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.549 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.650    22.199    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.323 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.960    23.284    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.408 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.430    23.838    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    23.962 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.803    24.765    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.889 r  sm/D_registers_q[7][0]_i_112/O
                         net (fo=1, routed)           0.807    25.696    sm/D_registers_q[7][0]_i_112_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    25.820 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.151    25.971    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.095 r  sm/D_registers_q[7][0]_i_74/O
                         net (fo=1, routed)           0.954    27.050    sm/D_registers_q[7][0]_i_74_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.174 r  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.292    27.465    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    27.589 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.640    28.229    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.353 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.546    28.900    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.024 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.332    30.355    sm/M_alum_out[0]
    SLICE_X51Y76         LUT6 (Prop_lut6_I4_O)        0.124    30.479 r  sm/D_states_q[6]_i_9/O
                         net (fo=3, routed)           0.486    30.965    sm/D_states_q[6]_i_9_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124    31.089 f  sm/D_states_q[6]_i_5/O
                         net (fo=2, routed)           0.509    31.598    sm/D_states_q[6]_i_5_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    31.722 r  sm/D_states_q[5]_i_1/O
                         net (fo=1, routed)           0.554    32.276    sm/D_states_d__0[5]
    SLICE_X48Y74         FDSE                                         r  sm/D_states_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.424   115.939    sm/clk_IBUF_BUFG
    SLICE_X48Y74         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258   116.197    
                         clock uncertainty           -0.035   116.162    
    SLICE_X48Y74         FDSE (Setup_fdse_C_D)       -0.067   116.095    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        116.095    
                         arrival time                         -32.276    
  -------------------------------------------------------------------
                         slack                                 83.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.292%)  route 0.270ns (65.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.911    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.514    
    SLICE_X56Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.292%)  route 0.270ns (65.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.911    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.514    
    SLICE_X56Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.292%)  route 0.270ns (65.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.911    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.514    
    SLICE_X56Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.292%)  route 0.270ns (65.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.911    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.514    
    SLICE_X56Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.773%)  route 0.270ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.961    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.851     2.041    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.773%)  route 0.270ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.961    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.851     2.041    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.773%)  route 0.270ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.961    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.851     2.041    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.773%)  route 0.270ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.961    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.851     2.041    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.744%)  route 0.303ns (68.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.580     1.524    sr3/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.303     1.968    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y73         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.846     2.036    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.846    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.744%)  route 0.303ns (68.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.580     1.524    sr3/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.303     1.968    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y73         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.846     2.036    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.846    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y58   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y54   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y54   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y57   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y59   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y57   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y60   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.107ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 0.642ns (13.834%)  route 3.999ns (86.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.539     5.123    sm/clk_IBUF_BUFG
    SLICE_X50Y74         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          3.386     9.027    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.151 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.612     9.764    fifo_reset_cond/AS[0]
    SLICE_X60Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X60Y72         FDPE (Recov_fdpe_C_PRE)     -0.361   115.871    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.871    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                106.107    

Slack (MET) :             106.107ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 0.642ns (13.834%)  route 3.999ns (86.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.539     5.123    sm/clk_IBUF_BUFG
    SLICE_X50Y74         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          3.386     9.027    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.151 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.612     9.764    fifo_reset_cond/AS[0]
    SLICE_X60Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X60Y72         FDPE (Recov_fdpe_C_PRE)     -0.361   115.871    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.871    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                106.107    

Slack (MET) :             106.107ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 0.642ns (13.834%)  route 3.999ns (86.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.539     5.123    sm/clk_IBUF_BUFG
    SLICE_X50Y74         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          3.386     9.027    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.151 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.612     9.764    fifo_reset_cond/AS[0]
    SLICE_X60Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X60Y72         FDPE (Recov_fdpe_C_PRE)     -0.361   115.871    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.871    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                106.107    

Slack (MET) :             106.107ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 0.642ns (13.834%)  route 3.999ns (86.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.539     5.123    sm/clk_IBUF_BUFG
    SLICE_X50Y74         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          3.386     9.027    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.151 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.612     9.764    fifo_reset_cond/AS[0]
    SLICE_X60Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X60Y72         FDPE (Recov_fdpe_C_PRE)     -0.361   115.871    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.871    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                106.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.917%)  route 0.790ns (79.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     1.661 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.574     2.235    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.280 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.216     2.496    fifo_reset_cond/AS[0]
    SLICE_X60Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X60Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.488    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.917%)  route 0.790ns (79.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     1.661 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.574     2.235    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.280 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.216     2.496    fifo_reset_cond/AS[0]
    SLICE_X60Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X60Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.488    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.917%)  route 0.790ns (79.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     1.661 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.574     2.235    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.280 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.216     2.496    fifo_reset_cond/AS[0]
    SLICE_X60Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X60Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.488    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.917%)  route 0.790ns (79.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     1.661 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.574     2.235    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.280 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.216     2.496    fifo_reset_cond/AS[0]
    SLICE_X60Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X60Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.488    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  1.008    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.833ns  (logic 11.335ns (30.774%)  route 25.498ns (69.226%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.565     7.125    L_reg/M_sm_timer[8]
    SLICE_X46Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.424 r  L_reg/L_2075ce21_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.253     8.677    L_reg/L_2075ce21_remainder0_carry_i_21__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.801 r  L_reg/L_2075ce21_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.793    10.594    L_reg/L_2075ce21_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.718 f  L_reg/L_2075ce21_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    11.151    L_reg/L_2075ce21_remainder0_carry_i_15__1_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.275 r  L_reg/L_2075ce21_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.326    11.601    L_reg/L_2075ce21_remainder0_carry_i_8__1_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.725 r  L_reg/L_2075ce21_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.481    12.206    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X44Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.591 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.591    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.925 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.166    14.091    L_reg/L_2075ce21_remainder0_3[5]
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.914    15.308    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.432 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.883    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I3_O)        0.150    16.033 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.033    17.066    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.354    17.420 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.846    18.266    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.620 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.629    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.326    19.955 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.422    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.929 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.043 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.377 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.997    22.374    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.677 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.110    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.234 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.433    24.667    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.791 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.064    25.855    L_reg/i__carry_i_13__3_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.979 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.805    26.784    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.908 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.840    27.748    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.900 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.574    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.906 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.439 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.439    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.556 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.556    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.871 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.494    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.801 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    31.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.496 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    32.380    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.504 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    33.323    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.124    33.447 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.447    34.894    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.152    35.046 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.171    38.217    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.974 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.974    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.310ns  (logic 11.339ns (31.227%)  route 24.971ns (68.773%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.565     7.125    L_reg/M_sm_timer[8]
    SLICE_X46Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.424 r  L_reg/L_2075ce21_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.253     8.677    L_reg/L_2075ce21_remainder0_carry_i_21__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.801 r  L_reg/L_2075ce21_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.793    10.594    L_reg/L_2075ce21_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.718 f  L_reg/L_2075ce21_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    11.151    L_reg/L_2075ce21_remainder0_carry_i_15__1_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.275 r  L_reg/L_2075ce21_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.326    11.601    L_reg/L_2075ce21_remainder0_carry_i_8__1_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.725 r  L_reg/L_2075ce21_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.481    12.206    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X44Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.591 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.591    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.925 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.166    14.091    L_reg/L_2075ce21_remainder0_3[5]
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.914    15.308    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.432 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.883    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I3_O)        0.150    16.033 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.033    17.066    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.354    17.420 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.846    18.266    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.620 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.629    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.326    19.955 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.422    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.929 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.043 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.377 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.997    22.374    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.677 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.110    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.234 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.433    24.667    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.791 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.064    25.855    L_reg/i__carry_i_13__3_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.979 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.805    26.784    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.908 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.840    27.748    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.900 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.574    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.906 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.439 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.439    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.556 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.556    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.871 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.494    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.801 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    31.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.496 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    32.380    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.504 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    33.181    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.124    33.305 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.177    34.483    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.152    34.635 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.056    37.690    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.451 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.451    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.291ns  (logic 11.094ns (30.570%)  route 25.197ns (69.430%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.565     7.125    L_reg/M_sm_timer[8]
    SLICE_X46Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.424 r  L_reg/L_2075ce21_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.253     8.677    L_reg/L_2075ce21_remainder0_carry_i_21__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.801 r  L_reg/L_2075ce21_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.793    10.594    L_reg/L_2075ce21_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.718 f  L_reg/L_2075ce21_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    11.151    L_reg/L_2075ce21_remainder0_carry_i_15__1_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.275 r  L_reg/L_2075ce21_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.326    11.601    L_reg/L_2075ce21_remainder0_carry_i_8__1_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.725 r  L_reg/L_2075ce21_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.481    12.206    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X44Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.591 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.591    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.925 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.166    14.091    L_reg/L_2075ce21_remainder0_3[5]
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.914    15.308    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.432 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.883    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I3_O)        0.150    16.033 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.033    17.066    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.354    17.420 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.846    18.266    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.620 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.629    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.326    19.955 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.422    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.929 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.043 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.377 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.997    22.374    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.677 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.110    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.234 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.433    24.667    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.791 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.064    25.855    L_reg/i__carry_i_13__3_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.979 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.805    26.784    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.908 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.840    27.748    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.900 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.574    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.906 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.439 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.439    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.556 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.556    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.871 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.494    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.801 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    31.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.496 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    32.380    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.504 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    33.323    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.124    33.447 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.447    34.894    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124    35.018 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.870    37.888    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.432 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.432    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.921ns  (logic 11.105ns (30.916%)  route 24.816ns (69.084%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.565     7.125    L_reg/M_sm_timer[8]
    SLICE_X46Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.424 r  L_reg/L_2075ce21_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.253     8.677    L_reg/L_2075ce21_remainder0_carry_i_21__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.801 r  L_reg/L_2075ce21_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.793    10.594    L_reg/L_2075ce21_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.718 f  L_reg/L_2075ce21_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    11.151    L_reg/L_2075ce21_remainder0_carry_i_15__1_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.275 r  L_reg/L_2075ce21_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.326    11.601    L_reg/L_2075ce21_remainder0_carry_i_8__1_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.725 r  L_reg/L_2075ce21_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.481    12.206    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X44Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.591 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.591    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.925 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.166    14.091    L_reg/L_2075ce21_remainder0_3[5]
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.914    15.308    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.432 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.883    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I3_O)        0.150    16.033 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.033    17.066    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.354    17.420 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.846    18.266    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.620 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.629    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.326    19.955 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.422    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.929 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.043 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.377 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.997    22.374    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.677 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.110    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.234 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.433    24.667    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.791 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.064    25.855    L_reg/i__carry_i_13__3_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.979 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.805    26.784    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.908 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.840    27.748    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.900 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.574    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.906 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.439 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.439    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.556 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.556    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.871 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.494    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.801 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    31.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.496 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    32.380    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.504 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    33.323    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.124    33.447 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.865    34.313    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.124    34.437 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.070    37.507    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.062 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.062    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.871ns  (logic 11.101ns (30.946%)  route 24.771ns (69.054%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.565     7.125    L_reg/M_sm_timer[8]
    SLICE_X46Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.424 r  L_reg/L_2075ce21_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.253     8.677    L_reg/L_2075ce21_remainder0_carry_i_21__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.801 r  L_reg/L_2075ce21_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.793    10.594    L_reg/L_2075ce21_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.718 f  L_reg/L_2075ce21_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    11.151    L_reg/L_2075ce21_remainder0_carry_i_15__1_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.275 r  L_reg/L_2075ce21_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.326    11.601    L_reg/L_2075ce21_remainder0_carry_i_8__1_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.725 r  L_reg/L_2075ce21_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.481    12.206    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X44Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.591 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.591    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.925 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.166    14.091    L_reg/L_2075ce21_remainder0_3[5]
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.914    15.308    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.432 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.883    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I3_O)        0.150    16.033 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.033    17.066    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.354    17.420 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.846    18.266    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.620 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.629    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.326    19.955 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.422    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.929 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.043 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.377 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.997    22.374    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.677 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.110    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.234 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.433    24.667    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.791 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.064    25.855    L_reg/i__carry_i_13__3_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.979 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.805    26.784    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.908 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.840    27.748    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.900 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.574    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.906 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.439 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.439    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.556 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.556    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.871 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.494    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.801 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    31.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.496 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    32.380    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.124    32.504 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    33.181    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.124    33.305 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.177    34.483    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I1_O)        0.124    34.607 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.855    37.462    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.012 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.012    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.844ns  (logic 11.103ns (30.977%)  route 24.741ns (69.023%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.565     7.125    L_reg/M_sm_timer[8]
    SLICE_X46Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.424 r  L_reg/L_2075ce21_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.253     8.677    L_reg/L_2075ce21_remainder0_carry_i_21__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.801 r  L_reg/L_2075ce21_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.793    10.594    L_reg/L_2075ce21_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.718 f  L_reg/L_2075ce21_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    11.151    L_reg/L_2075ce21_remainder0_carry_i_15__1_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.275 r  L_reg/L_2075ce21_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.326    11.601    L_reg/L_2075ce21_remainder0_carry_i_8__1_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.725 r  L_reg/L_2075ce21_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.481    12.206    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X44Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.591 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.591    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.925 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.166    14.091    L_reg/L_2075ce21_remainder0_3[5]
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.914    15.308    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.432 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.883    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I3_O)        0.150    16.033 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.033    17.066    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.354    17.420 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.846    18.266    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.620 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.629    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.326    19.955 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.422    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.929 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.043 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.377 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.997    22.374    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.677 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.110    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.234 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.433    24.667    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.791 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.064    25.855    L_reg/i__carry_i_13__3_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.979 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.805    26.784    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.908 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.840    27.748    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.900 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.574    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.906 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.439 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.439    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.556 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.556    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.871 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.494    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.801 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    31.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.496 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.059    32.555    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    32.679 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.264    32.943    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    33.067 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.235    34.302    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124    34.426 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.006    37.432    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.985 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.985    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.822ns  (logic 11.330ns (31.630%)  route 24.491ns (68.370%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.565     7.125    L_reg/M_sm_timer[8]
    SLICE_X46Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.424 r  L_reg/L_2075ce21_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.253     8.677    L_reg/L_2075ce21_remainder0_carry_i_21__1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.801 r  L_reg/L_2075ce21_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.793    10.594    L_reg/L_2075ce21_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.718 f  L_reg/L_2075ce21_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    11.151    L_reg/L_2075ce21_remainder0_carry_i_15__1_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.275 r  L_reg/L_2075ce21_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.326    11.601    L_reg/L_2075ce21_remainder0_carry_i_8__1_n_0
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.725 r  L_reg/L_2075ce21_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.481    12.206    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X44Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.591 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.591    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.925 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.166    14.091    L_reg/L_2075ce21_remainder0_3[5]
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.914    15.308    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.432 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.883    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I3_O)        0.150    16.033 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.033    17.066    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.354    17.420 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.846    18.266    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.620 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.629    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.326    19.955 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.422    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.929 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.043 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.377 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.997    22.374    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.677 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.110    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.234 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.433    24.667    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.791 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.064    25.855    L_reg/i__carry_i_13__3_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.979 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.805    26.784    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.908 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.840    27.748    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.900 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.574    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.906 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.439 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.439    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.556 r  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.556    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.871 f  timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.494    timerseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.801 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    31.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.496 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.059    32.555    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    32.679 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.264    32.943    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    33.067 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.230    34.297    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I3_O)        0.154    34.451 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.761    37.212    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.963 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.963    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.163ns  (logic 11.824ns (33.627%)  route 23.338ns (66.373%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.585     7.146    L_reg/M_sm_pac[8]
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.296     7.442 r  L_reg/L_2075ce21_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.702     8.144    L_reg/L_2075ce21_remainder0_carry_i_21_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.268 f  L_reg/L_2075ce21_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.045     9.313    L_reg/L_2075ce21_remainder0_carry_i_18_n_0
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.152     9.465 f  L_reg/L_2075ce21_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.970    10.436    L_reg/L_2075ce21_remainder0_carry_i_20_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.354    10.790 r  L_reg/L_2075ce21_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.833    11.622    L_reg/L_2075ce21_remainder0_carry_i_10_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.326    11.948 r  L_reg/L_2075ce21_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.948    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.481 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.481    aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.598    aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.921 f  aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.193    14.115    L_reg/L_2075ce21_remainder0[9]
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.306    14.421 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.145    15.566    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.124    15.690 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.030    16.719    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.843 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.655    17.498    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.148    17.646 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.849    18.495    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.354    18.849 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.012    19.862    L_reg/i__carry_i_11_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.328    20.190 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.522    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.029 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    21.029    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.143 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.477 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.305    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.303    22.608 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.769    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.893 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.153    24.046    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    24.170 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.759    24.929    L_reg/i__carry_i_13_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.150    25.079 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.579    25.657    L_reg/i__carry_i_18_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.952    26.936    L_reg/i__carry_i_13_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.088 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.639    27.726    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.326    28.052 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.052    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.585 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.585    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.702    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.017 f  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.881    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.307    30.188 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.592    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    30.716 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.855    31.571    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.695 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.308    32.004    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.124    32.128 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.815    32.943    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124    33.067 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.670    36.736    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.305 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.305    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.027ns  (logic 11.829ns (33.772%)  route 23.198ns (66.228%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=7 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.585     7.146    L_reg/M_sm_pac[8]
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.296     7.442 r  L_reg/L_2075ce21_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.702     8.144    L_reg/L_2075ce21_remainder0_carry_i_21_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.268 f  L_reg/L_2075ce21_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.045     9.313    L_reg/L_2075ce21_remainder0_carry_i_18_n_0
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.152     9.465 f  L_reg/L_2075ce21_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.970    10.436    L_reg/L_2075ce21_remainder0_carry_i_20_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.354    10.790 r  L_reg/L_2075ce21_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.833    11.622    L_reg/L_2075ce21_remainder0_carry_i_10_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.326    11.948 r  L_reg/L_2075ce21_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.948    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.481 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.481    aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.598    aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.921 f  aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.193    14.115    L_reg/L_2075ce21_remainder0[9]
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.306    14.421 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.145    15.566    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.124    15.690 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.030    16.719    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.843 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.655    17.498    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.148    17.646 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.849    18.495    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.354    18.849 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.012    19.862    L_reg/i__carry_i_11_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.328    20.190 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.522    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.029 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    21.029    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.143 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.477 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.305    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.303    22.608 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.769    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.893 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.153    24.046    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    24.170 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.759    24.929    L_reg/i__carry_i_13_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.150    25.079 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.579    25.657    L_reg/i__carry_i_18_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.952    26.936    L_reg/i__carry_i_13_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.088 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.639    27.726    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.326    28.052 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.052    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.585 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.585    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.702    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.017 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.881    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.307    30.188 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.592    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    30.716 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.855    31.571    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.695 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.311    32.007    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124    32.131 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.833    32.964    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124    33.088 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.508    36.596    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.169 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.169    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.963ns  (logic 12.062ns (34.499%)  route 22.901ns (65.501%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.585     7.146    L_reg/M_sm_pac[8]
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.296     7.442 r  L_reg/L_2075ce21_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.702     8.144    L_reg/L_2075ce21_remainder0_carry_i_21_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.268 f  L_reg/L_2075ce21_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.045     9.313    L_reg/L_2075ce21_remainder0_carry_i_18_n_0
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.152     9.465 f  L_reg/L_2075ce21_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.970    10.436    L_reg/L_2075ce21_remainder0_carry_i_20_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.354    10.790 r  L_reg/L_2075ce21_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.833    11.622    L_reg/L_2075ce21_remainder0_carry_i_10_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.326    11.948 r  L_reg/L_2075ce21_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.948    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.481 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.481    aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.598    aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.921 f  aseg_driver/decimal_renderer/L_2075ce21_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.193    14.115    L_reg/L_2075ce21_remainder0[9]
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.306    14.421 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.145    15.566    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.124    15.690 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.030    16.719    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.843 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.655    17.498    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.148    17.646 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.849    18.495    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.354    18.849 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.012    19.862    L_reg/i__carry_i_11_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.328    20.190 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.522    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.029 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    21.029    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.143 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.477 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.305    L_reg/L_2075ce21_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.303    22.608 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.769    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.893 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.153    24.046    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    24.170 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.759    24.929    L_reg/i__carry_i_13_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.150    25.079 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.579    25.657    L_reg/i__carry_i_18_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.952    26.936    L_reg/i__carry_i_13_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.088 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.639    27.726    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.326    28.052 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.052    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.585 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.585    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.702 r  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.702    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.017 f  aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.881    aseg_driver/decimal_renderer/L_2075ce21_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.307    30.188 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.592    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    30.716 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.855    31.571    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.695 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.308    32.004    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.124    32.128 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.815    32.943    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.152    33.095 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.232    36.327    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.105 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.105    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.350ns (77.800%)  route 0.385ns (22.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.385     2.063    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.271 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.271    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.383ns (75.810%)  route 0.441ns (24.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.441     2.119    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.361 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.361    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.414ns (77.009%)  route 0.422ns (22.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDPE (Prop_fdpe_C_Q)         0.128     1.664 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.086    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.372 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.373ns (70.755%)  route 0.567ns (29.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X59Y53         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.567     2.244    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.476 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.476    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1418555594[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.466ns (73.846%)  route 0.519ns (26.154%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    forLoop_idx_0_1418555594[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_1418555594[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1418555594[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     1.753    forLoop_idx_0_1418555594[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_1418555594[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.850    forLoop_idx_0_1418555594[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  forLoop_idx_0_1418555594[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.392     2.287    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.521 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.521    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1418555594[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.483ns (74.283%)  route 0.514ns (25.717%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    forLoop_idx_0_1418555594[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_1418555594[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1418555594[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.061     1.762    forLoop_idx_0_1418555594[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  forLoop_idx_0_1418555594[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.859    forLoop_idx_0_1418555594[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  forLoop_idx_0_1418555594[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.401     2.304    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.534 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.534    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1966224579[3].cond_butt_dirs/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.477ns (72.667%)  route 0.556ns (27.333%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    forLoop_idx_0_1966224579[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1966224579[3].cond_butt_dirs/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1966224579[3].cond_butt_dirs/D_ctr_q_reg[5]/Q
                         net (fo=3, routed)           0.074     1.773    forLoop_idx_0_1966224579[3].cond_butt_dirs/D_ctr_q_reg[5]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  forLoop_idx_0_1966224579[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.137     1.956    forLoop_idx_0_1966224579[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y58         LUT4 (Prop_lut4_I3_O)        0.045     2.001 r  forLoop_idx_0_1966224579[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.345     2.345    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.569 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.569    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1966224579[0].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.412ns (68.789%)  route 0.641ns (31.211%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.585     1.529    forLoop_idx_0_1966224579[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y68         FDRE                                         r  forLoop_idx_0_1966224579[0].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  forLoop_idx_0_1966224579[0].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.213     1.883    forLoop_idx_0_1966224579[0].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X60Y69         LUT4 (Prop_lut4_I2_O)        0.045     1.928 r  forLoop_idx_0_1966224579[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=17, routed)          0.427     2.355    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.581 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.581    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1966224579[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.453ns (70.450%)  route 0.610ns (29.550%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.587     1.531    forLoop_idx_0_1966224579[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_1966224579[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_1966224579[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.751    forLoop_idx_0_1966224579[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  forLoop_idx_0_1966224579[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.856    forLoop_idx_0_1966224579[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.045     1.901 r  forLoop_idx_0_1966224579[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=14, routed)          0.471     2.371    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.594 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.594    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.499ns (71.913%)  route 0.586ns (28.087%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           0.175     1.875    display/D_pixel_idx_q_reg_n_0_[10]
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.043     1.918 r  display/mataddr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.328    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.292     3.621 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.621    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1966224579[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.502ns (29.557%)  route 3.580ns (70.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.580     5.083    forLoop_idx_0_1966224579[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1966224579[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.501     4.905    forLoop_idx_0_1966224579[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1966224579[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1966224579[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 1.490ns (29.363%)  route 3.584ns (70.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.584     5.073    forLoop_idx_0_1966224579[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1966224579[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.501     4.905    forLoop_idx_0_1966224579[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1966224579[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.488ns (29.745%)  route 3.513ns (70.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.513     5.001    forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/D[0]
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.509     4.913    forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.500ns (30.936%)  route 3.348ns (69.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.348     4.848    forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.868%)  route 2.256ns (60.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.256     3.751    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.868%)  route 2.256ns (60.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.256     3.751    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.868%)  route 2.256ns (60.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.256     3.751    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.868%)  route 2.256ns (60.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.256     3.751    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.868%)  route 2.256ns (60.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.256     3.751    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.888ns  (logic 1.493ns (51.718%)  route 1.394ns (48.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.394     2.888    cond_butt_next_play/sync/D[0]
    SLICE_X62Y74         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.492     4.896    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1418555594[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.887%)  route 0.371ns (61.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.371     0.607    forLoop_idx_0_1418555594[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_1418555594[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.858     2.048    forLoop_idx_0_1418555594[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_1418555594[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1418555594[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.230ns (34.479%)  route 0.437ns (65.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.437     0.667    forLoop_idx_0_1418555594[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1418555594[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    forLoop_idx_0_1418555594[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1418555594[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.261ns (31.484%)  route 0.568ns (68.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.568     0.829    cond_butt_next_play/sync/D[0]
    SLICE_X62Y74         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.847     2.037    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.263ns (22.047%)  route 0.931ns (77.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.931     1.194    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.263ns (22.047%)  route 0.931ns (77.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.931     1.194    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.263ns (22.047%)  route 0.931ns (77.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.931     1.194    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.263ns (22.047%)  route 0.931ns (77.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.931     1.194    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.263ns (22.047%)  route 0.931ns (77.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.931     1.194    reset_cond/AS[0]
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.268ns (15.014%)  route 1.514ns (84.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.514     1.782    forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.861     2.051    forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1966224579[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.255ns (13.854%)  route 1.587ns (86.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.587     1.843    forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/D[0]
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_1966224579[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





