INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Branch_Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Imm_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Instruction_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Pc_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/Risc32_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc32_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_NEXT_PC_OR_OFFSET_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_NEXT_PC_OR_OFFSET_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_RD_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_RD_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_RS1_OR_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_RS1_OR_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sources_1/new/mux_RS2_OR_IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_RS2_OR_IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renge/Desktop/Risc32Cpu/risc-v/risc-v.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
