Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 16:30:03 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.468        0.000                      0                 1366        0.046        0.000                      0                 1366        2.000        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.468        0.000                      0                 1366        0.046        0.000                      0                 1366        5.417        0.000                       0                   495  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.472        0.000                      0                 1366        0.046        0.000                      0                 1366        5.417        0.000                       0                   495  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.169ns  (logic 4.755ns (39.074%)  route 7.414ns (60.926%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.745    10.020    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.140    11.020    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    10.488    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.110ns  (logic 4.951ns (40.883%)  route 7.159ns (59.117%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 11.527 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.197     8.228    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y3          LUT4 (Prop_lut4_I3_O)        0.118     8.346 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68/O
                         net (fo=1, routed)           0.492     8.839    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.165 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_6/O
                         net (fo=2, routed)           0.796     9.961    u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[0]
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.544    11.527    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                         clock pessimism             -0.365    11.162    
                         clock uncertainty           -0.140    11.022    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.456    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.755ns (39.283%)  route 7.349ns (60.717%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.680     9.955    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.140    11.020    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    10.488    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.755ns (39.283%)  route 7.349ns (60.717%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.680     9.955    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.140    11.020    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    10.488    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.755ns (39.283%)  route 7.349ns (60.717%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.680     9.955    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.140    11.020    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    10.488    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 4.755ns (39.386%)  route 7.318ns (60.614%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.648     9.924    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.140    11.020    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    10.488    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 4.755ns (39.598%)  route 7.253ns (60.402%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.584     9.859    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.140    11.020    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    10.488    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 4.755ns (39.598%)  route 7.253ns (60.402%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.584     9.859    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.140    11.020    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    10.488    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 4.755ns (39.598%)  route 7.253ns (60.402%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.584     9.859    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.140    11.020    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    10.488    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.756ns  (logic 4.755ns (40.446%)  route 7.001ns (59.554%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 11.527 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.169     8.200    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X28Y4          LUT5 (Prop_lut5_I0_O)        0.124     8.324 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_62/O
                         net (fo=1, routed)           0.282     8.607    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_62_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.731 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_5/O
                         net (fo=2, routed)           0.877     9.607    u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[1]
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.544    11.527    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                         clock pessimism             -0.365    11.162    
                         clock uncertainty           -0.140    11.022    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.456    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  0.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.231    -0.079    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.231    -0.079    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y2     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y3     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y1     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y0     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y5     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       13.333      146.667    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.169ns  (logic 4.755ns (39.074%)  route 7.414ns (60.926%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.745    10.020    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.136    11.024    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    10.492    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.110ns  (logic 4.951ns (40.883%)  route 7.159ns (59.117%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 11.527 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.197     8.228    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y3          LUT4 (Prop_lut4_I3_O)        0.118     8.346 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68/O
                         net (fo=1, routed)           0.492     8.839    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I5_O)        0.326     9.165 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_6/O
                         net (fo=2, routed)           0.796     9.961    u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[0]
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.544    11.527    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                         clock pessimism             -0.365    11.162    
                         clock uncertainty           -0.136    11.026    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.460    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.755ns (39.283%)  route 7.349ns (60.717%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.680     9.955    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.136    11.024    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    10.492    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.755ns (39.283%)  route 7.349ns (60.717%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.680     9.955    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.136    11.024    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    10.492    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 4.755ns (39.283%)  route 7.349ns (60.717%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.680     9.955    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.136    11.024    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    10.492    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 4.755ns (39.386%)  route 7.318ns (60.614%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.648     9.924    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.136    11.024    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    10.492    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 4.755ns (39.598%)  route 7.253ns (60.402%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.584     9.859    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.136    11.024    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    10.492    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 4.755ns (39.598%)  route 7.253ns (60.402%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.584     9.859    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.136    11.024    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    10.492    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 4.755ns (39.598%)  route 7.253ns (60.402%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 11.528 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.137     8.168    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.859     9.151    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.584     9.859    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    11.528    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    11.160    
                         clock uncertainty           -0.136    11.024    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    10.492    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.756ns  (logic 4.755ns (40.446%)  route 7.001ns (59.554%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 11.527 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                         net (fo=5, routed)           1.378     1.683    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    SLICE_X26Y9          LUT2 (Prop_lut2_I0_O)        0.150     1.833 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                         net (fo=8, routed)           0.891     2.724    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[3]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.326     3.050 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.817     3.866    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.990    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.540    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.654    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.882 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.705     5.588    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_1[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I3_O)        0.313     5.901 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.412     6.313    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X19Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.471     6.908    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.032 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.169     8.200    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X28Y4          LUT5 (Prop_lut5_I0_O)        0.124     8.324 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_62/O
                         net (fo=1, routed)           0.282     8.607    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_62_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.731 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_5/O
                         net (fo=2, routed)           0.877     9.607    u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[1]
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clock (IN)
                         net (fo=0)                   0.000    13.333    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.935    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.298 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     9.892    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.983 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.544    11.527    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                         clock pessimism             -0.365    11.162    
                         clock uncertainty           -0.136    11.026    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.460    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  0.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y20          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.081    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X8Y20          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y20          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y20          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.127    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.231    -0.079    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.231    -0.079    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y2     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y3     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y1     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y0     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y5     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       13.333      146.667    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X12Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



