<stg><name>neural_network</name>


<trans_list>

<trans id="415" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
entry:0 %sum_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_1_loc"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %max_val_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_val_1_loc"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="64">
<![CDATA[
entry:12 %layer1_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer1_output"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %layer2_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_output"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %input_r_addr = getelementptr i16 %input_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="6">
<![CDATA[
entry:15 %input_r_load = load i6 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="6">
<![CDATA[
entry:15 %input_r_load = load i6 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %input_r_addr_1 = getelementptr i16 %input_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_r_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="6">
<![CDATA[
entry:17 %input_r_load_1 = load i6 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="6">
<![CDATA[
entry:17 %input_r_load_1 = load i6 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %input_r_addr_2 = getelementptr i16 %input_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_r_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="6">
<![CDATA[
entry:19 %input_r_load_2 = load i6 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="6">
<![CDATA[
entry:19 %input_r_load_2 = load i6 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %input_r_addr_3 = getelementptr i16 %input_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_r_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="6">
<![CDATA[
entry:21 %input_r_load_3 = load i6 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="6">
<![CDATA[
entry:21 %input_r_load_3 = load i6 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %input_r_addr_4 = getelementptr i16 %input_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_r_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="6">
<![CDATA[
entry:23 %input_r_load_4 = load i6 %input_r_addr_4

]]></Node>
<StgValue><ssdm name="input_r_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="6">
<![CDATA[
entry:23 %input_r_load_4 = load i6 %input_r_addr_4

]]></Node>
<StgValue><ssdm name="input_r_load_4"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %input_r_addr_5 = getelementptr i16 %input_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_r_addr_5"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="6">
<![CDATA[
entry:25 %input_r_load_5 = load i6 %input_r_addr_5

]]></Node>
<StgValue><ssdm name="input_r_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="106" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="6">
<![CDATA[
entry:25 %input_r_load_5 = load i6 %input_r_addr_5

]]></Node>
<StgValue><ssdm name="input_r_load_5"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %input_r_addr_6 = getelementptr i16 %input_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_r_addr_6"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="6">
<![CDATA[
entry:27 %input_r_load_6 = load i6 %input_r_addr_6

]]></Node>
<StgValue><ssdm name="input_r_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="6">
<![CDATA[
entry:27 %input_r_load_6 = load i6 %input_r_addr_6

]]></Node>
<StgValue><ssdm name="input_r_load_6"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %input_r_addr_7 = getelementptr i16 %input_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_r_addr_7"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="6">
<![CDATA[
entry:29 %input_r_load_7 = load i6 %input_r_addr_7

]]></Node>
<StgValue><ssdm name="input_r_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="6">
<![CDATA[
entry:29 %input_r_load_7 = load i6 %input_r_addr_7

]]></Node>
<StgValue><ssdm name="input_r_load_7"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %input_r_addr_8 = getelementptr i16 %input_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_r_addr_8"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="6">
<![CDATA[
entry:31 %input_r_load_8 = load i6 %input_r_addr_8

]]></Node>
<StgValue><ssdm name="input_r_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="6">
<![CDATA[
entry:31 %input_r_load_8 = load i6 %input_r_addr_8

]]></Node>
<StgValue><ssdm name="input_r_load_8"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %input_r_addr_9 = getelementptr i16 %input_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_r_addr_9"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="6">
<![CDATA[
entry:33 %input_r_load_9 = load i6 %input_r_addr_9

]]></Node>
<StgValue><ssdm name="input_r_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="6">
<![CDATA[
entry:33 %input_r_load_9 = load i6 %input_r_addr_9

]]></Node>
<StgValue><ssdm name="input_r_load_9"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %input_r_addr_10 = getelementptr i16 %input_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_r_addr_10"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="6">
<![CDATA[
entry:35 %input_r_load_10 = load i6 %input_r_addr_10

]]></Node>
<StgValue><ssdm name="input_r_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="121" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="6">
<![CDATA[
entry:35 %input_r_load_10 = load i6 %input_r_addr_10

]]></Node>
<StgValue><ssdm name="input_r_load_10"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %input_r_addr_11 = getelementptr i16 %input_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_r_addr_11"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="6">
<![CDATA[
entry:37 %input_r_load_11 = load i6 %input_r_addr_11

]]></Node>
<StgValue><ssdm name="input_r_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="6">
<![CDATA[
entry:37 %input_r_load_11 = load i6 %input_r_addr_11

]]></Node>
<StgValue><ssdm name="input_r_load_11"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %input_r_addr_12 = getelementptr i16 %input_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_r_addr_12"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="6">
<![CDATA[
entry:39 %input_r_load_12 = load i6 %input_r_addr_12

]]></Node>
<StgValue><ssdm name="input_r_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="6">
<![CDATA[
entry:39 %input_r_load_12 = load i6 %input_r_addr_12

]]></Node>
<StgValue><ssdm name="input_r_load_12"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %input_r_addr_13 = getelementptr i16 %input_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_r_addr_13"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="6">
<![CDATA[
entry:41 %input_r_load_13 = load i6 %input_r_addr_13

]]></Node>
<StgValue><ssdm name="input_r_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="6">
<![CDATA[
entry:41 %input_r_load_13 = load i6 %input_r_addr_13

]]></Node>
<StgValue><ssdm name="input_r_load_13"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %input_r_addr_14 = getelementptr i16 %input_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_r_addr_14"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="6">
<![CDATA[
entry:43 %input_r_load_14 = load i6 %input_r_addr_14

]]></Node>
<StgValue><ssdm name="input_r_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="133" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="6">
<![CDATA[
entry:43 %input_r_load_14 = load i6 %input_r_addr_14

]]></Node>
<StgValue><ssdm name="input_r_load_14"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %input_r_addr_15 = getelementptr i16 %input_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_r_addr_15"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="6">
<![CDATA[
entry:45 %input_r_load_15 = load i6 %input_r_addr_15

]]></Node>
<StgValue><ssdm name="input_r_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="136" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="6">
<![CDATA[
entry:45 %input_r_load_15 = load i6 %input_r_addr_15

]]></Node>
<StgValue><ssdm name="input_r_load_15"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %input_r_addr_16 = getelementptr i16 %input_r, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_r_addr_16"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="6">
<![CDATA[
entry:47 %input_r_load_16 = load i6 %input_r_addr_16

]]></Node>
<StgValue><ssdm name="input_r_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="139" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="6">
<![CDATA[
entry:47 %input_r_load_16 = load i6 %input_r_addr_16

]]></Node>
<StgValue><ssdm name="input_r_load_16"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %input_r_addr_17 = getelementptr i16 %input_r, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_r_addr_17"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="6">
<![CDATA[
entry:49 %input_r_load_17 = load i6 %input_r_addr_17

]]></Node>
<StgValue><ssdm name="input_r_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="6">
<![CDATA[
entry:49 %input_r_load_17 = load i6 %input_r_addr_17

]]></Node>
<StgValue><ssdm name="input_r_load_17"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %input_r_addr_18 = getelementptr i16 %input_r, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_r_addr_18"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="6">
<![CDATA[
entry:51 %input_r_load_18 = load i6 %input_r_addr_18

]]></Node>
<StgValue><ssdm name="input_r_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="145" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="6">
<![CDATA[
entry:51 %input_r_load_18 = load i6 %input_r_addr_18

]]></Node>
<StgValue><ssdm name="input_r_load_18"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %input_r_addr_19 = getelementptr i16 %input_r, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_r_addr_19"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="6">
<![CDATA[
entry:53 %input_r_load_19 = load i6 %input_r_addr_19

]]></Node>
<StgValue><ssdm name="input_r_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="148" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="6">
<![CDATA[
entry:53 %input_r_load_19 = load i6 %input_r_addr_19

]]></Node>
<StgValue><ssdm name="input_r_load_19"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %input_r_addr_20 = getelementptr i16 %input_r, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_r_addr_20"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="6">
<![CDATA[
entry:55 %input_r_load_20 = load i6 %input_r_addr_20

]]></Node>
<StgValue><ssdm name="input_r_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="151" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="6">
<![CDATA[
entry:55 %input_r_load_20 = load i6 %input_r_addr_20

]]></Node>
<StgValue><ssdm name="input_r_load_20"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %input_r_addr_21 = getelementptr i16 %input_r, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_r_addr_21"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="6">
<![CDATA[
entry:57 %input_r_load_21 = load i6 %input_r_addr_21

]]></Node>
<StgValue><ssdm name="input_r_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="154" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="6">
<![CDATA[
entry:57 %input_r_load_21 = load i6 %input_r_addr_21

]]></Node>
<StgValue><ssdm name="input_r_load_21"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %input_r_addr_22 = getelementptr i16 %input_r, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_r_addr_22"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="6">
<![CDATA[
entry:59 %input_r_load_22 = load i6 %input_r_addr_22

]]></Node>
<StgValue><ssdm name="input_r_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="157" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="6">
<![CDATA[
entry:59 %input_r_load_22 = load i6 %input_r_addr_22

]]></Node>
<StgValue><ssdm name="input_r_load_22"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %input_r_addr_23 = getelementptr i16 %input_r, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_r_addr_23"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="6">
<![CDATA[
entry:61 %input_r_load_23 = load i6 %input_r_addr_23

]]></Node>
<StgValue><ssdm name="input_r_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="160" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="6">
<![CDATA[
entry:61 %input_r_load_23 = load i6 %input_r_addr_23

]]></Node>
<StgValue><ssdm name="input_r_load_23"/></StgValue>
</operation>

<operation id="161" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %input_r_addr_24 = getelementptr i16 %input_r, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_r_addr_24"/></StgValue>
</operation>

<operation id="162" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="6">
<![CDATA[
entry:63 %input_r_load_24 = load i6 %input_r_addr_24

]]></Node>
<StgValue><ssdm name="input_r_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="163" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="6">
<![CDATA[
entry:63 %input_r_load_24 = load i6 %input_r_addr_24

]]></Node>
<StgValue><ssdm name="input_r_load_24"/></StgValue>
</operation>

<operation id="164" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %input_r_addr_25 = getelementptr i16 %input_r, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_r_addr_25"/></StgValue>
</operation>

<operation id="165" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="6">
<![CDATA[
entry:65 %input_r_load_25 = load i6 %input_r_addr_25

]]></Node>
<StgValue><ssdm name="input_r_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="166" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="6">
<![CDATA[
entry:65 %input_r_load_25 = load i6 %input_r_addr_25

]]></Node>
<StgValue><ssdm name="input_r_load_25"/></StgValue>
</operation>

<operation id="167" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %input_r_addr_26 = getelementptr i16 %input_r, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_r_addr_26"/></StgValue>
</operation>

<operation id="168" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="6">
<![CDATA[
entry:67 %input_r_load_26 = load i6 %input_r_addr_26

]]></Node>
<StgValue><ssdm name="input_r_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="169" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="6">
<![CDATA[
entry:67 %input_r_load_26 = load i6 %input_r_addr_26

]]></Node>
<StgValue><ssdm name="input_r_load_26"/></StgValue>
</operation>

<operation id="170" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %input_r_addr_27 = getelementptr i16 %input_r, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_r_addr_27"/></StgValue>
</operation>

<operation id="171" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="6">
<![CDATA[
entry:69 %input_r_load_27 = load i6 %input_r_addr_27

]]></Node>
<StgValue><ssdm name="input_r_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="172" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="6">
<![CDATA[
entry:69 %input_r_load_27 = load i6 %input_r_addr_27

]]></Node>
<StgValue><ssdm name="input_r_load_27"/></StgValue>
</operation>

<operation id="173" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %input_r_addr_28 = getelementptr i16 %input_r, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_r_addr_28"/></StgValue>
</operation>

<operation id="174" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="6">
<![CDATA[
entry:71 %input_r_load_28 = load i6 %input_r_addr_28

]]></Node>
<StgValue><ssdm name="input_r_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="175" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="6">
<![CDATA[
entry:71 %input_r_load_28 = load i6 %input_r_addr_28

]]></Node>
<StgValue><ssdm name="input_r_load_28"/></StgValue>
</operation>

<operation id="176" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %input_r_addr_29 = getelementptr i16 %input_r, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_r_addr_29"/></StgValue>
</operation>

<operation id="177" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="6">
<![CDATA[
entry:73 %input_r_load_29 = load i6 %input_r_addr_29

]]></Node>
<StgValue><ssdm name="input_r_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="178" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="6">
<![CDATA[
entry:73 %input_r_load_29 = load i6 %input_r_addr_29

]]></Node>
<StgValue><ssdm name="input_r_load_29"/></StgValue>
</operation>

<operation id="179" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %input_r_addr_30 = getelementptr i16 %input_r, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_r_addr_30"/></StgValue>
</operation>

<operation id="180" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="6">
<![CDATA[
entry:75 %input_r_load_30 = load i6 %input_r_addr_30

]]></Node>
<StgValue><ssdm name="input_r_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="181" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="6">
<![CDATA[
entry:75 %input_r_load_30 = load i6 %input_r_addr_30

]]></Node>
<StgValue><ssdm name="input_r_load_30"/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %input_r_addr_31 = getelementptr i16 %input_r, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_r_addr_31"/></StgValue>
</operation>

<operation id="183" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="6">
<![CDATA[
entry:77 %input_r_load_31 = load i6 %input_r_addr_31

]]></Node>
<StgValue><ssdm name="input_r_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="184" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="6">
<![CDATA[
entry:77 %input_r_load_31 = load i6 %input_r_addr_31

]]></Node>
<StgValue><ssdm name="input_r_load_31"/></StgValue>
</operation>

<operation id="185" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %input_r_addr_32 = getelementptr i16 %input_r, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_r_addr_32"/></StgValue>
</operation>

<operation id="186" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="6">
<![CDATA[
entry:79 %input_r_load_32 = load i6 %input_r_addr_32

]]></Node>
<StgValue><ssdm name="input_r_load_32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="187" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="6">
<![CDATA[
entry:79 %input_r_load_32 = load i6 %input_r_addr_32

]]></Node>
<StgValue><ssdm name="input_r_load_32"/></StgValue>
</operation>

<operation id="188" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %input_r_addr_33 = getelementptr i16 %input_r, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_r_addr_33"/></StgValue>
</operation>

<operation id="189" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="6">
<![CDATA[
entry:81 %input_r_load_33 = load i6 %input_r_addr_33

]]></Node>
<StgValue><ssdm name="input_r_load_33"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="190" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="6">
<![CDATA[
entry:81 %input_r_load_33 = load i6 %input_r_addr_33

]]></Node>
<StgValue><ssdm name="input_r_load_33"/></StgValue>
</operation>

<operation id="191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %input_r_addr_34 = getelementptr i16 %input_r, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_r_addr_34"/></StgValue>
</operation>

<operation id="192" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="6">
<![CDATA[
entry:83 %input_r_load_34 = load i6 %input_r_addr_34

]]></Node>
<StgValue><ssdm name="input_r_load_34"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="193" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="6">
<![CDATA[
entry:83 %input_r_load_34 = load i6 %input_r_addr_34

]]></Node>
<StgValue><ssdm name="input_r_load_34"/></StgValue>
</operation>

<operation id="194" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %input_r_addr_35 = getelementptr i16 %input_r, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_r_addr_35"/></StgValue>
</operation>

<operation id="195" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="6">
<![CDATA[
entry:85 %input_r_load_35 = load i6 %input_r_addr_35

]]></Node>
<StgValue><ssdm name="input_r_load_35"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="196" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="6">
<![CDATA[
entry:85 %input_r_load_35 = load i6 %input_r_addr_35

]]></Node>
<StgValue><ssdm name="input_r_load_35"/></StgValue>
</operation>

<operation id="197" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %input_r_addr_36 = getelementptr i16 %input_r, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_r_addr_36"/></StgValue>
</operation>

<operation id="198" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="6">
<![CDATA[
entry:87 %input_r_load_36 = load i6 %input_r_addr_36

]]></Node>
<StgValue><ssdm name="input_r_load_36"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="199" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="6">
<![CDATA[
entry:87 %input_r_load_36 = load i6 %input_r_addr_36

]]></Node>
<StgValue><ssdm name="input_r_load_36"/></StgValue>
</operation>

<operation id="200" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %input_r_addr_37 = getelementptr i16 %input_r, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_r_addr_37"/></StgValue>
</operation>

<operation id="201" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="6">
<![CDATA[
entry:89 %input_r_load_37 = load i6 %input_r_addr_37

]]></Node>
<StgValue><ssdm name="input_r_load_37"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="202" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="6">
<![CDATA[
entry:89 %input_r_load_37 = load i6 %input_r_addr_37

]]></Node>
<StgValue><ssdm name="input_r_load_37"/></StgValue>
</operation>

<operation id="203" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %input_r_addr_38 = getelementptr i16 %input_r, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_r_addr_38"/></StgValue>
</operation>

<operation id="204" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="6">
<![CDATA[
entry:91 %input_r_load_38 = load i6 %input_r_addr_38

]]></Node>
<StgValue><ssdm name="input_r_load_38"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="205" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="6">
<![CDATA[
entry:91 %input_r_load_38 = load i6 %input_r_addr_38

]]></Node>
<StgValue><ssdm name="input_r_load_38"/></StgValue>
</operation>

<operation id="206" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %input_r_addr_39 = getelementptr i16 %input_r, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_r_addr_39"/></StgValue>
</operation>

<operation id="207" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="6">
<![CDATA[
entry:93 %input_r_load_39 = load i6 %input_r_addr_39

]]></Node>
<StgValue><ssdm name="input_r_load_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="208" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="6">
<![CDATA[
entry:93 %input_r_load_39 = load i6 %input_r_addr_39

]]></Node>
<StgValue><ssdm name="input_r_load_39"/></StgValue>
</operation>

<operation id="209" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %input_r_addr_40 = getelementptr i16 %input_r, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_r_addr_40"/></StgValue>
</operation>

<operation id="210" st_id="41" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="6">
<![CDATA[
entry:95 %input_r_load_40 = load i6 %input_r_addr_40

]]></Node>
<StgValue><ssdm name="input_r_load_40"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="211" st_id="42" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="6">
<![CDATA[
entry:95 %input_r_load_40 = load i6 %input_r_addr_40

]]></Node>
<StgValue><ssdm name="input_r_load_40"/></StgValue>
</operation>

<operation id="212" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %input_r_addr_41 = getelementptr i16 %input_r, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_r_addr_41"/></StgValue>
</operation>

<operation id="213" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="6">
<![CDATA[
entry:97 %input_r_load_41 = load i6 %input_r_addr_41

]]></Node>
<StgValue><ssdm name="input_r_load_41"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="214" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="6">
<![CDATA[
entry:97 %input_r_load_41 = load i6 %input_r_addr_41

]]></Node>
<StgValue><ssdm name="input_r_load_41"/></StgValue>
</operation>

<operation id="215" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %input_r_addr_42 = getelementptr i16 %input_r, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_r_addr_42"/></StgValue>
</operation>

<operation id="216" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="6">
<![CDATA[
entry:99 %input_r_load_42 = load i6 %input_r_addr_42

]]></Node>
<StgValue><ssdm name="input_r_load_42"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="217" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="6">
<![CDATA[
entry:99 %input_r_load_42 = load i6 %input_r_addr_42

]]></Node>
<StgValue><ssdm name="input_r_load_42"/></StgValue>
</operation>

<operation id="218" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="15" op_45_bw="11" op_46_bw="11" op_47_bw="10" op_48_bw="14" op_49_bw="11" op_50_bw="13" op_51_bw="14" op_52_bw="14" op_53_bw="13" op_54_bw="14" op_55_bw="11" op_56_bw="11" op_57_bw="12" op_58_bw="14" op_59_bw="15" op_60_bw="15" op_61_bw="13" op_62_bw="13" op_63_bw="13" op_64_bw="14" op_65_bw="11" op_66_bw="13" op_67_bw="10" op_68_bw="10" op_69_bw="14" op_70_bw="12" op_71_bw="11" op_72_bw="13" op_73_bw="12" op_74_bw="14" op_75_bw="14" op_76_bw="12" op_77_bw="11" op_78_bw="10" op_79_bw="12" op_80_bw="13" op_81_bw="14" op_82_bw="13" op_83_bw="14" op_84_bw="13" op_85_bw="12" op_86_bw="13" op_87_bw="13" op_88_bw="11">
<![CDATA[
entry:100 %call_ln45 = call void @neural_network_Pipeline_VITIS_LOOP_42_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i16 %input_r_load_4, i16 %input_r_load_5, i16 %input_r_load_6, i16 %input_r_load_7, i16 %input_r_load_8, i16 %input_r_load_9, i16 %input_r_load_10, i16 %input_r_load_11, i16 %input_r_load_12, i16 %input_r_load_13, i16 %input_r_load_14, i16 %input_r_load_15, i16 %input_r_load_16, i16 %input_r_load_17, i16 %input_r_load_18, i16 %input_r_load_19, i16 %input_r_load_20, i16 %input_r_load_21, i16 %input_r_load_22, i16 %input_r_load_23, i16 %input_r_load_24, i16 %input_r_load_25, i16 %input_r_load_26, i16 %input_r_load_27, i16 %input_r_load_28, i16 %input_r_load_29, i16 %input_r_load_30, i16 %input_r_load_31, i16 %input_r_load_32, i16 %input_r_load_33, i16 %input_r_load_34, i16 %input_r_load_35, i16 %input_r_load_36, i16 %input_r_load_37, i16 %input_r_load_38, i16 %input_r_load_39, i16 %input_r_load_40, i16 %input_r_load_41, i16 %input_r_load_42, i15 %layer1_output, i11 %layer1_weights_0, i11 %layer1_weights_1, i10 %layer1_weights_2, i14 %layer1_weights_3, i11 %layer1_weights_4, i13 %layer1_weights_5, i14 %layer1_weights_6, i14 %layer1_weights_7, i13 %layer1_weights_8, i14 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i12 %layer1_weights_12, i14 %layer1_weights_13, i15 %layer1_weights_14, i15 %layer1_weights_15, i13 %layer1_weights_16, i13 %layer1_weights_17, i13 %layer1_weights_18, i14 %layer1_weights_19, i11 %layer1_weights_20, i13 %layer1_weights_21, i10 %layer1_weights_22, i10 %layer1_weights_23, i14 %layer1_weights_24, i12 %layer1_weights_25, i11 %layer1_weights_26, i13 %layer1_weights_27, i12 %layer1_weights_28, i14 %layer1_weights_29, i14 %layer1_weights_30, i12 %layer1_weights_31, i11 %layer1_weights_32, i10 %layer1_weights_33, i12 %layer1_weights_34, i13 %layer1_weights_35, i14 %layer1_weights_36, i13 %layer1_weights_37, i14 %layer1_weights_38, i13 %layer1_weights_39, i12 %layer1_weights_40, i13 %layer1_weights_41, i13 %layer1_weights_42, i11 %layer1_bias

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="219" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="15" op_45_bw="11" op_46_bw="11" op_47_bw="10" op_48_bw="14" op_49_bw="11" op_50_bw="13" op_51_bw="14" op_52_bw="14" op_53_bw="13" op_54_bw="14" op_55_bw="11" op_56_bw="11" op_57_bw="12" op_58_bw="14" op_59_bw="15" op_60_bw="15" op_61_bw="13" op_62_bw="13" op_63_bw="13" op_64_bw="14" op_65_bw="11" op_66_bw="13" op_67_bw="10" op_68_bw="10" op_69_bw="14" op_70_bw="12" op_71_bw="11" op_72_bw="13" op_73_bw="12" op_74_bw="14" op_75_bw="14" op_76_bw="12" op_77_bw="11" op_78_bw="10" op_79_bw="12" op_80_bw="13" op_81_bw="14" op_82_bw="13" op_83_bw="14" op_84_bw="13" op_85_bw="12" op_86_bw="13" op_87_bw="13" op_88_bw="11">
<![CDATA[
entry:100 %call_ln45 = call void @neural_network_Pipeline_VITIS_LOOP_42_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i16 %input_r_load_4, i16 %input_r_load_5, i16 %input_r_load_6, i16 %input_r_load_7, i16 %input_r_load_8, i16 %input_r_load_9, i16 %input_r_load_10, i16 %input_r_load_11, i16 %input_r_load_12, i16 %input_r_load_13, i16 %input_r_load_14, i16 %input_r_load_15, i16 %input_r_load_16, i16 %input_r_load_17, i16 %input_r_load_18, i16 %input_r_load_19, i16 %input_r_load_20, i16 %input_r_load_21, i16 %input_r_load_22, i16 %input_r_load_23, i16 %input_r_load_24, i16 %input_r_load_25, i16 %input_r_load_26, i16 %input_r_load_27, i16 %input_r_load_28, i16 %input_r_load_29, i16 %input_r_load_30, i16 %input_r_load_31, i16 %input_r_load_32, i16 %input_r_load_33, i16 %input_r_load_34, i16 %input_r_load_35, i16 %input_r_load_36, i16 %input_r_load_37, i16 %input_r_load_38, i16 %input_r_load_39, i16 %input_r_load_40, i16 %input_r_load_41, i16 %input_r_load_42, i15 %layer1_output, i11 %layer1_weights_0, i11 %layer1_weights_1, i10 %layer1_weights_2, i14 %layer1_weights_3, i11 %layer1_weights_4, i13 %layer1_weights_5, i14 %layer1_weights_6, i14 %layer1_weights_7, i13 %layer1_weights_8, i14 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i12 %layer1_weights_12, i14 %layer1_weights_13, i15 %layer1_weights_14, i15 %layer1_weights_15, i13 %layer1_weights_16, i13 %layer1_weights_17, i13 %layer1_weights_18, i14 %layer1_weights_19, i11 %layer1_weights_20, i13 %layer1_weights_21, i10 %layer1_weights_22, i10 %layer1_weights_23, i14 %layer1_weights_24, i12 %layer1_weights_25, i11 %layer1_weights_26, i13 %layer1_weights_27, i12 %layer1_weights_28, i14 %layer1_weights_29, i14 %layer1_weights_30, i12 %layer1_weights_31, i11 %layer1_weights_32, i10 %layer1_weights_33, i12 %layer1_weights_34, i13 %layer1_weights_35, i14 %layer1_weights_36, i13 %layer1_weights_37, i14 %layer1_weights_38, i13 %layer1_weights_39, i12 %layer1_weights_40, i13 %layer1_weights_41, i13 %layer1_weights_42, i11 %layer1_bias

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="220" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="layer1_output_addr"/></StgValue>
</operation>

<operation id="221" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:102 %layer1_output_load = load i6 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="layer1_output_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="222" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:102 %layer1_output_load = load i6 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="layer1_output_load"/></StgValue>
</operation>

<operation id="223" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %layer1_output_addr_1 = getelementptr i15 %layer1_output, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="layer1_output_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:104 %layer1_output_load_1 = load i6 %layer1_output_addr_1

]]></Node>
<StgValue><ssdm name="layer1_output_load_1"/></StgValue>
</operation>

<operation id="225" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %layer1_output_addr_2 = getelementptr i15 %layer1_output, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="layer1_output_addr_2"/></StgValue>
</operation>

<operation id="226" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:106 %layer1_output_load_2 = load i6 %layer1_output_addr_2

]]></Node>
<StgValue><ssdm name="layer1_output_load_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="227" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:104 %layer1_output_load_1 = load i6 %layer1_output_addr_1

]]></Node>
<StgValue><ssdm name="layer1_output_load_1"/></StgValue>
</operation>

<operation id="228" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:106 %layer1_output_load_2 = load i6 %layer1_output_addr_2

]]></Node>
<StgValue><ssdm name="layer1_output_load_2"/></StgValue>
</operation>

<operation id="229" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %layer1_output_addr_3 = getelementptr i15 %layer1_output, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="layer1_output_addr_3"/></StgValue>
</operation>

<operation id="230" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:108 %layer1_output_load_3 = load i6 %layer1_output_addr_3

]]></Node>
<StgValue><ssdm name="layer1_output_load_3"/></StgValue>
</operation>

<operation id="231" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %layer1_output_addr_4 = getelementptr i15 %layer1_output, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="layer1_output_addr_4"/></StgValue>
</operation>

<operation id="232" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:110 %layer1_output_load_4 = load i6 %layer1_output_addr_4

]]></Node>
<StgValue><ssdm name="layer1_output_load_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="233" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:108 %layer1_output_load_3 = load i6 %layer1_output_addr_3

]]></Node>
<StgValue><ssdm name="layer1_output_load_3"/></StgValue>
</operation>

<operation id="234" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:110 %layer1_output_load_4 = load i6 %layer1_output_addr_4

]]></Node>
<StgValue><ssdm name="layer1_output_load_4"/></StgValue>
</operation>

<operation id="235" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %layer1_output_addr_5 = getelementptr i15 %layer1_output, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="layer1_output_addr_5"/></StgValue>
</operation>

<operation id="236" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:112 %layer1_output_load_5 = load i6 %layer1_output_addr_5

]]></Node>
<StgValue><ssdm name="layer1_output_load_5"/></StgValue>
</operation>

<operation id="237" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %layer1_output_addr_6 = getelementptr i15 %layer1_output, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="layer1_output_addr_6"/></StgValue>
</operation>

<operation id="238" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:114 %layer1_output_load_6 = load i6 %layer1_output_addr_6

]]></Node>
<StgValue><ssdm name="layer1_output_load_6"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="239" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:112 %layer1_output_load_5 = load i6 %layer1_output_addr_5

]]></Node>
<StgValue><ssdm name="layer1_output_load_5"/></StgValue>
</operation>

<operation id="240" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:114 %layer1_output_load_6 = load i6 %layer1_output_addr_6

]]></Node>
<StgValue><ssdm name="layer1_output_load_6"/></StgValue>
</operation>

<operation id="241" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %layer1_output_addr_7 = getelementptr i15 %layer1_output, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="layer1_output_addr_7"/></StgValue>
</operation>

<operation id="242" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:116 %layer1_output_load_7 = load i6 %layer1_output_addr_7

]]></Node>
<StgValue><ssdm name="layer1_output_load_7"/></StgValue>
</operation>

<operation id="243" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %layer1_output_addr_8 = getelementptr i15 %layer1_output, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="layer1_output_addr_8"/></StgValue>
</operation>

<operation id="244" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:118 %layer1_output_load_8 = load i6 %layer1_output_addr_8

]]></Node>
<StgValue><ssdm name="layer1_output_load_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="245" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:116 %layer1_output_load_7 = load i6 %layer1_output_addr_7

]]></Node>
<StgValue><ssdm name="layer1_output_load_7"/></StgValue>
</operation>

<operation id="246" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:118 %layer1_output_load_8 = load i6 %layer1_output_addr_8

]]></Node>
<StgValue><ssdm name="layer1_output_load_8"/></StgValue>
</operation>

<operation id="247" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %layer1_output_addr_9 = getelementptr i15 %layer1_output, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="layer1_output_addr_9"/></StgValue>
</operation>

<operation id="248" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:120 %layer1_output_load_9 = load i6 %layer1_output_addr_9

]]></Node>
<StgValue><ssdm name="layer1_output_load_9"/></StgValue>
</operation>

<operation id="249" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %layer1_output_addr_10 = getelementptr i15 %layer1_output, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="layer1_output_addr_10"/></StgValue>
</operation>

<operation id="250" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:122 %layer1_output_load_10 = load i6 %layer1_output_addr_10

]]></Node>
<StgValue><ssdm name="layer1_output_load_10"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="251" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:120 %layer1_output_load_9 = load i6 %layer1_output_addr_9

]]></Node>
<StgValue><ssdm name="layer1_output_load_9"/></StgValue>
</operation>

<operation id="252" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:122 %layer1_output_load_10 = load i6 %layer1_output_addr_10

]]></Node>
<StgValue><ssdm name="layer1_output_load_10"/></StgValue>
</operation>

<operation id="253" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %layer1_output_addr_11 = getelementptr i15 %layer1_output, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="layer1_output_addr_11"/></StgValue>
</operation>

<operation id="254" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:124 %layer1_output_load_11 = load i6 %layer1_output_addr_11

]]></Node>
<StgValue><ssdm name="layer1_output_load_11"/></StgValue>
</operation>

<operation id="255" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %layer1_output_addr_12 = getelementptr i15 %layer1_output, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="layer1_output_addr_12"/></StgValue>
</operation>

<operation id="256" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:126 %layer1_output_load_12 = load i6 %layer1_output_addr_12

]]></Node>
<StgValue><ssdm name="layer1_output_load_12"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="257" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:124 %layer1_output_load_11 = load i6 %layer1_output_addr_11

]]></Node>
<StgValue><ssdm name="layer1_output_load_11"/></StgValue>
</operation>

<operation id="258" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:126 %layer1_output_load_12 = load i6 %layer1_output_addr_12

]]></Node>
<StgValue><ssdm name="layer1_output_load_12"/></StgValue>
</operation>

<operation id="259" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %layer1_output_addr_13 = getelementptr i15 %layer1_output, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="layer1_output_addr_13"/></StgValue>
</operation>

<operation id="260" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:128 %layer1_output_load_13 = load i6 %layer1_output_addr_13

]]></Node>
<StgValue><ssdm name="layer1_output_load_13"/></StgValue>
</operation>

<operation id="261" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %layer1_output_addr_14 = getelementptr i15 %layer1_output, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="layer1_output_addr_14"/></StgValue>
</operation>

<operation id="262" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:130 %layer1_output_load_14 = load i6 %layer1_output_addr_14

]]></Node>
<StgValue><ssdm name="layer1_output_load_14"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="263" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:128 %layer1_output_load_13 = load i6 %layer1_output_addr_13

]]></Node>
<StgValue><ssdm name="layer1_output_load_13"/></StgValue>
</operation>

<operation id="264" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:130 %layer1_output_load_14 = load i6 %layer1_output_addr_14

]]></Node>
<StgValue><ssdm name="layer1_output_load_14"/></StgValue>
</operation>

<operation id="265" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %layer1_output_addr_15 = getelementptr i15 %layer1_output, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="layer1_output_addr_15"/></StgValue>
</operation>

<operation id="266" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:132 %layer1_output_load_15 = load i6 %layer1_output_addr_15

]]></Node>
<StgValue><ssdm name="layer1_output_load_15"/></StgValue>
</operation>

<operation id="267" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %layer1_output_addr_16 = getelementptr i15 %layer1_output, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="layer1_output_addr_16"/></StgValue>
</operation>

<operation id="268" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:134 %layer1_output_load_16 = load i6 %layer1_output_addr_16

]]></Node>
<StgValue><ssdm name="layer1_output_load_16"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="269" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:132 %layer1_output_load_15 = load i6 %layer1_output_addr_15

]]></Node>
<StgValue><ssdm name="layer1_output_load_15"/></StgValue>
</operation>

<operation id="270" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:134 %layer1_output_load_16 = load i6 %layer1_output_addr_16

]]></Node>
<StgValue><ssdm name="layer1_output_load_16"/></StgValue>
</operation>

<operation id="271" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %layer1_output_addr_17 = getelementptr i15 %layer1_output, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="layer1_output_addr_17"/></StgValue>
</operation>

<operation id="272" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:136 %layer1_output_load_17 = load i6 %layer1_output_addr_17

]]></Node>
<StgValue><ssdm name="layer1_output_load_17"/></StgValue>
</operation>

<operation id="273" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %layer1_output_addr_18 = getelementptr i15 %layer1_output, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="layer1_output_addr_18"/></StgValue>
</operation>

<operation id="274" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:138 %layer1_output_load_18 = load i6 %layer1_output_addr_18

]]></Node>
<StgValue><ssdm name="layer1_output_load_18"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="275" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:136 %layer1_output_load_17 = load i6 %layer1_output_addr_17

]]></Node>
<StgValue><ssdm name="layer1_output_load_17"/></StgValue>
</operation>

<operation id="276" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:138 %layer1_output_load_18 = load i6 %layer1_output_addr_18

]]></Node>
<StgValue><ssdm name="layer1_output_load_18"/></StgValue>
</operation>

<operation id="277" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %layer1_output_addr_19 = getelementptr i15 %layer1_output, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="layer1_output_addr_19"/></StgValue>
</operation>

<operation id="278" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:140 %layer1_output_load_19 = load i6 %layer1_output_addr_19

]]></Node>
<StgValue><ssdm name="layer1_output_load_19"/></StgValue>
</operation>

<operation id="279" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %layer1_output_addr_20 = getelementptr i15 %layer1_output, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="layer1_output_addr_20"/></StgValue>
</operation>

<operation id="280" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:142 %layer1_output_load_20 = load i6 %layer1_output_addr_20

]]></Node>
<StgValue><ssdm name="layer1_output_load_20"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="281" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:140 %layer1_output_load_19 = load i6 %layer1_output_addr_19

]]></Node>
<StgValue><ssdm name="layer1_output_load_19"/></StgValue>
</operation>

<operation id="282" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:142 %layer1_output_load_20 = load i6 %layer1_output_addr_20

]]></Node>
<StgValue><ssdm name="layer1_output_load_20"/></StgValue>
</operation>

<operation id="283" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %layer1_output_addr_21 = getelementptr i15 %layer1_output, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="layer1_output_addr_21"/></StgValue>
</operation>

<operation id="284" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:144 %layer1_output_load_21 = load i6 %layer1_output_addr_21

]]></Node>
<StgValue><ssdm name="layer1_output_load_21"/></StgValue>
</operation>

<operation id="285" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %layer1_output_addr_22 = getelementptr i15 %layer1_output, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="layer1_output_addr_22"/></StgValue>
</operation>

<operation id="286" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:146 %layer1_output_load_22 = load i6 %layer1_output_addr_22

]]></Node>
<StgValue><ssdm name="layer1_output_load_22"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="287" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:144 %layer1_output_load_21 = load i6 %layer1_output_addr_21

]]></Node>
<StgValue><ssdm name="layer1_output_load_21"/></StgValue>
</operation>

<operation id="288" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:146 %layer1_output_load_22 = load i6 %layer1_output_addr_22

]]></Node>
<StgValue><ssdm name="layer1_output_load_22"/></StgValue>
</operation>

<operation id="289" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %layer1_output_addr_23 = getelementptr i15 %layer1_output, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="layer1_output_addr_23"/></StgValue>
</operation>

<operation id="290" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:148 %layer1_output_load_23 = load i6 %layer1_output_addr_23

]]></Node>
<StgValue><ssdm name="layer1_output_load_23"/></StgValue>
</operation>

<operation id="291" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %layer1_output_addr_24 = getelementptr i15 %layer1_output, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="layer1_output_addr_24"/></StgValue>
</operation>

<operation id="292" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:150 %layer1_output_load_24 = load i6 %layer1_output_addr_24

]]></Node>
<StgValue><ssdm name="layer1_output_load_24"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="293" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:148 %layer1_output_load_23 = load i6 %layer1_output_addr_23

]]></Node>
<StgValue><ssdm name="layer1_output_load_23"/></StgValue>
</operation>

<operation id="294" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:150 %layer1_output_load_24 = load i6 %layer1_output_addr_24

]]></Node>
<StgValue><ssdm name="layer1_output_load_24"/></StgValue>
</operation>

<operation id="295" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:151 %layer1_output_addr_25 = getelementptr i15 %layer1_output, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="layer1_output_addr_25"/></StgValue>
</operation>

<operation id="296" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:152 %layer1_output_load_25 = load i6 %layer1_output_addr_25

]]></Node>
<StgValue><ssdm name="layer1_output_load_25"/></StgValue>
</operation>

<operation id="297" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %layer1_output_addr_26 = getelementptr i15 %layer1_output, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="layer1_output_addr_26"/></StgValue>
</operation>

<operation id="298" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:154 %layer1_output_load_26 = load i6 %layer1_output_addr_26

]]></Node>
<StgValue><ssdm name="layer1_output_load_26"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="299" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:152 %layer1_output_load_25 = load i6 %layer1_output_addr_25

]]></Node>
<StgValue><ssdm name="layer1_output_load_25"/></StgValue>
</operation>

<operation id="300" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:154 %layer1_output_load_26 = load i6 %layer1_output_addr_26

]]></Node>
<StgValue><ssdm name="layer1_output_load_26"/></StgValue>
</operation>

<operation id="301" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %layer1_output_addr_27 = getelementptr i15 %layer1_output, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="layer1_output_addr_27"/></StgValue>
</operation>

<operation id="302" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:156 %layer1_output_load_27 = load i6 %layer1_output_addr_27

]]></Node>
<StgValue><ssdm name="layer1_output_load_27"/></StgValue>
</operation>

<operation id="303" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %layer1_output_addr_28 = getelementptr i15 %layer1_output, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="layer1_output_addr_28"/></StgValue>
</operation>

<operation id="304" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:158 %layer1_output_load_28 = load i6 %layer1_output_addr_28

]]></Node>
<StgValue><ssdm name="layer1_output_load_28"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="305" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:156 %layer1_output_load_27 = load i6 %layer1_output_addr_27

]]></Node>
<StgValue><ssdm name="layer1_output_load_27"/></StgValue>
</operation>

<operation id="306" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:158 %layer1_output_load_28 = load i6 %layer1_output_addr_28

]]></Node>
<StgValue><ssdm name="layer1_output_load_28"/></StgValue>
</operation>

<operation id="307" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:159 %layer1_output_addr_29 = getelementptr i15 %layer1_output, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="layer1_output_addr_29"/></StgValue>
</operation>

<operation id="308" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:160 %layer1_output_load_29 = load i6 %layer1_output_addr_29

]]></Node>
<StgValue><ssdm name="layer1_output_load_29"/></StgValue>
</operation>

<operation id="309" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %layer1_output_addr_30 = getelementptr i15 %layer1_output, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="layer1_output_addr_30"/></StgValue>
</operation>

<operation id="310" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:162 %layer1_output_load_30 = load i6 %layer1_output_addr_30

]]></Node>
<StgValue><ssdm name="layer1_output_load_30"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="311" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:160 %layer1_output_load_29 = load i6 %layer1_output_addr_29

]]></Node>
<StgValue><ssdm name="layer1_output_load_29"/></StgValue>
</operation>

<operation id="312" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:162 %layer1_output_load_30 = load i6 %layer1_output_addr_30

]]></Node>
<StgValue><ssdm name="layer1_output_load_30"/></StgValue>
</operation>

<operation id="313" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:163 %layer1_output_addr_31 = getelementptr i15 %layer1_output, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="layer1_output_addr_31"/></StgValue>
</operation>

<operation id="314" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:164 %layer1_output_load_31 = load i6 %layer1_output_addr_31

]]></Node>
<StgValue><ssdm name="layer1_output_load_31"/></StgValue>
</operation>

<operation id="315" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:165 %layer1_output_addr_32 = getelementptr i15 %layer1_output, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="layer1_output_addr_32"/></StgValue>
</operation>

<operation id="316" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:166 %layer1_output_load_32 = load i6 %layer1_output_addr_32

]]></Node>
<StgValue><ssdm name="layer1_output_load_32"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="317" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:164 %layer1_output_load_31 = load i6 %layer1_output_addr_31

]]></Node>
<StgValue><ssdm name="layer1_output_load_31"/></StgValue>
</operation>

<operation id="318" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:166 %layer1_output_load_32 = load i6 %layer1_output_addr_32

]]></Node>
<StgValue><ssdm name="layer1_output_load_32"/></StgValue>
</operation>

<operation id="319" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %layer1_output_addr_33 = getelementptr i15 %layer1_output, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="layer1_output_addr_33"/></StgValue>
</operation>

<operation id="320" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:168 %layer1_output_load_33 = load i6 %layer1_output_addr_33

]]></Node>
<StgValue><ssdm name="layer1_output_load_33"/></StgValue>
</operation>

<operation id="321" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %layer1_output_addr_34 = getelementptr i15 %layer1_output, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="layer1_output_addr_34"/></StgValue>
</operation>

<operation id="322" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:170 %layer1_output_load_34 = load i6 %layer1_output_addr_34

]]></Node>
<StgValue><ssdm name="layer1_output_load_34"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="323" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:168 %layer1_output_load_33 = load i6 %layer1_output_addr_33

]]></Node>
<StgValue><ssdm name="layer1_output_load_33"/></StgValue>
</operation>

<operation id="324" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:170 %layer1_output_load_34 = load i6 %layer1_output_addr_34

]]></Node>
<StgValue><ssdm name="layer1_output_load_34"/></StgValue>
</operation>

<operation id="325" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %layer1_output_addr_35 = getelementptr i15 %layer1_output, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="layer1_output_addr_35"/></StgValue>
</operation>

<operation id="326" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:172 %layer1_output_load_35 = load i6 %layer1_output_addr_35

]]></Node>
<StgValue><ssdm name="layer1_output_load_35"/></StgValue>
</operation>

<operation id="327" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:173 %layer1_output_addr_36 = getelementptr i15 %layer1_output, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="layer1_output_addr_36"/></StgValue>
</operation>

<operation id="328" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:174 %layer1_output_load_36 = load i6 %layer1_output_addr_36

]]></Node>
<StgValue><ssdm name="layer1_output_load_36"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="329" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:172 %layer1_output_load_35 = load i6 %layer1_output_addr_35

]]></Node>
<StgValue><ssdm name="layer1_output_load_35"/></StgValue>
</operation>

<operation id="330" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:174 %layer1_output_load_36 = load i6 %layer1_output_addr_36

]]></Node>
<StgValue><ssdm name="layer1_output_load_36"/></StgValue>
</operation>

<operation id="331" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %layer1_output_addr_37 = getelementptr i15 %layer1_output, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="layer1_output_addr_37"/></StgValue>
</operation>

<operation id="332" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:176 %layer1_output_load_37 = load i6 %layer1_output_addr_37

]]></Node>
<StgValue><ssdm name="layer1_output_load_37"/></StgValue>
</operation>

<operation id="333" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:177 %layer1_output_addr_38 = getelementptr i15 %layer1_output, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="layer1_output_addr_38"/></StgValue>
</operation>

<operation id="334" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:178 %layer1_output_load_38 = load i6 %layer1_output_addr_38

]]></Node>
<StgValue><ssdm name="layer1_output_load_38"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="335" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:176 %layer1_output_load_37 = load i6 %layer1_output_addr_37

]]></Node>
<StgValue><ssdm name="layer1_output_load_37"/></StgValue>
</operation>

<operation id="336" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:178 %layer1_output_load_38 = load i6 %layer1_output_addr_38

]]></Node>
<StgValue><ssdm name="layer1_output_load_38"/></StgValue>
</operation>

<operation id="337" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %layer1_output_addr_39 = getelementptr i15 %layer1_output, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="layer1_output_addr_39"/></StgValue>
</operation>

<operation id="338" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:180 %layer1_output_load_39 = load i6 %layer1_output_addr_39

]]></Node>
<StgValue><ssdm name="layer1_output_load_39"/></StgValue>
</operation>

<operation id="339" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %layer1_output_addr_40 = getelementptr i15 %layer1_output, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="layer1_output_addr_40"/></StgValue>
</operation>

<operation id="340" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:182 %layer1_output_load_40 = load i6 %layer1_output_addr_40

]]></Node>
<StgValue><ssdm name="layer1_output_load_40"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="341" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:180 %layer1_output_load_39 = load i6 %layer1_output_addr_39

]]></Node>
<StgValue><ssdm name="layer1_output_load_39"/></StgValue>
</operation>

<operation id="342" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:182 %layer1_output_load_40 = load i6 %layer1_output_addr_40

]]></Node>
<StgValue><ssdm name="layer1_output_load_40"/></StgValue>
</operation>

<operation id="343" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:183 %layer1_output_addr_41 = getelementptr i15 %layer1_output, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="layer1_output_addr_41"/></StgValue>
</operation>

<operation id="344" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:184 %layer1_output_load_41 = load i6 %layer1_output_addr_41

]]></Node>
<StgValue><ssdm name="layer1_output_load_41"/></StgValue>
</operation>

<operation id="345" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %layer1_output_addr_42 = getelementptr i15 %layer1_output, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="layer1_output_addr_42"/></StgValue>
</operation>

<operation id="346" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:186 %layer1_output_load_42 = load i6 %layer1_output_addr_42

]]></Node>
<StgValue><ssdm name="layer1_output_load_42"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="347" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:184 %layer1_output_load_41 = load i6 %layer1_output_addr_41

]]></Node>
<StgValue><ssdm name="layer1_output_load_41"/></StgValue>
</operation>

<operation id="348" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:186 %layer1_output_load_42 = load i6 %layer1_output_addr_42

]]></Node>
<StgValue><ssdm name="layer1_output_load_42"/></StgValue>
</operation>

<operation id="349" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %layer1_output_addr_43 = getelementptr i15 %layer1_output, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="layer1_output_addr_43"/></StgValue>
</operation>

<operation id="350" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:188 %layer1_output_load_43 = load i6 %layer1_output_addr_43

]]></Node>
<StgValue><ssdm name="layer1_output_load_43"/></StgValue>
</operation>

<operation id="351" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:189 %layer1_output_addr_44 = getelementptr i15 %layer1_output, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="layer1_output_addr_44"/></StgValue>
</operation>

<operation id="352" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:190 %layer1_output_load_44 = load i6 %layer1_output_addr_44

]]></Node>
<StgValue><ssdm name="layer1_output_load_44"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="353" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:188 %layer1_output_load_43 = load i6 %layer1_output_addr_43

]]></Node>
<StgValue><ssdm name="layer1_output_load_43"/></StgValue>
</operation>

<operation id="354" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:190 %layer1_output_load_44 = load i6 %layer1_output_addr_44

]]></Node>
<StgValue><ssdm name="layer1_output_load_44"/></StgValue>
</operation>

<operation id="355" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %layer1_output_addr_45 = getelementptr i15 %layer1_output, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="layer1_output_addr_45"/></StgValue>
</operation>

<operation id="356" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:192 %layer1_output_load_45 = load i6 %layer1_output_addr_45

]]></Node>
<StgValue><ssdm name="layer1_output_load_45"/></StgValue>
</operation>

<operation id="357" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %layer1_output_addr_46 = getelementptr i15 %layer1_output, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="layer1_output_addr_46"/></StgValue>
</operation>

<operation id="358" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:194 %layer1_output_load_46 = load i6 %layer1_output_addr_46

]]></Node>
<StgValue><ssdm name="layer1_output_load_46"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="359" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:192 %layer1_output_load_45 = load i6 %layer1_output_addr_45

]]></Node>
<StgValue><ssdm name="layer1_output_load_45"/></StgValue>
</operation>

<operation id="360" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:194 %layer1_output_load_46 = load i6 %layer1_output_addr_46

]]></Node>
<StgValue><ssdm name="layer1_output_load_46"/></StgValue>
</operation>

<operation id="361" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:195 %layer1_output_addr_47 = getelementptr i15 %layer1_output, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="layer1_output_addr_47"/></StgValue>
</operation>

<operation id="362" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:196 %layer1_output_load_47 = load i6 %layer1_output_addr_47

]]></Node>
<StgValue><ssdm name="layer1_output_load_47"/></StgValue>
</operation>

<operation id="363" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %layer1_output_addr_48 = getelementptr i15 %layer1_output, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="layer1_output_addr_48"/></StgValue>
</operation>

<operation id="364" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:198 %layer1_output_load_48 = load i6 %layer1_output_addr_48

]]></Node>
<StgValue><ssdm name="layer1_output_load_48"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="365" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:196 %layer1_output_load_47 = load i6 %layer1_output_addr_47

]]></Node>
<StgValue><ssdm name="layer1_output_load_47"/></StgValue>
</operation>

<operation id="366" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:198 %layer1_output_load_48 = load i6 %layer1_output_addr_48

]]></Node>
<StgValue><ssdm name="layer1_output_load_48"/></StgValue>
</operation>

<operation id="367" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:199 %layer1_output_addr_49 = getelementptr i15 %layer1_output, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="layer1_output_addr_49"/></StgValue>
</operation>

<operation id="368" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:200 %layer1_output_load_49 = load i6 %layer1_output_addr_49

]]></Node>
<StgValue><ssdm name="layer1_output_load_49"/></StgValue>
</operation>

<operation id="369" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:201 %layer1_output_addr_50 = getelementptr i15 %layer1_output, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="layer1_output_addr_50"/></StgValue>
</operation>

<operation id="370" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:202 %layer1_output_load_50 = load i6 %layer1_output_addr_50

]]></Node>
<StgValue><ssdm name="layer1_output_load_50"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="371" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:200 %layer1_output_load_49 = load i6 %layer1_output_addr_49

]]></Node>
<StgValue><ssdm name="layer1_output_load_49"/></StgValue>
</operation>

<operation id="372" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:202 %layer1_output_load_50 = load i6 %layer1_output_addr_50

]]></Node>
<StgValue><ssdm name="layer1_output_load_50"/></StgValue>
</operation>

<operation id="373" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %layer1_output_addr_51 = getelementptr i15 %layer1_output, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="layer1_output_addr_51"/></StgValue>
</operation>

<operation id="374" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:204 %layer1_output_load_51 = load i6 %layer1_output_addr_51

]]></Node>
<StgValue><ssdm name="layer1_output_load_51"/></StgValue>
</operation>

<operation id="375" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:205 %layer1_output_addr_52 = getelementptr i15 %layer1_output, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="layer1_output_addr_52"/></StgValue>
</operation>

<operation id="376" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:206 %layer1_output_load_52 = load i6 %layer1_output_addr_52

]]></Node>
<StgValue><ssdm name="layer1_output_load_52"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="377" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:204 %layer1_output_load_51 = load i6 %layer1_output_addr_51

]]></Node>
<StgValue><ssdm name="layer1_output_load_51"/></StgValue>
</operation>

<operation id="378" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:206 %layer1_output_load_52 = load i6 %layer1_output_addr_52

]]></Node>
<StgValue><ssdm name="layer1_output_load_52"/></StgValue>
</operation>

<operation id="379" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:207 %layer1_output_addr_53 = getelementptr i15 %layer1_output, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="layer1_output_addr_53"/></StgValue>
</operation>

<operation id="380" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:208 %layer1_output_load_53 = load i6 %layer1_output_addr_53

]]></Node>
<StgValue><ssdm name="layer1_output_load_53"/></StgValue>
</operation>

<operation id="381" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:209 %layer1_output_addr_54 = getelementptr i15 %layer1_output, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="layer1_output_addr_54"/></StgValue>
</operation>

<operation id="382" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:210 %layer1_output_load_54 = load i6 %layer1_output_addr_54

]]></Node>
<StgValue><ssdm name="layer1_output_load_54"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="383" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:208 %layer1_output_load_53 = load i6 %layer1_output_addr_53

]]></Node>
<StgValue><ssdm name="layer1_output_load_53"/></StgValue>
</operation>

<operation id="384" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:210 %layer1_output_load_54 = load i6 %layer1_output_addr_54

]]></Node>
<StgValue><ssdm name="layer1_output_load_54"/></StgValue>
</operation>

<operation id="385" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %layer1_output_addr_55 = getelementptr i15 %layer1_output, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="layer1_output_addr_55"/></StgValue>
</operation>

<operation id="386" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:212 %layer1_output_load_55 = load i6 %layer1_output_addr_55

]]></Node>
<StgValue><ssdm name="layer1_output_load_55"/></StgValue>
</operation>

<operation id="387" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:213 %layer1_output_addr_56 = getelementptr i15 %layer1_output, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="layer1_output_addr_56"/></StgValue>
</operation>

<operation id="388" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:214 %layer1_output_load_56 = load i6 %layer1_output_addr_56

]]></Node>
<StgValue><ssdm name="layer1_output_load_56"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="389" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:212 %layer1_output_load_55 = load i6 %layer1_output_addr_55

]]></Node>
<StgValue><ssdm name="layer1_output_load_55"/></StgValue>
</operation>

<operation id="390" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:214 %layer1_output_load_56 = load i6 %layer1_output_addr_56

]]></Node>
<StgValue><ssdm name="layer1_output_load_56"/></StgValue>
</operation>

<operation id="391" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15" op_33_bw="15" op_34_bw="15" op_35_bw="15" op_36_bw="15" op_37_bw="15" op_38_bw="15" op_39_bw="15" op_40_bw="15" op_41_bw="15" op_42_bw="15" op_43_bw="15" op_44_bw="15" op_45_bw="15" op_46_bw="15" op_47_bw="15" op_48_bw="15" op_49_bw="15" op_50_bw="15" op_51_bw="15" op_52_bw="15" op_53_bw="15" op_54_bw="15" op_55_bw="15" op_56_bw="15" op_57_bw="15" op_58_bw="16" op_59_bw="11" op_60_bw="7" op_61_bw="10" op_62_bw="11" op_63_bw="10" op_64_bw="8" op_65_bw="9" op_66_bw="11" op_67_bw="11" op_68_bw="11" op_69_bw="12" op_70_bw="10" op_71_bw="11" op_72_bw="11" op_73_bw="11" op_74_bw="12" op_75_bw="10" op_76_bw="10" op_77_bw="6" op_78_bw="11" op_79_bw="11" op_80_bw="11" op_81_bw="8" op_82_bw="7" op_83_bw="11" op_84_bw="12" op_85_bw="8" op_86_bw="11" op_87_bw="12" op_88_bw="10" op_89_bw="9" op_90_bw="12" op_91_bw="13" op_92_bw="5" op_93_bw="11" op_94_bw="11" op_95_bw="11" op_96_bw="11" op_97_bw="12" op_98_bw="11" op_99_bw="12" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="7" op_104_bw="11" op_105_bw="10" op_106_bw="11" op_107_bw="8" op_108_bw="7" op_109_bw="11" op_110_bw="12" op_111_bw="11" op_112_bw="4" op_113_bw="11" op_114_bw="5" op_115_bw="10" op_116_bw="11">
<![CDATA[
entry:215 %call_ln55 = call void @neural_network_Pipeline_VITIS_LOOP_52_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i15 %layer1_output_load_8, i15 %layer1_output_load_9, i15 %layer1_output_load_10, i15 %layer1_output_load_11, i15 %layer1_output_load_12, i15 %layer1_output_load_13, i15 %layer1_output_load_14, i15 %layer1_output_load_15, i15 %layer1_output_load_16, i15 %layer1_output_load_17, i15 %layer1_output_load_18, i15 %layer1_output_load_19, i15 %layer1_output_load_20, i15 %layer1_output_load_21, i15 %layer1_output_load_22, i15 %layer1_output_load_23, i15 %layer1_output_load_24, i15 %layer1_output_load_25, i15 %layer1_output_load_26, i15 %layer1_output_load_27, i15 %layer1_output_load_28, i15 %layer1_output_load_29, i15 %layer1_output_load_30, i15 %layer1_output_load_31, i15 %layer1_output_load_32, i15 %layer1_output_load_33, i15 %layer1_output_load_34, i15 %layer1_output_load_35, i15 %layer1_output_load_36, i15 %layer1_output_load_37, i15 %layer1_output_load_38, i15 %layer1_output_load_39, i15 %layer1_output_load_40, i15 %layer1_output_load_41, i15 %layer1_output_load_42, i15 %layer1_output_load_43, i15 %layer1_output_load_44, i15 %layer1_output_load_45, i15 %layer1_output_load_46, i15 %layer1_output_load_47, i15 %layer1_output_load_48, i15 %layer1_output_load_49, i15 %layer1_output_load_50, i15 %layer1_output_load_51, i15 %layer1_output_load_52, i15 %layer1_output_load_53, i15 %layer1_output_load_54, i15 %layer1_output_load_55, i15 %layer1_output_load_56, i16 %layer2_output, i11 %layer2_weights_0, i7 %layer2_weights_1, i10 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i8 %layer2_weights_5, i9 %layer2_weights_6, i11 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i12 %layer2_weights_12, i10 %layer2_weights_13, i11 %layer2_weights_14, i11 %layer2_weights_15, i11 %layer2_weights_16, i12 %layer2_weights_18, i10 %layer2_weights_20, i10 %layer2_weights_21, i6 %layer2_weights_22, i11 %layer2_weights_23, i11 %layer2_weights_25, i11 %layer2_weights_26, i8 %layer2_weights_27, i7 %layer2_weights_28, i11 %layer2_weights_29, i12 %layer2_weights_30, i8 %layer2_weights_31, i11 %layer2_weights_32, i12 %layer2_weights_33, i10 %layer2_weights_34, i9 %layer2_weights_35, i12 %layer2_weights_36, i13 %layer2_weights_37, i5 %layer2_weights_38, i11 %layer2_weights_39, i11 %layer2_weights_40, i11 %layer2_weights_41, i11 %layer2_weights_42, i12 %layer2_weights_43, i11 %layer2_weights_44, i12 %layer2_weights_45, i8 %layer2_weights_46, i8 %layer2_weights_48, i8 %layer2_weights_49, i7 %layer2_weights_50, i11 %layer2_weights_51, i10 %layer2_weights_52, i11 %layer2_weights_53, i8 %layer2_weights_54, i7 %layer2_weights_55, i11 %layer2_weights_56, i12 %layer2_weights_57, i11 %layer2_weights_58, i4 %layer2_weights_59, i11 %layer2_weights_61, i5 %layer2_weights_62, i10 %layer2_weights_63, i11 %layer2_bias

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="392" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15" op_33_bw="15" op_34_bw="15" op_35_bw="15" op_36_bw="15" op_37_bw="15" op_38_bw="15" op_39_bw="15" op_40_bw="15" op_41_bw="15" op_42_bw="15" op_43_bw="15" op_44_bw="15" op_45_bw="15" op_46_bw="15" op_47_bw="15" op_48_bw="15" op_49_bw="15" op_50_bw="15" op_51_bw="15" op_52_bw="15" op_53_bw="15" op_54_bw="15" op_55_bw="15" op_56_bw="15" op_57_bw="15" op_58_bw="16" op_59_bw="11" op_60_bw="7" op_61_bw="10" op_62_bw="11" op_63_bw="10" op_64_bw="8" op_65_bw="9" op_66_bw="11" op_67_bw="11" op_68_bw="11" op_69_bw="12" op_70_bw="10" op_71_bw="11" op_72_bw="11" op_73_bw="11" op_74_bw="12" op_75_bw="10" op_76_bw="10" op_77_bw="6" op_78_bw="11" op_79_bw="11" op_80_bw="11" op_81_bw="8" op_82_bw="7" op_83_bw="11" op_84_bw="12" op_85_bw="8" op_86_bw="11" op_87_bw="12" op_88_bw="10" op_89_bw="9" op_90_bw="12" op_91_bw="13" op_92_bw="5" op_93_bw="11" op_94_bw="11" op_95_bw="11" op_96_bw="11" op_97_bw="12" op_98_bw="11" op_99_bw="12" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="7" op_104_bw="11" op_105_bw="10" op_106_bw="11" op_107_bw="8" op_108_bw="7" op_109_bw="11" op_110_bw="12" op_111_bw="11" op_112_bw="4" op_113_bw="11" op_114_bw="5" op_115_bw="10" op_116_bw="11">
<![CDATA[
entry:215 %call_ln55 = call void @neural_network_Pipeline_VITIS_LOOP_52_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i15 %layer1_output_load_8, i15 %layer1_output_load_9, i15 %layer1_output_load_10, i15 %layer1_output_load_11, i15 %layer1_output_load_12, i15 %layer1_output_load_13, i15 %layer1_output_load_14, i15 %layer1_output_load_15, i15 %layer1_output_load_16, i15 %layer1_output_load_17, i15 %layer1_output_load_18, i15 %layer1_output_load_19, i15 %layer1_output_load_20, i15 %layer1_output_load_21, i15 %layer1_output_load_22, i15 %layer1_output_load_23, i15 %layer1_output_load_24, i15 %layer1_output_load_25, i15 %layer1_output_load_26, i15 %layer1_output_load_27, i15 %layer1_output_load_28, i15 %layer1_output_load_29, i15 %layer1_output_load_30, i15 %layer1_output_load_31, i15 %layer1_output_load_32, i15 %layer1_output_load_33, i15 %layer1_output_load_34, i15 %layer1_output_load_35, i15 %layer1_output_load_36, i15 %layer1_output_load_37, i15 %layer1_output_load_38, i15 %layer1_output_load_39, i15 %layer1_output_load_40, i15 %layer1_output_load_41, i15 %layer1_output_load_42, i15 %layer1_output_load_43, i15 %layer1_output_load_44, i15 %layer1_output_load_45, i15 %layer1_output_load_46, i15 %layer1_output_load_47, i15 %layer1_output_load_48, i15 %layer1_output_load_49, i15 %layer1_output_load_50, i15 %layer1_output_load_51, i15 %layer1_output_load_52, i15 %layer1_output_load_53, i15 %layer1_output_load_54, i15 %layer1_output_load_55, i15 %layer1_output_load_56, i16 %layer2_output, i11 %layer2_weights_0, i7 %layer2_weights_1, i10 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i8 %layer2_weights_5, i9 %layer2_weights_6, i11 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i12 %layer2_weights_12, i10 %layer2_weights_13, i11 %layer2_weights_14, i11 %layer2_weights_15, i11 %layer2_weights_16, i12 %layer2_weights_18, i10 %layer2_weights_20, i10 %layer2_weights_21, i6 %layer2_weights_22, i11 %layer2_weights_23, i11 %layer2_weights_25, i11 %layer2_weights_26, i8 %layer2_weights_27, i7 %layer2_weights_28, i11 %layer2_weights_29, i12 %layer2_weights_30, i8 %layer2_weights_31, i11 %layer2_weights_32, i12 %layer2_weights_33, i10 %layer2_weights_34, i9 %layer2_weights_35, i12 %layer2_weights_36, i13 %layer2_weights_37, i5 %layer2_weights_38, i11 %layer2_weights_39, i11 %layer2_weights_40, i11 %layer2_weights_41, i11 %layer2_weights_42, i12 %layer2_weights_43, i11 %layer2_weights_44, i12 %layer2_weights_45, i8 %layer2_weights_46, i8 %layer2_weights_48, i8 %layer2_weights_49, i7 %layer2_weights_50, i11 %layer2_weights_51, i10 %layer2_weights_52, i11 %layer2_weights_53, i8 %layer2_weights_54, i7 %layer2_weights_55, i11 %layer2_weights_56, i12 %layer2_weights_57, i11 %layer2_weights_58, i4 %layer2_weights_59, i11 %layer2_weights_61, i5 %layer2_weights_62, i10 %layer2_weights_63, i11 %layer2_bias

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="393" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:216 %input = getelementptr i16 %layer2_output, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input"/></StgValue>
</operation>

<operation id="394" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:217 %max_val = load i4 %input

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="395" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:217 %max_val = load i4 %input

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="396" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
entry:218 %call_ln16 = call void @neural_network_Pipeline_VITIS_LOOP_19_1, i16 %max_val, i16 %layer2_output, i16 %max_val_1_loc

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="397" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
entry:218 %call_ln16 = call void @neural_network_Pipeline_VITIS_LOOP_19_1, i16 %max_val, i16 %layer2_output, i16 %max_val_1_loc

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="398" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:219 %max_val_1_loc_load = load i16 %max_val_1_loc

]]></Node>
<StgValue><ssdm name="max_val_1_loc_load"/></StgValue>
</operation>

<operation id="399" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="11" op_6_bw="25" op_7_bw="25" op_8_bw="0">
<![CDATA[
entry:220 %call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_2, i16 %layer2_output, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_1_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="400" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="11" op_6_bw="25" op_7_bw="25" op_8_bw="0">
<![CDATA[
entry:220 %call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_2, i16 %layer2_output, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_1_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="401" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:221 %sum_1_loc_load = load i16 %sum_1_loc

]]></Node>
<StgValue><ssdm name="sum_1_loc_load"/></StgValue>
</operation>

<operation id="402" st_id="83" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:222 %call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_3, i16 %output_r, i16 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="403" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln33 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln33"/></StgValue>
</operation>

<operation id="404" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_8, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="405" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_2, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="406" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="407" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="408" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="409" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_2, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="410" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="411" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="412" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="413" st_id="84" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:222 %call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_3, i16 %output_r, i16 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="414" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0">
<![CDATA[
entry:223 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
