<root><simulation><result_generated_time />2023-05-12 16:22:12<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 147456, 'I': 115200, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 1003.52, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />61/95</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [24, 1, 1], 'O': [256, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 4)]], [[('FY', 3), ('K', 8)], [('K', 4)]], [], []]<I />[[[('K', 8)], [('K', 4)]], [[('FY', 3)], [('OX', 2), ('OY', 4)]], [], []]<O />[[[('FY', 3)], []], [[('K', 8)], [('OX', 2), ('OY', 4), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2)], [('FX', 3), ('C', 128), ('OX', 7), ('OY', 7), ('K', 2), ('K', 2)], []]<I />[[('OX', 2)], [('FX', 3), ('C', 128), ('OX', 7), ('OY', 7), ('K', 2), ('K', 2)], []]<O />[[('OX', 2), ('FX', 3), ('C', 128)], [('OX', 7), ('OY', 7), ('K', 2), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [8.0, 2, 49, 1], 'I': [64.0, 2.0, 7.84, 1.0], 'O': [3.0, 384, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, True, False, False]<used_mem_size_bit />{'W': [8, 1179648, 1179648], 'I': [16, 921600, 921600], 'O': [16, 802816, 802816], 'O_partial': [16, 0, 0], 'O_final': [0, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.02, 0.04, 0.0], 'I': [0.03, 0.03, 0.0], 'O': [0.03, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.09, 0.0], 'I': [0.03, 0.09, 0.0], 'O': [0.03, 0.09, 0.0]}<effective_mem_size_bit />{'W': [8, 589824, 1179648], 'I': [16, 921600, 921600], 'O': [16, 114688, 802816], 'O_partial': [16, 0, 0], 'O_final': [0, 114688, 802816]}<total_unit_count />{'W': [768, 96, 1, 1], 'I': [768, 24, 1, 1], 'O': [768, 256, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [12, 12, 1, 1], 'O': [256, 256, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [64.0, 2.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7225344, 7225344], [7225344, 147456], [147456, 0]]<I />[[3612672, 1806336], [903168, 115200], [115200, 0]]<O />[[(38434816, 38535168), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(38434816, 38535168), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[903168, 903168], [112896, 2304], [576, 0]]<I />[[451584, 225792], [14112, 1800], [450, 0]]<O />[[(4804352, 4816896), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([4804352, 4816896], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />38535168</mac_count></basic_info><energy><total_energy />254660583.5<mem_energy_breakdown><W />[632.7, 12099.6, 767.1]<I />[234.1, 1652.9, 599.3]<O />[3374.6, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />1926758.4<total />254640390.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7301<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.9735<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />154633<latency_cycle_without_data_loading />150528<ideal_computing_cycle />150528<data_loading><load_cycle_total />4105<load_cycle_individual />{'W': [2, 2304, 0], 'I': [1, 1800, 0]}<load_cycle_combined />{'W': 2304, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-150527], [-150526, 0], [-150528, -150528]], 'I': [[-150527], [-150526, -150526], [-150528, -150528]], 'O': [[-150528], [-150528, -148960], [-148960, -150136]]}<mem_stall_cycle_shared />{'W': [[-150527], [-150526, 0], [0, 0]], 'I': [[-150527], [-150526, 0], [0, 0]], 'O': [[-150528], [-150528, -148960], [-148960, -150136]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1179648, 1179648], 'I': [16, 921600, 921600], 'O': [16, 802816, 802816], 'O_partial': [16, 0, 0], 'O_final': [0, 802816, 802816]}<data_size_each_level_total />{'W': [768, 1179648, 1179648], 'I': [192, 921600, 921600], 'O': [4096, 802816, 802816]}<loop_cycles_each_level />{'W': [2, 150528, 150528], 'I': [2, 150528, 150528], 'O': [768, 150528, 150528]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [1, 4, 1], 'O': [384, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [384.0, 7.8], [7.8, 7.8]], 'I': [[8.0, 8.0], [96.0, 6.1], [6.1, 6.1]], 'O': [[8.0, 0.0], [5.3, 5.3], [5.3, 5.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [768.0, 7.8], [7.8, 7.8]], 'I': [[8.0, 8.0], [96.0, 24.5], [24.5, 6.1]], 'O': [[8.0, 8.0], [2048.0, 5.3], [5.3, 5.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [384.0, 7.8], [7.8, 0]], 'I': [[8.0, 8.0], [96.0, 6.1], [6.1, 0]], 'O': [[8.0, 0.0], [5.3, 5.3], [5.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [485.3, 19.3], [14.0, 5.3]], 'I': [[8.0, 8.0], [485.3, 19.3], [14.0, 5.3]], 'O': [[8.0, 0.0], [485.3, 19.3], [14.0, 5.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 150528], [2, 2, 75264], [150528, 150528, 1]], 'I': [[1, 1, 150528], [2, 2, 75264], [150528, 150528, 1]], 'O': [[1, 1, 150528], [768, 768, 196], [150528, 150528, 1]]}<trans_time_real />{'W': [[0, 1, 150528], [[0, 2, 75264], [2, 2, 75264]], [[2304, 150528, 1], [576, 150528, 1]]], 'I': [[0, 1, 150528], [[0, 2, 75264], [0, 2, 75264]], [[1800, 150528, 1], [450, 150528, 1]]], 'O': [[0, 1, 150528], [[0, 768, 196], [8, 768, 196]], [[1568, 150528, 1], [392, 150528, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 0], [-148224, -149952]], 'I': [[-1], [-2, -2], [-148728, -150078]], 'O': [[-1], [-768, -760], [-148960, -150136]]}<single_stall_count />{'W': [150527, 75263, 0], 'I': [150527, 75263, 0], 'O': [150528, 196, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [150526, 0], 'I': [0, 0], 'O': [1568, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2, -150528], [-148960, -148960]], 1: [[-150528, -150528], [-148960, -150528]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>