Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 13 13:16:23 2023
| Host         : LAPTOP-BVFI9EM9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     22          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               41          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (280)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (280)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr0/sreg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr0/sreg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr0/sreg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr1/sreg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr1/sreg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr1/sreg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr2/sreg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr2/sreg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr2/sreg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr3/sreg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr3/sreg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_edgedtctr3/sreg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/pisoactual_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/pisoobjetivo_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fmsElevator/pisoobjetivo_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_fmsElevator/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MOTORS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.371ns  (logic 4.371ns (59.307%)  route 2.999ns (40.693%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  Inst_fmsElevator/state_reg[1]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_fmsElevator/state_reg[1]/Q
                         net (fo=8, routed)           0.667     1.123    Inst_fmsElevator/state_reg_n_1_[1]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.152     1.275 r  Inst_fmsElevator/MOTORS_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.332     3.607    MOTORS_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.763     7.371 r  MOTORS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.371    MOTORS[1]
    U16                                                               r  MOTORS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MOTORS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.332ns  (logic 4.135ns (56.398%)  route 3.197ns (43.602%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  Inst_fmsElevator/state_reg[1]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_fmsElevator/state_reg[1]/Q
                         net (fo=8, routed)           0.894     1.350    Inst_fmsElevator/state_reg_n_1_[1]
    SLICE_X1Y80          LUT2 (Prop_lut2_I1_O)        0.124     1.474 r  Inst_fmsElevator/MOTORS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.302     3.777    MOTORS_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.332 r  MOTORS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.332    MOTORS[0]
    U17                                                               r  MOTORS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/LED_Floor_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED_Floor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 4.112ns (60.370%)  route 2.699ns (39.630%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          LDCE                         0.000     0.000 r  Inst_fmsElevator/LED_Floor_reg[2]/G
    SLICE_X4Y84          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_fmsElevator/LED_Floor_reg[2]/Q
                         net (fo=1, routed)           2.699     3.258    LED_Floor_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.811 r  LED_Floor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.811    LED_Floor[2]
    J13                                                               r  LED_Floor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/LED_EMER_reg/G
                            (positive level-sensitive latch)
  Destination:            EMER_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 4.313ns (64.964%)  route 2.326ns (35.036%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          LDCE                         0.000     0.000 r  Inst_fmsElevator/LED_EMER_reg/G
    SLICE_X1Y80          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  Inst_fmsElevator/LED_EMER_reg/Q
                         net (fo=1, routed)           2.326     3.087    EMER_LED_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.639 r  EMER_LED_OBUF_inst/O
                         net (fo=0)                   0.000     6.639    EMER_LED
    V17                                                               r  EMER_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/LED_Floor_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED_Floor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 4.079ns (62.572%)  route 2.440ns (37.428%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          LDCE                         0.000     0.000 r  Inst_fmsElevator/LED_Floor_reg[0]/G
    SLICE_X0Y84          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_fmsElevator/LED_Floor_reg[0]/Q
                         net (fo=1, routed)           2.440     2.999    LED_Floor_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.519 r  LED_Floor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.519    LED_Floor[0]
    H17                                                               r  LED_Floor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/LED_Floor_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED_Floor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.373ns  (logic 4.094ns (64.240%)  route 2.279ns (35.760%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          LDCE                         0.000     0.000 r  Inst_fmsElevator/LED_Floor_reg[1]/G
    SLICE_X4Y84          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_fmsElevator/LED_Floor_reg[1]/Q
                         net (fo=1, routed)           2.279     2.838    LED_Floor_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.373 r  LED_Floor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.373    LED_Floor[1]
    K15                                                               r  LED_Floor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/DOORS_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            DOORS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 4.107ns (66.125%)  route 2.104ns (33.875%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  Inst_fmsElevator/DOORS_reg/L7/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_fmsElevator/DOORS_reg/L7/Q
                         net (fo=1, routed)           2.104     2.663    DOORS_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.548     6.210 r  DOORS_OBUF_inst/O
                         net (fo=0)                   0.000     6.210    DOORS
    V16                                                               r  DOORS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/LED_Floor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED_Floor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 4.110ns (71.080%)  route 1.672ns (28.920%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          LDCE                         0.000     0.000 r  Inst_fmsElevator/LED_Floor_reg[3]/G
    SLICE_X0Y83          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_fmsElevator/LED_Floor_reg[3]/Q
                         net (fo=1, routed)           1.672     2.231    LED_Floor_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     5.782 r  LED_Floor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.782    LED_Floor[3]
    N14                                                               r  LED_Floor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/pisoactual_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Inst_fmsElevator/LED_EMER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.104ns  (logic 1.709ns (33.481%)  route 3.395ns (66.519%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          LDCE                         0.000     0.000 r  Inst_fmsElevator/pisoactual_reg[1]/G
    SLICE_X3Y81          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_fmsElevator/pisoactual_reg[1]/Q
                         net (fo=13, routed)          1.305     1.864    Inst_fmsElevator/pisoactual[1]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     1.988 r  Inst_fmsElevator/state1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.988    Inst_fmsElevator/state1_carry_i_8_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.520 r  Inst_fmsElevator/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.520    Inst_fmsElevator/state1_carry_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.634 r  Inst_fmsElevator/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.634    Inst_fmsElevator/state1_carry__0_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.748 r  Inst_fmsElevator/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.748    Inst_fmsElevator/state1_carry__1_n_1
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  Inst_fmsElevator/state1_carry__2/CO[3]
                         net (fo=3, routed)           1.464     4.326    Inst_fmsElevator/state1
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.152     4.478 r  Inst_fmsElevator/LED_EMER_reg_i_1/O
                         net (fo=1, routed)           0.626     5.104    Inst_fmsElevator/LED_EMER_reg_i_1_n_1
    SLICE_X1Y80          LDCE                                         r  Inst_fmsElevator/LED_EMER_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_fmsElevator/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.693ns  (logic 1.631ns (34.753%)  route 3.062ns (65.247%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.062     4.569    Inst_fmsElevator/RESET_IBUF
    SLICE_X1Y82          LUT4 (Prop_lut4_I2_O)        0.124     4.693 r  Inst_fmsElevator/state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.693    Inst_fmsElevator/state[1]_i_1_n_1
    SLICE_X1Y82          FDRE                                         r  Inst_fmsElevator/state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_edgedtctr0/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr0/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.148ns (53.680%)  route 0.128ns (46.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  Inst_edgedtctr0/sreg_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_edgedtctr0/sreg_reg[0]/Q
                         net (fo=2, routed)           0.128     0.276    Inst_edgedtctr0/sreg[0]
    SLICE_X2Y82          FDRE                                         r  Inst_edgedtctr0/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_synchrnzr3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_synchrnzr3/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  Inst_synchrnzr3/sreg_reg[0]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_synchrnzr3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    Inst_synchrnzr3/sreg_reg_n_1_[0]
    SLICE_X2Y76          SRL16E                                       r  Inst_synchrnzr3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_synchrnzr2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_synchrnzr2/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  Inst_synchrnzr2/sreg_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_synchrnzr2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    Inst_synchrnzr2/sreg_reg_n_1_[0]
    SLICE_X2Y76          SRL16E                                       r  Inst_synchrnzr2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_synchrnzr0/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_synchrnzr0/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  Inst_synchrnzr0/sreg_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_synchrnzr0/sreg_reg[0]/Q
                         net (fo=1, routed)           0.161     0.302    Inst_synchrnzr0/sreg_reg_n_1_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_synchrnzr0/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr2/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.148ns (45.232%)  route 0.179ns (54.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_edgedtctr2/sreg_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_edgedtctr2/sreg_reg[0]/Q
                         net (fo=3, routed)           0.179     0.327    Inst_edgedtctr2/sreg[0]
    SLICE_X2Y78          FDRE                                         r  Inst_edgedtctr2/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr1/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr1/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.786%)  route 0.196ns (58.214%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  Inst_edgedtctr1/sreg_reg[1]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_edgedtctr1/sreg_reg[1]/Q
                         net (fo=3, routed)           0.196     0.337    Inst_edgedtctr1/sreg[1]
    SLICE_X0Y78          FDRE                                         r  Inst_edgedtctr1/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr0/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr0/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  Inst_edgedtctr0/sreg_reg[1]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_edgedtctr0/sreg_reg[1]/Q
                         net (fo=2, routed)           0.181     0.345    Inst_edgedtctr0/sreg[1]
    SLICE_X2Y82          FDRE                                         r  Inst_edgedtctr0/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr2/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr2/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  Inst_edgedtctr2/sreg_reg[1]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_edgedtctr2/sreg_reg[1]/Q
                         net (fo=3, routed)           0.182     0.346    Inst_edgedtctr2/sreg[1]
    SLICE_X2Y78          FDRE                                         r  Inst_edgedtctr2/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr3/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.148ns (39.712%)  route 0.225ns (60.288%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_edgedtctr3/sreg_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_edgedtctr3/sreg_reg[0]/Q
                         net (fo=4, routed)           0.225     0.373    Inst_edgedtctr3/sreg_1[0]
    SLICE_X0Y78          FDRE                                         r  Inst_edgedtctr3/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_fmsElevator/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  Inst_fmsElevator/state_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_fmsElevator/state_reg[0]/Q
                         net (fo=8, routed)           0.192     0.333    Inst_fmsElevator/state_reg_n_1_[0]
    SLICE_X1Y82          LUT5 (Prop_lut5_I4_O)        0.045     0.378 r  Inst_fmsElevator/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    Inst_fmsElevator/state[0]_i_1_n_1
    SLICE_X1Y82          FDRE                                         r  Inst_fmsElevator/state_reg[0]/D
  -------------------------------------------------------------------    -------------------





