INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 1/shift_sreg/shift_sreg.srcs/sim_1/new/shift_reg3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_reg3_tb'
