-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
-- Date        : Sat Nov  3 03:19:43 2018
-- Host        : DESKTOP-7G37KAP running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ zynq_soc_videoProcess_0_sim_netlist.vhdl
-- Design      : zynq_soc_videoProcess_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_color_correction is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \pYcont_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    en_3_reg_0 : out STD_LOGIC;
    bp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pEnable0 : out STD_LOGIC;
    \newLeftX_reg[0]\ : out STD_LOGIC;
    valid : out STD_LOGIC;
    eqOp : out STD_LOGIC;
    \FSM_sequential_VIDEO_STATES_reg[1]\ : out STD_LOGIC;
    \m_axis_xcont_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gh_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rh_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pDetect : in STD_LOGIC;
    iYcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    g : in STD_LOGIC_VECTOR ( 7 downto 0 );
    b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    r : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_color_correction;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_color_correction is
  signal \FSM_sequential_VIDEO_STATES[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_VIDEO_STATES[2]_i_4_n_0\ : STD_LOGIC;
  signal b_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal b_20 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \b_2[0]_i_2_n_0\ : STD_LOGIC;
  signal \b_2[0]_i_3_n_0\ : STD_LOGIC;
  signal \b_2[0]_i_4_n_0\ : STD_LOGIC;
  signal \b_2[0]_i_5_n_0\ : STD_LOGIC;
  signal \b_2[0]_i_6_n_0\ : STD_LOGIC;
  signal \b_2[0]_i_7_n_0\ : STD_LOGIC;
  signal \b_2[0]_i_8_n_0\ : STD_LOGIC;
  signal \b_2[12]_i_2_n_0\ : STD_LOGIC;
  signal \b_2[12]_i_3_n_0\ : STD_LOGIC;
  signal \b_2[12]_i_4_n_0\ : STD_LOGIC;
  signal \b_2[12]_i_5_n_0\ : STD_LOGIC;
  signal \b_2[12]_i_6_n_0\ : STD_LOGIC;
  signal \b_2[12]_i_7_n_0\ : STD_LOGIC;
  signal \b_2[12]_i_8_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_10_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_11_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_12_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_13_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_2_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_3_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_4_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_5_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_6_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_7_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_8_n_0\ : STD_LOGIC;
  signal \b_2[4]_i_9_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_10_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_11_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_2_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_3_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_4_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_5_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_6_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_7_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_8_n_0\ : STD_LOGIC;
  signal \b_2[8]_i_9_n_0\ : STD_LOGIC;
  signal \b_2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \b_2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \b_2_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \b_2_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \b_2_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \b_2_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \b_2_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \b_2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \b_2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \b_2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \b_2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \b_2_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \b_2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \b_2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \b_2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \b_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \b_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \b_3[2]_i_1_n_0\ : STD_LOGIC;
  signal \b_3[3]_i_1_n_0\ : STD_LOGIC;
  signal \b_3[4]_i_1_n_0\ : STD_LOGIC;
  signal \b_3[5]_i_1_n_0\ : STD_LOGIC;
  signal \b_3[6]_i_1_n_0\ : STD_LOGIC;
  signal \b_3[7]_i_1_n_0\ : STD_LOGIC;
  signal b_b : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal b_b0 : STD_LOGIC_VECTOR ( 18 downto 5 );
  signal \b_b[10]_i_11_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_12_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_13_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_14_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_15_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_2_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_3_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_4_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_5_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_6_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_7_n_0\ : STD_LOGIC;
  signal \b_b[10]_i_8_n_0\ : STD_LOGIC;
  signal \b_b[14]_i_10_n_0\ : STD_LOGIC;
  signal \b_b[14]_i_11_n_0\ : STD_LOGIC;
  signal \b_b[14]_i_3_n_0\ : STD_LOGIC;
  signal \b_b[14]_i_4_n_0\ : STD_LOGIC;
  signal \b_b[14]_i_5_n_0\ : STD_LOGIC;
  signal \b_b[14]_i_7_n_0\ : STD_LOGIC;
  signal \b_b[14]_i_8_n_0\ : STD_LOGIC;
  signal \b_b[14]_i_9_n_0\ : STD_LOGIC;
  signal \b_b[2]_i_2_n_0\ : STD_LOGIC;
  signal \b_b[2]_i_3_n_0\ : STD_LOGIC;
  signal \b_b[2]_i_4_n_0\ : STD_LOGIC;
  signal \b_b[2]_i_5_n_0\ : STD_LOGIC;
  signal \b_b[2]_i_6_n_0\ : STD_LOGIC;
  signal \b_b[2]_i_7_n_0\ : STD_LOGIC;
  signal \b_b[2]_i_8_n_0\ : STD_LOGIC;
  signal \b_b[2]_i_9_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_12_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_13_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_14_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_15_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_16_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_17_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_18_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_19_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_2_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_3_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_4_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_5_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_6_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_7_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_8_n_0\ : STD_LOGIC;
  signal \b_b[6]_i_9_n_0\ : STD_LOGIC;
  signal \b_b_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \b_b_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \b_b_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \b_b_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \b_b_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \b_b_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \b_b_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \b_b_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \b_b_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \b_b_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \b_b_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \b_b_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \b_b_reg[10]_i_9_n_2\ : STD_LOGIC;
  signal \b_b_reg[10]_i_9_n_7\ : STD_LOGIC;
  signal \b_b_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \b_b_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \b_b_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \b_b_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \b_b_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \b_b_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \b_b_reg[14]_i_6_n_1\ : STD_LOGIC;
  signal \b_b_reg[14]_i_6_n_2\ : STD_LOGIC;
  signal \b_b_reg[14]_i_6_n_3\ : STD_LOGIC;
  signal \b_b_reg[14]_i_6_n_4\ : STD_LOGIC;
  signal \b_b_reg[14]_i_6_n_5\ : STD_LOGIC;
  signal \b_b_reg[14]_i_6_n_6\ : STD_LOGIC;
  signal \b_b_reg[14]_i_6_n_7\ : STD_LOGIC;
  signal \b_b_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \b_b_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \b_b_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \b_b_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \b_b_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \b_b_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \b_b_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \b_b_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \b_b_reg[6]_i_10_n_4\ : STD_LOGIC;
  signal \b_b_reg[6]_i_10_n_5\ : STD_LOGIC;
  signal \b_b_reg[6]_i_10_n_6\ : STD_LOGIC;
  signal \b_b_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \b_b_reg[6]_i_11_n_1\ : STD_LOGIC;
  signal \b_b_reg[6]_i_11_n_2\ : STD_LOGIC;
  signal \b_b_reg[6]_i_11_n_3\ : STD_LOGIC;
  signal \b_b_reg[6]_i_11_n_4\ : STD_LOGIC;
  signal \b_b_reg[6]_i_11_n_5\ : STD_LOGIC;
  signal \b_b_reg[6]_i_11_n_6\ : STD_LOGIC;
  signal \b_b_reg[6]_i_11_n_7\ : STD_LOGIC;
  signal \b_b_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \b_b_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \b_b_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \b_b_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal b_g : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal b_g0 : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal \b_g[14]_i_2_n_0\ : STD_LOGIC;
  signal \b_g[14]_i_3_n_0\ : STD_LOGIC;
  signal \b_g[14]_i_4_n_0\ : STD_LOGIC;
  signal \b_g[14]_i_6_n_0\ : STD_LOGIC;
  signal \b_g[1]_i_10_n_0\ : STD_LOGIC;
  signal \b_g[1]_i_3_n_0\ : STD_LOGIC;
  signal \b_g[1]_i_4_n_0\ : STD_LOGIC;
  signal \b_g[1]_i_5_n_0\ : STD_LOGIC;
  signal \b_g[1]_i_6_n_0\ : STD_LOGIC;
  signal \b_g[1]_i_7_n_0\ : STD_LOGIC;
  signal \b_g[1]_i_8_n_0\ : STD_LOGIC;
  signal \b_g[1]_i_9_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_10_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_11_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_12_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_13_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_15_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_16_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_17_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_18_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_2_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_3_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_4_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_6_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_7_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_8_n_0\ : STD_LOGIC;
  signal \b_g[5]_i_9_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_11_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_13_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_14_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_15_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_16_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_17_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_18_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_19_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_20_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_2_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_3_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_4_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_5_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_6_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_7_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_8_n_0\ : STD_LOGIC;
  signal \b_g[9]_i_9_n_0\ : STD_LOGIC;
  signal \b_g_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \b_g_reg[14]_i_5_n_2\ : STD_LOGIC;
  signal \b_g_reg[14]_i_5_n_7\ : STD_LOGIC;
  signal \b_g_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \b_g_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \b_g_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \b_g_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \b_g_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \b_g_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \b_g_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \b_g_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \b_g_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \b_g_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \b_g_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \b_g_reg[5]_i_14_n_1\ : STD_LOGIC;
  signal \b_g_reg[5]_i_14_n_2\ : STD_LOGIC;
  signal \b_g_reg[5]_i_14_n_3\ : STD_LOGIC;
  signal \b_g_reg[5]_i_14_n_4\ : STD_LOGIC;
  signal \b_g_reg[5]_i_14_n_5\ : STD_LOGIC;
  signal \b_g_reg[5]_i_14_n_6\ : STD_LOGIC;
  signal \b_g_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \b_g_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \b_g_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \b_g_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \b_g_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \b_g_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \b_g_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \b_g_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \b_g_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \b_g_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \b_g_reg[5]_i_5_n_6\ : STD_LOGIC;
  signal \b_g_reg[5]_i_5_n_7\ : STD_LOGIC;
  signal \b_g_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \b_g_reg[9]_i_10_n_2\ : STD_LOGIC;
  signal \b_g_reg[9]_i_10_n_3\ : STD_LOGIC;
  signal \b_g_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \b_g_reg[9]_i_10_n_6\ : STD_LOGIC;
  signal \b_g_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \b_g_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \b_g_reg[9]_i_12_n_1\ : STD_LOGIC;
  signal \b_g_reg[9]_i_12_n_2\ : STD_LOGIC;
  signal \b_g_reg[9]_i_12_n_3\ : STD_LOGIC;
  signal \b_g_reg[9]_i_12_n_4\ : STD_LOGIC;
  signal \b_g_reg[9]_i_12_n_5\ : STD_LOGIC;
  signal \b_g_reg[9]_i_12_n_6\ : STD_LOGIC;
  signal \b_g_reg[9]_i_12_n_7\ : STD_LOGIC;
  signal \b_g_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \b_g_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \b_g_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \b_g_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal b_r : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal b_r0 : STD_LOGIC_VECTOR ( 14 downto 5 );
  signal \b_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \b_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \b_r[14]_i_5_n_0\ : STD_LOGIC;
  signal \b_r[14]_i_6_n_0\ : STD_LOGIC;
  signal \b_r[14]_i_7_n_0\ : STD_LOGIC;
  signal \b_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \b_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \b_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \b_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \b_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \b_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \b_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_12_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_13_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_14_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_15_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_16_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_17_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_18_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_19_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_8_n_0\ : STD_LOGIC;
  signal \b_r[7]_i_9_n_0\ : STD_LOGIC;
  signal \b_r_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \b_r_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \b_r_reg[14]_i_4_n_2\ : STD_LOGIC;
  signal \b_r_reg[14]_i_4_n_3\ : STD_LOGIC;
  signal \b_r_reg[14]_i_4_n_5\ : STD_LOGIC;
  signal \b_r_reg[14]_i_4_n_6\ : STD_LOGIC;
  signal \b_r_reg[14]_i_4_n_7\ : STD_LOGIC;
  signal \b_r_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \b_r_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \b_r_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \b_r_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \b_r_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \b_r_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \b_r_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \b_r_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \b_r_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \b_r_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \b_r_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \b_r_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \b_r_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \b_r_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \b_r_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \b_r_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \b_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \b_r_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \b_r_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \b_r_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^bp\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal en3pvalid : STD_LOGIC;
  signal en_0_reg_c_n_0 : STD_LOGIC;
  signal en_1_reg_c_n_0 : STD_LOGIC;
  signal en_1_reg_srl2_U0_mod4_inst_en_1_reg_c_n_0 : STD_LOGIC;
  signal en_2_reg_U0_mod4_inst_en_2_reg_c_n_0 : STD_LOGIC;
  signal en_2_reg_gate_n_0 : STD_LOGIC;
  signal en_3 : STD_LOGIC;
  signal \^en_3_reg_0\ : STD_LOGIC;
  signal g_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal g_20 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \g_2[0]_i_2_n_0\ : STD_LOGIC;
  signal \g_2[0]_i_3_n_0\ : STD_LOGIC;
  signal \g_2[0]_i_4_n_0\ : STD_LOGIC;
  signal \g_2[0]_i_5_n_0\ : STD_LOGIC;
  signal \g_2[0]_i_6_n_0\ : STD_LOGIC;
  signal \g_2[0]_i_7_n_0\ : STD_LOGIC;
  signal \g_2[0]_i_8_n_0\ : STD_LOGIC;
  signal \g_2[12]_i_2_n_0\ : STD_LOGIC;
  signal \g_2[12]_i_3_n_0\ : STD_LOGIC;
  signal \g_2[12]_i_4_n_0\ : STD_LOGIC;
  signal \g_2[12]_i_5_n_0\ : STD_LOGIC;
  signal \g_2[12]_i_6_n_0\ : STD_LOGIC;
  signal \g_2[12]_i_7_n_0\ : STD_LOGIC;
  signal \g_2[12]_i_8_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_10_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_11_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_12_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_13_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_2_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_3_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_4_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_5_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_6_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_7_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_8_n_0\ : STD_LOGIC;
  signal \g_2[4]_i_9_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_10_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_11_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_2_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_3_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_4_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_5_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_6_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_7_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_8_n_0\ : STD_LOGIC;
  signal \g_2[8]_i_9_n_0\ : STD_LOGIC;
  signal \g_2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \g_2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \g_2_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \g_2_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \g_2_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \g_2_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \g_2_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \g_2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \g_2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \g_2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \g_2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \g_2_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \g_2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \g_2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \g_2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \g_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \g_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \g_3[2]_i_1_n_0\ : STD_LOGIC;
  signal \g_3[3]_i_1_n_0\ : STD_LOGIC;
  signal \g_3[4]_i_1_n_0\ : STD_LOGIC;
  signal \g_3[5]_i_1_n_0\ : STD_LOGIC;
  signal \g_3[6]_i_1_n_0\ : STD_LOGIC;
  signal \g_3[7]_i_1_n_0\ : STD_LOGIC;
  signal g_b : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal g_b0 : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \g_b[14]_i_10_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_11_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_12_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_13_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_14_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_3_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_4_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_5_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_6_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_7_n_0\ : STD_LOGIC;
  signal \g_b[14]_i_9_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_10_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_11_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_13_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_14_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_15_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_16_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_3_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_4_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_5_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_6_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_7_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_8_n_0\ : STD_LOGIC;
  signal \g_b[2]_i_9_n_0\ : STD_LOGIC;
  signal \g_b[6]_i_10_n_0\ : STD_LOGIC;
  signal \g_b[6]_i_2_n_0\ : STD_LOGIC;
  signal \g_b[6]_i_3_n_0\ : STD_LOGIC;
  signal \g_b[6]_i_4_n_0\ : STD_LOGIC;
  signal \g_b[6]_i_5_n_0\ : STD_LOGIC;
  signal \g_b[6]_i_6_n_0\ : STD_LOGIC;
  signal \g_b[6]_i_7_n_0\ : STD_LOGIC;
  signal \g_b[6]_i_8_n_0\ : STD_LOGIC;
  signal \g_b[6]_i_9_n_0\ : STD_LOGIC;
  signal \g_b_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \g_b_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \g_b_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \g_b_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \g_b_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \g_b_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \g_b_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \g_b_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \g_b_reg[14]_i_8_n_1\ : STD_LOGIC;
  signal \g_b_reg[14]_i_8_n_2\ : STD_LOGIC;
  signal \g_b_reg[14]_i_8_n_3\ : STD_LOGIC;
  signal \g_b_reg[14]_i_8_n_4\ : STD_LOGIC;
  signal \g_b_reg[14]_i_8_n_5\ : STD_LOGIC;
  signal \g_b_reg[14]_i_8_n_6\ : STD_LOGIC;
  signal \g_b_reg[14]_i_8_n_7\ : STD_LOGIC;
  signal \g_b_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \g_b_reg[2]_i_12_n_1\ : STD_LOGIC;
  signal \g_b_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \g_b_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \g_b_reg[2]_i_12_n_4\ : STD_LOGIC;
  signal \g_b_reg[2]_i_12_n_5\ : STD_LOGIC;
  signal \g_b_reg[2]_i_12_n_6\ : STD_LOGIC;
  signal \g_b_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \g_b_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \g_b_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \g_b_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \g_b_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \g_b_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \g_b_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \g_b_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \g_b_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \g_b_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \g_b_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \g_b_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal g_g : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal g_g0 : STD_LOGIC_VECTOR ( 18 downto 5 );
  signal \g_g[11]_i_10_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_12_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_13_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_14_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_15_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_16_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_17_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_19_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_20_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_21_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_3_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_4_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_5_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_6_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_7_n_0\ : STD_LOGIC;
  signal \g_g[11]_i_8_n_0\ : STD_LOGIC;
  signal \g_g[14]_i_2_n_0\ : STD_LOGIC;
  signal \g_g[14]_i_3_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_11_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_12_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_13_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_14_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_15_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_16_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_17_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_18_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_2_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_3_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_4_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_6_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_7_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_8_n_0\ : STD_LOGIC;
  signal \g_g[3]_i_9_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_12_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_13_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_14_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_15_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_16_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_17_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_18_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_19_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_2_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_3_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_4_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_5_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_6_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_7_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_8_n_0\ : STD_LOGIC;
  signal \g_g[7]_i_9_n_0\ : STD_LOGIC;
  signal \g_g_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \g_g_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \g_g_reg[11]_i_11_n_6\ : STD_LOGIC;
  signal \g_g_reg[11]_i_11_n_7\ : STD_LOGIC;
  signal \g_g_reg[11]_i_18_n_0\ : STD_LOGIC;
  signal \g_g_reg[11]_i_18_n_2\ : STD_LOGIC;
  signal \g_g_reg[11]_i_18_n_3\ : STD_LOGIC;
  signal \g_g_reg[11]_i_18_n_5\ : STD_LOGIC;
  signal \g_g_reg[11]_i_18_n_6\ : STD_LOGIC;
  signal \g_g_reg[11]_i_18_n_7\ : STD_LOGIC;
  signal \g_g_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \g_g_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \g_g_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \g_g_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \g_g_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \g_g_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \g_g_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \g_g_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \g_g_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \g_g_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \g_g_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \g_g_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \g_g_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \g_g_reg[11]_i_9_n_6\ : STD_LOGIC;
  signal \g_g_reg[11]_i_9_n_7\ : STD_LOGIC;
  signal \g_g_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \g_g_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \g_g_reg[3]_i_10_n_1\ : STD_LOGIC;
  signal \g_g_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \g_g_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \g_g_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \g_g_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \g_g_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \g_g_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \g_g_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \g_g_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \g_g_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \g_g_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \g_g_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \g_g_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \g_g_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \g_g_reg[3]_i_5_n_7\ : STD_LOGIC;
  signal \g_g_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \g_g_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \g_g_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \g_g_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \g_g_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \g_g_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \g_g_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \g_g_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \g_g_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \g_g_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \g_g_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \g_g_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \g_g_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \g_g_reg[7]_i_11_n_5\ : STD_LOGIC;
  signal \g_g_reg[7]_i_11_n_6\ : STD_LOGIC;
  signal \g_g_reg[7]_i_11_n_7\ : STD_LOGIC;
  signal \g_g_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \g_g_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \g_g_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \g_g_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal g_r : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \g_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \g_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \g_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \g_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \g_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \g_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \g_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \g_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \g_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \^gp\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mod5_inst/pEnable2\ : STD_LOGIC;
  signal \mod5_inst/pEnable216_in\ : STD_LOGIC;
  signal \mod5_inst/pEnable3\ : STD_LOGIC;
  signal \mod5_inst/pEnable314_in\ : STD_LOGIC;
  signal \mod5_inst/pEnable315_in\ : STD_LOGIC;
  signal \mod5_inst/pEnable317_in\ : STD_LOGIC;
  signal pEnable_i_10_n_0 : STD_LOGIC;
  signal pEnable_i_11_n_0 : STD_LOGIC;
  signal pEnable_i_12_n_0 : STD_LOGIC;
  signal pEnable_i_13_n_0 : STD_LOGIC;
  signal pEnable_i_14_n_0 : STD_LOGIC;
  signal pEnable_i_15_n_0 : STD_LOGIC;
  signal pEnable_i_16_n_0 : STD_LOGIC;
  signal pEnable_i_17_n_0 : STD_LOGIC;
  signal pEnable_i_18_n_0 : STD_LOGIC;
  signal pEnable_i_19_n_0 : STD_LOGIC;
  signal pEnable_i_20_n_0 : STD_LOGIC;
  signal pEnable_i_21_n_0 : STD_LOGIC;
  signal pEnable_i_22_n_0 : STD_LOGIC;
  signal pEnable_i_23_n_0 : STD_LOGIC;
  signal pEnable_i_24_n_0 : STD_LOGIC;
  signal pEnable_i_25_n_0 : STD_LOGIC;
  signal pEnable_i_26_n_0 : STD_LOGIC;
  signal pEnable_i_27_n_0 : STD_LOGIC;
  signal pEnable_i_28_n_0 : STD_LOGIC;
  signal pEnable_i_29_n_0 : STD_LOGIC;
  signal pEnable_i_30_n_0 : STD_LOGIC;
  signal pEnable_i_31_n_0 : STD_LOGIC;
  signal pEnable_i_32_n_0 : STD_LOGIC;
  signal pEnable_i_33_n_0 : STD_LOGIC;
  signal pEnable_i_34_n_0 : STD_LOGIC;
  signal pEnable_i_35_n_0 : STD_LOGIC;
  signal pEnable_i_36_n_0 : STD_LOGIC;
  signal pEnable_i_37_n_0 : STD_LOGIC;
  signal pEnable_i_38_n_0 : STD_LOGIC;
  signal pEnable_i_39_n_0 : STD_LOGIC;
  signal pEnable_i_40_n_0 : STD_LOGIC;
  signal pEnable_i_41_n_0 : STD_LOGIC;
  signal pEnable_i_42_n_0 : STD_LOGIC;
  signal pEnable_i_43_n_0 : STD_LOGIC;
  signal pEnable_i_44_n_0 : STD_LOGIC;
  signal pEnable_i_45_n_0 : STD_LOGIC;
  signal pEnable_i_46_n_0 : STD_LOGIC;
  signal pEnable_i_47_n_0 : STD_LOGIC;
  signal pEnable_i_48_n_0 : STD_LOGIC;
  signal pEnable_i_49_n_0 : STD_LOGIC;
  signal pEnable_i_50_n_0 : STD_LOGIC;
  signal pEnable_i_51_n_0 : STD_LOGIC;
  signal pEnable_i_52_n_0 : STD_LOGIC;
  signal pEnable_i_53_n_0 : STD_LOGIC;
  signal pEnable_i_54_n_0 : STD_LOGIC;
  signal pEnable_i_55_n_0 : STD_LOGIC;
  signal pEnable_i_8_n_0 : STD_LOGIC;
  signal pEnable_i_9_n_0 : STD_LOGIC;
  signal pEnable_reg_i_2_n_1 : STD_LOGIC;
  signal pEnable_reg_i_2_n_2 : STD_LOGIC;
  signal pEnable_reg_i_2_n_3 : STD_LOGIC;
  signal pEnable_reg_i_3_n_1 : STD_LOGIC;
  signal pEnable_reg_i_3_n_2 : STD_LOGIC;
  signal pEnable_reg_i_3_n_3 : STD_LOGIC;
  signal pEnable_reg_i_4_n_1 : STD_LOGIC;
  signal pEnable_reg_i_4_n_2 : STD_LOGIC;
  signal pEnable_reg_i_4_n_3 : STD_LOGIC;
  signal pEnable_reg_i_5_n_1 : STD_LOGIC;
  signal pEnable_reg_i_5_n_2 : STD_LOGIC;
  signal pEnable_reg_i_5_n_3 : STD_LOGIC;
  signal pEnable_reg_i_6_n_1 : STD_LOGIC;
  signal pEnable_reg_i_6_n_2 : STD_LOGIC;
  signal pEnable_reg_i_6_n_3 : STD_LOGIC;
  signal pEnable_reg_i_7_n_1 : STD_LOGIC;
  signal pEnable_reg_i_7_n_2 : STD_LOGIC;
  signal pEnable_reg_i_7_n_3 : STD_LOGIC;
  signal \^pycont_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal r_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \r_2[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_2[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_2[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_2[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_2[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_2[0]_i_7_n_0\ : STD_LOGIC;
  signal \r_2[0]_i_8_n_0\ : STD_LOGIC;
  signal \r_2[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_2[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_2[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_2[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_2[12]_i_6_n_0\ : STD_LOGIC;
  signal \r_2[12]_i_7_n_0\ : STD_LOGIC;
  signal \r_2[12]_i_8_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_10_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_11_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_12_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_13_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_6_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_7_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_8_n_0\ : STD_LOGIC;
  signal \r_2[4]_i_9_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_10_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_11_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_12_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_6_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_7_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_8_n_0\ : STD_LOGIC;
  signal \r_2[8]_i_9_n_0\ : STD_LOGIC;
  signal \r_2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \r_2_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \r_2_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \r_2_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_2_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_2_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_2_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_3[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_3[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_3[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_3[5]_i_1_n_0\ : STD_LOGIC;
  signal \r_3[6]_i_1_n_0\ : STD_LOGIC;
  signal \r_3[7]_i_1_n_0\ : STD_LOGIC;
  signal r_b : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal r_b0 : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \r_b[14]_i_10_n_0\ : STD_LOGIC;
  signal \r_b[14]_i_11_n_0\ : STD_LOGIC;
  signal \r_b[14]_i_12_n_0\ : STD_LOGIC;
  signal \r_b[14]_i_3_n_0\ : STD_LOGIC;
  signal \r_b[14]_i_4_n_0\ : STD_LOGIC;
  signal \r_b[14]_i_5_n_0\ : STD_LOGIC;
  signal \r_b[14]_i_7_n_0\ : STD_LOGIC;
  signal \r_b[14]_i_8_n_0\ : STD_LOGIC;
  signal \r_b[14]_i_9_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_10_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_11_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_12_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_14_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_15_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_16_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_17_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_6_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_7_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_8_n_0\ : STD_LOGIC;
  signal \r_b[3]_i_9_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_10_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_11_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_6_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_7_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_8_n_0\ : STD_LOGIC;
  signal \r_b[7]_i_9_n_0\ : STD_LOGIC;
  signal \r_b_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \r_b_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \r_b_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \r_b_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \r_b_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \r_b_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \r_b_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \r_b_reg[14]_i_6_n_1\ : STD_LOGIC;
  signal \r_b_reg[14]_i_6_n_2\ : STD_LOGIC;
  signal \r_b_reg[14]_i_6_n_3\ : STD_LOGIC;
  signal \r_b_reg[14]_i_6_n_4\ : STD_LOGIC;
  signal \r_b_reg[14]_i_6_n_5\ : STD_LOGIC;
  signal \r_b_reg[14]_i_6_n_6\ : STD_LOGIC;
  signal \r_b_reg[14]_i_6_n_7\ : STD_LOGIC;
  signal \r_b_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \r_b_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \r_b_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \r_b_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \r_b_reg[3]_i_13_n_4\ : STD_LOGIC;
  signal \r_b_reg[3]_i_13_n_5\ : STD_LOGIC;
  signal \r_b_reg[3]_i_13_n_6\ : STD_LOGIC;
  signal \r_b_reg[3]_i_13_n_7\ : STD_LOGIC;
  signal \r_b_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_b_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_b_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_b_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r_b_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_b_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \r_b_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \r_b_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \r_b_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_b_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_b_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_b_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal r_g : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \r_g[14]_i_2_n_0\ : STD_LOGIC;
  signal \r_g[14]_i_3_n_0\ : STD_LOGIC;
  signal \r_g[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_g[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_g[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_g[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_g[4]_i_6_n_0\ : STD_LOGIC;
  signal \r_g[4]_i_7_n_0\ : STD_LOGIC;
  signal \r_g[4]_i_8_n_0\ : STD_LOGIC;
  signal \r_g[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_g[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_g[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_g[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_g[8]_i_6_n_0\ : STD_LOGIC;
  signal \r_g[8]_i_7_n_0\ : STD_LOGIC;
  signal \r_g[8]_i_8_n_0\ : STD_LOGIC;
  signal \r_g_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \r_g_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \r_g_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_g_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_g_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_g_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_g_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_g_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_g_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \r_g_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \r_g_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_g_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_g_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_g_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_g_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_g_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_g_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_g_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal r_r : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal r_r0 : STD_LOGIC_VECTOR ( 18 downto 5 );
  signal \r_r[10]_i_10_n_0\ : STD_LOGIC;
  signal \r_r[10]_i_11_n_0\ : STD_LOGIC;
  signal \r_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \r_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \r_r[10]_i_4_n_0\ : STD_LOGIC;
  signal \r_r[10]_i_5_n_0\ : STD_LOGIC;
  signal \r_r[10]_i_6_n_0\ : STD_LOGIC;
  signal \r_r[10]_i_7_n_0\ : STD_LOGIC;
  signal \r_r[10]_i_8_n_0\ : STD_LOGIC;
  signal \r_r[14]_i_10_n_0\ : STD_LOGIC;
  signal \r_r[14]_i_11_n_0\ : STD_LOGIC;
  signal \r_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \r_r[14]_i_4_n_0\ : STD_LOGIC;
  signal \r_r[14]_i_5_n_0\ : STD_LOGIC;
  signal \r_r[14]_i_7_n_0\ : STD_LOGIC;
  signal \r_r[14]_i_8_n_0\ : STD_LOGIC;
  signal \r_r[14]_i_9_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \r_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_12_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_13_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_14_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_15_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_16_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_17_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_18_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_19_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_6_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_7_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_8_n_0\ : STD_LOGIC;
  signal \r_r[6]_i_9_n_0\ : STD_LOGIC;
  signal \r_r_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \r_r_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \r_r_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \r_r_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \r_r_reg[10]_i_9_n_1\ : STD_LOGIC;
  signal \r_r_reg[10]_i_9_n_3\ : STD_LOGIC;
  signal \r_r_reg[10]_i_9_n_6\ : STD_LOGIC;
  signal \r_r_reg[10]_i_9_n_7\ : STD_LOGIC;
  signal \r_r_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \r_r_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \r_r_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \r_r_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \r_r_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \r_r_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \r_r_reg[14]_i_6_n_1\ : STD_LOGIC;
  signal \r_r_reg[14]_i_6_n_2\ : STD_LOGIC;
  signal \r_r_reg[14]_i_6_n_3\ : STD_LOGIC;
  signal \r_r_reg[14]_i_6_n_4\ : STD_LOGIC;
  signal \r_r_reg[14]_i_6_n_5\ : STD_LOGIC;
  signal \r_r_reg[14]_i_6_n_6\ : STD_LOGIC;
  signal \r_r_reg[14]_i_6_n_7\ : STD_LOGIC;
  signal \r_r_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \r_r_reg[2]_i_10_n_1\ : STD_LOGIC;
  signal \r_r_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \r_r_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \r_r_reg[2]_i_10_n_4\ : STD_LOGIC;
  signal \r_r_reg[2]_i_10_n_5\ : STD_LOGIC;
  signal \r_r_reg[2]_i_10_n_6\ : STD_LOGIC;
  signal \r_r_reg[2]_i_10_n_7\ : STD_LOGIC;
  signal \r_r_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_r_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \r_r_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \r_r_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \r_r_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \r_r_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \r_r_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \r_r_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \r_r_reg[6]_i_10_n_4\ : STD_LOGIC;
  signal \r_r_reg[6]_i_10_n_5\ : STD_LOGIC;
  signal \r_r_reg[6]_i_10_n_6\ : STD_LOGIC;
  signal \r_r_reg[6]_i_10_n_7\ : STD_LOGIC;
  signal \r_r_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \r_r_reg[6]_i_11_n_1\ : STD_LOGIC;
  signal \r_r_reg[6]_i_11_n_2\ : STD_LOGIC;
  signal \r_r_reg[6]_i_11_n_3\ : STD_LOGIC;
  signal \r_r_reg[6]_i_11_n_4\ : STD_LOGIC;
  signal \r_r_reg[6]_i_11_n_5\ : STD_LOGIC;
  signal \r_r_reg[6]_i_11_n_6\ : STD_LOGIC;
  signal \r_r_reg[6]_i_11_n_7\ : STD_LOGIC;
  signal \r_r_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \r_r_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \r_r_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \r_r_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \^rp\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s1pXcont : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s1pYcont : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \s1pYcont_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \s1pYcont_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \s1pYcont_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \s1pYcont_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \^valid\ : STD_LOGIC;
  signal \NLW_b_2_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_b_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_b_reg[10]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_b_b_reg[10]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_b_b_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_b_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_b_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_b_b_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_b_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_b_b_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_b_g_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_b_g_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_g_reg[14]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_b_g_reg[14]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_b_g_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_b_g_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_b_g_reg[5]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_b_g_reg[9]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_b_g_reg[9]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_r_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_b_r_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_r_reg[14]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_b_r_reg[14]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_r_reg[7]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_2_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_g_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g_b_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g_b_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g_b_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g_b_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g_b_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g_b_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_g_reg[11]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g_g_reg[11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g_g_reg[11]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_g_g_reg[11]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g_g_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g_g_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g_g_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g_g_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g_g_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g_g_reg[3]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pEnable_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pEnable_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pEnable_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pEnable_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pEnable_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pEnable_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_2_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_b_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_b_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_b_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_b_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_b_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_g_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_g_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_r_reg[10]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_r_reg[10]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_r_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_r_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_r_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_r_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_r_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \b_2[0]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \b_2[0]_i_8\ : label is "lutpair6";
  attribute HLUTNM of \b_2[12]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \b_2[12]_i_8\ : label is "lutpair7";
  attribute HLUTNM of \b_b[10]_i_4\ : label is "lutpair21";
  attribute HLUTNM of \b_b[2]_i_2\ : label is "lutpair16";
  attribute HLUTNM of \b_b[2]_i_3\ : label is "lutpair311";
  attribute HLUTNM of \b_b[2]_i_6\ : label is "lutpair17";
  attribute HLUTNM of \b_b[2]_i_7\ : label is "lutpair16";
  attribute HLUTNM of \b_b[2]_i_8\ : label is "lutpair311";
  attribute HLUTNM of \b_b[6]_i_2\ : label is "lutpair20";
  attribute HLUTNM of \b_b[6]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \b_b[6]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \b_b[6]_i_5\ : label is "lutpair17";
  attribute HLUTNM of \b_b[6]_i_6\ : label is "lutpair21";
  attribute HLUTNM of \b_b[6]_i_7\ : label is "lutpair20";
  attribute HLUTNM of \b_b[6]_i_8\ : label is "lutpair19";
  attribute HLUTNM of \b_b[6]_i_9\ : label is "lutpair18";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \b_g[14]_i_4\ : label is "soft_lutpair54";
  attribute HLUTNM of \b_g[5]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \b_g[5]_i_8\ : label is "lutpair15";
  attribute SOFT_HLUTNM of \b_g[9]_i_11\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \b_g[9]_i_13\ : label is "soft_lutpair54";
  attribute HLUTNM of \b_r[7]_i_2\ : label is "lutpair28";
  attribute HLUTNM of \b_r[7]_i_7\ : label is "lutpair28";
  attribute srl_name : string;
  attribute srl_name of en_1_reg_srl2_U0_mod4_inst_en_1_reg_c : label is "\U0/mod4_inst/en_1_reg_srl2_U0_mod4_inst_en_1_reg_c ";
  attribute HLUTNM of \g_2[0]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \g_2[0]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \g_2[12]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \g_2[12]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \g_2[12]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \g_2[8]_i_6\ : label is "lutpair4";
  attribute SOFT_HLUTNM of \g_g[0]_i_1\ : label is "soft_lutpair59";
  attribute HLUTNM of \g_g[11]_i_4\ : label is "lutpair14";
  attribute HLUTNM of \g_g[3]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \g_g[3]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \g_g[3]_i_6\ : label is "lutpair10";
  attribute HLUTNM of \g_g[3]_i_7\ : label is "lutpair9";
  attribute HLUTNM of \g_g[3]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \g_g[7]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \g_g[7]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \g_g[7]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \g_g[7]_i_5\ : label is "lutpair10";
  attribute HLUTNM of \g_g[7]_i_6\ : label is "lutpair14";
  attribute HLUTNM of \g_g[7]_i_7\ : label is "lutpair13";
  attribute HLUTNM of \g_g[7]_i_8\ : label is "lutpair12";
  attribute HLUTNM of \g_g[7]_i_9\ : label is "lutpair11";
  attribute SOFT_HLUTNM of \g_r[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \g_r[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \g_r[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \g_r[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \g_r[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \g_r[8]_i_1\ : label is "soft_lutpair58";
  attribute HLUTNM of \r_2[0]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \r_2[0]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \r_2[12]_i_3\ : label is "lutpair2";
  attribute HLUTNM of \r_2[12]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \r_2[12]_i_8\ : label is "lutpair2";
  attribute HLUTNM of \r_2[8]_i_6\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \r_b[7]_i_10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_b[7]_i_11\ : label is "soft_lutpair56";
  attribute HLUTNM of \r_r[10]_i_4\ : label is "lutpair27";
  attribute HLUTNM of \r_r[2]_i_2\ : label is "lutpair22";
  attribute HLUTNM of \r_r[2]_i_3\ : label is "lutpair312";
  attribute HLUTNM of \r_r[2]_i_6\ : label is "lutpair23";
  attribute HLUTNM of \r_r[2]_i_7\ : label is "lutpair22";
  attribute HLUTNM of \r_r[2]_i_8\ : label is "lutpair312";
  attribute HLUTNM of \r_r[6]_i_2\ : label is "lutpair26";
  attribute HLUTNM of \r_r[6]_i_3\ : label is "lutpair25";
  attribute HLUTNM of \r_r[6]_i_4\ : label is "lutpair24";
  attribute HLUTNM of \r_r[6]_i_5\ : label is "lutpair23";
  attribute HLUTNM of \r_r[6]_i_6\ : label is "lutpair27";
  attribute HLUTNM of \r_r[6]_i_7\ : label is "lutpair26";
  attribute HLUTNM of \r_r[6]_i_8\ : label is "lutpair25";
  attribute HLUTNM of \r_r[6]_i_9\ : label is "lutpair24";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \s1pYcont_reg[12]_srl3\ : label is "\U0/mod4_inst/s1pYcont_reg ";
  attribute srl_name of \s1pYcont_reg[12]_srl3\ : label is "\U0/mod4_inst/s1pYcont_reg[12]_srl3 ";
  attribute srl_bus_name of \s1pYcont_reg[13]_srl3\ : label is "\U0/mod4_inst/s1pYcont_reg ";
  attribute srl_name of \s1pYcont_reg[13]_srl3\ : label is "\U0/mod4_inst/s1pYcont_reg[13]_srl3 ";
  attribute srl_bus_name of \s1pYcont_reg[14]_srl3\ : label is "\U0/mod4_inst/s1pYcont_reg ";
  attribute srl_name of \s1pYcont_reg[14]_srl3\ : label is "\U0/mod4_inst/s1pYcont_reg[14]_srl3 ";
  attribute srl_bus_name of \s1pYcont_reg[15]_srl3\ : label is "\U0/mod4_inst/s1pYcont_reg ";
  attribute srl_name of \s1pYcont_reg[15]_srl3\ : label is "\U0/mod4_inst/s1pYcont_reg[15]_srl3 ";
begin
  bp(7 downto 0) <= \^bp\(7 downto 0);
  en_3_reg_0 <= \^en_3_reg_0\;
  gp(7 downto 0) <= \^gp\(7 downto 0);
  \pYcont_reg[15]\(15 downto 0) <= \^pycont_reg[15]\(15 downto 0);
  rp(7 downto 0) <= \^rp\(7 downto 0);
  valid <= \^valid\;
\FSM_sequential_VIDEO_STATES[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_VIDEO_STATES[2]_i_3_n_0\,
      I1 => \^pycont_reg[15]\(1),
      I2 => \^pycont_reg[15]\(0),
      I3 => \^pycont_reg[15]\(3),
      I4 => \^pycont_reg[15]\(2),
      I5 => \FSM_sequential_VIDEO_STATES[2]_i_4_n_0\,
      O => eqOp
    );
\FSM_sequential_VIDEO_STATES[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \FSM_sequential_VIDEO_STATES[2]_i_3_n_0\,
      I1 => \^pycont_reg[15]\(1),
      I2 => \^pycont_reg[15]\(0),
      I3 => \^pycont_reg[15]\(3),
      I4 => \^pycont_reg[15]\(2),
      I5 => \FSM_sequential_VIDEO_STATES[2]_i_4_n_0\,
      O => \FSM_sequential_VIDEO_STATES_reg[1]\
    );
\FSM_sequential_VIDEO_STATES[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^pycont_reg[15]\(12),
      I1 => \^pycont_reg[15]\(13),
      I2 => \^pycont_reg[15]\(10),
      I3 => \^pycont_reg[15]\(11),
      I4 => \^pycont_reg[15]\(15),
      I5 => \^pycont_reg[15]\(14),
      O => \FSM_sequential_VIDEO_STATES[2]_i_3_n_0\
    );
\FSM_sequential_VIDEO_STATES[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^pycont_reg[15]\(6),
      I1 => \^pycont_reg[15]\(7),
      I2 => \^pycont_reg[15]\(4),
      I3 => \^pycont_reg[15]\(5),
      I4 => \^pycont_reg[15]\(9),
      I5 => \^pycont_reg[15]\(8),
      O => \FSM_sequential_VIDEO_STATES[2]_i_4_n_0\
    );
\b_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b(0),
      Q => b_0(0)
    );
\b_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b(1),
      Q => b_0(1)
    );
\b_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b(2),
      Q => b_0(2)
    );
\b_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b(3),
      Q => b_0(3)
    );
\b_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b(4),
      Q => b_0(4)
    );
\b_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b(5),
      Q => b_0(5)
    );
\b_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b(6),
      Q => b_0(6)
    );
\b_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b(7),
      Q => b_0(7)
    );
\b_2[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => b_r(2),
      I1 => b_g(2),
      I2 => b_b(2),
      O => \b_2[0]_i_2_n_0\
    );
\b_2[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => b_g(2),
      I1 => b_b(2),
      I2 => b_r(2),
      O => \b_2[0]_i_3_n_0\
    );
\b_2[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => b_g(0),
      I1 => b_b(0),
      I2 => b_r(0),
      O => \b_2[0]_i_4_n_0\
    );
\b_2[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \b_2[0]_i_2_n_0\,
      I1 => b_r(3),
      I2 => b_g(3),
      I3 => b_b(3),
      I4 => b_b(2),
      I5 => b_g(2),
      O => \b_2[0]_i_5_n_0\
    );
\b_2[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => b_r(2),
      I1 => b_b(2),
      I2 => b_g(2),
      I3 => b_r(1),
      I4 => b_b(1),
      I5 => b_g(1),
      O => \b_2[0]_i_6_n_0\
    );
\b_2[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \b_2[0]_i_4_n_0\,
      I1 => b_b(1),
      I2 => b_g(1),
      I3 => b_r(1),
      O => \b_2[0]_i_7_n_0\
    );
\b_2[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b_g(0),
      I1 => b_b(0),
      I2 => b_r(0),
      O => \b_2[0]_i_8_n_0\
    );
\b_2[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => b_g(14),
      I1 => b_b(14),
      I2 => b_r(14),
      O => \b_2[12]_i_2_n_0\
    );
\b_2[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9840"
    )
        port map (
      I0 => b_b(12),
      I1 => b_r(14),
      I2 => b_b(11),
      I3 => b_g(14),
      O => \b_2[12]_i_3_n_0\
    );
\b_2[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96909000"
    )
        port map (
      I0 => b_b(11),
      I1 => b_g(14),
      I2 => b_r(14),
      I3 => b_b(10),
      I4 => b_g(10),
      O => \b_2[12]_i_4_n_0\
    );
\b_2[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => b_r(14),
      I1 => b_g(14),
      I2 => b_b(14),
      O => \b_2[12]_i_5_n_0\
    );
\b_2[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB2"
    )
        port map (
      I0 => b_g(14),
      I1 => b_b(12),
      I2 => b_r(14),
      I3 => b_b(14),
      O => \b_2[12]_i_6_n_0\
    );
\b_2[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"965AA596"
    )
        port map (
      I0 => \b_2[12]_i_3_n_0\,
      I1 => b_r(14),
      I2 => b_b(14),
      I3 => b_g(14),
      I4 => b_b(12),
      O => \b_2[12]_i_7_n_0\
    );
\b_2[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A5965A6"
    )
        port map (
      I0 => b_b(12),
      I1 => b_r(14),
      I2 => b_b(11),
      I3 => b_g(14),
      I4 => \b_2[12]_i_4_n_0\,
      O => \b_2[12]_i_8_n_0\
    );
\b_2[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b_r(7),
      I1 => b_g(7),
      I2 => b_b(7),
      O => \b_2[4]_i_10_n_0\
    );
\b_2[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b_r(6),
      I1 => b_g(6),
      I2 => b_b(6),
      O => \b_2[4]_i_11_n_0\
    );
\b_2[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b_r(5),
      I1 => b_g(5),
      I2 => b_b(5),
      O => \b_2[4]_i_12_n_0\
    );
\b_2[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b_r(4),
      I1 => b_g(4),
      I2 => b_b(4),
      O => \b_2[4]_i_13_n_0\
    );
\b_2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => b_b(6),
      I1 => b_g(6),
      I2 => b_r(6),
      I3 => b_r(5),
      I4 => b_b(5),
      I5 => b_g(5),
      O => \b_2[4]_i_2_n_0\
    );
\b_2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => b_b(5),
      I1 => b_g(5),
      I2 => b_r(5),
      I3 => b_r(4),
      I4 => b_b(4),
      I5 => b_g(4),
      O => \b_2[4]_i_3_n_0\
    );
\b_2[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => b_b(4),
      I1 => b_g(4),
      I2 => b_r(4),
      I3 => b_r(3),
      I4 => b_b(3),
      I5 => b_g(3),
      O => \b_2[4]_i_4_n_0\
    );
\b_2[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => b_b(3),
      I1 => b_g(3),
      I2 => b_r(3),
      I3 => b_g(2),
      I4 => b_b(2),
      O => \b_2[4]_i_5_n_0\
    );
\b_2[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \b_2[4]_i_2_n_0\,
      I1 => \b_2[4]_i_10_n_0\,
      I2 => b_g(6),
      I3 => b_b(6),
      I4 => b_r(6),
      O => \b_2[4]_i_6_n_0\
    );
\b_2[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \b_2[4]_i_3_n_0\,
      I1 => \b_2[4]_i_11_n_0\,
      I2 => b_g(5),
      I3 => b_b(5),
      I4 => b_r(5),
      O => \b_2[4]_i_7_n_0\
    );
\b_2[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \b_2[4]_i_4_n_0\,
      I1 => \b_2[4]_i_12_n_0\,
      I2 => b_g(4),
      I3 => b_b(4),
      I4 => b_r(4),
      O => \b_2[4]_i_8_n_0\
    );
\b_2[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \b_2[4]_i_5_n_0\,
      I1 => \b_2[4]_i_13_n_0\,
      I2 => b_g(3),
      I3 => b_b(3),
      I4 => b_r(3),
      O => \b_2[4]_i_9_n_0\
    );
\b_2[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b_r(14),
      I1 => b_g(9),
      I2 => b_b(9),
      O => \b_2[8]_i_10_n_0\
    );
\b_2[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b_r(8),
      I1 => b_g(8),
      I2 => b_b(8),
      O => \b_2[8]_i_11_n_0\
    );
\b_2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96909000"
    )
        port map (
      I0 => b_b(10),
      I1 => b_g(10),
      I2 => b_r(14),
      I3 => b_b(9),
      I4 => b_g(9),
      O => \b_2[8]_i_2_n_0\
    );
\b_2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => b_b(9),
      I1 => b_g(9),
      I2 => b_r(14),
      I3 => b_r(8),
      I4 => b_b(8),
      I5 => b_g(8),
      O => \b_2[8]_i_3_n_0\
    );
\b_2[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => b_b(8),
      I1 => b_g(8),
      I2 => b_r(8),
      I3 => b_r(7),
      I4 => b_b(7),
      I5 => b_g(7),
      O => \b_2[8]_i_4_n_0\
    );
\b_2[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => b_b(7),
      I1 => b_g(7),
      I2 => b_r(7),
      I3 => b_r(6),
      I4 => b_b(6),
      I5 => b_g(6),
      O => \b_2[8]_i_5_n_0\
    );
\b_2[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669A55AA55A6996"
    )
        port map (
      I0 => \b_2[8]_i_2_n_0\,
      I1 => b_r(14),
      I2 => b_g(14),
      I3 => b_b(11),
      I4 => b_g(10),
      I5 => b_b(10),
      O => \b_2[8]_i_6_n_0\
    );
\b_2[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669A55AA55A6996"
    )
        port map (
      I0 => \b_2[8]_i_3_n_0\,
      I1 => b_r(14),
      I2 => b_g(10),
      I3 => b_b(10),
      I4 => b_g(9),
      I5 => b_b(9),
      O => \b_2[8]_i_7_n_0\
    );
\b_2[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \b_2[8]_i_4_n_0\,
      I1 => \b_2[8]_i_10_n_0\,
      I2 => b_g(8),
      I3 => b_b(8),
      I4 => b_r(8),
      O => \b_2[8]_i_8_n_0\
    );
\b_2[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \b_2[8]_i_5_n_0\,
      I1 => \b_2[8]_i_11_n_0\,
      I2 => b_g(7),
      I3 => b_b(7),
      I4 => b_r(7),
      O => \b_2[8]_i_9_n_0\
    );
\b_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(3),
      Q => b_2(0)
    );
\b_2_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_2_reg[0]_i_1_n_0\,
      CO(2) => \b_2_reg[0]_i_1_n_1\,
      CO(1) => \b_2_reg[0]_i_1_n_2\,
      CO(0) => \b_2_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_2[0]_i_2_n_0\,
      DI(2) => \b_2[0]_i_3_n_0\,
      DI(1) => \b_2[0]_i_4_n_0\,
      DI(0) => '0',
      O(3) => b_20(3),
      O(2 downto 0) => \NLW_b_2_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \b_2[0]_i_5_n_0\,
      S(2) => \b_2[0]_i_6_n_0\,
      S(1) => \b_2[0]_i_7_n_0\,
      S(0) => \b_2[0]_i_8_n_0\
    );
\b_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(13),
      Q => b_2(10)
    );
\b_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(14),
      Q => b_2(11)
    );
\b_2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(15),
      Q => b_2(12)
    );
\b_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_2_reg[8]_i_1_n_0\,
      CO(3) => \NLW_b_2_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \b_2_reg[12]_i_1_n_1\,
      CO(1) => \b_2_reg[12]_i_1_n_2\,
      CO(0) => \b_2_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \b_2[12]_i_2_n_0\,
      DI(1) => \b_2[12]_i_3_n_0\,
      DI(0) => \b_2[12]_i_4_n_0\,
      O(3 downto 0) => b_20(15 downto 12),
      S(3) => \b_2[12]_i_5_n_0\,
      S(2) => \b_2[12]_i_6_n_0\,
      S(1) => \b_2[12]_i_7_n_0\,
      S(0) => \b_2[12]_i_8_n_0\
    );
\b_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(4),
      Q => b_2(1)
    );
\b_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(5),
      Q => b_2(2)
    );
\b_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(6),
      Q => b_2(3)
    );
\b_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(7),
      Q => b_2(4)
    );
\b_2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_2_reg[0]_i_1_n_0\,
      CO(3) => \b_2_reg[4]_i_1_n_0\,
      CO(2) => \b_2_reg[4]_i_1_n_1\,
      CO(1) => \b_2_reg[4]_i_1_n_2\,
      CO(0) => \b_2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_2[4]_i_2_n_0\,
      DI(2) => \b_2[4]_i_3_n_0\,
      DI(1) => \b_2[4]_i_4_n_0\,
      DI(0) => \b_2[4]_i_5_n_0\,
      O(3 downto 0) => b_20(7 downto 4),
      S(3) => \b_2[4]_i_6_n_0\,
      S(2) => \b_2[4]_i_7_n_0\,
      S(1) => \b_2[4]_i_8_n_0\,
      S(0) => \b_2[4]_i_9_n_0\
    );
\b_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(8),
      Q => b_2(5)
    );
\b_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(9),
      Q => b_2(6)
    );
\b_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(10),
      Q => b_2(7)
    );
\b_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(11),
      Q => b_2(8)
    );
\b_2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_2_reg[4]_i_1_n_0\,
      CO(3) => \b_2_reg[8]_i_1_n_0\,
      CO(2) => \b_2_reg[8]_i_1_n_1\,
      CO(1) => \b_2_reg[8]_i_1_n_2\,
      CO(0) => \b_2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_2[8]_i_2_n_0\,
      DI(2) => \b_2[8]_i_3_n_0\,
      DI(1) => \b_2[8]_i_4_n_0\,
      DI(0) => \b_2[8]_i_5_n_0\,
      O(3 downto 0) => b_20(11 downto 8),
      S(3) => \b_2[8]_i_6_n_0\,
      S(2) => \b_2[8]_i_7_n_0\,
      S(1) => \b_2[8]_i_8_n_0\,
      S(0) => \b_2[8]_i_9_n_0\
    );
\b_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_20(12),
      Q => b_2(9)
    );
\b_3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => b_2(0),
      I1 => b_2(9),
      I2 => b_2(8),
      I3 => b_2(10),
      I4 => b_2(11),
      I5 => b_2(12),
      O => \b_3[0]_i_1_n_0\
    );
\b_3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => b_2(1),
      I1 => b_2(9),
      I2 => b_2(8),
      I3 => b_2(10),
      I4 => b_2(11),
      I5 => b_2(12),
      O => \b_3[1]_i_1_n_0\
    );
\b_3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => b_2(2),
      I1 => b_2(9),
      I2 => b_2(8),
      I3 => b_2(10),
      I4 => b_2(11),
      I5 => b_2(12),
      O => \b_3[2]_i_1_n_0\
    );
\b_3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => b_2(3),
      I1 => b_2(9),
      I2 => b_2(8),
      I3 => b_2(10),
      I4 => b_2(11),
      I5 => b_2(12),
      O => \b_3[3]_i_1_n_0\
    );
\b_3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => b_2(4),
      I1 => b_2(9),
      I2 => b_2(8),
      I3 => b_2(10),
      I4 => b_2(11),
      I5 => b_2(12),
      O => \b_3[4]_i_1_n_0\
    );
\b_3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => b_2(5),
      I1 => b_2(9),
      I2 => b_2(8),
      I3 => b_2(10),
      I4 => b_2(11),
      I5 => b_2(12),
      O => \b_3[5]_i_1_n_0\
    );
\b_3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => b_2(6),
      I1 => b_2(9),
      I2 => b_2(8),
      I3 => b_2(10),
      I4 => b_2(11),
      I5 => b_2(12),
      O => \b_3[6]_i_1_n_0\
    );
\b_3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => b_2(7),
      I1 => b_2(9),
      I2 => b_2(8),
      I3 => b_2(10),
      I4 => b_2(11),
      I5 => b_2(12),
      O => \b_3[7]_i_1_n_0\
    );
\b_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \b_3[0]_i_1_n_0\,
      Q => \^bp\(0)
    );
\b_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \b_3[1]_i_1_n_0\,
      Q => \^bp\(1)
    );
\b_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \b_3[2]_i_1_n_0\,
      Q => \^bp\(2)
    );
\b_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \b_3[3]_i_1_n_0\,
      Q => \^bp\(3)
    );
\b_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \b_3[4]_i_1_n_0\,
      Q => \^bp\(4)
    );
\b_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \b_3[5]_i_1_n_0\,
      Q => \^bp\(5)
    );
\b_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \b_3[6]_i_1_n_0\,
      Q => \^bp\(6)
    );
\b_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \b_3[7]_i_1_n_0\,
      Q => \^bp\(7)
    );
\b_b[10]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(7),
      O => \b_b[10]_i_11_n_0\
    );
\b_b[10]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(6),
      O => \b_b[10]_i_12_n_0\
    );
\b_b[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(7),
      I1 => b_0(5),
      O => \b_b[10]_i_13_n_0\
    );
\b_b[10]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(6),
      I1 => b_0(4),
      O => \b_b[10]_i_14_n_0\
    );
\b_b[10]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(5),
      I1 => b_0(3),
      O => \b_b[10]_i_15_n_0\
    );
\b_b[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_b_reg[14]_i_6_n_5\,
      I1 => \b_b_reg[10]_i_9_n_2\,
      O => \b_b[10]_i_2_n_0\
    );
\b_b[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \b_b_reg[14]_i_6_n_6\,
      I1 => \b_b_reg[10]_i_9_n_7\,
      O => \b_b[10]_i_3_n_0\
    );
\b_b[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \b_b_reg[14]_i_6_n_7\,
      I1 => \b_b_reg[10]_i_10_n_4\,
      O => \b_b[10]_i_4_n_0\
    );
\b_b[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \b_b_reg[10]_i_9_n_2\,
      I1 => \b_b_reg[14]_i_6_n_4\,
      I2 => \b_b_reg[14]_i_2_n_7\,
      O => \b_b[10]_i_5_n_0\
    );
\b_b[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \b_b_reg[14]_i_6_n_5\,
      I1 => \b_b_reg[14]_i_6_n_4\,
      I2 => \b_b_reg[10]_i_9_n_2\,
      O => \b_b[10]_i_6_n_0\
    );
\b_b[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \b_b_reg[10]_i_9_n_7\,
      I1 => \b_b_reg[14]_i_6_n_6\,
      I2 => \b_b_reg[14]_i_6_n_5\,
      I3 => \b_b_reg[10]_i_9_n_2\,
      O => \b_b[10]_i_7_n_0\
    );
\b_b[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \b_b[10]_i_4_n_0\,
      I1 => \b_b_reg[14]_i_6_n_6\,
      I2 => \b_b_reg[10]_i_9_n_7\,
      O => \b_b[10]_i_8_n_0\
    );
\b_b[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(6),
      I1 => b_0(4),
      O => \b_b[14]_i_10_n_0\
    );
\b_b[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(5),
      I1 => b_0(3),
      O => \b_b[14]_i_11_n_0\
    );
\b_b[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_b_reg[14]_i_2_n_6\,
      O => \b_b[14]_i_3_n_0\
    );
\b_b[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_b_reg[14]_i_2_n_6\,
      O => \b_b[14]_i_4_n_0\
    );
\b_b[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_b_reg[14]_i_2_n_6\,
      O => \b_b[14]_i_5_n_0\
    );
\b_b[14]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(7),
      O => \b_b[14]_i_7_n_0\
    );
\b_b[14]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(6),
      O => \b_b[14]_i_8_n_0\
    );
\b_b[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(7),
      I1 => b_0(5),
      O => \b_b[14]_i_9_n_0\
    );
\b_b[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(0),
      I2 => \b_b_reg[6]_i_11_n_5\,
      O => \b_b[2]_i_2_n_0\
    );
\b_b[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b_0(3),
      I1 => \b_b_reg[6]_i_11_n_6\,
      O => \b_b[2]_i_3_n_0\
    );
\b_b[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \b_b_reg[6]_i_11_n_7\,
      I1 => b_0(2),
      O => \b_b[2]_i_4_n_0\
    );
\b_b[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b_0(0),
      I1 => b_0(1),
      O => \b_b[2]_i_5_n_0\
    );
\b_b[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => b_0(5),
      I1 => b_0(1),
      I2 => \b_b_reg[6]_i_11_n_4\,
      I3 => \b_b[2]_i_2_n_0\,
      O => \b_b[2]_i_6_n_0\
    );
\b_b[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(0),
      I2 => \b_b_reg[6]_i_11_n_5\,
      I3 => \b_b[2]_i_3_n_0\,
      O => \b_b[2]_i_7_n_0\
    );
\b_b[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => b_0(3),
      I1 => \b_b_reg[6]_i_11_n_6\,
      I2 => \b_b_reg[6]_i_11_n_7\,
      I3 => b_0(2),
      O => \b_b[2]_i_8_n_0\
    );
\b_b[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => b_0(0),
      I1 => b_0(1),
      I2 => b_0(2),
      I3 => \b_b_reg[6]_i_11_n_7\,
      O => \b_b[2]_i_9_n_0\
    );
\b_b[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(2),
      O => \b_b[6]_i_12_n_0\
    );
\b_b[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(3),
      I1 => b_0(1),
      O => \b_b[6]_i_13_n_0\
    );
\b_b[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(0),
      O => \b_b[6]_i_14_n_0\
    );
\b_b[6]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(1),
      O => \b_b[6]_i_15_n_0\
    );
\b_b[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(2),
      O => \b_b[6]_i_16_n_0\
    );
\b_b[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(3),
      I1 => b_0(1),
      O => \b_b[6]_i_17_n_0\
    );
\b_b[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(0),
      O => \b_b[6]_i_18_n_0\
    );
\b_b[6]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(1),
      O => \b_b[6]_i_19_n_0\
    );
\b_b[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \b_b_reg[6]_i_10_n_4\,
      I1 => \b_b_reg[10]_i_10_n_5\,
      O => \b_b[6]_i_2_n_0\
    );
\b_b[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => b_0(7),
      I1 => \b_b_reg[6]_i_10_n_5\,
      I2 => \b_b_reg[10]_i_10_n_6\,
      O => \b_b[6]_i_3_n_0\
    );
\b_b[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => b_0(6),
      I1 => \b_b_reg[6]_i_10_n_6\,
      I2 => \b_b_reg[10]_i_10_n_7\,
      O => \b_b[6]_i_4_n_0\
    );
\b_b[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => b_0(5),
      I1 => b_0(1),
      I2 => \b_b_reg[6]_i_11_n_4\,
      O => \b_b[6]_i_5_n_0\
    );
\b_b[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \b_b_reg[14]_i_6_n_7\,
      I1 => \b_b_reg[10]_i_10_n_4\,
      I2 => \b_b[6]_i_2_n_0\,
      O => \b_b[6]_i_6_n_0\
    );
\b_b[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \b_b_reg[6]_i_10_n_4\,
      I1 => \b_b_reg[10]_i_10_n_5\,
      I2 => \b_b[6]_i_3_n_0\,
      O => \b_b[6]_i_7_n_0\
    );
\b_b[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => b_0(7),
      I1 => \b_b_reg[6]_i_10_n_5\,
      I2 => \b_b_reg[10]_i_10_n_6\,
      I3 => \b_b[6]_i_4_n_0\,
      O => \b_b[6]_i_8_n_0\
    );
\b_b[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => b_0(6),
      I1 => \b_b_reg[6]_i_10_n_6\,
      I2 => \b_b_reg[10]_i_10_n_7\,
      I3 => \b_b[6]_i_5_n_0\,
      O => \b_b[6]_i_9_n_0\
    );
\b_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(5),
      Q => b_b(0)
    );
\b_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(15),
      Q => b_b(10)
    );
\b_b_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_b_reg[6]_i_1_n_0\,
      CO(3) => \b_b_reg[10]_i_1_n_0\,
      CO(2) => \b_b_reg[10]_i_1_n_1\,
      CO(1) => \b_b_reg[10]_i_1_n_2\,
      CO(0) => \b_b_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_b_reg[14]_i_2_n_7\,
      DI(2) => \b_b[10]_i_2_n_0\,
      DI(1) => \b_b[10]_i_3_n_0\,
      DI(0) => \b_b[10]_i_4_n_0\,
      O(3 downto 0) => b_b0(15 downto 12),
      S(3) => \b_b[10]_i_5_n_0\,
      S(2) => \b_b[10]_i_6_n_0\,
      S(1) => \b_b[10]_i_7_n_0\,
      S(0) => \b_b[10]_i_8_n_0\
    );
\b_b_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_b_reg[6]_i_11_n_0\,
      CO(3) => \b_b_reg[10]_i_10_n_0\,
      CO(2) => \b_b_reg[10]_i_10_n_1\,
      CO(1) => \b_b_reg[10]_i_10_n_2\,
      CO(0) => \b_b_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => b_0(6),
      DI(2 downto 0) => b_0(7 downto 5),
      O(3) => \b_b_reg[10]_i_10_n_4\,
      O(2) => \b_b_reg[10]_i_10_n_5\,
      O(1) => \b_b_reg[10]_i_10_n_6\,
      O(0) => \b_b_reg[10]_i_10_n_7\,
      S(3) => \b_b[10]_i_12_n_0\,
      S(2) => \b_b[10]_i_13_n_0\,
      S(1) => \b_b[10]_i_14_n_0\,
      S(0) => \b_b[10]_i_15_n_0\
    );
\b_b_reg[10]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_b_reg[10]_i_10_n_0\,
      CO(3 downto 2) => \NLW_b_b_reg[10]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_b_reg[10]_i_9_n_2\,
      CO(0) => \NLW_b_b_reg[10]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => b_0(7),
      O(3 downto 1) => \NLW_b_b_reg[10]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \b_b_reg[10]_i_9_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \b_b[10]_i_11_n_0\
    );
\b_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(16),
      Q => b_b(11)
    );
\b_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(17),
      Q => b_b(12)
    );
\b_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(18),
      Q => b_b(14)
    );
\b_b_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_b_reg[10]_i_1_n_0\,
      CO(3 downto 2) => \NLW_b_b_reg[14]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_b_reg[14]_i_1_n_2\,
      CO(0) => \b_b_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \b_b_reg[14]_i_2_n_6\,
      DI(0) => '0',
      O(3) => \NLW_b_b_reg[14]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => b_b0(18 downto 16),
      S(3) => '0',
      S(2) => \b_b[14]_i_3_n_0\,
      S(1) => \b_b[14]_i_4_n_0\,
      S(0) => \b_b[14]_i_5_n_0\
    );
\b_b_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_b_reg[14]_i_6_n_0\,
      CO(3 downto 1) => \NLW_b_b_reg[14]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \b_b_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => b_0(7),
      O(3 downto 2) => \NLW_b_b_reg[14]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \b_b_reg[14]_i_2_n_6\,
      O(0) => \b_b_reg[14]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \b_b[14]_i_7_n_0\
    );
\b_b_reg[14]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_b_reg[6]_i_10_n_0\,
      CO(3) => \b_b_reg[14]_i_6_n_0\,
      CO(2) => \b_b_reg[14]_i_6_n_1\,
      CO(1) => \b_b_reg[14]_i_6_n_2\,
      CO(0) => \b_b_reg[14]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => b_0(6),
      DI(2 downto 0) => b_0(7 downto 5),
      O(3) => \b_b_reg[14]_i_6_n_4\,
      O(2) => \b_b_reg[14]_i_6_n_5\,
      O(1) => \b_b_reg[14]_i_6_n_6\,
      O(0) => \b_b_reg[14]_i_6_n_7\,
      S(3) => \b_b[14]_i_8_n_0\,
      S(2) => \b_b[14]_i_9_n_0\,
      S(1) => \b_b[14]_i_10_n_0\,
      S(0) => \b_b[14]_i_11_n_0\
    );
\b_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(6),
      Q => b_b(1)
    );
\b_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(7),
      Q => b_b(2)
    );
\b_b_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_b_reg[2]_i_1_n_0\,
      CO(2) => \b_b_reg[2]_i_1_n_1\,
      CO(1) => \b_b_reg[2]_i_1_n_2\,
      CO(0) => \b_b_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_b[2]_i_2_n_0\,
      DI(2) => \b_b[2]_i_3_n_0\,
      DI(1) => \b_b[2]_i_4_n_0\,
      DI(0) => \b_b[2]_i_5_n_0\,
      O(3 downto 1) => b_b0(7 downto 5),
      O(0) => \NLW_b_b_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \b_b[2]_i_6_n_0\,
      S(2) => \b_b[2]_i_7_n_0\,
      S(1) => \b_b[2]_i_8_n_0\,
      S(0) => \b_b[2]_i_9_n_0\
    );
\b_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(8),
      Q => b_b(3)
    );
\b_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(9),
      Q => b_b(4)
    );
\b_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(10),
      Q => b_b(5)
    );
\b_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(11),
      Q => b_b(6)
    );
\b_b_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_b_reg[2]_i_1_n_0\,
      CO(3) => \b_b_reg[6]_i_1_n_0\,
      CO(2) => \b_b_reg[6]_i_1_n_1\,
      CO(1) => \b_b_reg[6]_i_1_n_2\,
      CO(0) => \b_b_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_b[6]_i_2_n_0\,
      DI(2) => \b_b[6]_i_3_n_0\,
      DI(1) => \b_b[6]_i_4_n_0\,
      DI(0) => \b_b[6]_i_5_n_0\,
      O(3 downto 0) => b_b0(11 downto 8),
      S(3) => \b_b[6]_i_6_n_0\,
      S(2) => \b_b[6]_i_7_n_0\,
      S(1) => \b_b[6]_i_8_n_0\,
      S(0) => \b_b[6]_i_9_n_0\
    );
\b_b_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_b_reg[6]_i_10_n_0\,
      CO(2) => \b_b_reg[6]_i_10_n_1\,
      CO(1) => \b_b_reg[6]_i_10_n_2\,
      CO(0) => \b_b_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => b_0(4 downto 2),
      DI(0) => '0',
      O(3) => \b_b_reg[6]_i_10_n_4\,
      O(2) => \b_b_reg[6]_i_10_n_5\,
      O(1) => \b_b_reg[6]_i_10_n_6\,
      O(0) => \NLW_b_b_reg[6]_i_10_O_UNCONNECTED\(0),
      S(3) => \b_b[6]_i_12_n_0\,
      S(2) => \b_b[6]_i_13_n_0\,
      S(1) => \b_b[6]_i_14_n_0\,
      S(0) => \b_b[6]_i_15_n_0\
    );
\b_b_reg[6]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_b_reg[6]_i_11_n_0\,
      CO(2) => \b_b_reg[6]_i_11_n_1\,
      CO(1) => \b_b_reg[6]_i_11_n_2\,
      CO(0) => \b_b_reg[6]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => b_0(4 downto 2),
      DI(0) => '0',
      O(3) => \b_b_reg[6]_i_11_n_4\,
      O(2) => \b_b_reg[6]_i_11_n_5\,
      O(1) => \b_b_reg[6]_i_11_n_6\,
      O(0) => \b_b_reg[6]_i_11_n_7\,
      S(3) => \b_b[6]_i_16_n_0\,
      S(2) => \b_b[6]_i_17_n_0\,
      S(1) => \b_b[6]_i_18_n_0\,
      S(0) => \b_b[6]_i_19_n_0\
    );
\b_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(12),
      Q => b_b(7)
    );
\b_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(13),
      Q => b_b(8)
    );
\b_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_b0(14),
      Q => b_b(9)
    );
\b_g[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AA0000"
    )
        port map (
      I0 => g_0(7),
      I1 => g_0(6),
      I2 => g_0(5),
      I3 => \b_g[14]_i_4_n_0\,
      I4 => \b_g_reg[14]_i_5_n_2\,
      O => \b_g[14]_i_2_n_0\
    );
\b_g[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBDBBBB"
    )
        port map (
      I0 => \b_g_reg[14]_i_5_n_2\,
      I1 => g_0(7),
      I2 => g_0(6),
      I3 => g_0(5),
      I4 => \b_g[14]_i_4_n_0\,
      O => \b_g[14]_i_3_n_0\
    );
\b_g[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => g_0(3),
      I1 => g_0(1),
      I2 => g_0(0),
      I3 => g_0(2),
      I4 => g_0(4),
      O => \b_g[14]_i_4_n_0\
    );
\b_g[14]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(7),
      O => \b_g[14]_i_6_n_0\
    );
\b_g[1]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_0(0),
      O => \b_g[1]_i_10_n_0\
    );
\b_g[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_g_reg[5]_i_5_n_6\,
      I1 => \b_g_reg[5]_i_14_n_5\,
      O => \b_g[1]_i_3_n_0\
    );
\b_g[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_g_reg[5]_i_5_n_7\,
      I1 => \b_g_reg[5]_i_14_n_6\,
      O => \b_g[1]_i_4_n_0\
    );
\b_g[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_g_reg[1]_i_2_n_4\,
      I1 => g_0(1),
      O => \b_g[1]_i_5_n_0\
    );
\b_g[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_g_reg[1]_i_2_n_5\,
      I1 => g_0(0),
      O => \b_g[1]_i_6_n_0\
    );
\b_g[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(1),
      I1 => g_0(3),
      O => \b_g[1]_i_7_n_0\
    );
\b_g[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(0),
      I1 => g_0(2),
      O => \b_g[1]_i_8_n_0\
    );
\b_g[1]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(1),
      O => \b_g[1]_i_9_n_0\
    );
\b_g[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(7),
      I1 => g_0(5),
      O => \b_g[5]_i_10_n_0\
    );
\b_g[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(4),
      I1 => g_0(6),
      O => \b_g[5]_i_11_n_0\
    );
\b_g[5]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(3),
      I1 => g_0(5),
      O => \b_g[5]_i_12_n_0\
    );
\b_g[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(2),
      I1 => g_0(4),
      O => \b_g[5]_i_13_n_0\
    );
\b_g[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(4),
      I1 => g_0(2),
      O => \b_g[5]_i_15_n_0\
    );
\b_g[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(3),
      I1 => g_0(1),
      O => \b_g[5]_i_16_n_0\
    );
\b_g[5]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(2),
      I1 => g_0(0),
      O => \b_g[5]_i_17_n_0\
    );
\b_g[5]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_0(1),
      O => \b_g[5]_i_18_n_0\
    );
\b_g[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => g_0(1),
      I1 => g_0(0),
      I2 => g_0(2),
      I3 => \b_g_reg[9]_i_12_n_6\,
      I4 => \b_g_reg[9]_i_10_n_7\,
      O => \b_g[5]_i_2_n_0\
    );
\b_g[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E88E"
    )
        port map (
      I0 => \b_g_reg[9]_i_12_n_7\,
      I1 => \b_g_reg[5]_i_5_n_4\,
      I2 => g_0(1),
      I3 => g_0(0),
      O => \b_g[5]_i_3_n_0\
    );
\b_g[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \b_g_reg[5]_i_5_n_4\,
      I1 => g_0(0),
      I2 => g_0(1),
      I3 => \b_g_reg[9]_i_12_n_7\,
      O => \b_g[5]_i_4_n_0\
    );
\b_g[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669699669"
    )
        port map (
      I0 => \b_g[5]_i_2_n_0\,
      I1 => \b_g_reg[9]_i_12_n_5\,
      I2 => g_0(3),
      I3 => \b_g[9]_i_11_n_0\,
      I4 => g_0(2),
      I5 => \b_g_reg[9]_i_10_n_6\,
      O => \b_g[5]_i_6_n_0\
    );
\b_g[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696969969696"
    )
        port map (
      I0 => \b_g[5]_i_3_n_0\,
      I1 => \b_g_reg[9]_i_12_n_6\,
      I2 => g_0(2),
      I3 => g_0(0),
      I4 => g_0(1),
      I5 => \b_g_reg[9]_i_10_n_7\,
      O => \b_g[5]_i_7_n_0\
    );
\b_g[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \b_g_reg[9]_i_12_n_7\,
      I1 => \b_g_reg[5]_i_5_n_4\,
      I2 => g_0(1),
      I3 => g_0(0),
      I4 => \b_g_reg[5]_i_14_n_4\,
      O => \b_g[5]_i_8_n_0\
    );
\b_g[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => g_0(0),
      I1 => \b_g_reg[5]_i_14_n_4\,
      I2 => \b_g_reg[5]_i_5_n_5\,
      O => \b_g[5]_i_9_n_0\
    );
\b_g[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => g_0(0),
      I1 => g_0(1),
      O => \b_g[9]_i_11_n_0\
    );
\b_g[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0015"
    )
        port map (
      I0 => g_0(3),
      I1 => g_0(1),
      I2 => g_0(0),
      I3 => g_0(2),
      I4 => g_0(4),
      O => \b_g[9]_i_13_n_0\
    );
\b_g[9]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_0(7),
      O => \b_g[9]_i_14_n_0\
    );
\b_g[9]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(7),
      O => \b_g[9]_i_15_n_0\
    );
\b_g[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(7),
      I1 => g_0(6),
      O => \b_g[9]_i_16_n_0\
    );
\b_g[9]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(6),
      O => \b_g[9]_i_17_n_0\
    );
\b_g[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(7),
      I1 => g_0(5),
      O => \b_g[9]_i_18_n_0\
    );
\b_g[9]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(6),
      I1 => g_0(4),
      O => \b_g[9]_i_19_n_0\
    );
\b_g[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0059"
    )
        port map (
      I0 => g_0(6),
      I1 => \b_g[14]_i_4_n_0\,
      I2 => g_0(5),
      I3 => \b_g_reg[14]_i_5_n_2\,
      O => \b_g[9]_i_2_n_0\
    );
\b_g[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(5),
      I1 => g_0(3),
      O => \b_g[9]_i_20_n_0\
    );
\b_g[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => \b_g[14]_i_4_n_0\,
      I1 => g_0(5),
      I2 => \b_g_reg[14]_i_5_n_7\,
      I3 => \b_g_reg[9]_i_10_n_0\,
      O => \b_g[9]_i_3_n_0\
    );
\b_g[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FB04FB0000"
    )
        port map (
      I0 => g_0(3),
      I1 => \b_g[9]_i_11_n_0\,
      I2 => g_0(2),
      I3 => g_0(4),
      I4 => \b_g_reg[9]_i_12_n_4\,
      I5 => \b_g_reg[9]_i_10_n_5\,
      O => \b_g[9]_i_4_n_0\
    );
\b_g[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF15EA15EA0000"
    )
        port map (
      I0 => g_0(2),
      I1 => g_0(0),
      I2 => g_0(1),
      I3 => g_0(3),
      I4 => \b_g_reg[9]_i_12_n_5\,
      I5 => \b_g_reg[9]_i_10_n_6\,
      O => \b_g[9]_i_5_n_0\
    );
\b_g[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA655595559AAA6"
    )
        port map (
      I0 => \b_g[9]_i_2_n_0\,
      I1 => \b_g[14]_i_4_n_0\,
      I2 => g_0(5),
      I3 => g_0(6),
      I4 => g_0(7),
      I5 => \b_g_reg[14]_i_5_n_2\,
      O => \b_g[9]_i_6_n_0\
    );
\b_g[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E78E18711871E78E"
    )
        port map (
      I0 => \b_g_reg[9]_i_10_n_0\,
      I1 => \b_g_reg[14]_i_5_n_7\,
      I2 => g_0(5),
      I3 => \b_g[14]_i_4_n_0\,
      I4 => g_0(6),
      I5 => \b_g_reg[14]_i_5_n_2\,
      O => \b_g[9]_i_7_n_0\
    );
\b_g[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \b_g[9]_i_4_n_0\,
      I1 => \b_g_reg[14]_i_5_n_7\,
      I2 => g_0(5),
      I3 => \b_g[14]_i_4_n_0\,
      I4 => \b_g_reg[9]_i_10_n_0\,
      O => \b_g[9]_i_8_n_0\
    );
\b_g[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \b_g[9]_i_5_n_0\,
      I1 => \b_g_reg[9]_i_12_n_4\,
      I2 => \b_g[9]_i_13_n_0\,
      I3 => \b_g_reg[9]_i_10_n_5\,
      O => \b_g[9]_i_9_n_0\
    );
\b_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(5),
      Q => b_g(0)
    );
\b_g_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(15),
      Q => b_g(10)
    );
\b_g_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(16),
      Q => b_g(14)
    );
\b_g_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_g_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_b_g_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \b_g_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \b_g[14]_i_2_n_0\,
      O(3 downto 2) => \NLW_b_g_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => b_g0(16 downto 15),
      S(3 downto 1) => B"001",
      S(0) => \b_g[14]_i_3_n_0\
    );
\b_g_reg[14]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_g_reg[9]_i_12_n_0\,
      CO(3 downto 2) => \NLW_b_g_reg[14]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_g_reg[14]_i_5_n_2\,
      CO(0) => \NLW_b_g_reg[14]_i_5_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => g_0(7),
      O(3 downto 1) => \NLW_b_g_reg[14]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => \b_g_reg[14]_i_5_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \b_g[14]_i_6_n_0\
    );
\b_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(6),
      Q => b_g(1)
    );
\b_g_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_g_reg[1]_i_1_n_0\,
      CO(2) => \b_g_reg[1]_i_1_n_1\,
      CO(1) => \b_g_reg[1]_i_1_n_2\,
      CO(0) => \b_g_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_g_reg[5]_i_5_n_6\,
      DI(2) => \b_g_reg[5]_i_5_n_7\,
      DI(1) => \b_g_reg[1]_i_2_n_4\,
      DI(0) => \b_g_reg[1]_i_2_n_5\,
      O(3 downto 2) => b_g0(6 downto 5),
      O(1 downto 0) => \NLW_b_g_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \b_g[1]_i_3_n_0\,
      S(2) => \b_g[1]_i_4_n_0\,
      S(1) => \b_g[1]_i_5_n_0\,
      S(0) => \b_g[1]_i_6_n_0\
    );
\b_g_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_g_reg[1]_i_2_n_0\,
      CO(2) => \b_g_reg[1]_i_2_n_1\,
      CO(1) => \b_g_reg[1]_i_2_n_2\,
      CO(0) => \b_g_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => g_0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \b_g_reg[1]_i_2_n_4\,
      O(2) => \b_g_reg[1]_i_2_n_5\,
      O(1 downto 0) => \NLW_b_g_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \b_g[1]_i_7_n_0\,
      S(2) => \b_g[1]_i_8_n_0\,
      S(1) => \b_g[1]_i_9_n_0\,
      S(0) => \b_g[1]_i_10_n_0\
    );
\b_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(7),
      Q => b_g(2)
    );
\b_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(8),
      Q => b_g(3)
    );
\b_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(9),
      Q => b_g(4)
    );
\b_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(10),
      Q => b_g(5)
    );
\b_g_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_g_reg[1]_i_1_n_0\,
      CO(3) => \b_g_reg[5]_i_1_n_0\,
      CO(2) => \b_g_reg[5]_i_1_n_1\,
      CO(1) => \b_g_reg[5]_i_1_n_2\,
      CO(0) => \b_g_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_g[5]_i_2_n_0\,
      DI(2) => \b_g[5]_i_3_n_0\,
      DI(1) => \b_g[5]_i_4_n_0\,
      DI(0) => \b_g_reg[5]_i_5_n_5\,
      O(3 downto 0) => b_g0(10 downto 7),
      S(3) => \b_g[5]_i_6_n_0\,
      S(2) => \b_g[5]_i_7_n_0\,
      S(1) => \b_g[5]_i_8_n_0\,
      S(0) => \b_g[5]_i_9_n_0\
    );
\b_g_reg[5]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_g_reg[5]_i_14_n_0\,
      CO(2) => \b_g_reg[5]_i_14_n_1\,
      CO(1) => \b_g_reg[5]_i_14_n_2\,
      CO(0) => \b_g_reg[5]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => g_0(4 downto 2),
      DI(0) => '0',
      O(3) => \b_g_reg[5]_i_14_n_4\,
      O(2) => \b_g_reg[5]_i_14_n_5\,
      O(1) => \b_g_reg[5]_i_14_n_6\,
      O(0) => \NLW_b_g_reg[5]_i_14_O_UNCONNECTED\(0),
      S(3) => \b_g[5]_i_15_n_0\,
      S(2) => \b_g[5]_i_16_n_0\,
      S(1) => \b_g[5]_i_17_n_0\,
      S(0) => \b_g[5]_i_18_n_0\
    );
\b_g_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_g_reg[1]_i_2_n_0\,
      CO(3) => \b_g_reg[5]_i_5_n_0\,
      CO(2) => \b_g_reg[5]_i_5_n_1\,
      CO(1) => \b_g_reg[5]_i_5_n_2\,
      CO(0) => \b_g_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => g_0(7),
      DI(2 downto 0) => g_0(4 downto 2),
      O(3) => \b_g_reg[5]_i_5_n_4\,
      O(2) => \b_g_reg[5]_i_5_n_5\,
      O(1) => \b_g_reg[5]_i_5_n_6\,
      O(0) => \b_g_reg[5]_i_5_n_7\,
      S(3) => \b_g[5]_i_10_n_0\,
      S(2) => \b_g[5]_i_11_n_0\,
      S(1) => \b_g[5]_i_12_n_0\,
      S(0) => \b_g[5]_i_13_n_0\
    );
\b_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(11),
      Q => b_g(6)
    );
\b_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(12),
      Q => b_g(7)
    );
\b_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(13),
      Q => b_g(8)
    );
\b_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_g0(14),
      Q => b_g(9)
    );
\b_g_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_g_reg[5]_i_1_n_0\,
      CO(3) => \b_g_reg[9]_i_1_n_0\,
      CO(2) => \b_g_reg[9]_i_1_n_1\,
      CO(1) => \b_g_reg[9]_i_1_n_2\,
      CO(0) => \b_g_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_g[9]_i_2_n_0\,
      DI(2) => \b_g[9]_i_3_n_0\,
      DI(1) => \b_g[9]_i_4_n_0\,
      DI(0) => \b_g[9]_i_5_n_0\,
      O(3 downto 0) => b_g0(14 downto 11),
      S(3) => \b_g[9]_i_6_n_0\,
      S(2) => \b_g[9]_i_7_n_0\,
      S(1) => \b_g[9]_i_8_n_0\,
      S(0) => \b_g[9]_i_9_n_0\
    );
\b_g_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_g_reg[5]_i_5_n_0\,
      CO(3) => \b_g_reg[9]_i_10_n_0\,
      CO(2) => \NLW_b_g_reg[9]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \b_g_reg[9]_i_10_n_2\,
      CO(0) => \b_g_reg[9]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => g_0(7),
      DI(1) => '0',
      DI(0) => g_0(6),
      O(3) => \NLW_b_g_reg[9]_i_10_O_UNCONNECTED\(3),
      O(2) => \b_g_reg[9]_i_10_n_5\,
      O(1) => \b_g_reg[9]_i_10_n_6\,
      O(0) => \b_g_reg[9]_i_10_n_7\,
      S(3) => '1',
      S(2) => \b_g[9]_i_14_n_0\,
      S(1) => \b_g[9]_i_15_n_0\,
      S(0) => \b_g[9]_i_16_n_0\
    );
\b_g_reg[9]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_g_reg[5]_i_14_n_0\,
      CO(3) => \b_g_reg[9]_i_12_n_0\,
      CO(2) => \b_g_reg[9]_i_12_n_1\,
      CO(1) => \b_g_reg[9]_i_12_n_2\,
      CO(0) => \b_g_reg[9]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => g_0(6),
      DI(2 downto 0) => g_0(7 downto 5),
      O(3) => \b_g_reg[9]_i_12_n_4\,
      O(2) => \b_g_reg[9]_i_12_n_5\,
      O(1) => \b_g_reg[9]_i_12_n_6\,
      O(0) => \b_g_reg[9]_i_12_n_7\,
      S(3) => \b_g[9]_i_17_n_0\,
      S(2) => \b_g[9]_i_18_n_0\,
      S(1) => \b_g[9]_i_19_n_0\,
      S(0) => \b_g[9]_i_20_n_0\
    );
\b_r[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => r_0(6),
      I1 => r_0(7),
      I2 => \b_r_reg[14]_i_4_n_0\,
      O => \b_r[14]_i_2_n_0\
    );
\b_r[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => \b_r_reg[14]_i_4_n_0\,
      I1 => r_0(7),
      I2 => r_0(6),
      O => \b_r[14]_i_3_n_0\
    );
\b_r[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_0(7),
      O => \b_r[14]_i_5_n_0\
    );
\b_r[14]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_0(7),
      O => \b_r[14]_i_6_n_0\
    );
\b_r[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(7),
      I1 => r_0(6),
      O => \b_r[14]_i_7_n_0\
    );
\b_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_0(3),
      I1 => \b_r_reg[7]_i_10_n_4\,
      O => \b_r[3]_i_2_n_0\
    );
\b_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_r_reg[7]_i_10_n_6\,
      I1 => r_0(1),
      O => \b_r[3]_i_3_n_0\
    );
\b_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \b_r_reg[7]_i_10_n_7\,
      I1 => r_0(0),
      O => \b_r[3]_i_4_n_0\
    );
\b_r[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => r_0(3),
      I1 => \b_r_reg[7]_i_10_n_4\,
      I2 => r_0(2),
      I3 => \b_r_reg[7]_i_10_n_5\,
      O => \b_r[3]_i_5_n_0\
    );
\b_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => r_0(1),
      I1 => \b_r_reg[7]_i_10_n_6\,
      I2 => r_0(2),
      I3 => \b_r_reg[7]_i_10_n_5\,
      O => \b_r[3]_i_6_n_0\
    );
\b_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => r_0(0),
      I1 => \b_r_reg[7]_i_10_n_7\,
      I2 => r_0(1),
      I3 => \b_r_reg[7]_i_10_n_6\,
      O => \b_r[3]_i_7_n_0\
    );
\b_r[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_r_reg[7]_i_10_n_7\,
      I1 => r_0(0),
      O => \b_r[3]_i_8_n_0\
    );
\b_r[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_0(7),
      I1 => r_0(5),
      O => \b_r[7]_i_12_n_0\
    );
\b_r[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(4),
      I1 => r_0(6),
      O => \b_r[7]_i_13_n_0\
    );
\b_r[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(3),
      I1 => r_0(5),
      O => \b_r[7]_i_14_n_0\
    );
\b_r[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(2),
      I1 => r_0(4),
      O => \b_r[7]_i_15_n_0\
    );
\b_r[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(1),
      I1 => r_0(3),
      O => \b_r[7]_i_16_n_0\
    );
\b_r[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(0),
      I1 => r_0(2),
      O => \b_r[7]_i_17_n_0\
    );
\b_r[7]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_0(1),
      O => \b_r[7]_i_18_n_0\
    );
\b_r[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_0(0),
      O => \b_r[7]_i_19_n_0\
    );
\b_r[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_0(6),
      I1 => \b_r_reg[14]_i_4_n_5\,
      O => \b_r[7]_i_2_n_0\
    );
\b_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_r_reg[14]_i_4_n_6\,
      I1 => r_0(5),
      O => \b_r[7]_i_3_n_0\
    );
\b_r[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_r_reg[14]_i_4_n_7\,
      I1 => r_0(4),
      O => \b_r[7]_i_4_n_0\
    );
\b_r[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \b_r_reg[7]_i_10_n_4\,
      I1 => r_0(3),
      O => \b_r[7]_i_5_n_0\
    );
\b_r[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \b_r[7]_i_2_n_0\,
      I1 => r_0(7),
      I2 => r_0(6),
      I3 => \b_r_reg[14]_i_4_n_0\,
      O => \b_r[7]_i_6_n_0\
    );
\b_r[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => r_0(6),
      I1 => \b_r_reg[14]_i_4_n_5\,
      I2 => r_0(5),
      I3 => \b_r_reg[14]_i_4_n_6\,
      O => \b_r[7]_i_7_n_0\
    );
\b_r[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => r_0(4),
      I1 => \b_r_reg[14]_i_4_n_7\,
      I2 => r_0(5),
      I3 => \b_r_reg[14]_i_4_n_6\,
      O => \b_r[7]_i_8_n_0\
    );
\b_r[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => r_0(3),
      I1 => \b_r_reg[7]_i_10_n_4\,
      I2 => r_0(4),
      I3 => \b_r_reg[14]_i_4_n_7\,
      O => \b_r[7]_i_9_n_0\
    );
\b_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(5),
      Q => b_r(0)
    );
\b_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(14),
      Q => b_r(14)
    );
\b_r_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_r_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_b_r_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \b_r_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \b_r[14]_i_2_n_0\,
      O(3 downto 2) => \NLW_b_r_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => b_r0(14 downto 13),
      S(3 downto 1) => B"001",
      S(0) => \b_r[14]_i_3_n_0\
    );
\b_r_reg[14]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_r_reg[7]_i_10_n_0\,
      CO(3) => \b_r_reg[14]_i_4_n_0\,
      CO(2) => \NLW_b_r_reg[14]_i_4_CO_UNCONNECTED\(2),
      CO(1) => \b_r_reg[14]_i_4_n_2\,
      CO(0) => \b_r_reg[14]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => r_0(7),
      DI(1) => '0',
      DI(0) => r_0(6),
      O(3) => \NLW_b_r_reg[14]_i_4_O_UNCONNECTED\(3),
      O(2) => \b_r_reg[14]_i_4_n_5\,
      O(1) => \b_r_reg[14]_i_4_n_6\,
      O(0) => \b_r_reg[14]_i_4_n_7\,
      S(3) => '1',
      S(2) => \b_r[14]_i_5_n_0\,
      S(1) => \b_r[14]_i_6_n_0\,
      S(0) => \b_r[14]_i_7_n_0\
    );
\b_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(6),
      Q => b_r(1)
    );
\b_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(7),
      Q => b_r(2)
    );
\b_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(8),
      Q => b_r(3)
    );
\b_r_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_r_reg[3]_i_1_n_0\,
      CO(2) => \b_r_reg[3]_i_1_n_1\,
      CO(1) => \b_r_reg[3]_i_1_n_2\,
      CO(0) => \b_r_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_r[3]_i_2_n_0\,
      DI(2) => \b_r[3]_i_3_n_0\,
      DI(1) => \b_r[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => b_r0(8 downto 5),
      S(3) => \b_r[3]_i_5_n_0\,
      S(2) => \b_r[3]_i_6_n_0\,
      S(1) => \b_r[3]_i_7_n_0\,
      S(0) => \b_r[3]_i_8_n_0\
    );
\b_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(9),
      Q => b_r(4)
    );
\b_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(10),
      Q => b_r(5)
    );
\b_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(11),
      Q => b_r(6)
    );
\b_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(12),
      Q => b_r(7)
    );
\b_r_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_r_reg[3]_i_1_n_0\,
      CO(3) => \b_r_reg[7]_i_1_n_0\,
      CO(2) => \b_r_reg[7]_i_1_n_1\,
      CO(1) => \b_r_reg[7]_i_1_n_2\,
      CO(0) => \b_r_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \b_r[7]_i_2_n_0\,
      DI(2) => \b_r[7]_i_3_n_0\,
      DI(1) => \b_r[7]_i_4_n_0\,
      DI(0) => \b_r[7]_i_5_n_0\,
      O(3 downto 0) => b_r0(12 downto 9),
      S(3) => \b_r[7]_i_6_n_0\,
      S(2) => \b_r[7]_i_7_n_0\,
      S(1) => \b_r[7]_i_8_n_0\,
      S(0) => \b_r[7]_i_9_n_0\
    );
\b_r_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_r_reg[7]_i_11_n_0\,
      CO(3) => \b_r_reg[7]_i_10_n_0\,
      CO(2) => \b_r_reg[7]_i_10_n_1\,
      CO(1) => \b_r_reg[7]_i_10_n_2\,
      CO(0) => \b_r_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => r_0(7),
      DI(2 downto 0) => r_0(4 downto 2),
      O(3) => \b_r_reg[7]_i_10_n_4\,
      O(2) => \b_r_reg[7]_i_10_n_5\,
      O(1) => \b_r_reg[7]_i_10_n_6\,
      O(0) => \b_r_reg[7]_i_10_n_7\,
      S(3) => \b_r[7]_i_12_n_0\,
      S(2) => \b_r[7]_i_13_n_0\,
      S(1) => \b_r[7]_i_14_n_0\,
      S(0) => \b_r[7]_i_15_n_0\
    );
\b_r_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_r_reg[7]_i_11_n_0\,
      CO(2) => \b_r_reg[7]_i_11_n_1\,
      CO(1) => \b_r_reg[7]_i_11_n_2\,
      CO(0) => \b_r_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => r_0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \NLW_b_r_reg[7]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \b_r[7]_i_16_n_0\,
      S(2) => \b_r[7]_i_17_n_0\,
      S(1) => \b_r[7]_i_18_n_0\,
      S(0) => \b_r[7]_i_19_n_0\
    );
\b_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => b_r0(13),
      Q => b_r(8)
    );
en3pvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => en_3,
      Q => en3pvalid,
      R => '0'
    );
en_0_reg_c: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => en_0_reg_c_n_0
    );
en_1_reg_c: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => en_0_reg_c_n_0,
      Q => en_1_reg_c_n_0
    );
en_1_reg_srl2_U0_mod4_inst_en_1_reg_c: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => p_tvalid,
      Q => en_1_reg_srl2_U0_mod4_inst_en_1_reg_c_n_0
    );
en_2_reg_U0_mod4_inst_en_2_reg_c: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => en_1_reg_srl2_U0_mod4_inst_en_1_reg_c_n_0,
      Q => en_2_reg_U0_mod4_inst_en_2_reg_c_n_0,
      R => '0'
    );
en_2_reg_c: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => en_1_reg_c_n_0,
      Q => \^en_3_reg_0\
    );
en_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_2_reg_U0_mod4_inst_en_2_reg_c_n_0,
      I1 => \^en_3_reg_0\,
      O => en_2_reg_gate_n_0
    );
en_3_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => en_2_reg_gate_n_0,
      Q => en_3
    );
\g_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g(0),
      Q => g_0(0)
    );
\g_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g(1),
      Q => g_0(1)
    );
\g_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g(2),
      Q => g_0(2)
    );
\g_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g(3),
      Q => g_0(3)
    );
\g_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g(4),
      Q => g_0(4)
    );
\g_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g(5),
      Q => g_0(5)
    );
\g_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g(6),
      Q => g_0(6)
    );
\g_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g(7),
      Q => g_0(7)
    );
\g_2[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => g_r(2),
      I1 => g_g(2),
      I2 => g_b(2),
      O => \g_2[0]_i_2_n_0\
    );
\g_2[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => g_g(2),
      I1 => g_b(2),
      I2 => g_r(2),
      O => \g_2[0]_i_3_n_0\
    );
\g_2[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => g_g(0),
      I1 => g_b(0),
      O => \g_2[0]_i_4_n_0\
    );
\g_2[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \g_2[0]_i_2_n_0\,
      I1 => g_r(3),
      I2 => g_g(3),
      I3 => g_b(3),
      I4 => g_b(2),
      I5 => g_g(2),
      O => \g_2[0]_i_5_n_0\
    );
\g_2[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => g_r(2),
      I1 => g_b(2),
      I2 => g_g(2),
      I3 => g_r(1),
      I4 => g_b(1),
      I5 => g_g(1),
      O => \g_2[0]_i_6_n_0\
    );
\g_2[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2[0]_i_4_n_0\,
      I1 => g_b(1),
      I2 => g_g(1),
      I3 => g_r(1),
      O => \g_2[0]_i_7_n_0\
    );
\g_2[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_g(0),
      I1 => g_b(0),
      O => \g_2[0]_i_8_n_0\
    );
\g_2[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => g_g(14),
      I1 => g_b(14),
      I2 => g_r(14),
      O => \g_2[12]_i_2_n_0\
    );
\g_2[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9480"
    )
        port map (
      I0 => g_g(12),
      I1 => g_r(14),
      I2 => g_b(14),
      I3 => g_g(11),
      O => \g_2[12]_i_3_n_0\
    );
\g_2[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9480"
    )
        port map (
      I0 => g_g(11),
      I1 => g_r(14),
      I2 => g_b(14),
      I3 => g_g(10),
      O => \g_2[12]_i_4_n_0\
    );
\g_2[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => g_r(14),
      I1 => g_g(14),
      I2 => g_b(14),
      O => \g_2[12]_i_5_n_0\
    );
\g_2[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD4"
    )
        port map (
      I0 => g_g(12),
      I1 => g_b(14),
      I2 => g_r(14),
      I3 => g_g(14),
      O => \g_2[12]_i_6_n_0\
    );
\g_2[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AA956"
    )
        port map (
      I0 => \g_2[12]_i_3_n_0\,
      I1 => g_r(14),
      I2 => g_b(14),
      I3 => g_g(14),
      I4 => g_g(12),
      O => \g_2[12]_i_7_n_0\
    );
\g_2[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95A96A56"
    )
        port map (
      I0 => g_g(12),
      I1 => g_r(14),
      I2 => g_b(14),
      I3 => g_g(11),
      I4 => \g_2[12]_i_4_n_0\,
      O => \g_2[12]_i_8_n_0\
    );
\g_2[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => g_r(7),
      I1 => g_g(7),
      I2 => g_b(7),
      O => \g_2[4]_i_10_n_0\
    );
\g_2[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => g_r(6),
      I1 => g_g(6),
      I2 => g_b(6),
      O => \g_2[4]_i_11_n_0\
    );
\g_2[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => g_r(5),
      I1 => g_g(5),
      I2 => g_b(5),
      O => \g_2[4]_i_12_n_0\
    );
\g_2[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => g_r(4),
      I1 => g_g(4),
      I2 => g_b(4),
      O => \g_2[4]_i_13_n_0\
    );
\g_2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => g_b(6),
      I1 => g_g(6),
      I2 => g_r(6),
      I3 => g_r(5),
      I4 => g_b(5),
      I5 => g_g(5),
      O => \g_2[4]_i_2_n_0\
    );
\g_2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => g_b(5),
      I1 => g_g(5),
      I2 => g_r(5),
      I3 => g_r(4),
      I4 => g_b(4),
      I5 => g_g(4),
      O => \g_2[4]_i_3_n_0\
    );
\g_2[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => g_b(4),
      I1 => g_g(4),
      I2 => g_r(4),
      I3 => g_r(3),
      I4 => g_b(3),
      I5 => g_g(3),
      O => \g_2[4]_i_4_n_0\
    );
\g_2[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => g_b(3),
      I1 => g_g(3),
      I2 => g_r(3),
      I3 => g_g(2),
      I4 => g_b(2),
      O => \g_2[4]_i_5_n_0\
    );
\g_2[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \g_2[4]_i_2_n_0\,
      I1 => \g_2[4]_i_10_n_0\,
      I2 => g_g(6),
      I3 => g_b(6),
      I4 => g_r(6),
      O => \g_2[4]_i_6_n_0\
    );
\g_2[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \g_2[4]_i_3_n_0\,
      I1 => \g_2[4]_i_11_n_0\,
      I2 => g_g(5),
      I3 => g_b(5),
      I4 => g_r(5),
      O => \g_2[4]_i_7_n_0\
    );
\g_2[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \g_2[4]_i_4_n_0\,
      I1 => \g_2[4]_i_12_n_0\,
      I2 => g_g(4),
      I3 => g_b(4),
      I4 => g_r(4),
      O => \g_2[4]_i_8_n_0\
    );
\g_2[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \g_2[4]_i_5_n_0\,
      I1 => \g_2[4]_i_13_n_0\,
      I2 => g_g(3),
      I3 => g_b(3),
      I4 => g_r(3),
      O => \g_2[4]_i_9_n_0\
    );
\g_2[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => g_r(14),
      I1 => g_g(9),
      I2 => g_b(9),
      O => \g_2[8]_i_10_n_0\
    );
\g_2[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => g_r(8),
      I1 => g_g(8),
      I2 => g_b(8),
      O => \g_2[8]_i_11_n_0\
    );
\g_2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96909000"
    )
        port map (
      I0 => g_b(14),
      I1 => g_g(10),
      I2 => g_r(14),
      I3 => g_b(9),
      I4 => g_g(9),
      O => \g_2[8]_i_2_n_0\
    );
\g_2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => g_b(9),
      I1 => g_g(9),
      I2 => g_r(14),
      I3 => g_r(8),
      I4 => g_b(8),
      I5 => g_g(8),
      O => \g_2[8]_i_3_n_0\
    );
\g_2[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => g_b(8),
      I1 => g_g(8),
      I2 => g_r(8),
      I3 => g_r(7),
      I4 => g_b(7),
      I5 => g_g(7),
      O => \g_2[8]_i_4_n_0\
    );
\g_2[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => g_b(7),
      I1 => g_g(7),
      I2 => g_r(7),
      I3 => g_r(6),
      I4 => g_b(6),
      I5 => g_g(6),
      O => \g_2[8]_i_5_n_0\
    );
\g_2[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95A96A56"
    )
        port map (
      I0 => g_g(11),
      I1 => g_r(14),
      I2 => g_b(14),
      I3 => g_g(10),
      I4 => \g_2[8]_i_2_n_0\,
      O => \g_2[8]_i_6_n_0\
    );
\g_2[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669A55AA55A6996"
    )
        port map (
      I0 => \g_2[8]_i_3_n_0\,
      I1 => g_r(14),
      I2 => g_g(10),
      I3 => g_b(14),
      I4 => g_g(9),
      I5 => g_b(9),
      O => \g_2[8]_i_7_n_0\
    );
\g_2[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \g_2[8]_i_4_n_0\,
      I1 => \g_2[8]_i_10_n_0\,
      I2 => g_g(8),
      I3 => g_b(8),
      I4 => g_r(8),
      O => \g_2[8]_i_8_n_0\
    );
\g_2[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \g_2[8]_i_5_n_0\,
      I1 => \g_2[8]_i_11_n_0\,
      I2 => g_g(7),
      I3 => g_b(7),
      I4 => g_r(7),
      O => \g_2[8]_i_9_n_0\
    );
\g_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(3),
      Q => g_2(0)
    );
\g_2_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_2_reg[0]_i_1_n_0\,
      CO(2) => \g_2_reg[0]_i_1_n_1\,
      CO(1) => \g_2_reg[0]_i_1_n_2\,
      CO(0) => \g_2_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \g_2[0]_i_2_n_0\,
      DI(2) => \g_2[0]_i_3_n_0\,
      DI(1) => \g_2[0]_i_4_n_0\,
      DI(0) => '0',
      O(3) => g_20(3),
      O(2 downto 0) => \NLW_g_2_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \g_2[0]_i_5_n_0\,
      S(2) => \g_2[0]_i_6_n_0\,
      S(1) => \g_2[0]_i_7_n_0\,
      S(0) => \g_2[0]_i_8_n_0\
    );
\g_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(13),
      Q => g_2(10)
    );
\g_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(14),
      Q => g_2(11)
    );
\g_2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(15),
      Q => g_2(12)
    );
\g_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_2_reg[8]_i_1_n_0\,
      CO(3) => \NLW_g_2_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \g_2_reg[12]_i_1_n_1\,
      CO(1) => \g_2_reg[12]_i_1_n_2\,
      CO(0) => \g_2_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g_2[12]_i_2_n_0\,
      DI(1) => \g_2[12]_i_3_n_0\,
      DI(0) => \g_2[12]_i_4_n_0\,
      O(3 downto 0) => g_20(15 downto 12),
      S(3) => \g_2[12]_i_5_n_0\,
      S(2) => \g_2[12]_i_6_n_0\,
      S(1) => \g_2[12]_i_7_n_0\,
      S(0) => \g_2[12]_i_8_n_0\
    );
\g_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(4),
      Q => g_2(1)
    );
\g_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(5),
      Q => g_2(2)
    );
\g_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(6),
      Q => g_2(3)
    );
\g_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(7),
      Q => g_2(4)
    );
\g_2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_2_reg[0]_i_1_n_0\,
      CO(3) => \g_2_reg[4]_i_1_n_0\,
      CO(2) => \g_2_reg[4]_i_1_n_1\,
      CO(1) => \g_2_reg[4]_i_1_n_2\,
      CO(0) => \g_2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \g_2[4]_i_2_n_0\,
      DI(2) => \g_2[4]_i_3_n_0\,
      DI(1) => \g_2[4]_i_4_n_0\,
      DI(0) => \g_2[4]_i_5_n_0\,
      O(3 downto 0) => g_20(7 downto 4),
      S(3) => \g_2[4]_i_6_n_0\,
      S(2) => \g_2[4]_i_7_n_0\,
      S(1) => \g_2[4]_i_8_n_0\,
      S(0) => \g_2[4]_i_9_n_0\
    );
\g_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(8),
      Q => g_2(5)
    );
\g_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(9),
      Q => g_2(6)
    );
\g_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(10),
      Q => g_2(7)
    );
\g_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(11),
      Q => g_2(8)
    );
\g_2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_2_reg[4]_i_1_n_0\,
      CO(3) => \g_2_reg[8]_i_1_n_0\,
      CO(2) => \g_2_reg[8]_i_1_n_1\,
      CO(1) => \g_2_reg[8]_i_1_n_2\,
      CO(0) => \g_2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \g_2[8]_i_2_n_0\,
      DI(2) => \g_2[8]_i_3_n_0\,
      DI(1) => \g_2[8]_i_4_n_0\,
      DI(0) => \g_2[8]_i_5_n_0\,
      O(3 downto 0) => g_20(11 downto 8),
      S(3) => \g_2[8]_i_6_n_0\,
      S(2) => \g_2[8]_i_7_n_0\,
      S(1) => \g_2[8]_i_8_n_0\,
      S(0) => \g_2[8]_i_9_n_0\
    );
\g_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_20(12),
      Q => g_2(9)
    );
\g_3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => g_2(0),
      I1 => g_2(9),
      I2 => g_2(8),
      I3 => g_2(10),
      I4 => g_2(11),
      I5 => g_2(12),
      O => \g_3[0]_i_1_n_0\
    );
\g_3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => g_2(1),
      I1 => g_2(9),
      I2 => g_2(8),
      I3 => g_2(10),
      I4 => g_2(11),
      I5 => g_2(12),
      O => \g_3[1]_i_1_n_0\
    );
\g_3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => g_2(2),
      I1 => g_2(9),
      I2 => g_2(8),
      I3 => g_2(10),
      I4 => g_2(11),
      I5 => g_2(12),
      O => \g_3[2]_i_1_n_0\
    );
\g_3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => g_2(3),
      I1 => g_2(9),
      I2 => g_2(8),
      I3 => g_2(10),
      I4 => g_2(11),
      I5 => g_2(12),
      O => \g_3[3]_i_1_n_0\
    );
\g_3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => g_2(4),
      I1 => g_2(9),
      I2 => g_2(8),
      I3 => g_2(10),
      I4 => g_2(11),
      I5 => g_2(12),
      O => \g_3[4]_i_1_n_0\
    );
\g_3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => g_2(5),
      I1 => g_2(9),
      I2 => g_2(8),
      I3 => g_2(10),
      I4 => g_2(11),
      I5 => g_2(12),
      O => \g_3[5]_i_1_n_0\
    );
\g_3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => g_2(6),
      I1 => g_2(9),
      I2 => g_2(8),
      I3 => g_2(10),
      I4 => g_2(11),
      I5 => g_2(12),
      O => \g_3[6]_i_1_n_0\
    );
\g_3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => g_2(7),
      I1 => g_2(9),
      I2 => g_2(8),
      I3 => g_2(10),
      I4 => g_2(11),
      I5 => g_2(12),
      O => \g_3[7]_i_1_n_0\
    );
\g_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_3[0]_i_1_n_0\,
      Q => \^gp\(0)
    );
\g_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_3[1]_i_1_n_0\,
      Q => \^gp\(1)
    );
\g_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_3[2]_i_1_n_0\,
      Q => \^gp\(2)
    );
\g_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_3[3]_i_1_n_0\,
      Q => \^gp\(3)
    );
\g_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_3[4]_i_1_n_0\,
      Q => \^gp\(4)
    );
\g_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_3[5]_i_1_n_0\,
      Q => \^gp\(5)
    );
\g_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_3[6]_i_1_n_0\,
      Q => \^gp\(6)
    );
\g_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_3[7]_i_1_n_0\,
      Q => \^gp\(7)
    );
\g_b[14]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(6),
      O => \g_b[14]_i_10_n_0\
    );
\g_b[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(5),
      I1 => b_0(7),
      O => \g_b[14]_i_11_n_0\
    );
\g_b[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(6),
      O => \g_b[14]_i_12_n_0\
    );
\g_b[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(3),
      I1 => b_0(5),
      O => \g_b[14]_i_13_n_0\
    );
\g_b[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(4),
      O => \g_b[14]_i_14_n_0\
    );
\g_b[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => b_0(6),
      I1 => \g_b_reg[14]_i_2_n_6\,
      I2 => b_0(5),
      I3 => b_0(7),
      I4 => \g_b_reg[14]_i_2_n_7\,
      O => \g_b[14]_i_3_n_0\
    );
\g_b[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D40400D"
    )
        port map (
      I0 => b_0(4),
      I1 => \g_b_reg[14]_i_8_n_4\,
      I2 => b_0(7),
      I3 => \g_b_reg[14]_i_2_n_7\,
      I4 => b_0(5),
      O => \g_b[14]_i_4_n_0\
    );
\g_b[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => b_0(7),
      I1 => \g_b_reg[14]_i_2_n_1\,
      O => \g_b[14]_i_5_n_0\
    );
\g_b[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB4F04DF0D20F2"
    )
        port map (
      I0 => \g_b_reg[14]_i_2_n_7\,
      I1 => b_0(5),
      I2 => \g_b_reg[14]_i_2_n_6\,
      I3 => b_0(6),
      I4 => \g_b_reg[14]_i_2_n_1\,
      I5 => b_0(7),
      O => \g_b[14]_i_6_n_0\
    );
\g_b[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \g_b[14]_i_4_n_0\,
      I1 => b_0(6),
      I2 => \g_b_reg[14]_i_2_n_6\,
      I3 => \g_b_reg[14]_i_2_n_7\,
      I4 => b_0(7),
      I5 => b_0(5),
      O => \g_b[14]_i_7_n_0\
    );
\g_b[14]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(7),
      O => \g_b[14]_i_9_n_0\
    );
\g_b[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(1),
      O => \g_b[2]_i_10_n_0\
    );
\g_b[2]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(0),
      O => \g_b[2]_i_11_n_0\
    );
\g_b[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(1),
      I1 => b_0(3),
      O => \g_b[2]_i_13_n_0\
    );
\g_b[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(0),
      I1 => b_0(2),
      O => \g_b[2]_i_14_n_0\
    );
\g_b[2]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(1),
      O => \g_b[2]_i_15_n_0\
    );
\g_b[2]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(0),
      O => \g_b[2]_i_16_n_0\
    );
\g_b[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => b_0(5),
      I1 => \g_b_reg[2]_i_12_n_4\,
      O => \g_b[2]_i_3_n_0\
    );
\g_b[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_b_reg[2]_i_12_n_4\,
      I1 => b_0(5),
      O => \g_b[2]_i_4_n_0\
    );
\g_b[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \g_b_reg[2]_i_12_n_4\,
      I1 => b_0(5),
      I2 => b_0(6),
      I3 => \g_b_reg[14]_i_8_n_7\,
      I4 => b_0(1),
      O => \g_b[2]_i_5_n_0\
    );
\g_b[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \g_b_reg[2]_i_12_n_4\,
      I1 => b_0(5),
      I2 => b_0(0),
      O => \g_b[2]_i_6_n_0\
    );
\g_b[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(4),
      I1 => \g_b_reg[2]_i_12_n_5\,
      O => \g_b[2]_i_7_n_0\
    );
\g_b[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(3),
      I1 => \g_b_reg[2]_i_12_n_6\,
      O => \g_b[2]_i_8_n_0\
    );
\g_b[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(2),
      I1 => \r_b_reg[3]_i_13_n_7\,
      O => \g_b[2]_i_9_n_0\
    );
\g_b[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b_0(5),
      I1 => \g_b_reg[14]_i_2_n_7\,
      I2 => b_0(7),
      O => \g_b[6]_i_10_n_0\
    );
\g_b[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400D0D40"
    )
        port map (
      I0 => b_0(3),
      I1 => \g_b_reg[14]_i_8_n_5\,
      I2 => b_0(7),
      I3 => \g_b_reg[14]_i_8_n_4\,
      I4 => b_0(4),
      O => \g_b[6]_i_2_n_0\
    );
\g_b[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8338"
    )
        port map (
      I0 => \g_b_reg[14]_i_8_n_6\,
      I1 => b_0(7),
      I2 => \g_b_reg[14]_i_8_n_5\,
      I3 => b_0(3),
      O => \g_b[6]_i_3_n_0\
    );
\g_b[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \g_b_reg[14]_i_8_n_6\,
      I1 => b_0(7),
      I2 => b_0(2),
      O => \g_b[6]_i_4_n_0\
    );
\g_b[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(7),
      I2 => \g_b_reg[14]_i_8_n_6\,
      O => \g_b[6]_i_5_n_0\
    );
\g_b[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DF00FB4F04B2DF0"
    )
        port map (
      I0 => \g_b_reg[14]_i_8_n_5\,
      I1 => b_0(3),
      I2 => \g_b[6]_i_10_n_0\,
      I3 => b_0(7),
      I4 => \g_b_reg[14]_i_8_n_4\,
      I5 => b_0(4),
      O => \g_b[6]_i_6_n_0\
    );
\g_b[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3C3C33C3C69C3"
    )
        port map (
      I0 => \g_b_reg[14]_i_8_n_6\,
      I1 => b_0(4),
      I2 => \g_b_reg[14]_i_8_n_4\,
      I3 => b_0(7),
      I4 => \g_b_reg[14]_i_8_n_5\,
      I5 => b_0(3),
      O => \g_b[6]_i_7_n_0\
    );
\g_b[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C9696C3"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(3),
      I2 => \g_b_reg[14]_i_8_n_5\,
      I3 => b_0(7),
      I4 => \g_b_reg[14]_i_8_n_6\,
      O => \g_b[6]_i_8_n_0\
    );
\g_b[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(7),
      I2 => \g_b_reg[14]_i_8_n_6\,
      I3 => b_0(1),
      I4 => b_0(6),
      I5 => \g_b_reg[14]_i_8_n_7\,
      O => \g_b[6]_i_9_n_0\
    );
\g_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(5),
      Q => g_b(0)
    );
\g_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(15),
      Q => g_b(14)
    );
\g_b_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_b_reg[6]_i_1_n_0\,
      CO(3) => \NLW_g_b_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \g_b_reg[14]_i_1_n_1\,
      CO(1) => \g_b_reg[14]_i_1_n_2\,
      CO(0) => \g_b_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g_b_reg[14]_i_2_n_1\,
      DI(1) => \g_b[14]_i_3_n_0\,
      DI(0) => \g_b[14]_i_4_n_0\,
      O(3 downto 0) => g_b0(15 downto 12),
      S(3) => '1',
      S(2) => \g_b[14]_i_5_n_0\,
      S(1) => \g_b[14]_i_6_n_0\,
      S(0) => \g_b[14]_i_7_n_0\
    );
\g_b_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_b_reg[14]_i_8_n_0\,
      CO(3) => \NLW_g_b_reg[14]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \g_b_reg[14]_i_2_n_1\,
      CO(1) => \NLW_g_b_reg[14]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \g_b_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => b_0(7 downto 6),
      O(3 downto 2) => \NLW_g_b_reg[14]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \g_b_reg[14]_i_2_n_6\,
      O(0) => \g_b_reg[14]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \g_b[14]_i_9_n_0\,
      S(0) => \g_b[14]_i_10_n_0\
    );
\g_b_reg[14]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_b_reg[2]_i_12_n_0\,
      CO(3) => \g_b_reg[14]_i_8_n_0\,
      CO(2) => \g_b_reg[14]_i_8_n_1\,
      CO(1) => \g_b_reg[14]_i_8_n_2\,
      CO(0) => \g_b_reg[14]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => b_0(5 downto 2),
      O(3) => \g_b_reg[14]_i_8_n_4\,
      O(2) => \g_b_reg[14]_i_8_n_5\,
      O(1) => \g_b_reg[14]_i_8_n_6\,
      O(0) => \g_b_reg[14]_i_8_n_7\,
      S(3) => \g_b[14]_i_11_n_0\,
      S(2) => \g_b[14]_i_12_n_0\,
      S(1) => \g_b[14]_i_13_n_0\,
      S(0) => \g_b[14]_i_14_n_0\
    );
\g_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(6),
      Q => g_b(1)
    );
\g_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(7),
      Q => g_b(2)
    );
\g_b_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_b_reg[2]_i_2_n_0\,
      CO(3) => \g_b_reg[2]_i_1_n_0\,
      CO(2) => \g_b_reg[2]_i_1_n_1\,
      CO(1) => \g_b_reg[2]_i_1_n_2\,
      CO(0) => \g_b_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \g_b[2]_i_3_n_0\,
      DI(2) => \g_b[2]_i_4_n_0\,
      DI(1 downto 0) => b_0(4 downto 3),
      O(3 downto 1) => g_b0(7 downto 5),
      O(0) => \NLW_g_b_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \g_b[2]_i_5_n_0\,
      S(2) => \g_b[2]_i_6_n_0\,
      S(1) => \g_b[2]_i_7_n_0\,
      S(0) => \g_b[2]_i_8_n_0\
    );
\g_b_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_b_reg[2]_i_12_n_0\,
      CO(2) => \g_b_reg[2]_i_12_n_1\,
      CO(1) => \g_b_reg[2]_i_12_n_2\,
      CO(0) => \g_b_reg[2]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => b_0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \g_b_reg[2]_i_12_n_4\,
      O(2) => \g_b_reg[2]_i_12_n_5\,
      O(1) => \g_b_reg[2]_i_12_n_6\,
      O(0) => \NLW_g_b_reg[2]_i_12_O_UNCONNECTED\(0),
      S(3) => \g_b[2]_i_13_n_0\,
      S(2) => \g_b[2]_i_14_n_0\,
      S(1) => \g_b[2]_i_15_n_0\,
      S(0) => \g_b[2]_i_16_n_0\
    );
\g_b_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_b_reg[2]_i_2_n_0\,
      CO(2) => \g_b_reg[2]_i_2_n_1\,
      CO(1) => \g_b_reg[2]_i_2_n_2\,
      CO(0) => \g_b_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => b_0(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_g_b_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \g_b[2]_i_9_n_0\,
      S(2) => \g_b[2]_i_10_n_0\,
      S(1) => \g_b[2]_i_11_n_0\,
      S(0) => '0'
    );
\g_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(8),
      Q => g_b(3)
    );
\g_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(9),
      Q => g_b(4)
    );
\g_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(10),
      Q => g_b(5)
    );
\g_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(11),
      Q => g_b(6)
    );
\g_b_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_b_reg[2]_i_1_n_0\,
      CO(3) => \g_b_reg[6]_i_1_n_0\,
      CO(2) => \g_b_reg[6]_i_1_n_1\,
      CO(1) => \g_b_reg[6]_i_1_n_2\,
      CO(0) => \g_b_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \g_b[6]_i_2_n_0\,
      DI(2) => \g_b[6]_i_3_n_0\,
      DI(1) => \g_b[6]_i_4_n_0\,
      DI(0) => \g_b[6]_i_5_n_0\,
      O(3 downto 0) => g_b0(11 downto 8),
      S(3) => \g_b[6]_i_6_n_0\,
      S(2) => \g_b[6]_i_7_n_0\,
      S(1) => \g_b[6]_i_8_n_0\,
      S(0) => \g_b[6]_i_9_n_0\
    );
\g_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(12),
      Q => g_b(7)
    );
\g_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(13),
      Q => g_b(8)
    );
\g_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_b0(14),
      Q => g_b(9)
    );
\g_g[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_g_reg[3]_i_5_n_7\,
      I1 => g_0(0),
      O => g_g0(5)
    );
\g_g[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(7),
      O => \g_g[11]_i_10_n_0\
    );
\g_g[11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(6),
      O => \g_g[11]_i_12_n_0\
    );
\g_g[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(7),
      I1 => g_0(5),
      O => \g_g[11]_i_13_n_0\
    );
\g_g[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(6),
      I1 => g_0(4),
      O => \g_g[11]_i_14_n_0\
    );
\g_g[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(5),
      I1 => g_0(3),
      O => \g_g[11]_i_15_n_0\
    );
\g_g[11]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g_g_reg[11]_i_18_n_0\,
      O => \g_g[11]_i_16_n_0\
    );
\g_g[11]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g_g_reg[11]_i_18_n_5\,
      O => \g_g[11]_i_17_n_0\
    );
\g_g[11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_0(7),
      O => \g_g[11]_i_19_n_0\
    );
\g_g[11]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(7),
      O => \g_g[11]_i_20_n_0\
    );
\g_g[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(7),
      I1 => g_0(6),
      O => \g_g[11]_i_21_n_0\
    );
\g_g[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F110"
    )
        port map (
      I0 => g_0(7),
      I1 => g_0(6),
      I2 => \g_g_reg[11]_i_9_n_5\,
      I3 => \g_g_reg[11]_i_11_n_1\,
      O => \g_g[11]_i_3_n_0\
    );
\g_g[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E88E"
    )
        port map (
      I0 => \g_g_reg[11]_i_9_n_6\,
      I1 => \g_g_reg[11]_i_11_n_6\,
      I2 => g_0(7),
      I3 => g_0(6),
      O => \g_g[11]_i_4_n_0\
    );
\g_g[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g_g_reg[11]_i_2_n_6\,
      O => \g_g[11]_i_5_n_0\
    );
\g_g[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => \g_g_reg[11]_i_9_n_4\,
      I1 => g_0(6),
      I2 => g_0(7),
      I3 => \g_g_reg[11]_i_2_n_7\,
      O => \g_g[11]_i_6_n_0\
    );
\g_g[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8787871E"
    )
        port map (
      I0 => \g_g_reg[11]_i_11_n_1\,
      I1 => \g_g_reg[11]_i_9_n_5\,
      I2 => \g_g_reg[11]_i_9_n_4\,
      I3 => g_0(6),
      I4 => g_0(7),
      O => \g_g[11]_i_7_n_0\
    );
\g_g[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \g_g[11]_i_4_n_0\,
      I1 => \g_g_reg[11]_i_9_n_5\,
      I2 => \g_g_reg[11]_i_11_n_1\,
      I3 => g_0(6),
      I4 => g_0(7),
      O => \g_g[11]_i_8_n_0\
    );
\g_g[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g_g_reg[11]_i_2_n_6\,
      O => \g_g[14]_i_2_n_0\
    );
\g_g[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g_g_reg[11]_i_2_n_6\,
      O => \g_g[14]_i_3_n_0\
    );
\g_g[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(7),
      I1 => g_0(5),
      O => \g_g[3]_i_11_n_0\
    );
\g_g[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(4),
      I1 => g_0(6),
      O => \g_g[3]_i_12_n_0\
    );
\g_g[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(3),
      I1 => g_0(5),
      O => \g_g[3]_i_13_n_0\
    );
\g_g[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(2),
      I1 => g_0(4),
      O => \g_g[3]_i_14_n_0\
    );
\g_g[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(1),
      I1 => g_0(3),
      O => \g_g[3]_i_15_n_0\
    );
\g_g[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(0),
      I1 => g_0(2),
      O => \g_g[3]_i_16_n_0\
    );
\g_g[3]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(1),
      O => \g_g[3]_i_17_n_0\
    );
\g_g[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_0(0),
      O => \g_g[3]_i_18_n_0\
    );
\g_g[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => g_0(2),
      I1 => \g_g_reg[7]_i_11_n_7\,
      I2 => \g_g_reg[7]_i_10_n_7\,
      O => \g_g[3]_i_2_n_0\
    );
\g_g[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => g_0(1),
      I1 => g_0(0),
      I2 => \g_g_reg[3]_i_5_n_6\,
      O => \g_g[3]_i_3_n_0\
    );
\g_g[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => g_0(1),
      I1 => \g_g_reg[3]_i_5_n_6\,
      I2 => g_0(0),
      O => \g_g[3]_i_4_n_0\
    );
\g_g[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_g_reg[7]_i_10_n_6\,
      I1 => \g_g_reg[7]_i_11_n_6\,
      I2 => g_0(3),
      I3 => \g_g[3]_i_2_n_0\,
      O => \g_g[3]_i_6_n_0\
    );
\g_g[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => g_0(2),
      I1 => \g_g_reg[7]_i_11_n_7\,
      I2 => \g_g_reg[7]_i_10_n_7\,
      I3 => \g_g[3]_i_3_n_0\,
      O => \g_g[3]_i_7_n_0\
    );
\g_g[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => g_0(1),
      I1 => g_0(0),
      I2 => \g_g_reg[3]_i_5_n_6\,
      O => \g_g[3]_i_8_n_0\
    );
\g_g[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_g_reg[3]_i_5_n_7\,
      I1 => g_0(0),
      O => \g_g[3]_i_9_n_0\
    );
\g_g[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g_g_reg[11]_i_18_n_6\,
      O => \g_g[7]_i_12_n_0\
    );
\g_g[7]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g_g_reg[11]_i_18_n_7\,
      O => \g_g[7]_i_13_n_0\
    );
\g_g[7]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g_g_reg[3]_i_5_n_4\,
      O => \g_g[7]_i_14_n_0\
    );
\g_g[7]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g_g_reg[3]_i_5_n_5\,
      O => \g_g[7]_i_15_n_0\
    );
\g_g[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(4),
      I1 => g_0(2),
      O => \g_g[7]_i_16_n_0\
    );
\g_g[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(3),
      I1 => g_0(1),
      O => \g_g[7]_i_17_n_0\
    );
\g_g[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(2),
      I1 => g_0(0),
      O => \g_g[7]_i_18_n_0\
    );
\g_g[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_0(1),
      O => \g_g[7]_i_19_n_0\
    );
\g_g[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \g_g_reg[11]_i_9_n_7\,
      I1 => \g_g_reg[11]_i_11_n_7\,
      I2 => g_0(6),
      O => \g_g[7]_i_2_n_0\
    );
\g_g[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g_g_reg[7]_i_10_n_4\,
      I1 => g_0(5),
      I2 => \g_g_reg[7]_i_11_n_4\,
      O => \g_g[7]_i_3_n_0\
    );
\g_g[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g_g_reg[7]_i_11_n_5\,
      I1 => g_0(4),
      I2 => \g_g_reg[7]_i_10_n_5\,
      O => \g_g[7]_i_4_n_0\
    );
\g_g[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g_g_reg[7]_i_10_n_6\,
      I1 => \g_g_reg[7]_i_11_n_6\,
      I2 => g_0(3),
      O => \g_g[7]_i_5_n_0\
    );
\g_g[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \g_g_reg[11]_i_9_n_6\,
      I1 => \g_g_reg[11]_i_11_n_6\,
      I2 => g_0(7),
      I3 => g_0(6),
      I4 => \g_g[7]_i_2_n_0\,
      O => \g_g[7]_i_6_n_0\
    );
\g_g[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \g_g_reg[11]_i_9_n_7\,
      I1 => \g_g_reg[11]_i_11_n_7\,
      I2 => g_0(6),
      I3 => \g_g[7]_i_3_n_0\,
      O => \g_g[7]_i_7_n_0\
    );
\g_g[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_g_reg[7]_i_10_n_4\,
      I1 => g_0(5),
      I2 => \g_g_reg[7]_i_11_n_4\,
      I3 => \g_g[7]_i_4_n_0\,
      O => \g_g[7]_i_8_n_0\
    );
\g_g[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_g_reg[7]_i_11_n_5\,
      I1 => g_0(4),
      I2 => \g_g_reg[7]_i_10_n_5\,
      I3 => \g_g[7]_i_5_n_0\,
      O => \g_g[7]_i_9_n_0\
    );
\g_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(5),
      Q => g_g(0)
    );
\g_g_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(15),
      Q => g_g(10)
    );
\g_g_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(16),
      Q => g_g(11)
    );
\g_g_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_g_reg[7]_i_1_n_0\,
      CO(3) => \g_g_reg[11]_i_1_n_0\,
      CO(2) => \g_g_reg[11]_i_1_n_1\,
      CO(1) => \g_g_reg[11]_i_1_n_2\,
      CO(0) => \g_g_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g_g_reg[11]_i_2_n_7\,
      DI(1) => \g_g[11]_i_3_n_0\,
      DI(0) => \g_g[11]_i_4_n_0\,
      O(3 downto 0) => g_g0(16 downto 13),
      S(3) => \g_g[11]_i_5_n_0\,
      S(2) => \g_g[11]_i_6_n_0\,
      S(1) => \g_g[11]_i_7_n_0\,
      S(0) => \g_g[11]_i_8_n_0\
    );
\g_g_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_g_reg[7]_i_10_n_0\,
      CO(3) => \NLW_g_g_reg[11]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \g_g_reg[11]_i_11_n_1\,
      CO(1) => \NLW_g_g_reg[11]_i_11_CO_UNCONNECTED\(1),
      CO(0) => \g_g_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_g_g_reg[11]_i_11_O_UNCONNECTED\(3 downto 2),
      O(1) => \g_g_reg[11]_i_11_n_6\,
      O(0) => \g_g_reg[11]_i_11_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \g_g[11]_i_16_n_0\,
      S(0) => \g_g[11]_i_17_n_0\
    );
\g_g_reg[11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_g_reg[3]_i_5_n_0\,
      CO(3) => \g_g_reg[11]_i_18_n_0\,
      CO(2) => \NLW_g_g_reg[11]_i_18_CO_UNCONNECTED\(2),
      CO(1) => \g_g_reg[11]_i_18_n_2\,
      CO(0) => \g_g_reg[11]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => g_0(7),
      DI(1) => '0',
      DI(0) => g_0(6),
      O(3) => \NLW_g_g_reg[11]_i_18_O_UNCONNECTED\(3),
      O(2) => \g_g_reg[11]_i_18_n_5\,
      O(1) => \g_g_reg[11]_i_18_n_6\,
      O(0) => \g_g_reg[11]_i_18_n_7\,
      S(3) => '1',
      S(2) => \g_g[11]_i_19_n_0\,
      S(1) => \g_g[11]_i_20_n_0\,
      S(0) => \g_g[11]_i_21_n_0\
    );
\g_g_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_g_reg[11]_i_9_n_0\,
      CO(3 downto 1) => \NLW_g_g_reg[11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \g_g_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => g_0(7),
      O(3 downto 2) => \NLW_g_g_reg[11]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \g_g_reg[11]_i_2_n_6\,
      O(0) => \g_g_reg[11]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \g_g[11]_i_10_n_0\
    );
\g_g_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_g_reg[7]_i_11_n_0\,
      CO(3) => \g_g_reg[11]_i_9_n_0\,
      CO(2) => \g_g_reg[11]_i_9_n_1\,
      CO(1) => \g_g_reg[11]_i_9_n_2\,
      CO(0) => \g_g_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => g_0(6),
      DI(2 downto 0) => g_0(7 downto 5),
      O(3) => \g_g_reg[11]_i_9_n_4\,
      O(2) => \g_g_reg[11]_i_9_n_5\,
      O(1) => \g_g_reg[11]_i_9_n_6\,
      O(0) => \g_g_reg[11]_i_9_n_7\,
      S(3) => \g_g[11]_i_12_n_0\,
      S(2) => \g_g[11]_i_13_n_0\,
      S(1) => \g_g[11]_i_14_n_0\,
      S(0) => \g_g[11]_i_15_n_0\
    );
\g_g_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(17),
      Q => g_g(12)
    );
\g_g_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(18),
      Q => g_g(14)
    );
\g_g_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_g_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_g_g_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \g_g_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_g_g_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => g_g0(18 downto 17),
      S(3 downto 2) => B"00",
      S(1) => \g_g[14]_i_2_n_0\,
      S(0) => \g_g[14]_i_3_n_0\
    );
\g_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(6),
      Q => g_g(1)
    );
\g_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(7),
      Q => g_g(2)
    );
\g_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(8),
      Q => g_g(3)
    );
\g_g_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_g_reg[3]_i_1_n_0\,
      CO(2) => \g_g_reg[3]_i_1_n_1\,
      CO(1) => \g_g_reg[3]_i_1_n_2\,
      CO(0) => \g_g_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \g_g[3]_i_2_n_0\,
      DI(2) => \g_g[3]_i_3_n_0\,
      DI(1) => \g_g[3]_i_4_n_0\,
      DI(0) => \g_g_reg[3]_i_5_n_7\,
      O(3 downto 1) => g_g0(8 downto 6),
      O(0) => \NLW_g_g_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \g_g[3]_i_6_n_0\,
      S(2) => \g_g[3]_i_7_n_0\,
      S(1) => \g_g[3]_i_8_n_0\,
      S(0) => \g_g[3]_i_9_n_0\
    );
\g_g_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_g_reg[3]_i_10_n_0\,
      CO(2) => \g_g_reg[3]_i_10_n_1\,
      CO(1) => \g_g_reg[3]_i_10_n_2\,
      CO(0) => \g_g_reg[3]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => g_0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \NLW_g_g_reg[3]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \g_g[3]_i_15_n_0\,
      S(2) => \g_g[3]_i_16_n_0\,
      S(1) => \g_g[3]_i_17_n_0\,
      S(0) => \g_g[3]_i_18_n_0\
    );
\g_g_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_g_reg[3]_i_10_n_0\,
      CO(3) => \g_g_reg[3]_i_5_n_0\,
      CO(2) => \g_g_reg[3]_i_5_n_1\,
      CO(1) => \g_g_reg[3]_i_5_n_2\,
      CO(0) => \g_g_reg[3]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => g_0(7),
      DI(2 downto 0) => g_0(4 downto 2),
      O(3) => \g_g_reg[3]_i_5_n_4\,
      O(2) => \g_g_reg[3]_i_5_n_5\,
      O(1) => \g_g_reg[3]_i_5_n_6\,
      O(0) => \g_g_reg[3]_i_5_n_7\,
      S(3) => \g_g[3]_i_11_n_0\,
      S(2) => \g_g[3]_i_12_n_0\,
      S(1) => \g_g[3]_i_13_n_0\,
      S(0) => \g_g[3]_i_14_n_0\
    );
\g_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(9),
      Q => g_g(4)
    );
\g_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(10),
      Q => g_g(5)
    );
\g_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(11),
      Q => g_g(6)
    );
\g_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(12),
      Q => g_g(7)
    );
\g_g_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_g_reg[3]_i_1_n_0\,
      CO(3) => \g_g_reg[7]_i_1_n_0\,
      CO(2) => \g_g_reg[7]_i_1_n_1\,
      CO(1) => \g_g_reg[7]_i_1_n_2\,
      CO(0) => \g_g_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \g_g[7]_i_2_n_0\,
      DI(2) => \g_g[7]_i_3_n_0\,
      DI(1) => \g_g[7]_i_4_n_0\,
      DI(0) => \g_g[7]_i_5_n_0\,
      O(3 downto 0) => g_g0(12 downto 9),
      S(3) => \g_g[7]_i_6_n_0\,
      S(2) => \g_g[7]_i_7_n_0\,
      S(1) => \g_g[7]_i_8_n_0\,
      S(0) => \g_g[7]_i_9_n_0\
    );
\g_g_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_g_reg[7]_i_10_n_0\,
      CO(2) => \g_g_reg[7]_i_10_n_1\,
      CO(1) => \g_g_reg[7]_i_10_n_2\,
      CO(0) => \g_g_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \g_g_reg[3]_i_5_n_4\,
      DI(0) => '0',
      O(3) => \g_g_reg[7]_i_10_n_4\,
      O(2) => \g_g_reg[7]_i_10_n_5\,
      O(1) => \g_g_reg[7]_i_10_n_6\,
      O(0) => \g_g_reg[7]_i_10_n_7\,
      S(3) => \g_g[7]_i_12_n_0\,
      S(2) => \g_g[7]_i_13_n_0\,
      S(1) => \g_g[7]_i_14_n_0\,
      S(0) => \g_g[7]_i_15_n_0\
    );
\g_g_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_g_reg[7]_i_11_n_0\,
      CO(2) => \g_g_reg[7]_i_11_n_1\,
      CO(1) => \g_g_reg[7]_i_11_n_2\,
      CO(0) => \g_g_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => g_0(4 downto 2),
      DI(0) => '0',
      O(3) => \g_g_reg[7]_i_11_n_4\,
      O(2) => \g_g_reg[7]_i_11_n_5\,
      O(1) => \g_g_reg[7]_i_11_n_6\,
      O(0) => \g_g_reg[7]_i_11_n_7\,
      S(3) => \g_g[7]_i_16_n_0\,
      S(2) => \g_g[7]_i_17_n_0\,
      S(1) => \g_g[7]_i_18_n_0\,
      S(0) => \g_g[7]_i_19_n_0\
    );
\g_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(13),
      Q => g_g(8)
    );
\g_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_g0(14),
      Q => g_g(9)
    );
\g_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => r_0(7),
      I1 => r_0(6),
      I2 => \g_r[14]_i_2_n_0\,
      O => \g_r[14]_i_1_n_0\
    );
\g_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => r_0(4),
      I1 => r_0(2),
      I2 => r_0(0),
      I3 => r_0(1),
      I4 => r_0(3),
      I5 => r_0(5),
      O => \g_r[14]_i_2_n_0\
    );
\g_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_0(0),
      I1 => r_0(1),
      O => \g_r[2]_i_1_n_0\
    );
\g_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => r_0(1),
      I1 => r_0(0),
      I2 => r_0(2),
      O => \g_r[3]_i_1_n_0\
    );
\g_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => r_0(2),
      I1 => r_0(0),
      I2 => r_0(1),
      I3 => r_0(3),
      O => \g_r[4]_i_1_n_0\
    );
\g_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => r_0(3),
      I1 => r_0(1),
      I2 => r_0(0),
      I3 => r_0(2),
      I4 => r_0(4),
      O => \g_r[5]_i_1_n_0\
    );
\g_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => r_0(4),
      I1 => r_0(2),
      I2 => r_0(0),
      I3 => r_0(1),
      I4 => r_0(3),
      I5 => r_0(5),
      O => \g_r[6]_i_1_n_0\
    );
\g_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_r[14]_i_2_n_0\,
      I1 => r_0(6),
      O => \g_r[7]_i_1_n_0\
    );
\g_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => r_0(6),
      I1 => \g_r[14]_i_2_n_0\,
      I2 => r_0(7),
      O => \g_r[8]_i_1_n_0\
    );
\g_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_r[14]_i_1_n_0\,
      Q => g_r(14)
    );
\g_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_0(0),
      Q => g_r(1)
    );
\g_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_r[2]_i_1_n_0\,
      Q => g_r(2)
    );
\g_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_r[3]_i_1_n_0\,
      Q => g_r(3)
    );
\g_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_r[4]_i_1_n_0\,
      Q => g_r(4)
    );
\g_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_r[5]_i_1_n_0\,
      Q => g_r(5)
    );
\g_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_r[6]_i_1_n_0\,
      Q => g_r(6)
    );
\g_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_r[7]_i_1_n_0\,
      Q => g_r(7)
    );
\g_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \g_r[8]_i_1_n_0\,
      Q => g_r(8)
    );
\newLeftX[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^valid\,
      I1 => pDetect,
      O => \newLeftX_reg[0]\
    );
\oXcont_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(0),
      Q => ADDRBWRADDR(0),
      R => '0'
    );
\oXcont_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(10),
      Q => ADDRBWRADDR(10),
      R => '0'
    );
\oXcont_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(11),
      Q => ADDRBWRADDR(11),
      R => '0'
    );
\oXcont_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(1),
      Q => ADDRBWRADDR(1),
      R => '0'
    );
\oXcont_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(2),
      Q => ADDRBWRADDR(2),
      R => '0'
    );
\oXcont_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(3),
      Q => ADDRBWRADDR(3),
      R => '0'
    );
\oXcont_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(4),
      Q => ADDRBWRADDR(4),
      R => '0'
    );
\oXcont_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(5),
      Q => ADDRBWRADDR(5),
      R => '0'
    );
\oXcont_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(6),
      Q => ADDRBWRADDR(6),
      R => '0'
    );
\oXcont_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(7),
      Q => ADDRBWRADDR(7),
      R => '0'
    );
\oXcont_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(8),
      Q => ADDRBWRADDR(8),
      R => '0'
    );
\oXcont_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pXcont(9),
      Q => ADDRBWRADDR(9),
      R => '0'
    );
\oYcont_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(0),
      Q => \^pycont_reg[15]\(0),
      R => '0'
    );
\oYcont_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(10),
      Q => \^pycont_reg[15]\(10),
      R => '0'
    );
\oYcont_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(11),
      Q => \^pycont_reg[15]\(11),
      R => '0'
    );
\oYcont_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s1pYcont_reg[12]_srl3_n_0\,
      Q => \^pycont_reg[15]\(12),
      R => '0'
    );
\oYcont_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s1pYcont_reg[13]_srl3_n_0\,
      Q => \^pycont_reg[15]\(13),
      R => '0'
    );
\oYcont_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s1pYcont_reg[14]_srl3_n_0\,
      Q => \^pycont_reg[15]\(14),
      R => '0'
    );
\oYcont_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s1pYcont_reg[15]_srl3_n_0\,
      Q => \^pycont_reg[15]\(15),
      R => '0'
    );
\oYcont_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(1),
      Q => \^pycont_reg[15]\(1),
      R => '0'
    );
\oYcont_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(2),
      Q => \^pycont_reg[15]\(2),
      R => '0'
    );
\oYcont_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(3),
      Q => \^pycont_reg[15]\(3),
      R => '0'
    );
\oYcont_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(4),
      Q => \^pycont_reg[15]\(4),
      R => '0'
    );
\oYcont_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(5),
      Q => \^pycont_reg[15]\(5),
      R => '0'
    );
\oYcont_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(6),
      Q => \^pycont_reg[15]\(6),
      R => '0'
    );
\oYcont_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(7),
      Q => \^pycont_reg[15]\(7),
      R => '0'
    );
\oYcont_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(8),
      Q => \^pycont_reg[15]\(8),
      R => '0'
    );
\oYcont_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s1pYcont(9),
      Q => \^pycont_reg[15]\(9),
      R => '0'
    );
pEnable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mod5_inst/pEnable2\,
      I1 => \mod5_inst/pEnable314_in\,
      I2 => \mod5_inst/pEnable317_in\,
      I3 => \mod5_inst/pEnable3\,
      I4 => \mod5_inst/pEnable216_in\,
      I5 => \mod5_inst/pEnable315_in\,
      O => pEnable0
    );
pEnable_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(3),
      I1 => \^bp\(3),
      I2 => Q(2),
      I3 => \^bp\(2),
      O => pEnable_i_10_n_0
    );
pEnable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(1),
      I1 => \^bp\(1),
      I2 => Q(0),
      I3 => \^bp\(0),
      O => pEnable_i_11_n_0
    );
pEnable_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bp\(7),
      I1 => Q(7),
      I2 => \^bp\(6),
      I3 => Q(6),
      O => pEnable_i_12_n_0
    );
pEnable_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bp\(5),
      I1 => Q(5),
      I2 => \^bp\(4),
      I3 => Q(4),
      O => pEnable_i_13_n_0
    );
pEnable_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bp\(3),
      I1 => Q(3),
      I2 => \^bp\(2),
      I3 => Q(2),
      O => pEnable_i_14_n_0
    );
pEnable_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bp\(1),
      I1 => Q(1),
      I2 => \^bp\(0),
      I3 => Q(0),
      O => pEnable_i_15_n_0
    );
pEnable_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \rh_reg[7]\(7),
      I1 => \^rp\(7),
      I2 => \rh_reg[7]\(6),
      I3 => \^rp\(6),
      O => pEnable_i_16_n_0
    );
pEnable_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \rh_reg[7]\(5),
      I1 => \^rp\(5),
      I2 => \rh_reg[7]\(4),
      I3 => \^rp\(4),
      O => pEnable_i_17_n_0
    );
pEnable_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \rh_reg[7]\(3),
      I1 => \^rp\(3),
      I2 => \rh_reg[7]\(2),
      I3 => \^rp\(2),
      O => pEnable_i_18_n_0
    );
pEnable_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \rh_reg[7]\(1),
      I1 => \^rp\(1),
      I2 => \rh_reg[7]\(0),
      I3 => \^rp\(0),
      O => pEnable_i_19_n_0
    );
pEnable_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rp\(7),
      I1 => \rh_reg[7]\(7),
      I2 => \^rp\(6),
      I3 => \rh_reg[7]\(6),
      O => pEnable_i_20_n_0
    );
pEnable_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rp\(5),
      I1 => \rh_reg[7]\(5),
      I2 => \^rp\(4),
      I3 => \rh_reg[7]\(4),
      O => pEnable_i_21_n_0
    );
pEnable_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rp\(3),
      I1 => \rh_reg[7]\(3),
      I2 => \^rp\(2),
      I3 => \rh_reg[7]\(2),
      O => pEnable_i_22_n_0
    );
pEnable_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rp\(1),
      I1 => \rh_reg[7]\(1),
      I2 => \^rp\(0),
      I3 => \rh_reg[7]\(0),
      O => pEnable_i_23_n_0
    );
pEnable_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rp\(7),
      I1 => \rl_reg[7]\(7),
      I2 => \^rp\(6),
      I3 => \rl_reg[7]\(6),
      O => pEnable_i_24_n_0
    );
pEnable_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rp\(5),
      I1 => \rl_reg[7]\(5),
      I2 => \^rp\(4),
      I3 => \rl_reg[7]\(4),
      O => pEnable_i_25_n_0
    );
pEnable_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rp\(3),
      I1 => \rl_reg[7]\(3),
      I2 => \^rp\(2),
      I3 => \rl_reg[7]\(2),
      O => pEnable_i_26_n_0
    );
pEnable_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rp\(1),
      I1 => \rl_reg[7]\(1),
      I2 => \^rp\(0),
      I3 => \rl_reg[7]\(0),
      O => pEnable_i_27_n_0
    );
pEnable_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rl_reg[7]\(7),
      I1 => \^rp\(7),
      I2 => \rl_reg[7]\(6),
      I3 => \^rp\(6),
      O => pEnable_i_28_n_0
    );
pEnable_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rl_reg[7]\(5),
      I1 => \^rp\(5),
      I2 => \rl_reg[7]\(4),
      I3 => \^rp\(4),
      O => pEnable_i_29_n_0
    );
pEnable_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rl_reg[7]\(3),
      I1 => \^rp\(3),
      I2 => \rl_reg[7]\(2),
      I3 => \^rp\(2),
      O => pEnable_i_30_n_0
    );
pEnable_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rl_reg[7]\(1),
      I1 => \^rp\(1),
      I2 => \rl_reg[7]\(0),
      I3 => \^rp\(0),
      O => pEnable_i_31_n_0
    );
pEnable_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \gh_reg[7]\(7),
      I1 => \^gp\(7),
      I2 => \gh_reg[7]\(6),
      I3 => \^gp\(6),
      O => pEnable_i_32_n_0
    );
pEnable_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \gh_reg[7]\(5),
      I1 => \^gp\(5),
      I2 => \gh_reg[7]\(4),
      I3 => \^gp\(4),
      O => pEnable_i_33_n_0
    );
pEnable_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \gh_reg[7]\(3),
      I1 => \^gp\(3),
      I2 => \gh_reg[7]\(2),
      I3 => \^gp\(2),
      O => pEnable_i_34_n_0
    );
pEnable_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \gh_reg[7]\(1),
      I1 => \^gp\(1),
      I2 => \gh_reg[7]\(0),
      I3 => \^gp\(0),
      O => pEnable_i_35_n_0
    );
pEnable_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gp\(7),
      I1 => \gh_reg[7]\(7),
      I2 => \^gp\(6),
      I3 => \gh_reg[7]\(6),
      O => pEnable_i_36_n_0
    );
pEnable_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gp\(5),
      I1 => \gh_reg[7]\(5),
      I2 => \^gp\(4),
      I3 => \gh_reg[7]\(4),
      O => pEnable_i_37_n_0
    );
pEnable_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gp\(3),
      I1 => \gh_reg[7]\(3),
      I2 => \^gp\(2),
      I3 => \gh_reg[7]\(2),
      O => pEnable_i_38_n_0
    );
pEnable_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gp\(1),
      I1 => \gh_reg[7]\(1),
      I2 => \^gp\(0),
      I3 => \gh_reg[7]\(0),
      O => pEnable_i_39_n_0
    );
pEnable_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^bp\(7),
      I1 => \bl_reg[7]\(7),
      I2 => \^bp\(6),
      I3 => \bl_reg[7]\(6),
      O => pEnable_i_40_n_0
    );
pEnable_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^bp\(5),
      I1 => \bl_reg[7]\(5),
      I2 => \^bp\(4),
      I3 => \bl_reg[7]\(4),
      O => pEnable_i_41_n_0
    );
pEnable_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^bp\(3),
      I1 => \bl_reg[7]\(3),
      I2 => \^bp\(2),
      I3 => \bl_reg[7]\(2),
      O => pEnable_i_42_n_0
    );
pEnable_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^bp\(1),
      I1 => \bl_reg[7]\(1),
      I2 => \^bp\(0),
      I3 => \bl_reg[7]\(0),
      O => pEnable_i_43_n_0
    );
pEnable_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bl_reg[7]\(7),
      I1 => \^bp\(7),
      I2 => \bl_reg[7]\(6),
      I3 => \^bp\(6),
      O => pEnable_i_44_n_0
    );
pEnable_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bl_reg[7]\(5),
      I1 => \^bp\(5),
      I2 => \bl_reg[7]\(4),
      I3 => \^bp\(4),
      O => pEnable_i_45_n_0
    );
pEnable_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bl_reg[7]\(3),
      I1 => \^bp\(3),
      I2 => \bl_reg[7]\(2),
      I3 => \^bp\(2),
      O => pEnable_i_46_n_0
    );
pEnable_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bl_reg[7]\(1),
      I1 => \^bp\(1),
      I2 => \bl_reg[7]\(0),
      I3 => \^bp\(0),
      O => pEnable_i_47_n_0
    );
pEnable_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^gp\(7),
      I1 => \gl_reg[7]\(7),
      I2 => \^gp\(6),
      I3 => \gl_reg[7]\(6),
      O => pEnable_i_48_n_0
    );
pEnable_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^gp\(5),
      I1 => \gl_reg[7]\(5),
      I2 => \^gp\(4),
      I3 => \gl_reg[7]\(4),
      O => pEnable_i_49_n_0
    );
pEnable_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^gp\(3),
      I1 => \gl_reg[7]\(3),
      I2 => \^gp\(2),
      I3 => \gl_reg[7]\(2),
      O => pEnable_i_50_n_0
    );
pEnable_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^gp\(1),
      I1 => \gl_reg[7]\(1),
      I2 => \^gp\(0),
      I3 => \gl_reg[7]\(0),
      O => pEnable_i_51_n_0
    );
pEnable_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gl_reg[7]\(7),
      I1 => \^gp\(7),
      I2 => \gl_reg[7]\(6),
      I3 => \^gp\(6),
      O => pEnable_i_52_n_0
    );
pEnable_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gl_reg[7]\(5),
      I1 => \^gp\(5),
      I2 => \gl_reg[7]\(4),
      I3 => \^gp\(4),
      O => pEnable_i_53_n_0
    );
pEnable_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gl_reg[7]\(3),
      I1 => \^gp\(3),
      I2 => \gl_reg[7]\(2),
      I3 => \^gp\(2),
      O => pEnable_i_54_n_0
    );
pEnable_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gl_reg[7]\(1),
      I1 => \^gp\(1),
      I2 => \gl_reg[7]\(0),
      I3 => \^gp\(0),
      O => pEnable_i_55_n_0
    );
pEnable_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(7),
      I1 => \^bp\(7),
      I2 => Q(6),
      I3 => \^bp\(6),
      O => pEnable_i_8_n_0
    );
pEnable_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(5),
      I1 => \^bp\(5),
      I2 => Q(4),
      I3 => \^bp\(4),
      O => pEnable_i_9_n_0
    );
pEnable_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mod5_inst/pEnable2\,
      CO(2) => pEnable_reg_i_2_n_1,
      CO(1) => pEnable_reg_i_2_n_2,
      CO(0) => pEnable_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => pEnable_i_8_n_0,
      DI(2) => pEnable_i_9_n_0,
      DI(1) => pEnable_i_10_n_0,
      DI(0) => pEnable_i_11_n_0,
      O(3 downto 0) => NLW_pEnable_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => pEnable_i_12_n_0,
      S(2) => pEnable_i_13_n_0,
      S(1) => pEnable_i_14_n_0,
      S(0) => pEnable_i_15_n_0
    );
pEnable_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mod5_inst/pEnable314_in\,
      CO(2) => pEnable_reg_i_3_n_1,
      CO(1) => pEnable_reg_i_3_n_2,
      CO(0) => pEnable_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => pEnable_i_16_n_0,
      DI(2) => pEnable_i_17_n_0,
      DI(1) => pEnable_i_18_n_0,
      DI(0) => pEnable_i_19_n_0,
      O(3 downto 0) => NLW_pEnable_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => pEnable_i_20_n_0,
      S(2) => pEnable_i_21_n_0,
      S(1) => pEnable_i_22_n_0,
      S(0) => pEnable_i_23_n_0
    );
pEnable_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mod5_inst/pEnable317_in\,
      CO(2) => pEnable_reg_i_4_n_1,
      CO(1) => pEnable_reg_i_4_n_2,
      CO(0) => pEnable_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => pEnable_i_24_n_0,
      DI(2) => pEnable_i_25_n_0,
      DI(1) => pEnable_i_26_n_0,
      DI(0) => pEnable_i_27_n_0,
      O(3 downto 0) => NLW_pEnable_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => pEnable_i_28_n_0,
      S(2) => pEnable_i_29_n_0,
      S(1) => pEnable_i_30_n_0,
      S(0) => pEnable_i_31_n_0
    );
pEnable_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mod5_inst/pEnable3\,
      CO(2) => pEnable_reg_i_5_n_1,
      CO(1) => pEnable_reg_i_5_n_2,
      CO(0) => pEnable_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => pEnable_i_32_n_0,
      DI(2) => pEnable_i_33_n_0,
      DI(1) => pEnable_i_34_n_0,
      DI(0) => pEnable_i_35_n_0,
      O(3 downto 0) => NLW_pEnable_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => pEnable_i_36_n_0,
      S(2) => pEnable_i_37_n_0,
      S(1) => pEnable_i_38_n_0,
      S(0) => pEnable_i_39_n_0
    );
pEnable_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mod5_inst/pEnable216_in\,
      CO(2) => pEnable_reg_i_6_n_1,
      CO(1) => pEnable_reg_i_6_n_2,
      CO(0) => pEnable_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => pEnable_i_40_n_0,
      DI(2) => pEnable_i_41_n_0,
      DI(1) => pEnable_i_42_n_0,
      DI(0) => pEnable_i_43_n_0,
      O(3 downto 0) => NLW_pEnable_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => pEnable_i_44_n_0,
      S(2) => pEnable_i_45_n_0,
      S(1) => pEnable_i_46_n_0,
      S(0) => pEnable_i_47_n_0
    );
pEnable_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mod5_inst/pEnable315_in\,
      CO(2) => pEnable_reg_i_7_n_1,
      CO(1) => pEnable_reg_i_7_n_2,
      CO(0) => pEnable_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => pEnable_i_48_n_0,
      DI(2) => pEnable_i_49_n_0,
      DI(1) => pEnable_i_50_n_0,
      DI(0) => pEnable_i_51_n_0,
      O(3 downto 0) => NLW_pEnable_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => pEnable_i_52_n_0,
      S(2) => pEnable_i_53_n_0,
      S(1) => pEnable_i_54_n_0,
      S(0) => pEnable_i_55_n_0
    );
\r_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r(0),
      Q => r_0(0)
    );
\r_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r(1),
      Q => r_0(1)
    );
\r_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r(2),
      Q => r_0(2)
    );
\r_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r(3),
      Q => r_0(3)
    );
\r_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r(4),
      Q => r_0(4)
    );
\r_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r(5),
      Q => r_0(5)
    );
\r_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r(6),
      Q => r_0(6)
    );
\r_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r(7),
      Q => r_0(7)
    );
\r_2[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => r_r(2),
      I1 => r_g(2),
      I2 => r_b(2),
      O => \r_2[0]_i_2_n_0\
    );
\r_2[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_g(2),
      I1 => r_b(2),
      I2 => r_r(2),
      O => \r_2[0]_i_3_n_0\
    );
\r_2[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_g(0),
      I1 => r_b(0),
      I2 => r_r(0),
      O => \r_2[0]_i_4_n_0\
    );
\r_2[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \r_2[0]_i_2_n_0\,
      I1 => r_r(3),
      I2 => r_g(3),
      I3 => r_b(3),
      I4 => r_b(2),
      I5 => r_g(2),
      O => \r_2[0]_i_5_n_0\
    );
\r_2[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => r_r(2),
      I1 => r_b(2),
      I2 => r_g(2),
      I3 => r_r(1),
      I4 => r_b(1),
      I5 => r_g(1),
      O => \r_2[0]_i_6_n_0\
    );
\r_2[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_2[0]_i_4_n_0\,
      I1 => r_b(1),
      I2 => r_g(1),
      I3 => r_r(1),
      O => \r_2[0]_i_7_n_0\
    );
\r_2[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_g(0),
      I1 => r_b(0),
      I2 => r_r(0),
      O => \r_2[0]_i_8_n_0\
    );
\r_2[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => r_g(14),
      I1 => r_b(14),
      I2 => r_r(14),
      O => \r_2[12]_i_2_n_0\
    );
\r_2[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A440"
    )
        port map (
      I0 => r_r(12),
      I1 => r_r(11),
      I2 => r_b(14),
      I3 => r_g(14),
      O => \r_2[12]_i_3_n_0\
    );
\r_2[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A440"
    )
        port map (
      I0 => r_r(11),
      I1 => r_r(10),
      I2 => r_b(14),
      I3 => r_g(14),
      O => \r_2[12]_i_4_n_0\
    );
\r_2[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => r_r(14),
      I1 => r_g(14),
      I2 => r_b(14),
      O => \r_2[12]_i_5_n_0\
    );
\r_2[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8E"
    )
        port map (
      I0 => r_g(14),
      I1 => r_b(14),
      I2 => r_r(12),
      I3 => r_r(14),
      O => \r_2[12]_i_6_n_0\
    );
\r_2[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \r_2[12]_i_3_n_0\,
      I1 => r_r(14),
      I2 => r_b(14),
      I3 => r_g(14),
      I4 => r_r(12),
      O => \r_2[12]_i_7_n_0\
    );
\r_2[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A665599A"
    )
        port map (
      I0 => r_r(12),
      I1 => r_r(11),
      I2 => r_b(14),
      I3 => r_g(14),
      I4 => \r_2[12]_i_4_n_0\,
      O => \r_2[12]_i_8_n_0\
    );
\r_2[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_r(7),
      I1 => r_g(7),
      I2 => r_b(7),
      O => \r_2[4]_i_10_n_0\
    );
\r_2[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_r(6),
      I1 => r_g(6),
      I2 => r_b(6),
      O => \r_2[4]_i_11_n_0\
    );
\r_2[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_r(5),
      I1 => r_g(5),
      I2 => r_b(5),
      O => \r_2[4]_i_12_n_0\
    );
\r_2[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_r(4),
      I1 => r_g(4),
      I2 => r_b(4),
      O => \r_2[4]_i_13_n_0\
    );
\r_2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => r_b(6),
      I1 => r_g(6),
      I2 => r_r(6),
      I3 => r_r(5),
      I4 => r_b(5),
      I5 => r_g(5),
      O => \r_2[4]_i_2_n_0\
    );
\r_2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => r_b(5),
      I1 => r_g(5),
      I2 => r_r(5),
      I3 => r_r(4),
      I4 => r_b(4),
      I5 => r_g(4),
      O => \r_2[4]_i_3_n_0\
    );
\r_2[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => r_b(4),
      I1 => r_g(4),
      I2 => r_r(4),
      I3 => r_r(3),
      I4 => r_b(3),
      I5 => r_g(3),
      O => \r_2[4]_i_4_n_0\
    );
\r_2[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => r_b(3),
      I1 => r_g(3),
      I2 => r_r(3),
      I3 => r_g(2),
      I4 => r_b(2),
      O => \r_2[4]_i_5_n_0\
    );
\r_2[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \r_2[4]_i_2_n_0\,
      I1 => \r_2[4]_i_10_n_0\,
      I2 => r_g(6),
      I3 => r_b(6),
      I4 => r_r(6),
      O => \r_2[4]_i_6_n_0\
    );
\r_2[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \r_2[4]_i_3_n_0\,
      I1 => \r_2[4]_i_11_n_0\,
      I2 => r_g(5),
      I3 => r_b(5),
      I4 => r_r(5),
      O => \r_2[4]_i_7_n_0\
    );
\r_2[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \r_2[4]_i_4_n_0\,
      I1 => \r_2[4]_i_12_n_0\,
      I2 => r_g(4),
      I3 => r_b(4),
      I4 => r_r(4),
      O => \r_2[4]_i_8_n_0\
    );
\r_2[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \r_2[4]_i_5_n_0\,
      I1 => \r_2[4]_i_13_n_0\,
      I2 => r_g(3),
      I3 => r_b(3),
      I4 => r_r(3),
      O => \r_2[4]_i_9_n_0\
    );
\r_2[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_b(14),
      I1 => r_g(14),
      O => \r_2[8]_i_10_n_0\
    );
\r_2[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_r(9),
      I1 => r_g(9),
      I2 => r_b(9),
      O => \r_2[8]_i_11_n_0\
    );
\r_2[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_r(8),
      I1 => r_g(8),
      I2 => r_b(8),
      O => \r_2[8]_i_12_n_0\
    );
\r_2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => r_b(14),
      I1 => r_g(14),
      I2 => r_r(10),
      I3 => r_r(9),
      I4 => r_b(9),
      I5 => r_g(9),
      O => \r_2[8]_i_2_n_0\
    );
\r_2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => r_b(9),
      I1 => r_g(9),
      I2 => r_r(9),
      I3 => r_r(8),
      I4 => r_b(8),
      I5 => r_g(8),
      O => \r_2[8]_i_3_n_0\
    );
\r_2[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => r_b(8),
      I1 => r_g(8),
      I2 => r_r(8),
      I3 => r_r(7),
      I4 => r_b(7),
      I5 => r_g(7),
      O => \r_2[8]_i_4_n_0\
    );
\r_2[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => r_b(7),
      I1 => r_g(7),
      I2 => r_r(7),
      I3 => r_r(6),
      I4 => r_b(6),
      I5 => r_g(6),
      O => \r_2[8]_i_5_n_0\
    );
\r_2[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A665599A"
    )
        port map (
      I0 => r_r(11),
      I1 => r_r(10),
      I2 => r_b(14),
      I3 => r_g(14),
      I4 => \r_2[8]_i_2_n_0\,
      O => \r_2[8]_i_6_n_0\
    );
\r_2[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \r_2[8]_i_3_n_0\,
      I1 => r_r(10),
      I2 => \r_2[8]_i_10_n_0\,
      I3 => r_g(9),
      I4 => r_b(9),
      I5 => r_r(9),
      O => \r_2[8]_i_7_n_0\
    );
\r_2[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \r_2[8]_i_4_n_0\,
      I1 => \r_2[8]_i_11_n_0\,
      I2 => r_g(8),
      I3 => r_b(8),
      I4 => r_r(8),
      O => \r_2[8]_i_8_n_0\
    );
\r_2[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \r_2[8]_i_5_n_0\,
      I1 => \r_2[8]_i_12_n_0\,
      I2 => r_g(7),
      I3 => r_b(7),
      I4 => r_r(7),
      O => \r_2[8]_i_9_n_0\
    );
\r_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(0),
      Q => r_2(0)
    );
\r_2_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_2_reg[0]_i_1_n_0\,
      CO(2) => \r_2_reg[0]_i_1_n_1\,
      CO(1) => \r_2_reg[0]_i_1_n_2\,
      CO(0) => \r_2_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_2[0]_i_2_n_0\,
      DI(2) => \r_2[0]_i_3_n_0\,
      DI(1) => \r_2[0]_i_4_n_0\,
      DI(0) => '0',
      O(3) => p_0_in(0),
      O(2 downto 0) => \NLW_r_2_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_2[0]_i_5_n_0\,
      S(2) => \r_2[0]_i_6_n_0\,
      S(1) => \r_2[0]_i_7_n_0\,
      S(0) => \r_2[0]_i_8_n_0\
    );
\r_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(10),
      Q => r_2(10)
    );
\r_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(11),
      Q => r_2(11)
    );
\r_2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(12),
      Q => r_2(12)
    );
\r_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_2_reg[8]_i_1_n_0\,
      CO(3) => \NLW_r_2_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_2_reg[12]_i_1_n_1\,
      CO(1) => \r_2_reg[12]_i_1_n_2\,
      CO(0) => \r_2_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_2[12]_i_2_n_0\,
      DI(1) => \r_2[12]_i_3_n_0\,
      DI(0) => \r_2[12]_i_4_n_0\,
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3) => \r_2[12]_i_5_n_0\,
      S(2) => \r_2[12]_i_6_n_0\,
      S(1) => \r_2[12]_i_7_n_0\,
      S(0) => \r_2[12]_i_8_n_0\
    );
\r_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(1),
      Q => r_2(1)
    );
\r_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(2),
      Q => r_2(2)
    );
\r_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(3),
      Q => r_2(3)
    );
\r_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(4),
      Q => r_2(4)
    );
\r_2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_2_reg[0]_i_1_n_0\,
      CO(3) => \r_2_reg[4]_i_1_n_0\,
      CO(2) => \r_2_reg[4]_i_1_n_1\,
      CO(1) => \r_2_reg[4]_i_1_n_2\,
      CO(0) => \r_2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_2[4]_i_2_n_0\,
      DI(2) => \r_2[4]_i_3_n_0\,
      DI(1) => \r_2[4]_i_4_n_0\,
      DI(0) => \r_2[4]_i_5_n_0\,
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \r_2[4]_i_6_n_0\,
      S(2) => \r_2[4]_i_7_n_0\,
      S(1) => \r_2[4]_i_8_n_0\,
      S(0) => \r_2[4]_i_9_n_0\
    );
\r_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(5),
      Q => r_2(5)
    );
\r_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(6),
      Q => r_2(6)
    );
\r_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(7),
      Q => r_2(7)
    );
\r_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(8),
      Q => r_2(8)
    );
\r_2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_2_reg[4]_i_1_n_0\,
      CO(3) => \r_2_reg[8]_i_1_n_0\,
      CO(2) => \r_2_reg[8]_i_1_n_1\,
      CO(1) => \r_2_reg[8]_i_1_n_2\,
      CO(0) => \r_2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_2[8]_i_2_n_0\,
      DI(2) => \r_2[8]_i_3_n_0\,
      DI(1) => \r_2[8]_i_4_n_0\,
      DI(0) => \r_2[8]_i_5_n_0\,
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => \r_2[8]_i_6_n_0\,
      S(2) => \r_2[8]_i_7_n_0\,
      S(1) => \r_2[8]_i_8_n_0\,
      S(0) => \r_2[8]_i_9_n_0\
    );
\r_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in(9),
      Q => r_2(9)
    );
\r_3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_2(0),
      I1 => r_2(9),
      I2 => r_2(8),
      I3 => r_2(10),
      I4 => r_2(11),
      I5 => r_2(12),
      O => \r_3[0]_i_1_n_0\
    );
\r_3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_2(1),
      I1 => r_2(9),
      I2 => r_2(8),
      I3 => r_2(10),
      I4 => r_2(11),
      I5 => r_2(12),
      O => \r_3[1]_i_1_n_0\
    );
\r_3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_2(2),
      I1 => r_2(9),
      I2 => r_2(8),
      I3 => r_2(10),
      I4 => r_2(11),
      I5 => r_2(12),
      O => \r_3[2]_i_1_n_0\
    );
\r_3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_2(3),
      I1 => r_2(9),
      I2 => r_2(8),
      I3 => r_2(10),
      I4 => r_2(11),
      I5 => r_2(12),
      O => \r_3[3]_i_1_n_0\
    );
\r_3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_2(4),
      I1 => r_2(9),
      I2 => r_2(8),
      I3 => r_2(10),
      I4 => r_2(11),
      I5 => r_2(12),
      O => \r_3[4]_i_1_n_0\
    );
\r_3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_2(5),
      I1 => r_2(9),
      I2 => r_2(8),
      I3 => r_2(10),
      I4 => r_2(11),
      I5 => r_2(12),
      O => \r_3[5]_i_1_n_0\
    );
\r_3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_2(6),
      I1 => r_2(9),
      I2 => r_2(8),
      I3 => r_2(10),
      I4 => r_2(11),
      I5 => r_2(12),
      O => \r_3[6]_i_1_n_0\
    );
\r_3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_2(7),
      I1 => r_2(9),
      I2 => r_2(8),
      I3 => r_2(10),
      I4 => r_2(11),
      I5 => r_2(12),
      O => \r_3[7]_i_1_n_0\
    );
\r_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_3[0]_i_1_n_0\,
      Q => \^rp\(0)
    );
\r_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_3[1]_i_1_n_0\,
      Q => \^rp\(1)
    );
\r_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_3[2]_i_1_n_0\,
      Q => \^rp\(2)
    );
\r_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_3[3]_i_1_n_0\,
      Q => \^rp\(3)
    );
\r_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_3[4]_i_1_n_0\,
      Q => \^rp\(4)
    );
\r_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_3[5]_i_1_n_0\,
      Q => \^rp\(5)
    );
\r_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_3[6]_i_1_n_0\,
      Q => \^rp\(6)
    );
\r_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_3[7]_i_1_n_0\,
      Q => \^rp\(7)
    );
\r_b[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(6),
      O => \r_b[14]_i_10_n_0\
    );
\r_b[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(3),
      I1 => b_0(5),
      O => \r_b[14]_i_11_n_0\
    );
\r_b[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(4),
      O => \r_b[14]_i_12_n_0\
    );
\r_b[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDCD4D4C"
    )
        port map (
      I0 => b_0(6),
      I1 => \r_b_reg[14]_i_2_n_6\,
      I2 => b_0(5),
      I3 => b_0(7),
      I4 => \r_b_reg[14]_i_2_n_7\,
      O => \r_b[14]_i_3_n_0\
    );
\r_b[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => b_0(7),
      I1 => \r_b_reg[14]_i_2_n_1\,
      O => \r_b[14]_i_4_n_0\
    );
\r_b[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB4F044F0DB0F2"
    )
        port map (
      I0 => \r_b_reg[14]_i_2_n_7\,
      I1 => b_0(5),
      I2 => \r_b_reg[14]_i_2_n_6\,
      I3 => b_0(6),
      I4 => \r_b_reg[14]_i_2_n_1\,
      I5 => b_0(7),
      O => \r_b[14]_i_5_n_0\
    );
\r_b[14]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(7),
      O => \r_b[14]_i_7_n_0\
    );
\r_b[14]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(6),
      O => \r_b[14]_i_8_n_0\
    );
\r_b[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(5),
      I1 => b_0(7),
      O => \r_b[14]_i_9_n_0\
    );
\r_b[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(2),
      I1 => \r_b_reg[3]_i_13_n_6\,
      O => \r_b[3]_i_10_n_0\
    );
\r_b[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(1),
      I1 => b_0(0),
      O => \r_b[3]_i_11_n_0\
    );
\r_b[3]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(0),
      O => \r_b[3]_i_12_n_0\
    );
\r_b[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(1),
      I1 => b_0(3),
      O => \r_b[3]_i_14_n_0\
    );
\r_b[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(0),
      I1 => b_0(2),
      O => \r_b[3]_i_15_n_0\
    );
\r_b[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(1),
      O => \r_b[3]_i_16_n_0\
    );
\r_b[3]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(0),
      O => \r_b[3]_i_17_n_0\
    );
\r_b[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(6),
      I2 => \r_b_reg[14]_i_6_n_6\,
      O => \r_b[3]_i_3_n_0\
    );
\r_b[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => b_0(4),
      I1 => \r_b_reg[3]_i_13_n_4\,
      O => \r_b[3]_i_4_n_0\
    );
\r_b[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_b_reg[3]_i_13_n_4\,
      I1 => b_0(4),
      O => \r_b[3]_i_5_n_0\
    );
\r_b[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(6),
      I2 => \r_b_reg[14]_i_6_n_6\,
      I3 => b_0(1),
      I4 => b_0(5),
      I5 => \r_b_reg[14]_i_6_n_7\,
      O => \r_b[3]_i_6_n_0\
    );
\r_b[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \r_b_reg[3]_i_13_n_4\,
      I1 => b_0(4),
      I2 => b_0(5),
      I3 => \r_b_reg[14]_i_6_n_7\,
      I4 => b_0(1),
      O => \r_b[3]_i_7_n_0\
    );
\r_b[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_b_reg[3]_i_13_n_4\,
      I1 => b_0(4),
      I2 => b_0(0),
      O => \r_b[3]_i_8_n_0\
    );
\r_b[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(3),
      I1 => \r_b_reg[3]_i_13_n_5\,
      O => \r_b[3]_i_9_n_0\
    );
\r_b[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => b_0(6),
      I1 => b_0(7),
      O => \r_b[7]_i_10_n_0\
    );
\r_b[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => b_0(4),
      I1 => \r_b_reg[14]_i_6_n_4\,
      I2 => b_0(6),
      I3 => b_0(7),
      O => \r_b[7]_i_11_n_0\
    );
\r_b[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D44404440000D"
    )
        port map (
      I0 => b_0(4),
      I1 => \r_b_reg[14]_i_6_n_4\,
      I2 => b_0(7),
      I3 => b_0(6),
      I4 => \r_b_reg[14]_i_2_n_7\,
      I5 => b_0(5),
      O => \r_b[7]_i_2_n_0\
    );
\r_b[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D440000D000DD440"
    )
        port map (
      I0 => b_0(3),
      I1 => \r_b_reg[14]_i_6_n_5\,
      I2 => b_0(7),
      I3 => b_0(6),
      I4 => \r_b_reg[14]_i_6_n_4\,
      I5 => b_0(4),
      O => \r_b[7]_i_3_n_0\
    );
\r_b[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C83832C"
    )
        port map (
      I0 => \r_b_reg[14]_i_6_n_6\,
      I1 => b_0(7),
      I2 => b_0(6),
      I3 => \r_b_reg[14]_i_6_n_5\,
      I4 => b_0(3),
      O => \r_b[7]_i_4_n_0\
    );
\r_b[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \r_b_reg[14]_i_6_n_6\,
      I1 => b_0(6),
      I2 => b_0(2),
      O => \r_b[7]_i_5_n_0\
    );
\r_b[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669A569969696A5"
    )
        port map (
      I0 => \r_b[7]_i_2_n_0\,
      I1 => b_0(6),
      I2 => \r_b_reg[14]_i_2_n_6\,
      I3 => \r_b_reg[14]_i_2_n_7\,
      I4 => b_0(7),
      I5 => b_0(5),
      O => \r_b[7]_i_6_n_0\
    );
\r_b[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966969969696"
    )
        port map (
      I0 => \r_b[7]_i_3_n_0\,
      I1 => b_0(5),
      I2 => \r_b_reg[14]_i_2_n_7\,
      I3 => \r_b[7]_i_10_n_0\,
      I4 => \r_b_reg[14]_i_6_n_4\,
      I5 => b_0(4),
      O => \r_b[7]_i_7_n_0\
    );
\r_b[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC933C6CC3C9CC"
    )
        port map (
      I0 => \r_b_reg[14]_i_6_n_6\,
      I1 => \r_b[7]_i_11_n_0\,
      I2 => b_0(7),
      I3 => b_0(6),
      I4 => \r_b_reg[14]_i_6_n_5\,
      I5 => b_0(3),
      O => \r_b[7]_i_8_n_0\
    );
\r_b[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3693C96693C96C3"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(3),
      I2 => \r_b_reg[14]_i_6_n_5\,
      I3 => b_0(6),
      I4 => b_0(7),
      I5 => \r_b_reg[14]_i_6_n_6\,
      O => \r_b[7]_i_9_n_0\
    );
\r_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(5),
      Q => r_b(0)
    );
\r_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(15),
      Q => r_b(14)
    );
\r_b_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_b_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_r_b_reg[14]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_b_reg[14]_i_1_n_2\,
      CO(0) => \r_b_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_b_reg[14]_i_2_n_1\,
      DI(0) => \r_b[14]_i_3_n_0\,
      O(3) => \NLW_r_b_reg[14]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => r_b0(15 downto 13),
      S(3 downto 2) => B"01",
      S(1) => \r_b[14]_i_4_n_0\,
      S(0) => \r_b[14]_i_5_n_0\
    );
\r_b_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_b_reg[14]_i_6_n_0\,
      CO(3) => \NLW_r_b_reg[14]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \r_b_reg[14]_i_2_n_1\,
      CO(1) => \NLW_r_b_reg[14]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \r_b_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => b_0(7 downto 6),
      O(3 downto 2) => \NLW_r_b_reg[14]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_b_reg[14]_i_2_n_6\,
      O(0) => \r_b_reg[14]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_b[14]_i_7_n_0\,
      S(0) => \r_b[14]_i_8_n_0\
    );
\r_b_reg[14]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_b_reg[3]_i_13_n_0\,
      CO(3) => \r_b_reg[14]_i_6_n_0\,
      CO(2) => \r_b_reg[14]_i_6_n_1\,
      CO(1) => \r_b_reg[14]_i_6_n_2\,
      CO(0) => \r_b_reg[14]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => b_0(5 downto 2),
      O(3) => \r_b_reg[14]_i_6_n_4\,
      O(2) => \r_b_reg[14]_i_6_n_5\,
      O(1) => \r_b_reg[14]_i_6_n_6\,
      O(0) => \r_b_reg[14]_i_6_n_7\,
      S(3) => \r_b[14]_i_9_n_0\,
      S(2) => \r_b[14]_i_10_n_0\,
      S(1) => \r_b[14]_i_11_n_0\,
      S(0) => \r_b[14]_i_12_n_0\
    );
\r_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(6),
      Q => r_b(1)
    );
\r_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(7),
      Q => r_b(2)
    );
\r_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(8),
      Q => r_b(3)
    );
\r_b_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_b_reg[3]_i_2_n_0\,
      CO(3) => \r_b_reg[3]_i_1_n_0\,
      CO(2) => \r_b_reg[3]_i_1_n_1\,
      CO(1) => \r_b_reg[3]_i_1_n_2\,
      CO(0) => \r_b_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_b[3]_i_3_n_0\,
      DI(2) => \r_b[3]_i_4_n_0\,
      DI(1) => \r_b[3]_i_5_n_0\,
      DI(0) => b_0(3),
      O(3 downto 0) => r_b0(8 downto 5),
      S(3) => \r_b[3]_i_6_n_0\,
      S(2) => \r_b[3]_i_7_n_0\,
      S(1) => \r_b[3]_i_8_n_0\,
      S(0) => \r_b[3]_i_9_n_0\
    );
\r_b_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_b_reg[3]_i_13_n_0\,
      CO(2) => \r_b_reg[3]_i_13_n_1\,
      CO(1) => \r_b_reg[3]_i_13_n_2\,
      CO(0) => \r_b_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => b_0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \r_b_reg[3]_i_13_n_4\,
      O(2) => \r_b_reg[3]_i_13_n_5\,
      O(1) => \r_b_reg[3]_i_13_n_6\,
      O(0) => \r_b_reg[3]_i_13_n_7\,
      S(3) => \r_b[3]_i_14_n_0\,
      S(2) => \r_b[3]_i_15_n_0\,
      S(1) => \r_b[3]_i_16_n_0\,
      S(0) => \r_b[3]_i_17_n_0\
    );
\r_b_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_b_reg[3]_i_2_n_0\,
      CO(2) => \r_b_reg[3]_i_2_n_1\,
      CO(1) => \r_b_reg[3]_i_2_n_2\,
      CO(0) => \r_b_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => b_0(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_b_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_b[3]_i_10_n_0\,
      S(2) => \r_b[3]_i_11_n_0\,
      S(1) => \r_b[3]_i_12_n_0\,
      S(0) => '0'
    );
\r_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(9),
      Q => r_b(4)
    );
\r_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(10),
      Q => r_b(5)
    );
\r_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(11),
      Q => r_b(6)
    );
\r_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(12),
      Q => r_b(7)
    );
\r_b_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_b_reg[3]_i_1_n_0\,
      CO(3) => \r_b_reg[7]_i_1_n_0\,
      CO(2) => \r_b_reg[7]_i_1_n_1\,
      CO(1) => \r_b_reg[7]_i_1_n_2\,
      CO(0) => \r_b_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_b[7]_i_2_n_0\,
      DI(2) => \r_b[7]_i_3_n_0\,
      DI(1) => \r_b[7]_i_4_n_0\,
      DI(0) => \r_b[7]_i_5_n_0\,
      O(3 downto 0) => r_b0(12 downto 9),
      S(3) => \r_b[7]_i_6_n_0\,
      S(2) => \r_b[7]_i_7_n_0\,
      S(1) => \r_b[7]_i_8_n_0\,
      S(0) => \r_b[7]_i_9_n_0\
    );
\r_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(13),
      Q => r_b(8)
    );
\r_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_b0(14),
      Q => r_b(9)
    );
\r_g[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(7),
      O => \r_g[14]_i_2_n_0\
    );
\r_g[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(7),
      O => \r_g[14]_i_3_n_0\
    );
\r_g[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_0(5),
      I1 => g_0(2),
      O => \r_g[4]_i_2_n_0\
    );
\r_g[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_0(4),
      I1 => g_0(1),
      O => \r_g[4]_i_3_n_0\
    );
\r_g[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => g_0(3),
      I1 => g_0(0),
      O => \r_g[4]_i_4_n_0\
    );
\r_g[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => g_0(2),
      I1 => g_0(5),
      I2 => g_0(6),
      I3 => g_0(3),
      O => \r_g[4]_i_5_n_0\
    );
\r_g[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => g_0(1),
      I1 => g_0(4),
      I2 => g_0(5),
      I3 => g_0(2),
      O => \r_g[4]_i_6_n_0\
    );
\r_g[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => g_0(0),
      I1 => g_0(3),
      I2 => g_0(4),
      I3 => g_0(1),
      O => \r_g[4]_i_7_n_0\
    );
\r_g[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => g_0(0),
      I1 => g_0(3),
      O => \r_g[4]_i_8_n_0\
    );
\r_g[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(6),
      O => \r_g[8]_i_2_n_0\
    );
\r_g[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(5),
      O => \r_g[8]_i_3_n_0\
    );
\r_g[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_0(6),
      I1 => g_0(3),
      O => \r_g[8]_i_4_n_0\
    );
\r_g[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => g_0(7),
      I1 => g_0(6),
      O => \r_g[8]_i_5_n_0\
    );
\r_g[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g_0(6),
      O => \r_g[8]_i_6_n_0\
    );
\r_g[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => g_0(5),
      I1 => g_0(4),
      I2 => g_0(7),
      O => \r_g[8]_i_7_n_0\
    );
\r_g[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => g_0(3),
      I1 => g_0(6),
      I2 => g_0(7),
      I3 => g_0(4),
      O => \r_g[8]_i_8_n_0\
    );
\r_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => g_0(2),
      Q => r_g(0)
    );
\r_g_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_0_in0,
      Q => r_g(14)
    );
\r_g_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_g_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_r_g_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_g_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_g[14]_i_2_n_0\,
      O(3 downto 2) => \NLW_r_g_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => p_0_in0,
      O(0) => \r_g_reg[14]_i_1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \r_g[14]_i_3_n_0\
    );
\r_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_g_reg[4]_i_1_n_7\,
      Q => r_g(1)
    );
\r_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_g_reg[4]_i_1_n_6\,
      Q => r_g(2)
    );
\r_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_g_reg[4]_i_1_n_5\,
      Q => r_g(3)
    );
\r_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_g_reg[4]_i_1_n_4\,
      Q => r_g(4)
    );
\r_g_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_g_reg[4]_i_1_n_0\,
      CO(2) => \r_g_reg[4]_i_1_n_1\,
      CO(1) => \r_g_reg[4]_i_1_n_2\,
      CO(0) => \r_g_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_g[4]_i_2_n_0\,
      DI(2) => \r_g[4]_i_3_n_0\,
      DI(1) => \r_g[4]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \r_g_reg[4]_i_1_n_4\,
      O(2) => \r_g_reg[4]_i_1_n_5\,
      O(1) => \r_g_reg[4]_i_1_n_6\,
      O(0) => \r_g_reg[4]_i_1_n_7\,
      S(3) => \r_g[4]_i_5_n_0\,
      S(2) => \r_g[4]_i_6_n_0\,
      S(1) => \r_g[4]_i_7_n_0\,
      S(0) => \r_g[4]_i_8_n_0\
    );
\r_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_g_reg[8]_i_1_n_7\,
      Q => r_g(5)
    );
\r_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_g_reg[8]_i_1_n_6\,
      Q => r_g(6)
    );
\r_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_g_reg[8]_i_1_n_5\,
      Q => r_g(7)
    );
\r_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_g_reg[8]_i_1_n_4\,
      Q => r_g(8)
    );
\r_g_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_g_reg[4]_i_1_n_0\,
      CO(3) => \r_g_reg[8]_i_1_n_0\,
      CO(2) => \r_g_reg[8]_i_1_n_1\,
      CO(1) => \r_g_reg[8]_i_1_n_2\,
      CO(0) => \r_g_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_g[8]_i_2_n_0\,
      DI(2) => '1',
      DI(1) => \r_g[8]_i_3_n_0\,
      DI(0) => \r_g[8]_i_4_n_0\,
      O(3) => \r_g_reg[8]_i_1_n_4\,
      O(2) => \r_g_reg[8]_i_1_n_5\,
      O(1) => \r_g_reg[8]_i_1_n_6\,
      O(0) => \r_g_reg[8]_i_1_n_7\,
      S(3) => \r_g[8]_i_5_n_0\,
      S(2) => \r_g[8]_i_6_n_0\,
      S(1) => \r_g[8]_i_7_n_0\,
      S(0) => \r_g[8]_i_8_n_0\
    );
\r_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \r_g_reg[14]_i_1_n_7\,
      Q => r_g(9)
    );
\r_r[10]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_0(7),
      O => \r_r[10]_i_10_n_0\
    );
\r_r[10]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_0(6),
      O => \r_r[10]_i_11_n_0\
    );
\r_r[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_r_reg[14]_i_6_n_5\,
      I1 => \r_r_reg[10]_i_9_n_1\,
      O => \r_r[10]_i_2_n_0\
    );
\r_r[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_r_reg[14]_i_6_n_6\,
      I1 => \r_r_reg[10]_i_9_n_6\,
      O => \r_r[10]_i_3_n_0\
    );
\r_r[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_r_reg[14]_i_6_n_7\,
      I1 => \r_r_reg[10]_i_9_n_7\,
      O => \r_r[10]_i_4_n_0\
    );
\r_r[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \r_r_reg[10]_i_9_n_1\,
      I1 => \r_r_reg[14]_i_6_n_4\,
      I2 => \r_r_reg[14]_i_2_n_7\,
      O => \r_r[10]_i_5_n_0\
    );
\r_r[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \r_r_reg[14]_i_6_n_5\,
      I1 => \r_r_reg[14]_i_6_n_4\,
      I2 => \r_r_reg[10]_i_9_n_1\,
      O => \r_r[10]_i_6_n_0\
    );
\r_r[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \r_r_reg[10]_i_9_n_6\,
      I1 => \r_r_reg[14]_i_6_n_6\,
      I2 => \r_r_reg[14]_i_6_n_5\,
      I3 => \r_r_reg[10]_i_9_n_1\,
      O => \r_r[10]_i_7_n_0\
    );
\r_r[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_r[10]_i_4_n_0\,
      I1 => \r_r_reg[14]_i_6_n_6\,
      I2 => \r_r_reg[10]_i_9_n_6\,
      O => \r_r[10]_i_8_n_0\
    );
\r_r[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_0(6),
      I1 => r_0(4),
      O => \r_r[14]_i_10_n_0\
    );
\r_r[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_0(5),
      I1 => r_0(3),
      O => \r_r[14]_i_11_n_0\
    );
\r_r[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_r_reg[14]_i_2_n_6\,
      O => \r_r[14]_i_3_n_0\
    );
\r_r[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_r_reg[14]_i_2_n_6\,
      O => \r_r[14]_i_4_n_0\
    );
\r_r[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_r_reg[14]_i_2_n_6\,
      O => \r_r[14]_i_5_n_0\
    );
\r_r[14]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_0(7),
      O => \r_r[14]_i_7_n_0\
    );
\r_r[14]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_0(6),
      O => \r_r[14]_i_8_n_0\
    );
\r_r[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_0(7),
      I1 => r_0(5),
      O => \r_r[14]_i_9_n_0\
    );
\r_r[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(1),
      I1 => r_0(3),
      O => \r_r[2]_i_11_n_0\
    );
\r_r[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(0),
      I1 => r_0(2),
      O => \r_r[2]_i_12_n_0\
    );
\r_r[2]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_0(1),
      O => \r_r[2]_i_13_n_0\
    );
\r_r[2]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_0(0),
      O => \r_r[2]_i_14_n_0\
    );
\r_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_0(4),
      I1 => r_0(0),
      I2 => \r_r_reg[2]_i_10_n_4\,
      O => \r_r[2]_i_2_n_0\
    );
\r_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_0(3),
      I1 => \r_r_reg[2]_i_10_n_5\,
      O => \r_r[2]_i_3_n_0\
    );
\r_r[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_r_reg[2]_i_10_n_6\,
      I1 => r_0(2),
      O => \r_r[2]_i_4_n_0\
    );
\r_r[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_r_reg[2]_i_10_n_7\,
      I1 => r_0(1),
      O => \r_r[2]_i_5_n_0\
    );
\r_r[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_0(5),
      I1 => \r_r_reg[6]_i_10_n_7\,
      I2 => \r_r_reg[6]_i_11_n_7\,
      I3 => \r_r[2]_i_2_n_0\,
      O => \r_r[2]_i_6_n_0\
    );
\r_r[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_0(4),
      I1 => r_0(0),
      I2 => \r_r_reg[2]_i_10_n_4\,
      I3 => \r_r[2]_i_3_n_0\,
      O => \r_r[2]_i_7_n_0\
    );
\r_r[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => r_0(3),
      I1 => \r_r_reg[2]_i_10_n_5\,
      I2 => \r_r_reg[2]_i_10_n_6\,
      I3 => r_0(2),
      O => \r_r[2]_i_8_n_0\
    );
\r_r[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_r_reg[2]_i_10_n_7\,
      I1 => r_0(1),
      I2 => r_0(2),
      I3 => \r_r_reg[2]_i_10_n_6\,
      O => \r_r[2]_i_9_n_0\
    );
\r_r[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_0(4),
      I1 => r_0(2),
      O => \r_r[6]_i_12_n_0\
    );
\r_r[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_0(3),
      I1 => r_0(1),
      O => \r_r[6]_i_13_n_0\
    );
\r_r[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_0(2),
      I1 => r_0(0),
      O => \r_r[6]_i_14_n_0\
    );
\r_r[6]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_0(1),
      O => \r_r[6]_i_15_n_0\
    );
\r_r[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(5),
      I1 => r_0(7),
      O => \r_r[6]_i_16_n_0\
    );
\r_r[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(4),
      I1 => r_0(6),
      O => \r_r[6]_i_17_n_0\
    );
\r_r[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(3),
      I1 => r_0(5),
      O => \r_r[6]_i_18_n_0\
    );
\r_r[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_0(2),
      I1 => r_0(4),
      O => \r_r[6]_i_19_n_0\
    );
\r_r[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_r_reg[6]_i_10_n_4\,
      I1 => \r_r_reg[6]_i_11_n_4\,
      O => \r_r[6]_i_2_n_0\
    );
\r_r[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_0(7),
      I1 => \r_r_reg[6]_i_10_n_5\,
      I2 => \r_r_reg[6]_i_11_n_5\,
      O => \r_r[6]_i_3_n_0\
    );
\r_r[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_0(6),
      I1 => \r_r_reg[6]_i_10_n_6\,
      I2 => \r_r_reg[6]_i_11_n_6\,
      O => \r_r[6]_i_4_n_0\
    );
\r_r[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_0(5),
      I1 => \r_r_reg[6]_i_10_n_7\,
      I2 => \r_r_reg[6]_i_11_n_7\,
      O => \r_r[6]_i_5_n_0\
    );
\r_r[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_r_reg[14]_i_6_n_7\,
      I1 => \r_r_reg[10]_i_9_n_7\,
      I2 => \r_r[6]_i_2_n_0\,
      O => \r_r[6]_i_6_n_0\
    );
\r_r[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_r_reg[6]_i_10_n_4\,
      I1 => \r_r_reg[6]_i_11_n_4\,
      I2 => \r_r[6]_i_3_n_0\,
      O => \r_r[6]_i_7_n_0\
    );
\r_r[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_0(7),
      I1 => \r_r_reg[6]_i_10_n_5\,
      I2 => \r_r_reg[6]_i_11_n_5\,
      I3 => \r_r[6]_i_4_n_0\,
      O => \r_r[6]_i_8_n_0\
    );
\r_r[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_0(6),
      I1 => \r_r_reg[6]_i_10_n_6\,
      I2 => \r_r_reg[6]_i_11_n_6\,
      I3 => \r_r[6]_i_5_n_0\,
      O => \r_r[6]_i_9_n_0\
    );
\r_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(5),
      Q => r_r(0)
    );
\r_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(15),
      Q => r_r(10)
    );
\r_r_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_r_reg[6]_i_1_n_0\,
      CO(3) => \r_r_reg[10]_i_1_n_0\,
      CO(2) => \r_r_reg[10]_i_1_n_1\,
      CO(1) => \r_r_reg[10]_i_1_n_2\,
      CO(0) => \r_r_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_r_reg[14]_i_2_n_7\,
      DI(2) => \r_r[10]_i_2_n_0\,
      DI(1) => \r_r[10]_i_3_n_0\,
      DI(0) => \r_r[10]_i_4_n_0\,
      O(3 downto 0) => r_r0(15 downto 12),
      S(3) => \r_r[10]_i_5_n_0\,
      S(2) => \r_r[10]_i_6_n_0\,
      S(1) => \r_r[10]_i_7_n_0\,
      S(0) => \r_r[10]_i_8_n_0\
    );
\r_r_reg[10]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_r_reg[6]_i_11_n_0\,
      CO(3) => \NLW_r_r_reg[10]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \r_r_reg[10]_i_9_n_1\,
      CO(1) => \NLW_r_r_reg[10]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \r_r_reg[10]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => r_0(7 downto 6),
      O(3 downto 2) => \NLW_r_r_reg[10]_i_9_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_r_reg[10]_i_9_n_6\,
      O(0) => \r_r_reg[10]_i_9_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_r[10]_i_10_n_0\,
      S(0) => \r_r[10]_i_11_n_0\
    );
\r_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(16),
      Q => r_r(11)
    );
\r_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(17),
      Q => r_r(12)
    );
\r_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(18),
      Q => r_r(14)
    );
\r_r_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_r_reg[10]_i_1_n_0\,
      CO(3 downto 2) => \NLW_r_r_reg[14]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_r_reg[14]_i_1_n_2\,
      CO(0) => \r_r_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_r_reg[14]_i_2_n_6\,
      DI(0) => '0',
      O(3) => \NLW_r_r_reg[14]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => r_r0(18 downto 16),
      S(3) => '0',
      S(2) => \r_r[14]_i_3_n_0\,
      S(1) => \r_r[14]_i_4_n_0\,
      S(0) => \r_r[14]_i_5_n_0\
    );
\r_r_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_r_reg[14]_i_6_n_0\,
      CO(3 downto 1) => \NLW_r_r_reg[14]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_r_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => r_0(7),
      O(3 downto 2) => \NLW_r_r_reg[14]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_r_reg[14]_i_2_n_6\,
      O(0) => \r_r_reg[14]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \r_r[14]_i_7_n_0\
    );
\r_r_reg[14]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_r_reg[6]_i_10_n_0\,
      CO(3) => \r_r_reg[14]_i_6_n_0\,
      CO(2) => \r_r_reg[14]_i_6_n_1\,
      CO(1) => \r_r_reg[14]_i_6_n_2\,
      CO(0) => \r_r_reg[14]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => r_0(6),
      DI(2 downto 0) => r_0(7 downto 5),
      O(3) => \r_r_reg[14]_i_6_n_4\,
      O(2) => \r_r_reg[14]_i_6_n_5\,
      O(1) => \r_r_reg[14]_i_6_n_6\,
      O(0) => \r_r_reg[14]_i_6_n_7\,
      S(3) => \r_r[14]_i_8_n_0\,
      S(2) => \r_r[14]_i_9_n_0\,
      S(1) => \r_r[14]_i_10_n_0\,
      S(0) => \r_r[14]_i_11_n_0\
    );
\r_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(6),
      Q => r_r(1)
    );
\r_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(7),
      Q => r_r(2)
    );
\r_r_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_r_reg[2]_i_1_n_0\,
      CO(2) => \r_r_reg[2]_i_1_n_1\,
      CO(1) => \r_r_reg[2]_i_1_n_2\,
      CO(0) => \r_r_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_r[2]_i_2_n_0\,
      DI(2) => \r_r[2]_i_3_n_0\,
      DI(1) => \r_r[2]_i_4_n_0\,
      DI(0) => \r_r[2]_i_5_n_0\,
      O(3 downto 1) => r_r0(7 downto 5),
      O(0) => \NLW_r_r_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \r_r[2]_i_6_n_0\,
      S(2) => \r_r[2]_i_7_n_0\,
      S(1) => \r_r[2]_i_8_n_0\,
      S(0) => \r_r[2]_i_9_n_0\
    );
\r_r_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_r_reg[2]_i_10_n_0\,
      CO(2) => \r_r_reg[2]_i_10_n_1\,
      CO(1) => \r_r_reg[2]_i_10_n_2\,
      CO(0) => \r_r_reg[2]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => r_0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \r_r_reg[2]_i_10_n_4\,
      O(2) => \r_r_reg[2]_i_10_n_5\,
      O(1) => \r_r_reg[2]_i_10_n_6\,
      O(0) => \r_r_reg[2]_i_10_n_7\,
      S(3) => \r_r[2]_i_11_n_0\,
      S(2) => \r_r[2]_i_12_n_0\,
      S(1) => \r_r[2]_i_13_n_0\,
      S(0) => \r_r[2]_i_14_n_0\
    );
\r_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(8),
      Q => r_r(3)
    );
\r_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(9),
      Q => r_r(4)
    );
\r_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(10),
      Q => r_r(5)
    );
\r_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(11),
      Q => r_r(6)
    );
\r_r_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_r_reg[2]_i_1_n_0\,
      CO(3) => \r_r_reg[6]_i_1_n_0\,
      CO(2) => \r_r_reg[6]_i_1_n_1\,
      CO(1) => \r_r_reg[6]_i_1_n_2\,
      CO(0) => \r_r_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_r[6]_i_2_n_0\,
      DI(2) => \r_r[6]_i_3_n_0\,
      DI(1) => \r_r[6]_i_4_n_0\,
      DI(0) => \r_r[6]_i_5_n_0\,
      O(3 downto 0) => r_r0(11 downto 8),
      S(3) => \r_r[6]_i_6_n_0\,
      S(2) => \r_r[6]_i_7_n_0\,
      S(1) => \r_r[6]_i_8_n_0\,
      S(0) => \r_r[6]_i_9_n_0\
    );
\r_r_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_r_reg[6]_i_10_n_0\,
      CO(2) => \r_r_reg[6]_i_10_n_1\,
      CO(1) => \r_r_reg[6]_i_10_n_2\,
      CO(0) => \r_r_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => r_0(4 downto 2),
      DI(0) => '0',
      O(3) => \r_r_reg[6]_i_10_n_4\,
      O(2) => \r_r_reg[6]_i_10_n_5\,
      O(1) => \r_r_reg[6]_i_10_n_6\,
      O(0) => \r_r_reg[6]_i_10_n_7\,
      S(3) => \r_r[6]_i_12_n_0\,
      S(2) => \r_r[6]_i_13_n_0\,
      S(1) => \r_r[6]_i_14_n_0\,
      S(0) => \r_r[6]_i_15_n_0\
    );
\r_r_reg[6]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_r_reg[2]_i_10_n_0\,
      CO(3) => \r_r_reg[6]_i_11_n_0\,
      CO(2) => \r_r_reg[6]_i_11_n_1\,
      CO(1) => \r_r_reg[6]_i_11_n_2\,
      CO(0) => \r_r_reg[6]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_0(5 downto 2),
      O(3) => \r_r_reg[6]_i_11_n_4\,
      O(2) => \r_r_reg[6]_i_11_n_5\,
      O(1) => \r_r_reg[6]_i_11_n_6\,
      O(0) => \r_r_reg[6]_i_11_n_7\,
      S(3) => \r_r[6]_i_16_n_0\,
      S(2) => \r_r[6]_i_17_n_0\,
      S(1) => \r_r[6]_i_18_n_0\,
      S(0) => \r_r[6]_i_19_n_0\
    );
\r_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(12),
      Q => r_r(7)
    );
\r_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(13),
      Q => r_r(8)
    );
\r_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => r_r0(14),
      Q => r_r(9)
    );
\s1pXcont_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(0),
      Q => s1pXcont(0),
      R => '0'
    );
\s1pXcont_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(10),
      Q => s1pXcont(10),
      R => '0'
    );
\s1pXcont_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(11),
      Q => s1pXcont(11),
      R => '0'
    );
\s1pXcont_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(1),
      Q => s1pXcont(1),
      R => '0'
    );
\s1pXcont_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(2),
      Q => s1pXcont(2),
      R => '0'
    );
\s1pXcont_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(3),
      Q => s1pXcont(3),
      R => '0'
    );
\s1pXcont_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(4),
      Q => s1pXcont(4),
      R => '0'
    );
\s1pXcont_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(5),
      Q => s1pXcont(5),
      R => '0'
    );
\s1pXcont_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(6),
      Q => s1pXcont(6),
      R => '0'
    );
\s1pXcont_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(7),
      Q => s1pXcont(7),
      R => '0'
    );
\s1pXcont_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(8),
      Q => s1pXcont(8),
      R => '0'
    );
\s1pXcont_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \m_axis_xcont_reg[11]\(9),
      Q => s1pXcont(9),
      R => '0'
    );
\s1pYcont_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(0),
      Q => s1pYcont(0),
      R => '0'
    );
\s1pYcont_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(10),
      Q => s1pYcont(10),
      R => '0'
    );
\s1pYcont_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(11),
      Q => s1pYcont(11),
      R => '0'
    );
\s1pYcont_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => D(0),
      Q => \s1pYcont_reg[12]_srl3_n_0\
    );
\s1pYcont_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => D(1),
      Q => \s1pYcont_reg[13]_srl3_n_0\
    );
\s1pYcont_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => D(2),
      Q => \s1pYcont_reg[14]_srl3_n_0\
    );
\s1pYcont_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => D(3),
      Q => \s1pYcont_reg[15]_srl3_n_0\
    );
\s1pYcont_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(1),
      Q => s1pYcont(1),
      R => '0'
    );
\s1pYcont_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(2),
      Q => s1pYcont(2),
      R => '0'
    );
\s1pYcont_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(3),
      Q => s1pYcont(3),
      R => '0'
    );
\s1pYcont_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(4),
      Q => s1pYcont(4),
      R => '0'
    );
\s1pYcont_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(5),
      Q => s1pYcont(5),
      R => '0'
    );
\s1pYcont_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(6),
      Q => s1pYcont(6),
      R => '0'
    );
\s1pYcont_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(7),
      Q => s1pYcont(7),
      R => '0'
    );
\s1pYcont_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(8),
      Q => s1pYcont(8),
      R => '0'
    );
\s1pYcont_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => iYcont(9),
      Q => s1pYcont(9),
      R => '0'
    );
valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => en3pvalid,
      Q => \^valid\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_d5m_raw_data is
  port (
    p_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rred_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \s1pXcont_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \s1pYcont_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \rblue_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rblue_reg[4]\ : out STD_LOGIC;
    \rgreen_reg[12]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rgreen_reg[5]\ : out STD_LOGIC;
    rowbuffer_reg_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pixclk : in STD_LOGIC;
    idata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ifval : in STD_LOGIC;
    ilval : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tap1_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \taps1x_reg[4]\ : in STD_LOGIC;
    \taps1x_reg[5]\ : in STD_LOGIC;
    \taps1x_reg[6]\ : in STD_LOGIC;
    \taps1x_reg[7]\ : in STD_LOGIC;
    \taps1x_reg[8]\ : in STD_LOGIC;
    \taps1x_reg[9]\ : in STD_LOGIC;
    \taps1x_reg[10]\ : in STD_LOGIC;
    \taps1x_reg[11]\ : in STD_LOGIC;
    \tap2_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tap0_d1_reg[4]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tap0_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tap0_d1_reg[5]\ : in STD_LOGIC;
    \tap0_d1_reg[6]\ : in STD_LOGIC;
    \tap0_d1_reg[7]\ : in STD_LOGIC;
    \tap0_d1_reg[8]\ : in STD_LOGIC;
    \tap0_d1_reg[9]\ : in STD_LOGIC;
    \tap0_d1_reg[10]\ : in STD_LOGIC;
    \tap1_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tap2_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    taps1x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    taps0x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tap1_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_d5m_raw_data;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_d5m_raw_data is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal autoResolutionFrame : STD_LOGIC;
  signal autoResolutionFrame_i_2_n_0 : STD_LOGIC;
  signal axis_xcontR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axis_ycontR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data0_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal endFrame : STD_LOGIC;
  signal endFrame_i_1_n_0 : STD_LOGIC;
  signal endOfFrame_i_1_n_0 : STD_LOGIC;
  signal eofs_i_1_n_0 : STD_LOGIC;
  signal eofs_i_2_n_0 : STD_LOGIC;
  signal eofs_i_3_n_0 : STD_LOGIC;
  signal eofs_i_4_n_0 : STD_LOGIC;
  signal eofs_i_5_n_0 : STD_LOGIC;
  signal eofs_reg_n_0 : STD_LOGIC;
  signal eofws : STD_LOGIC;
  signal go_Read : STD_LOGIC;
  signal go_Read_i_1_n_0 : STD_LOGIC;
  signal \idata1x_reg_n_0_[0]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[10]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[11]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[1]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[2]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[3]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[4]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[5]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[6]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[7]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[8]\ : STD_LOGIC;
  signal \idata1x_reg_n_0_[9]\ : STD_LOGIC;
  signal idata3x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal infval : STD_LOGIC;
  signal inlval : STD_LOGIC;
  signal maxis_xcont : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \mdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \mdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \mdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \mdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \mdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \mdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \mdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \mdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \mdata_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \pixel_cont[0]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cont[12]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cont[12]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cont[12]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cont[12]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cont[16]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cont[16]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cont[16]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cont[16]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cont[20]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cont[20]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cont[20]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cont[20]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cont[24]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cont[24]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cont[24]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cont[24]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cont[28]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cont[28]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cont[28]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cont[28]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cont[31]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cont[31]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cont[31]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cont[31]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cont[31]_i_6_n_0\ : STD_LOGIC;
  signal \pixel_cont[4]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cont[4]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cont[4]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cont[4]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cont[8]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cont[8]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cont[8]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cont[8]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cont_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cont_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cont_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cont_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cont_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cont_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cont_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cont_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cont_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cont_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cont_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cont_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cont_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cont_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cont_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cont_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cont_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cont_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cont_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cont_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cont_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \pixel_cont_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \pixel_cont_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cont_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cont_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cont_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cont_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cont_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cont_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cont_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[0]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[10]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[11]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[12]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[13]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[14]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[15]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[16]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[17]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[18]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[19]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[1]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[20]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[21]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[22]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[23]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[24]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[25]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[26]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[27]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[28]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[29]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[2]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[30]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[31]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[3]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[4]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[5]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[6]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[7]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[8]\ : STD_LOGIC;
  signal \pixel_cont_reg_n_0_[9]\ : STD_LOGIC;
  signal pixel_locations_address : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pixel_locations_address2 : STD_LOGIC;
  signal \pixel_locations_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_10_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_11_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_13_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_14_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_15_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_16_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_18_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_19_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_20_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_21_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_25_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_26_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_27_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_28_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_29_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_30_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_31_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_32_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_36_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_37_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_38_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_39_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_40_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_41_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_42_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_43_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_44_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_45_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_46_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_49_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_50_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_51_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_52_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_53_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_54_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_55_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_56_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_57_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_58_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_59_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_60_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_61_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_62_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_63_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_64_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_65_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_66_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_67_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_68_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_6_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_7_n_0\ : STD_LOGIC;
  signal \pixel_locations_address[2]_i_9_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_12_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_17_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_17_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_17_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_22_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_22_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_22_n_5\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_22_n_6\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_22_n_7\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_23_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_23_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_23_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_23_n_4\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_23_n_5\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_23_n_6\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_23_n_7\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_24_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_24_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_24_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_24_n_4\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_24_n_5\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_24_n_6\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_24_n_7\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_33_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_33_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_33_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_33_n_4\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_33_n_5\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_33_n_6\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_33_n_7\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_34_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_34_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_34_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_34_n_4\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_34_n_5\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_34_n_6\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_34_n_7\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_35_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_35_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_35_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_35_n_4\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_35_n_5\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_35_n_6\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_35_n_7\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_47_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_47_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_47_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_47_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_47_n_4\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_47_n_5\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_47_n_6\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_47_n_7\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_48_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_48_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_48_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_48_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_48_n_4\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_48_n_5\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_48_n_6\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_48_n_7\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_8_n_1\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_8_n_2\ : STD_LOGIC;
  signal \pixel_locations_address_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal precision_config_end : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal precision_config_end0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \precision_config_end[0]_i_1_n_0\ : STD_LOGIC;
  signal \precision_config_end[12]_i_2_n_0\ : STD_LOGIC;
  signal \precision_config_end[12]_i_3_n_0\ : STD_LOGIC;
  signal \precision_config_end[12]_i_4_n_0\ : STD_LOGIC;
  signal \precision_config_end[12]_i_5_n_0\ : STD_LOGIC;
  signal \precision_config_end[16]_i_2_n_0\ : STD_LOGIC;
  signal \precision_config_end[16]_i_3_n_0\ : STD_LOGIC;
  signal \precision_config_end[16]_i_4_n_0\ : STD_LOGIC;
  signal \precision_config_end[16]_i_5_n_0\ : STD_LOGIC;
  signal \precision_config_end[20]_i_2_n_0\ : STD_LOGIC;
  signal \precision_config_end[20]_i_3_n_0\ : STD_LOGIC;
  signal \precision_config_end[20]_i_4_n_0\ : STD_LOGIC;
  signal \precision_config_end[20]_i_5_n_0\ : STD_LOGIC;
  signal \precision_config_end[24]_i_2_n_0\ : STD_LOGIC;
  signal \precision_config_end[24]_i_3_n_0\ : STD_LOGIC;
  signal \precision_config_end[24]_i_4_n_0\ : STD_LOGIC;
  signal \precision_config_end[24]_i_5_n_0\ : STD_LOGIC;
  signal \precision_config_end[28]_i_2_n_0\ : STD_LOGIC;
  signal \precision_config_end[28]_i_3_n_0\ : STD_LOGIC;
  signal \precision_config_end[28]_i_4_n_0\ : STD_LOGIC;
  signal \precision_config_end[28]_i_5_n_0\ : STD_LOGIC;
  signal \precision_config_end[31]_i_1_n_0\ : STD_LOGIC;
  signal \precision_config_end[31]_i_2_n_0\ : STD_LOGIC;
  signal \precision_config_end[31]_i_4_n_0\ : STD_LOGIC;
  signal \precision_config_end[31]_i_5_n_0\ : STD_LOGIC;
  signal \precision_config_end[31]_i_6_n_0\ : STD_LOGIC;
  signal \precision_config_end[4]_i_2_n_0\ : STD_LOGIC;
  signal \precision_config_end[4]_i_3_n_0\ : STD_LOGIC;
  signal \precision_config_end[4]_i_4_n_0\ : STD_LOGIC;
  signal \precision_config_end[4]_i_5_n_0\ : STD_LOGIC;
  signal \precision_config_end[8]_i_2_n_0\ : STD_LOGIC;
  signal \precision_config_end[8]_i_3_n_0\ : STD_LOGIC;
  signal \precision_config_end[8]_i_4_n_0\ : STD_LOGIC;
  signal \precision_config_end[8]_i_5_n_0\ : STD_LOGIC;
  signal \precision_config_end_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \precision_config_end_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \precision_config_end_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \precision_config_end_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \precision_config_end_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \precision_config_end_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \precision_config_end_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \precision_config_end_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \precision_config_end_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \precision_config_end_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \precision_config_end_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \precision_config_end_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \precision_config_end_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \precision_config_end_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \precision_config_end_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \precision_config_end_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \precision_config_end_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \precision_config_end_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \precision_config_end_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \precision_config_end_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \precision_config_end_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \precision_config_end_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \precision_config_end_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \precision_config_end_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \precision_config_end_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \precision_config_end_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \precision_config_end_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \precision_config_end_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \precision_config_end_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \precision_config_end_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal r_address : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \r_address[11]_i_1_n_0\ : STD_LOGIC;
  signal \rblue[10]_i_2_n_0\ : STD_LOGIC;
  signal \rblue[11]_i_2_n_0\ : STD_LOGIC;
  signal \rblue[11]_i_4_n_0\ : STD_LOGIC;
  signal \rblue[4]_i_2_n_0\ : STD_LOGIC;
  signal \rblue[5]_i_2_n_0\ : STD_LOGIC;
  signal \rblue[6]_i_2_n_0\ : STD_LOGIC;
  signal \rblue[7]_i_2_n_0\ : STD_LOGIC;
  signal \rblue[8]_i_2_n_0\ : STD_LOGIC;
  signal \rblue[9]_i_2_n_0\ : STD_LOGIC;
  signal \^rblue_reg[4]\ : STD_LOGIC;
  signal \rgreen[10]_i_3_n_0\ : STD_LOGIC;
  signal \rgreen[10]_i_4_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_14_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_15_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_3_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_4_n_0\ : STD_LOGIC;
  signal \rgreen[12]_i_2_n_0\ : STD_LOGIC;
  signal \rgreen[12]_i_4_n_0\ : STD_LOGIC;
  signal \rgreen[12]_i_5_n_0\ : STD_LOGIC;
  signal \rgreen[12]_i_6_n_0\ : STD_LOGIC;
  signal \rgreen[12]_i_7_n_0\ : STD_LOGIC;
  signal \rgreen[5]_i_3_n_0\ : STD_LOGIC;
  signal \rgreen[5]_i_4_n_0\ : STD_LOGIC;
  signal \rgreen[6]_i_3_n_0\ : STD_LOGIC;
  signal \rgreen[6]_i_4_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_3_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_4_n_0\ : STD_LOGIC;
  signal \rgreen[8]_i_3_n_0\ : STD_LOGIC;
  signal \rgreen[8]_i_4_n_0\ : STD_LOGIC;
  signal \rgreen[9]_i_3_n_0\ : STD_LOGIC;
  signal \rgreen[9]_i_4_n_0\ : STD_LOGIC;
  signal \^rgreen_reg[5]\ : STD_LOGIC;
  signal \rred[10]_i_2_n_0\ : STD_LOGIC;
  signal \rred[10]_i_3_n_0\ : STD_LOGIC;
  signal \rred[11]_i_2_n_0\ : STD_LOGIC;
  signal \rred[11]_i_3_n_0\ : STD_LOGIC;
  signal \rred[11]_i_4_n_0\ : STD_LOGIC;
  signal \rred[4]_i_2_n_0\ : STD_LOGIC;
  signal \rred[4]_i_3_n_0\ : STD_LOGIC;
  signal \rred[5]_i_2_n_0\ : STD_LOGIC;
  signal \rred[5]_i_3_n_0\ : STD_LOGIC;
  signal \rred[6]_i_2_n_0\ : STD_LOGIC;
  signal \rred[6]_i_3_n_0\ : STD_LOGIC;
  signal \rred[7]_i_2_n_0\ : STD_LOGIC;
  signal \rred[7]_i_3_n_0\ : STD_LOGIC;
  signal \rred[8]_i_2_n_0\ : STD_LOGIC;
  signal \rred[8]_i_3_n_0\ : STD_LOGIC;
  signal \rred[9]_i_2_n_0\ : STD_LOGIC;
  signal \rred[9]_i_3_n_0\ : STD_LOGIC;
  signal \^s1pxcont_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^s1pycont_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal slave_cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sp_cont : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sp_cont0 : STD_LOGIC;
  signal start_of_frame : STD_LOGIC;
  signal start_of_frame_i_1_n_0 : STD_LOGIC;
  signal starts_of_frame : STD_LOGIC;
  signal tdataR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tvalidR : STD_LOGIC;
  signal tvalidR_i_1_n_0 : STD_LOGIC;
  signal tvalid_data : STD_LOGIC;
  signal tvalid_data_i_1_n_0 : STD_LOGIC;
  signal tvaliddata : STD_LOGIC;
  signal \video_states[0]_i_1_n_0\ : STD_LOGIC;
  signal \video_states[1]_i_1_n_0\ : STD_LOGIC;
  signal \video_states[1]_i_2_n_0\ : STD_LOGIC;
  signal \video_states[2]_i_1_n_0\ : STD_LOGIC;
  signal \video_states[2]_i_2_n_0\ : STD_LOGIC;
  signal \video_states[2]_i_3_n_0\ : STD_LOGIC;
  signal \video_states[2]_i_4_n_0\ : STD_LOGIC;
  signal \video_states[2]_i_5_n_0\ : STD_LOGIC;
  signal \video_states[2]_i_6_n_0\ : STD_LOGIC;
  signal \video_states[2]_i_7_n_0\ : STD_LOGIC;
  signal \video_states[2]_i_8_n_0\ : STD_LOGIC;
  signal \video_states[2]_i_9_n_0\ : STD_LOGIC;
  signal \video_states_reg_n_0_[0]\ : STD_LOGIC;
  signal \video_states_reg_n_0_[1]\ : STD_LOGIC;
  signal \video_states_reg_n_0_[2]\ : STD_LOGIC;
  signal w_address : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal w_data : STD_LOGIC_VECTOR ( 26 to 26 );
  signal wrchx_cont : STD_LOGIC;
  signal wrchx_cont0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \wrchx_cont[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[10]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[11]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[12]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[12]_i_3_n_0\ : STD_LOGIC;
  signal \wrchx_cont[12]_i_4_n_0\ : STD_LOGIC;
  signal \wrchx_cont[12]_i_5_n_0\ : STD_LOGIC;
  signal \wrchx_cont[12]_i_6_n_0\ : STD_LOGIC;
  signal \wrchx_cont[13]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[14]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[15]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[16]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[16]_i_3_n_0\ : STD_LOGIC;
  signal \wrchx_cont[16]_i_4_n_0\ : STD_LOGIC;
  signal \wrchx_cont[16]_i_5_n_0\ : STD_LOGIC;
  signal \wrchx_cont[16]_i_6_n_0\ : STD_LOGIC;
  signal \wrchx_cont[17]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[18]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[19]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[20]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[20]_i_3_n_0\ : STD_LOGIC;
  signal \wrchx_cont[20]_i_4_n_0\ : STD_LOGIC;
  signal \wrchx_cont[20]_i_5_n_0\ : STD_LOGIC;
  signal \wrchx_cont[20]_i_6_n_0\ : STD_LOGIC;
  signal \wrchx_cont[21]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[22]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[23]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[24]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[24]_i_3_n_0\ : STD_LOGIC;
  signal \wrchx_cont[24]_i_4_n_0\ : STD_LOGIC;
  signal \wrchx_cont[24]_i_5_n_0\ : STD_LOGIC;
  signal \wrchx_cont[24]_i_6_n_0\ : STD_LOGIC;
  signal \wrchx_cont[25]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[26]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[27]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[28]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[28]_i_3_n_0\ : STD_LOGIC;
  signal \wrchx_cont[28]_i_4_n_0\ : STD_LOGIC;
  signal \wrchx_cont[28]_i_5_n_0\ : STD_LOGIC;
  signal \wrchx_cont[28]_i_6_n_0\ : STD_LOGIC;
  signal \wrchx_cont[29]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[2]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[30]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[31]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[31]_i_3_n_0\ : STD_LOGIC;
  signal \wrchx_cont[31]_i_5_n_0\ : STD_LOGIC;
  signal \wrchx_cont[31]_i_6_n_0\ : STD_LOGIC;
  signal \wrchx_cont[31]_i_7_n_0\ : STD_LOGIC;
  signal \wrchx_cont[3]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[4]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[4]_i_3_n_0\ : STD_LOGIC;
  signal \wrchx_cont[4]_i_4_n_0\ : STD_LOGIC;
  signal \wrchx_cont[4]_i_5_n_0\ : STD_LOGIC;
  signal \wrchx_cont[4]_i_6_n_0\ : STD_LOGIC;
  signal \wrchx_cont[5]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[6]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[7]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[8]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont[8]_i_3_n_0\ : STD_LOGIC;
  signal \wrchx_cont[8]_i_4_n_0\ : STD_LOGIC;
  signal \wrchx_cont[8]_i_5_n_0\ : STD_LOGIC;
  signal \wrchx_cont[8]_i_6_n_0\ : STD_LOGIC;
  signal \wrchx_cont[9]_i_1_n_0\ : STD_LOGIC;
  signal \wrchx_cont_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \wrchx_cont_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \wrchx_cont_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \wrchx_cont_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \wrchx_cont_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \wrchx_cont_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \wrchx_cont_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \wrchx_cont_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \wrchx_cont_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \wrchx_cont_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \wrchx_cont_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \wrchx_cont_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \wrchx_cont_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \wrchx_cont_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \wrchx_cont_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \wrchx_cont_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \wrchx_cont_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \wrchx_cont_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \wrchx_cont_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \wrchx_cont_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \wrchx_cont_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \wrchx_cont_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \wrchx_cont_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \wrchx_cont_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \wrchx_cont_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \wrchx_cont_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \wrchx_cont_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \wrchx_cont_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \wrchx_cont_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \wrchx_cont_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[11]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[12]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[13]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[14]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[15]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[16]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[17]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[18]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[19]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[20]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[21]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[22]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[23]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[24]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[25]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[26]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[27]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[28]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[29]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[30]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[31]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrchx_cont_reg_n_0_[9]\ : STD_LOGIC;
  signal write_1enb : STD_LOGIC;
  signal write_1enb_i_10_n_0 : STD_LOGIC;
  signal write_1enb_i_11_n_0 : STD_LOGIC;
  signal write_1enb_i_12_n_0 : STD_LOGIC;
  signal write_1enb_i_14_n_0 : STD_LOGIC;
  signal write_1enb_i_15_n_0 : STD_LOGIC;
  signal write_1enb_i_16_n_0 : STD_LOGIC;
  signal write_1enb_i_17_n_0 : STD_LOGIC;
  signal write_1enb_i_18_n_0 : STD_LOGIC;
  signal write_1enb_i_19_n_0 : STD_LOGIC;
  signal write_1enb_i_1_n_0 : STD_LOGIC;
  signal write_1enb_i_20_n_0 : STD_LOGIC;
  signal write_1enb_i_21_n_0 : STD_LOGIC;
  signal write_1enb_i_22_n_0 : STD_LOGIC;
  signal write_1enb_i_4_n_0 : STD_LOGIC;
  signal write_1enb_i_5_n_0 : STD_LOGIC;
  signal write_1enb_i_6_n_0 : STD_LOGIC;
  signal write_1enb_i_7_n_0 : STD_LOGIC;
  signal write_1enb_i_9_n_0 : STD_LOGIC;
  signal write_1enb_reg_i_13_n_0 : STD_LOGIC;
  signal write_1enb_reg_i_13_n_1 : STD_LOGIC;
  signal write_1enb_reg_i_13_n_2 : STD_LOGIC;
  signal write_1enb_reg_i_13_n_3 : STD_LOGIC;
  signal write_1enb_reg_i_2_n_0 : STD_LOGIC;
  signal write_1enb_reg_i_2_n_1 : STD_LOGIC;
  signal write_1enb_reg_i_2_n_2 : STD_LOGIC;
  signal write_1enb_reg_i_2_n_3 : STD_LOGIC;
  signal write_1enb_reg_i_3_n_0 : STD_LOGIC;
  signal write_1enb_reg_i_3_n_1 : STD_LOGIC;
  signal write_1enb_reg_i_3_n_2 : STD_LOGIC;
  signal write_1enb_reg_i_3_n_3 : STD_LOGIC;
  signal write_1enb_reg_i_8_n_0 : STD_LOGIC;
  signal write_1enb_reg_i_8_n_1 : STD_LOGIC;
  signal write_1enb_reg_i_8_n_2 : STD_LOGIC;
  signal write_1enb_reg_i_8_n_3 : STD_LOGIC;
  signal y_cont : STD_LOGIC;
  signal \y_cont[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_cont[0]_i_4_n_0\ : STD_LOGIC;
  signal \y_cont[0]_i_5_n_0\ : STD_LOGIC;
  signal \y_cont[0]_i_6_n_0\ : STD_LOGIC;
  signal \y_cont[0]_i_7_n_0\ : STD_LOGIC;
  signal \y_cont[12]_i_2_n_0\ : STD_LOGIC;
  signal \y_cont[12]_i_3_n_0\ : STD_LOGIC;
  signal \y_cont[12]_i_4_n_0\ : STD_LOGIC;
  signal \y_cont[12]_i_5_n_0\ : STD_LOGIC;
  signal \y_cont[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_cont[4]_i_3_n_0\ : STD_LOGIC;
  signal \y_cont[4]_i_4_n_0\ : STD_LOGIC;
  signal \y_cont[4]_i_5_n_0\ : STD_LOGIC;
  signal \y_cont[8]_i_2_n_0\ : STD_LOGIC;
  signal \y_cont[8]_i_3_n_0\ : STD_LOGIC;
  signal \y_cont[8]_i_4_n_0\ : STD_LOGIC;
  signal \y_cont[8]_i_5_n_0\ : STD_LOGIC;
  signal y_cont_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_cont_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \y_cont_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \y_cont_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \y_cont_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \y_cont_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \y_cont_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \y_cont_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \y_cont_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \y_cont_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \y_cont_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \y_cont_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \y_cont_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \y_cont_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \y_cont_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \y_cont_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \y_cont_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_cont_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \y_cont_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_cont_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \y_cont_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \y_cont_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_cont_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_cont_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_cont_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \y_cont_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \y_cont_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \y_cont_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \y_cont_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \y_cont_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_cont_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_cont_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_cam_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_cam_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_cam_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cam_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_cam_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cam_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_cam_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_cam_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_cam_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cam_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_cam_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cam_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_cam_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_cam_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_cam_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_cam_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cam_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_cam_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cam_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_pixel_cont_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pixel_cont_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_locations_address_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_locations_address_reg[2]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_locations_address_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_locations_address_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_locations_address_reg[2]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pixel_locations_address_reg[2]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_locations_address_reg[2]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_locations_address_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_locations_address_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_locations_address_reg[2]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_precision_config_end_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_precision_config_end_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wrchx_cont_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wrchx_cont_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_write_1enb_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_write_1enb_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_write_1enb_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_write_1enb_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_cont_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of cam_ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of cam_ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of cam_ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of cam_ram_reg_0 : label is 82944;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of cam_ram_reg_0 : label is "cam_ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of cam_ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of cam_ram_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of cam_ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of cam_ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of cam_ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of cam_ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of cam_ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of cam_ram_reg_1 : label is 82944;
  attribute RTL_RAM_NAME of cam_ram_reg_1 : label is "cam_ram";
  attribute bram_addr_begin of cam_ram_reg_1 : label is 0;
  attribute bram_addr_end of cam_ram_reg_1 : label is 4095;
  attribute bram_slice_begin of cam_ram_reg_1 : label is 9;
  attribute bram_slice_end of cam_ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of cam_ram_reg_2 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of cam_ram_reg_2 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of cam_ram_reg_2 : label is "";
  attribute RTL_RAM_BITS of cam_ram_reg_2 : label is 82944;
  attribute RTL_RAM_NAME of cam_ram_reg_2 : label is "cam_ram";
  attribute bram_addr_begin of cam_ram_reg_2 : label is 0;
  attribute bram_addr_end of cam_ram_reg_2 : label is 4095;
  attribute bram_slice_begin of cam_ram_reg_2 : label is 18;
  attribute bram_slice_end of cam_ram_reg_2 : label is 26;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of endFrame_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of eofs_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of eofs_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of eofs_i_4 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of eofs_i_5 : label is "soft_lutpair8";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \idata3x_reg[0]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name : string;
  attribute srl_name of \idata3x_reg[0]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[0]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[10]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[10]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[10]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[11]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[11]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[11]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[1]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[1]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[1]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[2]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[2]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[2]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[3]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[3]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[3]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[4]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[4]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[4]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[5]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[5]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[5]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[6]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[6]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[6]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[7]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[7]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[7]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[8]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[8]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[8]_srl2 ";
  attribute srl_bus_name of \idata3x_reg[9]_srl2\ : label is "\U0/mod1_inst/idata3x_reg ";
  attribute srl_name of \idata3x_reg[9]_srl2\ : label is "\U0/mod1_inst/idata3x_reg[9]_srl2 ";
  attribute SOFT_HLUTNM of \mdata[11]_i_8\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rblue[11]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rgreen[11]_i_14\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rgreen[12]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rgreen[7]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rred[11]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rred[11]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of tvalid_data_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \video_states[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \video_states[1]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \video_states[2]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \video_states[2]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wrchx_cont[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wrchx_cont[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wrchx_cont[11]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wrchx_cont[12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wrchx_cont[13]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wrchx_cont[14]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wrchx_cont[15]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wrchx_cont[16]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wrchx_cont[17]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wrchx_cont[18]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wrchx_cont[19]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wrchx_cont[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wrchx_cont[20]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wrchx_cont[21]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wrchx_cont[22]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wrchx_cont[23]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wrchx_cont[24]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wrchx_cont[25]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wrchx_cont[26]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wrchx_cont[27]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wrchx_cont[28]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wrchx_cont[29]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wrchx_cont[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wrchx_cont[30]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wrchx_cont[31]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wrchx_cont[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wrchx_cont[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wrchx_cont[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wrchx_cont[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wrchx_cont[7]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wrchx_cont[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wrchx_cont[9]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of write_1enb_i_1 : label is "soft_lutpair10";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \rblue_reg[4]\ <= \^rblue_reg[4]\;
  \rgreen_reg[5]\ <= \^rgreen_reg[5]\;
  \s1pXcont_reg[11]\(11 downto 0) <= \^s1pxcont_reg[11]\(11 downto 0);
  \s1pYcont_reg[11]\(11 downto 0) <= \^s1pycont_reg[11]\(11 downto 0);
autoResolutionFrame_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tvalidR,
      I1 => autoResolutionFrame,
      I2 => endFrame,
      O => autoResolutionFrame_i_2_n_0
    );
autoResolutionFrame_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => autoResolutionFrame_i_2_n_0,
      Q => autoResolutionFrame,
      R => AR(0)
    );
\axis_xcontR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(0),
      Q => axis_xcontR(0),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(10),
      Q => axis_xcontR(10),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(11),
      Q => axis_xcontR(11),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(1),
      Q => axis_xcontR(1),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(2),
      Q => axis_xcontR(2),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(3),
      Q => axis_xcontR(3),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(4),
      Q => axis_xcontR(4),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(5),
      Q => axis_xcontR(5),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(6),
      Q => axis_xcontR(6),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(7),
      Q => axis_xcontR(7),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(8),
      Q => axis_xcontR(8),
      R => tvalidR_i_1_n_0
    );
\axis_xcontR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => maxis_xcont(9),
      Q => axis_xcontR(9),
      R => tvalidR_i_1_n_0
    );
\axis_ycontR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(0),
      Q => axis_ycontR(0),
      R => '0'
    );
\axis_ycontR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(10),
      Q => axis_ycontR(10),
      R => '0'
    );
\axis_ycontR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(11),
      Q => axis_ycontR(11),
      R => '0'
    );
\axis_ycontR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(1),
      Q => axis_ycontR(1),
      R => '0'
    );
\axis_ycontR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(2),
      Q => axis_ycontR(2),
      R => '0'
    );
\axis_ycontR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(3),
      Q => axis_ycontR(3),
      R => '0'
    );
\axis_ycontR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(4),
      Q => axis_ycontR(4),
      R => '0'
    );
\axis_ycontR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(5),
      Q => axis_ycontR(5),
      R => '0'
    );
\axis_ycontR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(6),
      Q => axis_ycontR(6),
      R => '0'
    );
\axis_ycontR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(7),
      Q => axis_ycontR(7),
      R => '0'
    );
\axis_ycontR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(8),
      Q => axis_ycontR(8),
      R => '0'
    );
\axis_ycontR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => y_cont_reg(9),
      Q => axis_ycontR(9),
      R => '0'
    );
cam_ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => w_address(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => r_address(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_cam_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_cam_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pixclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_cam_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7) => \mdata_reg_n_0_[7]\,
      DIADI(6) => \mdata_reg_n_0_[6]\,
      DIADI(5) => \mdata_reg_n_0_[5]\,
      DIADI(4) => \mdata_reg_n_0_[4]\,
      DIADI(3) => \mdata_reg_n_0_[3]\,
      DIADI(2) => \mdata_reg_n_0_[2]\,
      DIADI(1) => \mdata_reg_n_0_[1]\,
      DIADI(0) => \mdata_reg_n_0_[0]\,
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \mdata_reg_n_0_[8]\,
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_cam_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_cam_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => p_data(7 downto 0),
      DOPADOP(3 downto 0) => NLW_cam_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_cam_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => p_data(8),
      ECCPARITY(7 downto 0) => NLW_cam_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_1enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_cam_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_cam_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_cam_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_cam_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => write_1enb,
      WEA(2) => write_1enb,
      WEA(1) => write_1enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
cam_ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => w_address(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => r_address(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_cam_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_cam_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pixclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_cam_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 3) => w_address(4 downto 0),
      DIADI(2) => \mdata_reg_n_0_[11]\,
      DIADI(1) => \mdata_reg_n_0_[10]\,
      DIADI(0) => \mdata_reg_n_0_[9]\,
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => w_address(5),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_cam_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_cam_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 3) => \p_1_in__0\(4 downto 0),
      DOBDO(2 downto 0) => p_data(11 downto 9),
      DOPADOP(3 downto 0) => NLW_cam_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_cam_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \p_1_in__0\(5),
      ECCPARITY(7 downto 0) => NLW_cam_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_1enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_cam_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_cam_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_cam_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_cam_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => write_1enb,
      WEA(2) => write_1enb,
      WEA(1) => write_1enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
cam_ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => w_address(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => r_address(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_cam_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_cam_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pixclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_cam_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7) => eofws,
      DIADI(6) => tvaliddata,
      DIADI(5 downto 0) => w_address(11 downto 6),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => w_data(26),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_cam_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_cam_ram_reg_2_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7) => p_0_in4_in,
      DOBDO(6) => p_0_in1_in,
      DOBDO(5 downto 0) => \p_1_in__0\(11 downto 6),
      DOPADOP(3 downto 0) => NLW_cam_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_cam_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => p_1_in,
      ECCPARITY(7 downto 0) => NLW_cam_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_1enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_cam_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_cam_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_cam_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_cam_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => write_1enb,
      WEA(2) => write_1enb,
      WEA(1) => write_1enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
cam_ram_reg_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => starts_of_frame,
      I1 => start_of_frame,
      O => w_data(26)
    );
endFrame_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC1014"
    )
        port map (
      I0 => infval,
      I1 => \video_states_reg_n_0_[2]\,
      I2 => \video_states_reg_n_0_[0]\,
      I3 => \video_states_reg_n_0_[1]\,
      I4 => endFrame,
      O => endFrame_i_1_n_0
    );
endFrame_reg: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => endFrame_i_1_n_0,
      Q => endFrame,
      R => '0'
    );
endOfFrame_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_mm2s_aresetn,
      I1 => autoResolutionFrame,
      I2 => tvalidR,
      O => endOfFrame_i_1_n_0
    );
endOfFrame_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => endOfFrame_i_1_n_0,
      Q => E(0),
      R => '0'
    );
eofs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAA88A8"
    )
        port map (
      I0 => eofs_i_2_n_0,
      I1 => eofs_i_3_n_0,
      I2 => eofs_i_4_n_0,
      I3 => \video_states[2]_i_2_n_0\,
      I4 => eofs_i_5_n_0,
      I5 => eofs_reg_n_0,
      O => eofs_i_1_n_0
    );
eofs_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \video_states_reg_n_0_[0]\,
      I1 => infval,
      O => eofs_i_2_n_0
    );
eofs_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => inlval,
      I1 => \video_states_reg_n_0_[0]\,
      I2 => infval,
      I3 => \video_states_reg_n_0_[2]\,
      I4 => \video_states_reg_n_0_[1]\,
      O => eofs_i_3_n_0
    );
eofs_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => precision_config_end(1),
      I1 => precision_config_end(0),
      I2 => \video_states_reg_n_0_[2]\,
      I3 => \video_states_reg_n_0_[0]\,
      O => eofs_i_4_n_0
    );
eofs_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \video_states_reg_n_0_[1]\,
      I1 => \video_states_reg_n_0_[2]\,
      I2 => \video_states_reg_n_0_[0]\,
      O => eofs_i_5_n_0
    );
eofs_reg: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => eofs_i_1_n_0,
      Q => eofs_reg_n_0,
      R => '0'
    );
eofws_reg: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => eofs_reg_n_0,
      Q => eofws,
      R => '0'
    );
go_Read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20F0F000200000"
    )
        port map (
      I0 => infval,
      I1 => inlval,
      I2 => \video_states_reg_n_0_[0]\,
      I3 => \video_states_reg_n_0_[2]\,
      I4 => \video_states_reg_n_0_[1]\,
      I5 => go_Read,
      O => go_Read_i_1_n_0
    );
go_Read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => go_Read_i_1_n_0,
      Q => go_Read,
      R => '0'
    );
\idata1x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(0),
      Q => \idata1x_reg_n_0_[0]\,
      R => '0'
    );
\idata1x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(10),
      Q => \idata1x_reg_n_0_[10]\,
      R => '0'
    );
\idata1x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(11),
      Q => \idata1x_reg_n_0_[11]\,
      R => '0'
    );
\idata1x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(1),
      Q => \idata1x_reg_n_0_[1]\,
      R => '0'
    );
\idata1x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(2),
      Q => \idata1x_reg_n_0_[2]\,
      R => '0'
    );
\idata1x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(3),
      Q => \idata1x_reg_n_0_[3]\,
      R => '0'
    );
\idata1x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(4),
      Q => \idata1x_reg_n_0_[4]\,
      R => '0'
    );
\idata1x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(5),
      Q => \idata1x_reg_n_0_[5]\,
      R => '0'
    );
\idata1x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(6),
      Q => \idata1x_reg_n_0_[6]\,
      R => '0'
    );
\idata1x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(7),
      Q => \idata1x_reg_n_0_[7]\,
      R => '0'
    );
\idata1x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(8),
      Q => \idata1x_reg_n_0_[8]\,
      R => '0'
    );
\idata1x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => idata(9),
      Q => \idata1x_reg_n_0_[9]\,
      R => '0'
    );
\idata3x_reg[0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[0]\,
      Q => idata3x(0)
    );
\idata3x_reg[10]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[10]\,
      Q => idata3x(10)
    );
\idata3x_reg[11]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[11]\,
      Q => idata3x(11)
    );
\idata3x_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[1]\,
      Q => idata3x(1)
    );
\idata3x_reg[2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[2]\,
      Q => idata3x(2)
    );
\idata3x_reg[3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[3]\,
      Q => idata3x(3)
    );
\idata3x_reg[4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[4]\,
      Q => idata3x(4)
    );
\idata3x_reg[5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[5]\,
      Q => idata3x(5)
    );
\idata3x_reg[6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[6]\,
      Q => idata3x(6)
    );
\idata3x_reg[7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[7]\,
      Q => idata3x(7)
    );
\idata3x_reg[8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[8]\,
      Q => idata3x(8)
    );
\idata3x_reg[9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pixclk,
      D => \idata1x_reg_n_0_[9]\,
      Q => idata3x(9)
    );
infval_reg: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => ifval,
      Q => infval,
      R => '0'
    );
inlval_reg: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => ilval,
      Q => inlval,
      R => '0'
    );
\m_axis_xcont_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(0),
      Q => \^s1pxcont_reg[11]\(0),
      R => '0'
    );
\m_axis_xcont_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(10),
      Q => \^s1pxcont_reg[11]\(10),
      R => '0'
    );
\m_axis_xcont_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(11),
      Q => \^s1pxcont_reg[11]\(11),
      R => '0'
    );
\m_axis_xcont_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(1),
      Q => \^s1pxcont_reg[11]\(1),
      R => '0'
    );
\m_axis_xcont_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(2),
      Q => \^s1pxcont_reg[11]\(2),
      R => '0'
    );
\m_axis_xcont_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(3),
      Q => \^s1pxcont_reg[11]\(3),
      R => '0'
    );
\m_axis_xcont_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(4),
      Q => \^s1pxcont_reg[11]\(4),
      R => '0'
    );
\m_axis_xcont_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(5),
      Q => \^s1pxcont_reg[11]\(5),
      R => '0'
    );
\m_axis_xcont_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(6),
      Q => \^s1pxcont_reg[11]\(6),
      R => '0'
    );
\m_axis_xcont_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(7),
      Q => \^s1pxcont_reg[11]\(7),
      R => '0'
    );
\m_axis_xcont_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(8),
      Q => \^s1pxcont_reg[11]\(8),
      R => '0'
    );
\m_axis_xcont_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_xcontR(9),
      Q => \^s1pxcont_reg[11]\(9),
      R => '0'
    );
\m_axis_ycont_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(0),
      Q => \^s1pycont_reg[11]\(0),
      R => '0'
    );
\m_axis_ycont_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(10),
      Q => \^s1pycont_reg[11]\(10),
      R => '0'
    );
\m_axis_ycont_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(11),
      Q => \^s1pycont_reg[11]\(11),
      R => '0'
    );
\m_axis_ycont_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(1),
      Q => \^s1pycont_reg[11]\(1),
      R => '0'
    );
\m_axis_ycont_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(2),
      Q => \^s1pycont_reg[11]\(2),
      R => '0'
    );
\m_axis_ycont_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(3),
      Q => \^s1pycont_reg[11]\(3),
      R => '0'
    );
\m_axis_ycont_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(4),
      Q => \^s1pycont_reg[11]\(4),
      R => '0'
    );
\m_axis_ycont_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(5),
      Q => \^s1pycont_reg[11]\(5),
      R => '0'
    );
\m_axis_ycont_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(6),
      Q => \^s1pycont_reg[11]\(6),
      R => '0'
    );
\m_axis_ycont_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(7),
      Q => \^s1pycont_reg[11]\(7),
      R => '0'
    );
\m_axis_ycont_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(8),
      Q => \^s1pycont_reg[11]\(8),
      R => '0'
    );
\m_axis_ycont_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_ycontR(9),
      Q => \^s1pycont_reg[11]\(9),
      R => '0'
    );
\maxis_xcont_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(0),
      Q => maxis_xcont(0),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(10),
      Q => maxis_xcont(10),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(11),
      Q => maxis_xcont(11),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => maxis_xcont(1),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(2),
      Q => maxis_xcont(2),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(3),
      Q => maxis_xcont(3),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(4),
      Q => maxis_xcont(4),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(5),
      Q => maxis_xcont(5),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(6),
      Q => maxis_xcont(6),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(7),
      Q => maxis_xcont(7),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(8),
      Q => maxis_xcont(8),
      R => tvalidR_i_1_n_0
    );
\maxis_xcont_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \p_1_in__0\(9),
      Q => maxis_xcont(9),
      R => tvalidR_i_1_n_0
    );
\mdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0131"
    )
        port map (
      I0 => \video_states_reg_n_0_[0]\,
      I1 => \video_states_reg_n_0_[2]\,
      I2 => \video_states_reg_n_0_[1]\,
      I3 => \mdata[11]_i_3_n_0\,
      O => \mdata[11]_i_1_n_0\
    );
\mdata[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \video_states_reg_n_0_[1]\,
      I1 => \video_states_reg_n_0_[2]\,
      I2 => \video_states_reg_n_0_[0]\,
      O => \mdata[11]_i_2_n_0\
    );
\mdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \mdata[11]_i_4_n_0\,
      I1 => \mdata[11]_i_5_n_0\,
      I2 => \mdata[11]_i_6_n_0\,
      I3 => \mdata[11]_i_7_n_0\,
      I4 => \video_states[2]_i_6_n_0\,
      I5 => \video_states_reg_n_0_[0]\,
      O => \mdata[11]_i_3_n_0\
    );
\mdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \video_states[2]_i_7_n_0\,
      I1 => \mdata[11]_i_8_n_0\,
      I2 => precision_config_end(3),
      I3 => precision_config_end(2),
      I4 => \video_states[2]_i_5_n_0\,
      I5 => \video_states[2]_i_8_n_0\,
      O => \mdata[11]_i_4_n_0\
    );
\mdata[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => precision_config_end(25),
      I1 => precision_config_end(24),
      I2 => precision_config_end(27),
      I3 => precision_config_end(26),
      O => \mdata[11]_i_5_n_0\
    );
\mdata[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => precision_config_end(29),
      I1 => precision_config_end(28),
      I2 => precision_config_end(31),
      I3 => precision_config_end(30),
      O => \mdata[11]_i_6_n_0\
    );
\mdata[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => precision_config_end(21),
      I1 => precision_config_end(20),
      I2 => precision_config_end(23),
      I3 => precision_config_end(22),
      O => \mdata[11]_i_7_n_0\
    );
\mdata[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(0),
      I1 => precision_config_end(1),
      O => \mdata[11]_i_8_n_0\
    );
\mdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(0),
      Q => \mdata_reg_n_0_[0]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(10),
      Q => \mdata_reg_n_0_[10]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(11),
      Q => \mdata_reg_n_0_[11]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(1),
      Q => \mdata_reg_n_0_[1]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(2),
      Q => \mdata_reg_n_0_[2]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(3),
      Q => \mdata_reg_n_0_[3]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(4),
      Q => \mdata_reg_n_0_[4]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(5),
      Q => \mdata_reg_n_0_[5]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(6),
      Q => \mdata_reg_n_0_[6]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(7),
      Q => \mdata_reg_n_0_[7]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(8),
      Q => \mdata_reg_n_0_[8]\,
      R => \mdata[11]_i_1_n_0\
    );
\mdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \mdata[11]_i_2_n_0\,
      D => idata3x(9),
      Q => \mdata_reg_n_0_[9]\,
      R => \mdata[11]_i_1_n_0\
    );
\p_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(0),
      Q => rowbuffer_reg_1(0),
      R => '0'
    );
\p_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(10),
      Q => rowbuffer_reg_1(10),
      R => '0'
    );
\p_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(11),
      Q => rowbuffer_reg_1(11),
      R => '0'
    );
\p_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(1),
      Q => rowbuffer_reg_1(1),
      R => '0'
    );
\p_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(2),
      Q => rowbuffer_reg_1(2),
      R => '0'
    );
\p_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(3),
      Q => rowbuffer_reg_1(3),
      R => '0'
    );
\p_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(4),
      Q => rowbuffer_reg_1(4),
      R => '0'
    );
\p_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(5),
      Q => rowbuffer_reg_1(5),
      R => '0'
    );
\p_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(6),
      Q => rowbuffer_reg_1(6),
      R => '0'
    );
\p_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(7),
      Q => rowbuffer_reg_1(7),
      R => '0'
    );
\p_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(8),
      Q => rowbuffer_reg_1(8),
      R => '0'
    );
\p_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tdataR(9),
      Q => rowbuffer_reg_1(9),
      R => '0'
    );
p_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => tvalidR,
      Q => p_tvalid,
      R => '0'
    );
\pixel_cont[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[0]\,
      O => \pixel_cont[0]_i_1_n_0\
    );
\pixel_cont[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[12]\,
      O => \pixel_cont[12]_i_2_n_0\
    );
\pixel_cont[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[11]\,
      O => \pixel_cont[12]_i_3_n_0\
    );
\pixel_cont[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[10]\,
      O => \pixel_cont[12]_i_4_n_0\
    );
\pixel_cont[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[9]\,
      O => \pixel_cont[12]_i_5_n_0\
    );
\pixel_cont[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[16]\,
      O => \pixel_cont[16]_i_2_n_0\
    );
\pixel_cont[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[15]\,
      O => \pixel_cont[16]_i_3_n_0\
    );
\pixel_cont[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[14]\,
      O => \pixel_cont[16]_i_4_n_0\
    );
\pixel_cont[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[13]\,
      O => \pixel_cont[16]_i_5_n_0\
    );
\pixel_cont[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[20]\,
      O => \pixel_cont[20]_i_2_n_0\
    );
\pixel_cont[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[19]\,
      O => \pixel_cont[20]_i_3_n_0\
    );
\pixel_cont[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[18]\,
      O => \pixel_cont[20]_i_4_n_0\
    );
\pixel_cont[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[17]\,
      O => \pixel_cont[20]_i_5_n_0\
    );
\pixel_cont[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[24]\,
      O => \pixel_cont[24]_i_2_n_0\
    );
\pixel_cont[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[23]\,
      O => \pixel_cont[24]_i_3_n_0\
    );
\pixel_cont[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[22]\,
      O => \pixel_cont[24]_i_4_n_0\
    );
\pixel_cont[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[21]\,
      O => \pixel_cont[24]_i_5_n_0\
    );
\pixel_cont[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[28]\,
      O => \pixel_cont[28]_i_2_n_0\
    );
\pixel_cont[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[27]\,
      O => \pixel_cont[28]_i_3_n_0\
    );
\pixel_cont[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[26]\,
      O => \pixel_cont[28]_i_4_n_0\
    );
\pixel_cont[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[25]\,
      O => \pixel_cont[28]_i_5_n_0\
    );
\pixel_cont[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0353"
    )
        port map (
      I0 => \video_states_reg_n_0_[2]\,
      I1 => \video_states_reg_n_0_[0]\,
      I2 => \video_states_reg_n_0_[1]\,
      I3 => \mdata[11]_i_3_n_0\,
      O => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \video_states_reg_n_0_[0]\,
      I1 => \video_states_reg_n_0_[2]\,
      I2 => \video_states_reg_n_0_[1]\,
      O => \pixel_cont[31]_i_2_n_0\
    );
\pixel_cont[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[31]\,
      O => \pixel_cont[31]_i_4_n_0\
    );
\pixel_cont[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[30]\,
      O => \pixel_cont[31]_i_5_n_0\
    );
\pixel_cont[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[29]\,
      O => \pixel_cont[31]_i_6_n_0\
    );
\pixel_cont[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[4]\,
      O => \pixel_cont[4]_i_2_n_0\
    );
\pixel_cont[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[3]\,
      O => \pixel_cont[4]_i_3_n_0\
    );
\pixel_cont[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[2]\,
      O => \pixel_cont[4]_i_4_n_0\
    );
\pixel_cont[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[1]\,
      O => \pixel_cont[4]_i_5_n_0\
    );
\pixel_cont[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[8]\,
      O => \pixel_cont[8]_i_2_n_0\
    );
\pixel_cont[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[7]\,
      O => \pixel_cont[8]_i_3_n_0\
    );
\pixel_cont[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[6]\,
      O => \pixel_cont[8]_i_4_n_0\
    );
\pixel_cont[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_cont_reg_n_0_[5]\,
      O => \pixel_cont[8]_i_5_n_0\
    );
\pixel_cont_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => \pixel_cont[0]_i_1_n_0\,
      Q => \pixel_cont_reg_n_0_[0]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(10),
      Q => \pixel_cont_reg_n_0_[10]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(11),
      Q => \pixel_cont_reg_n_0_[11]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(12),
      Q => \pixel_cont_reg_n_0_[12]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_cont_reg[8]_i_1_n_0\,
      CO(3) => \pixel_cont_reg[12]_i_1_n_0\,
      CO(2) => \pixel_cont_reg[12]_i_1_n_1\,
      CO(1) => \pixel_cont_reg[12]_i_1_n_2\,
      CO(0) => \pixel_cont_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0_0(12 downto 9),
      S(3) => \pixel_cont[12]_i_2_n_0\,
      S(2) => \pixel_cont[12]_i_3_n_0\,
      S(1) => \pixel_cont[12]_i_4_n_0\,
      S(0) => \pixel_cont[12]_i_5_n_0\
    );
\pixel_cont_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(13),
      Q => \pixel_cont_reg_n_0_[13]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(14),
      Q => \pixel_cont_reg_n_0_[14]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(15),
      Q => \pixel_cont_reg_n_0_[15]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(16),
      Q => \pixel_cont_reg_n_0_[16]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_cont_reg[12]_i_1_n_0\,
      CO(3) => \pixel_cont_reg[16]_i_1_n_0\,
      CO(2) => \pixel_cont_reg[16]_i_1_n_1\,
      CO(1) => \pixel_cont_reg[16]_i_1_n_2\,
      CO(0) => \pixel_cont_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0_0(16 downto 13),
      S(3) => \pixel_cont[16]_i_2_n_0\,
      S(2) => \pixel_cont[16]_i_3_n_0\,
      S(1) => \pixel_cont[16]_i_4_n_0\,
      S(0) => \pixel_cont[16]_i_5_n_0\
    );
\pixel_cont_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(17),
      Q => \pixel_cont_reg_n_0_[17]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(18),
      Q => \pixel_cont_reg_n_0_[18]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(19),
      Q => \pixel_cont_reg_n_0_[19]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(1),
      Q => \pixel_cont_reg_n_0_[1]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(20),
      Q => \pixel_cont_reg_n_0_[20]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_cont_reg[16]_i_1_n_0\,
      CO(3) => \pixel_cont_reg[20]_i_1_n_0\,
      CO(2) => \pixel_cont_reg[20]_i_1_n_1\,
      CO(1) => \pixel_cont_reg[20]_i_1_n_2\,
      CO(0) => \pixel_cont_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0_0(20 downto 17),
      S(3) => \pixel_cont[20]_i_2_n_0\,
      S(2) => \pixel_cont[20]_i_3_n_0\,
      S(1) => \pixel_cont[20]_i_4_n_0\,
      S(0) => \pixel_cont[20]_i_5_n_0\
    );
\pixel_cont_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(21),
      Q => \pixel_cont_reg_n_0_[21]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(22),
      Q => \pixel_cont_reg_n_0_[22]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(23),
      Q => \pixel_cont_reg_n_0_[23]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(24),
      Q => \pixel_cont_reg_n_0_[24]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_cont_reg[20]_i_1_n_0\,
      CO(3) => \pixel_cont_reg[24]_i_1_n_0\,
      CO(2) => \pixel_cont_reg[24]_i_1_n_1\,
      CO(1) => \pixel_cont_reg[24]_i_1_n_2\,
      CO(0) => \pixel_cont_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0_0(24 downto 21),
      S(3) => \pixel_cont[24]_i_2_n_0\,
      S(2) => \pixel_cont[24]_i_3_n_0\,
      S(1) => \pixel_cont[24]_i_4_n_0\,
      S(0) => \pixel_cont[24]_i_5_n_0\
    );
\pixel_cont_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(25),
      Q => \pixel_cont_reg_n_0_[25]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(26),
      Q => \pixel_cont_reg_n_0_[26]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(27),
      Q => \pixel_cont_reg_n_0_[27]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(28),
      Q => \pixel_cont_reg_n_0_[28]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_cont_reg[24]_i_1_n_0\,
      CO(3) => \pixel_cont_reg[28]_i_1_n_0\,
      CO(2) => \pixel_cont_reg[28]_i_1_n_1\,
      CO(1) => \pixel_cont_reg[28]_i_1_n_2\,
      CO(0) => \pixel_cont_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0_0(28 downto 25),
      S(3) => \pixel_cont[28]_i_2_n_0\,
      S(2) => \pixel_cont[28]_i_3_n_0\,
      S(1) => \pixel_cont[28]_i_4_n_0\,
      S(0) => \pixel_cont[28]_i_5_n_0\
    );
\pixel_cont_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(29),
      Q => \pixel_cont_reg_n_0_[29]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(2),
      Q => \pixel_cont_reg_n_0_[2]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(30),
      Q => \pixel_cont_reg_n_0_[30]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(31),
      Q => \pixel_cont_reg_n_0_[31]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_cont_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_pixel_cont_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixel_cont_reg[31]_i_3_n_2\,
      CO(0) => \pixel_cont_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pixel_cont_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data0_0(31 downto 29),
      S(3) => '0',
      S(2) => \pixel_cont[31]_i_4_n_0\,
      S(1) => \pixel_cont[31]_i_5_n_0\,
      S(0) => \pixel_cont[31]_i_6_n_0\
    );
\pixel_cont_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(3),
      Q => \pixel_cont_reg_n_0_[3]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(4),
      Q => \pixel_cont_reg_n_0_[4]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_cont_reg[4]_i_1_n_0\,
      CO(2) => \pixel_cont_reg[4]_i_1_n_1\,
      CO(1) => \pixel_cont_reg[4]_i_1_n_2\,
      CO(0) => \pixel_cont_reg[4]_i_1_n_3\,
      CYINIT => \pixel_cont_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0_0(4 downto 1),
      S(3) => \pixel_cont[4]_i_2_n_0\,
      S(2) => \pixel_cont[4]_i_3_n_0\,
      S(1) => \pixel_cont[4]_i_4_n_0\,
      S(0) => \pixel_cont[4]_i_5_n_0\
    );
\pixel_cont_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(5),
      Q => \pixel_cont_reg_n_0_[5]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(6),
      Q => \pixel_cont_reg_n_0_[6]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(7),
      Q => \pixel_cont_reg_n_0_[7]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(8),
      Q => \pixel_cont_reg_n_0_[8]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_cont_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_cont_reg[4]_i_1_n_0\,
      CO(3) => \pixel_cont_reg[8]_i_1_n_0\,
      CO(2) => \pixel_cont_reg[8]_i_1_n_1\,
      CO(1) => \pixel_cont_reg[8]_i_1_n_2\,
      CO(0) => \pixel_cont_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0_0(8 downto 5),
      S(3) => \pixel_cont[8]_i_2_n_0\,
      S(2) => \pixel_cont[8]_i_3_n_0\,
      S(1) => \pixel_cont[8]_i_4_n_0\,
      S(0) => \pixel_cont[8]_i_5_n_0\
    );
\pixel_cont_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \pixel_cont[31]_i_2_n_0\,
      D => data0_0(9),
      Q => \pixel_cont_reg_n_0_[9]\,
      R => \pixel_cont[31]_i_1_n_0\
    );
\pixel_locations_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00805580"
    )
        port map (
      I0 => pixel_locations_address(2),
      I1 => go_Read,
      I2 => pixel_locations_address2,
      I3 => pixel_locations_address(0),
      I4 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \pixel_locations_address[0]_i_1_n_0\
    );
\pixel_locations_address[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFF70F"
    )
        port map (
      I0 => pixel_locations_address2,
      I1 => go_Read,
      I2 => pixel_locations_address(0),
      I3 => pixel_locations_address(2),
      I4 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \pixel_locations_address[2]_i_1_n_0\
    );
\pixel_locations_address[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[27]\,
      I1 => \pixel_locations_address_reg[2]_i_23_n_5\,
      I2 => \pixel_locations_address_reg[2]_i_22_n_7\,
      I3 => \wrchx_cont_reg_n_0_[29]\,
      I4 => \pixel_locations_address_reg[2]_i_23_n_4\,
      I5 => \wrchx_cont_reg_n_0_[28]\,
      O => \pixel_locations_address[2]_i_10_n_0\
    );
\pixel_locations_address[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[24]\,
      I1 => \pixel_locations_address_reg[2]_i_24_n_4\,
      I2 => \pixel_locations_address_reg[2]_i_23_n_6\,
      I3 => \wrchx_cont_reg_n_0_[26]\,
      I4 => \pixel_locations_address_reg[2]_i_23_n_7\,
      I5 => \wrchx_cont_reg_n_0_[25]\,
      O => \pixel_locations_address[2]_i_11_n_0\
    );
\pixel_locations_address[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(23),
      I1 => slave_cnt(22),
      I2 => slave_cnt(21),
      O => \pixel_locations_address[2]_i_13_n_0\
    );
\pixel_locations_address[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(20),
      I1 => slave_cnt(19),
      I2 => slave_cnt(18),
      O => \pixel_locations_address[2]_i_14_n_0\
    );
\pixel_locations_address[2]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(17),
      I1 => slave_cnt(16),
      I2 => slave_cnt(15),
      O => \pixel_locations_address[2]_i_15_n_0\
    );
\pixel_locations_address[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(14),
      I1 => slave_cnt(13),
      I2 => slave_cnt(12),
      O => \pixel_locations_address[2]_i_16_n_0\
    );
\pixel_locations_address[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[21]\,
      I1 => \pixel_locations_address_reg[2]_i_24_n_7\,
      I2 => \pixel_locations_address_reg[2]_i_24_n_5\,
      I3 => \wrchx_cont_reg_n_0_[23]\,
      I4 => \pixel_locations_address_reg[2]_i_24_n_6\,
      I5 => \wrchx_cont_reg_n_0_[22]\,
      O => \pixel_locations_address[2]_i_18_n_0\
    );
\pixel_locations_address[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[18]\,
      I1 => \pixel_locations_address_reg[2]_i_33_n_6\,
      I2 => \pixel_locations_address_reg[2]_i_33_n_4\,
      I3 => \wrchx_cont_reg_n_0_[20]\,
      I4 => \pixel_locations_address_reg[2]_i_33_n_5\,
      I5 => \wrchx_cont_reg_n_0_[19]\,
      O => \pixel_locations_address[2]_i_19_n_0\
    );
\pixel_locations_address[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[15]\,
      I1 => \pixel_locations_address_reg[2]_i_34_n_5\,
      I2 => \pixel_locations_address_reg[2]_i_33_n_7\,
      I3 => \wrchx_cont_reg_n_0_[17]\,
      I4 => \pixel_locations_address_reg[2]_i_34_n_4\,
      I5 => \wrchx_cont_reg_n_0_[16]\,
      O => \pixel_locations_address[2]_i_20_n_0\
    );
\pixel_locations_address[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[12]\,
      I1 => \pixel_locations_address_reg[2]_i_35_n_4\,
      I2 => \pixel_locations_address_reg[2]_i_34_n_6\,
      I3 => \wrchx_cont_reg_n_0_[14]\,
      I4 => \pixel_locations_address_reg[2]_i_34_n_7\,
      I5 => \wrchx_cont_reg_n_0_[13]\,
      O => \pixel_locations_address[2]_i_21_n_0\
    );
\pixel_locations_address[2]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(11),
      I1 => slave_cnt(10),
      I2 => slave_cnt(9),
      O => \pixel_locations_address[2]_i_25_n_0\
    );
\pixel_locations_address[2]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(8),
      I1 => slave_cnt(7),
      I2 => slave_cnt(6),
      O => \pixel_locations_address[2]_i_26_n_0\
    );
\pixel_locations_address[2]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(5),
      I1 => slave_cnt(4),
      I2 => slave_cnt(3),
      O => \pixel_locations_address[2]_i_27_n_0\
    );
\pixel_locations_address[2]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(2),
      I1 => slave_cnt(1),
      I2 => slave_cnt(0),
      O => \pixel_locations_address[2]_i_28_n_0\
    );
\pixel_locations_address[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[9]\,
      I1 => \pixel_locations_address_reg[2]_i_35_n_7\,
      I2 => \pixel_locations_address_reg[2]_i_35_n_5\,
      I3 => \wrchx_cont_reg_n_0_[11]\,
      I4 => \pixel_locations_address_reg[2]_i_35_n_6\,
      I5 => \wrchx_cont_reg_n_0_[10]\,
      O => \pixel_locations_address[2]_i_29_n_0\
    );
\pixel_locations_address[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[6]\,
      I1 => \pixel_locations_address_reg[2]_i_47_n_6\,
      I2 => \pixel_locations_address_reg[2]_i_47_n_4\,
      I3 => \wrchx_cont_reg_n_0_[8]\,
      I4 => \pixel_locations_address_reg[2]_i_47_n_5\,
      I5 => \wrchx_cont_reg_n_0_[7]\,
      O => \pixel_locations_address[2]_i_30_n_0\
    );
\pixel_locations_address[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[3]\,
      I1 => \pixel_locations_address_reg[2]_i_48_n_5\,
      I2 => \pixel_locations_address_reg[2]_i_47_n_7\,
      I3 => \wrchx_cont_reg_n_0_[5]\,
      I4 => \pixel_locations_address_reg[2]_i_48_n_4\,
      I5 => \wrchx_cont_reg_n_0_[4]\,
      O => \pixel_locations_address[2]_i_31_n_0\
    );
\pixel_locations_address[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[0]\,
      I1 => slave_cnt(0),
      I2 => \pixel_locations_address_reg[2]_i_48_n_6\,
      I3 => \wrchx_cont_reg_n_0_[2]\,
      I4 => \pixel_locations_address_reg[2]_i_48_n_7\,
      I5 => \wrchx_cont_reg_n_0_[1]\,
      O => \pixel_locations_address[2]_i_32_n_0\
    );
\pixel_locations_address[2]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(31),
      O => \pixel_locations_address[2]_i_36_n_0\
    );
\pixel_locations_address[2]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(30),
      O => \pixel_locations_address[2]_i_37_n_0\
    );
\pixel_locations_address[2]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(29),
      O => \pixel_locations_address[2]_i_38_n_0\
    );
\pixel_locations_address[2]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(28),
      O => \pixel_locations_address[2]_i_39_n_0\
    );
\pixel_locations_address[2]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(27),
      O => \pixel_locations_address[2]_i_40_n_0\
    );
\pixel_locations_address[2]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(26),
      O => \pixel_locations_address[2]_i_41_n_0\
    );
\pixel_locations_address[2]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(25),
      O => \pixel_locations_address[2]_i_42_n_0\
    );
\pixel_locations_address[2]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(24),
      O => \pixel_locations_address[2]_i_43_n_0\
    );
\pixel_locations_address[2]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(23),
      O => \pixel_locations_address[2]_i_44_n_0\
    );
\pixel_locations_address[2]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(22),
      O => \pixel_locations_address[2]_i_45_n_0\
    );
\pixel_locations_address[2]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(21),
      O => \pixel_locations_address[2]_i_46_n_0\
    );
\pixel_locations_address[2]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(20),
      O => \pixel_locations_address[2]_i_49_n_0\
    );
\pixel_locations_address[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slave_cnt(30),
      I1 => slave_cnt(31),
      O => \pixel_locations_address[2]_i_5_n_0\
    );
\pixel_locations_address[2]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(19),
      O => \pixel_locations_address[2]_i_50_n_0\
    );
\pixel_locations_address[2]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(18),
      O => \pixel_locations_address[2]_i_51_n_0\
    );
\pixel_locations_address[2]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(17),
      O => \pixel_locations_address[2]_i_52_n_0\
    );
\pixel_locations_address[2]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(16),
      O => \pixel_locations_address[2]_i_53_n_0\
    );
\pixel_locations_address[2]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(15),
      O => \pixel_locations_address[2]_i_54_n_0\
    );
\pixel_locations_address[2]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(14),
      O => \pixel_locations_address[2]_i_55_n_0\
    );
\pixel_locations_address[2]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(13),
      O => \pixel_locations_address[2]_i_56_n_0\
    );
\pixel_locations_address[2]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(12),
      O => \pixel_locations_address[2]_i_57_n_0\
    );
\pixel_locations_address[2]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(11),
      O => \pixel_locations_address[2]_i_58_n_0\
    );
\pixel_locations_address[2]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(10),
      O => \pixel_locations_address[2]_i_59_n_0\
    );
\pixel_locations_address[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(29),
      I1 => slave_cnt(28),
      I2 => slave_cnt(27),
      O => \pixel_locations_address[2]_i_6_n_0\
    );
\pixel_locations_address[2]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(9),
      O => \pixel_locations_address[2]_i_60_n_0\
    );
\pixel_locations_address[2]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(8),
      O => \pixel_locations_address[2]_i_61_n_0\
    );
\pixel_locations_address[2]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(7),
      O => \pixel_locations_address[2]_i_62_n_0\
    );
\pixel_locations_address[2]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(6),
      O => \pixel_locations_address[2]_i_63_n_0\
    );
\pixel_locations_address[2]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(5),
      O => \pixel_locations_address[2]_i_64_n_0\
    );
\pixel_locations_address[2]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(4),
      O => \pixel_locations_address[2]_i_65_n_0\
    );
\pixel_locations_address[2]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(3),
      O => \pixel_locations_address[2]_i_66_n_0\
    );
\pixel_locations_address[2]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(2),
      O => \pixel_locations_address[2]_i_67_n_0\
    );
\pixel_locations_address[2]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slave_cnt(1),
      O => \pixel_locations_address[2]_i_68_n_0\
    );
\pixel_locations_address[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slave_cnt(26),
      I1 => slave_cnt(25),
      I2 => slave_cnt(24),
      O => \pixel_locations_address[2]_i_7_n_0\
    );
\pixel_locations_address[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[30]\,
      I1 => \pixel_locations_address_reg[2]_i_22_n_6\,
      I2 => \wrchx_cont_reg_n_0_[31]\,
      I3 => \pixel_locations_address_reg[2]_i_22_n_5\,
      O => \pixel_locations_address[2]_i_9_n_0\
    );
\pixel_locations_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \pixel_locations_address[0]_i_1_n_0\,
      Q => pixel_locations_address(0),
      R => AR(0)
    );
\pixel_locations_address_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \pixel_locations_address[2]_i_1_n_0\,
      Q => pixel_locations_address(2),
      S => AR(0)
    );
\pixel_locations_address_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_locations_address_reg[2]_i_12_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_12_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_12_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_pixel_locations_address_reg[2]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_locations_address[2]_i_25_n_0\,
      S(2) => \pixel_locations_address[2]_i_26_n_0\,
      S(1) => \pixel_locations_address[2]_i_27_n_0\,
      S(0) => \pixel_locations_address[2]_i_28_n_0\
    );
\pixel_locations_address_reg[2]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_locations_address_reg[2]_i_17_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_17_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_17_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_17_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pixel_locations_address_reg[2]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_locations_address[2]_i_29_n_0\,
      S(2) => \pixel_locations_address[2]_i_30_n_0\,
      S(1) => \pixel_locations_address[2]_i_31_n_0\,
      S(0) => \pixel_locations_address[2]_i_32_n_0\
    );
\pixel_locations_address_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_4_n_0\,
      CO(3) => \NLW_pixel_locations_address_reg[2]_i_2_CO_UNCONNECTED\(3),
      CO(2) => pixel_locations_address2,
      CO(1) => \pixel_locations_address_reg[2]_i_2_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW_pixel_locations_address_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \pixel_locations_address[2]_i_5_n_0\,
      S(1) => \pixel_locations_address[2]_i_6_n_0\,
      S(0) => \pixel_locations_address[2]_i_7_n_0\
    );
\pixel_locations_address_reg[2]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_23_n_0\,
      CO(3 downto 2) => \NLW_pixel_locations_address_reg[2]_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixel_locations_address_reg[2]_i_22_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pixel_locations_address_reg[2]_i_22_O_UNCONNECTED\(3),
      O(2) => \pixel_locations_address_reg[2]_i_22_n_5\,
      O(1) => \pixel_locations_address_reg[2]_i_22_n_6\,
      O(0) => \pixel_locations_address_reg[2]_i_22_n_7\,
      S(3) => '0',
      S(2) => \pixel_locations_address[2]_i_36_n_0\,
      S(1) => \pixel_locations_address[2]_i_37_n_0\,
      S(0) => \pixel_locations_address[2]_i_38_n_0\
    );
\pixel_locations_address_reg[2]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_24_n_0\,
      CO(3) => \pixel_locations_address_reg[2]_i_23_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_23_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_23_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_locations_address_reg[2]_i_23_n_4\,
      O(2) => \pixel_locations_address_reg[2]_i_23_n_5\,
      O(1) => \pixel_locations_address_reg[2]_i_23_n_6\,
      O(0) => \pixel_locations_address_reg[2]_i_23_n_7\,
      S(3) => \pixel_locations_address[2]_i_39_n_0\,
      S(2) => \pixel_locations_address[2]_i_40_n_0\,
      S(1) => \pixel_locations_address[2]_i_41_n_0\,
      S(0) => \pixel_locations_address[2]_i_42_n_0\
    );
\pixel_locations_address_reg[2]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_33_n_0\,
      CO(3) => \pixel_locations_address_reg[2]_i_24_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_24_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_24_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_locations_address_reg[2]_i_24_n_4\,
      O(2) => \pixel_locations_address_reg[2]_i_24_n_5\,
      O(1) => \pixel_locations_address_reg[2]_i_24_n_6\,
      O(0) => \pixel_locations_address_reg[2]_i_24_n_7\,
      S(3) => \pixel_locations_address[2]_i_43_n_0\,
      S(2) => \pixel_locations_address[2]_i_44_n_0\,
      S(1) => \pixel_locations_address[2]_i_45_n_0\,
      S(0) => \pixel_locations_address[2]_i_46_n_0\
    );
\pixel_locations_address_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_8_n_0\,
      CO(3) => \NLW_pixel_locations_address_reg[2]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \pixel_locations_address_reg[2]_i_3_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_3_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pixel_locations_address_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \pixel_locations_address[2]_i_9_n_0\,
      S(1) => \pixel_locations_address[2]_i_10_n_0\,
      S(0) => \pixel_locations_address[2]_i_11_n_0\
    );
\pixel_locations_address_reg[2]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_34_n_0\,
      CO(3) => \pixel_locations_address_reg[2]_i_33_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_33_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_33_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_locations_address_reg[2]_i_33_n_4\,
      O(2) => \pixel_locations_address_reg[2]_i_33_n_5\,
      O(1) => \pixel_locations_address_reg[2]_i_33_n_6\,
      O(0) => \pixel_locations_address_reg[2]_i_33_n_7\,
      S(3) => \pixel_locations_address[2]_i_49_n_0\,
      S(2) => \pixel_locations_address[2]_i_50_n_0\,
      S(1) => \pixel_locations_address[2]_i_51_n_0\,
      S(0) => \pixel_locations_address[2]_i_52_n_0\
    );
\pixel_locations_address_reg[2]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_35_n_0\,
      CO(3) => \pixel_locations_address_reg[2]_i_34_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_34_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_34_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_locations_address_reg[2]_i_34_n_4\,
      O(2) => \pixel_locations_address_reg[2]_i_34_n_5\,
      O(1) => \pixel_locations_address_reg[2]_i_34_n_6\,
      O(0) => \pixel_locations_address_reg[2]_i_34_n_7\,
      S(3) => \pixel_locations_address[2]_i_53_n_0\,
      S(2) => \pixel_locations_address[2]_i_54_n_0\,
      S(1) => \pixel_locations_address[2]_i_55_n_0\,
      S(0) => \pixel_locations_address[2]_i_56_n_0\
    );
\pixel_locations_address_reg[2]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_47_n_0\,
      CO(3) => \pixel_locations_address_reg[2]_i_35_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_35_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_35_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_locations_address_reg[2]_i_35_n_4\,
      O(2) => \pixel_locations_address_reg[2]_i_35_n_5\,
      O(1) => \pixel_locations_address_reg[2]_i_35_n_6\,
      O(0) => \pixel_locations_address_reg[2]_i_35_n_7\,
      S(3) => \pixel_locations_address[2]_i_57_n_0\,
      S(2) => \pixel_locations_address[2]_i_58_n_0\,
      S(1) => \pixel_locations_address[2]_i_59_n_0\,
      S(0) => \pixel_locations_address[2]_i_60_n_0\
    );
\pixel_locations_address_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_12_n_0\,
      CO(3) => \pixel_locations_address_reg[2]_i_4_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_4_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_4_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_pixel_locations_address_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_locations_address[2]_i_13_n_0\,
      S(2) => \pixel_locations_address[2]_i_14_n_0\,
      S(1) => \pixel_locations_address[2]_i_15_n_0\,
      S(0) => \pixel_locations_address[2]_i_16_n_0\
    );
\pixel_locations_address_reg[2]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_48_n_0\,
      CO(3) => \pixel_locations_address_reg[2]_i_47_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_47_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_47_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_locations_address_reg[2]_i_47_n_4\,
      O(2) => \pixel_locations_address_reg[2]_i_47_n_5\,
      O(1) => \pixel_locations_address_reg[2]_i_47_n_6\,
      O(0) => \pixel_locations_address_reg[2]_i_47_n_7\,
      S(3) => \pixel_locations_address[2]_i_61_n_0\,
      S(2) => \pixel_locations_address[2]_i_62_n_0\,
      S(1) => \pixel_locations_address[2]_i_63_n_0\,
      S(0) => \pixel_locations_address[2]_i_64_n_0\
    );
\pixel_locations_address_reg[2]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_locations_address_reg[2]_i_48_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_48_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_48_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_48_n_3\,
      CYINIT => slave_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_locations_address_reg[2]_i_48_n_4\,
      O(2) => \pixel_locations_address_reg[2]_i_48_n_5\,
      O(1) => \pixel_locations_address_reg[2]_i_48_n_6\,
      O(0) => \pixel_locations_address_reg[2]_i_48_n_7\,
      S(3) => \pixel_locations_address[2]_i_65_n_0\,
      S(2) => \pixel_locations_address[2]_i_66_n_0\,
      S(1) => \pixel_locations_address[2]_i_67_n_0\,
      S(0) => \pixel_locations_address[2]_i_68_n_0\
    );
\pixel_locations_address_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_locations_address_reg[2]_i_17_n_0\,
      CO(3) => \pixel_locations_address_reg[2]_i_8_n_0\,
      CO(2) => \pixel_locations_address_reg[2]_i_8_n_1\,
      CO(1) => \pixel_locations_address_reg[2]_i_8_n_2\,
      CO(0) => \pixel_locations_address_reg[2]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pixel_locations_address_reg[2]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_locations_address[2]_i_18_n_0\,
      S(2) => \pixel_locations_address[2]_i_19_n_0\,
      S(1) => \pixel_locations_address[2]_i_20_n_0\,
      S(0) => \pixel_locations_address[2]_i_21_n_0\
    );
\precision_config_end[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(0),
      O => \precision_config_end[0]_i_1_n_0\
    );
\precision_config_end[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(12),
      O => \precision_config_end[12]_i_2_n_0\
    );
\precision_config_end[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(11),
      O => \precision_config_end[12]_i_3_n_0\
    );
\precision_config_end[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(10),
      O => \precision_config_end[12]_i_4_n_0\
    );
\precision_config_end[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(9),
      O => \precision_config_end[12]_i_5_n_0\
    );
\precision_config_end[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(16),
      O => \precision_config_end[16]_i_2_n_0\
    );
\precision_config_end[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(15),
      O => \precision_config_end[16]_i_3_n_0\
    );
\precision_config_end[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(14),
      O => \precision_config_end[16]_i_4_n_0\
    );
\precision_config_end[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(13),
      O => \precision_config_end[16]_i_5_n_0\
    );
\precision_config_end[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(20),
      O => \precision_config_end[20]_i_2_n_0\
    );
\precision_config_end[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(19),
      O => \precision_config_end[20]_i_3_n_0\
    );
\precision_config_end[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(18),
      O => \precision_config_end[20]_i_4_n_0\
    );
\precision_config_end[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(17),
      O => \precision_config_end[20]_i_5_n_0\
    );
\precision_config_end[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(24),
      O => \precision_config_end[24]_i_2_n_0\
    );
\precision_config_end[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(23),
      O => \precision_config_end[24]_i_3_n_0\
    );
\precision_config_end[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(22),
      O => \precision_config_end[24]_i_4_n_0\
    );
\precision_config_end[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(21),
      O => \precision_config_end[24]_i_5_n_0\
    );
\precision_config_end[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(28),
      O => \precision_config_end[28]_i_2_n_0\
    );
\precision_config_end[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(27),
      O => \precision_config_end[28]_i_3_n_0\
    );
\precision_config_end[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(26),
      O => \precision_config_end[28]_i_4_n_0\
    );
\precision_config_end[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(25),
      O => \precision_config_end[28]_i_5_n_0\
    );
\precision_config_end[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \video_states_reg_n_0_[1]\,
      I1 => \video_states_reg_n_0_[2]\,
      I2 => \video_states_reg_n_0_[0]\,
      O => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \video_states_reg_n_0_[0]\,
      I1 => \video_states_reg_n_0_[2]\,
      I2 => \video_states_reg_n_0_[1]\,
      O => \precision_config_end[31]_i_2_n_0\
    );
\precision_config_end[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(31),
      O => \precision_config_end[31]_i_4_n_0\
    );
\precision_config_end[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(30),
      O => \precision_config_end[31]_i_5_n_0\
    );
\precision_config_end[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(29),
      O => \precision_config_end[31]_i_6_n_0\
    );
\precision_config_end[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(4),
      O => \precision_config_end[4]_i_2_n_0\
    );
\precision_config_end[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(3),
      O => \precision_config_end[4]_i_3_n_0\
    );
\precision_config_end[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(2),
      O => \precision_config_end[4]_i_4_n_0\
    );
\precision_config_end[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(1),
      O => \precision_config_end[4]_i_5_n_0\
    );
\precision_config_end[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(8),
      O => \precision_config_end[8]_i_2_n_0\
    );
\precision_config_end[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(7),
      O => \precision_config_end[8]_i_3_n_0\
    );
\precision_config_end[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(6),
      O => \precision_config_end[8]_i_4_n_0\
    );
\precision_config_end[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(5),
      O => \precision_config_end[8]_i_5_n_0\
    );
\precision_config_end_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => \precision_config_end[0]_i_1_n_0\,
      Q => precision_config_end(0),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(10),
      Q => precision_config_end(10),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(11),
      Q => precision_config_end(11),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(12),
      Q => precision_config_end(12),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \precision_config_end_reg[8]_i_1_n_0\,
      CO(3) => \precision_config_end_reg[12]_i_1_n_0\,
      CO(2) => \precision_config_end_reg[12]_i_1_n_1\,
      CO(1) => \precision_config_end_reg[12]_i_1_n_2\,
      CO(0) => \precision_config_end_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => precision_config_end0(12 downto 9),
      S(3) => \precision_config_end[12]_i_2_n_0\,
      S(2) => \precision_config_end[12]_i_3_n_0\,
      S(1) => \precision_config_end[12]_i_4_n_0\,
      S(0) => \precision_config_end[12]_i_5_n_0\
    );
\precision_config_end_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(13),
      Q => precision_config_end(13),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(14),
      Q => precision_config_end(14),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(15),
      Q => precision_config_end(15),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(16),
      Q => precision_config_end(16),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \precision_config_end_reg[12]_i_1_n_0\,
      CO(3) => \precision_config_end_reg[16]_i_1_n_0\,
      CO(2) => \precision_config_end_reg[16]_i_1_n_1\,
      CO(1) => \precision_config_end_reg[16]_i_1_n_2\,
      CO(0) => \precision_config_end_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => precision_config_end0(16 downto 13),
      S(3) => \precision_config_end[16]_i_2_n_0\,
      S(2) => \precision_config_end[16]_i_3_n_0\,
      S(1) => \precision_config_end[16]_i_4_n_0\,
      S(0) => \precision_config_end[16]_i_5_n_0\
    );
\precision_config_end_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(17),
      Q => precision_config_end(17),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(18),
      Q => precision_config_end(18),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(19),
      Q => precision_config_end(19),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(1),
      Q => precision_config_end(1),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(20),
      Q => precision_config_end(20),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \precision_config_end_reg[16]_i_1_n_0\,
      CO(3) => \precision_config_end_reg[20]_i_1_n_0\,
      CO(2) => \precision_config_end_reg[20]_i_1_n_1\,
      CO(1) => \precision_config_end_reg[20]_i_1_n_2\,
      CO(0) => \precision_config_end_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => precision_config_end0(20 downto 17),
      S(3) => \precision_config_end[20]_i_2_n_0\,
      S(2) => \precision_config_end[20]_i_3_n_0\,
      S(1) => \precision_config_end[20]_i_4_n_0\,
      S(0) => \precision_config_end[20]_i_5_n_0\
    );
\precision_config_end_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(21),
      Q => precision_config_end(21),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(22),
      Q => precision_config_end(22),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(23),
      Q => precision_config_end(23),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(24),
      Q => precision_config_end(24),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \precision_config_end_reg[20]_i_1_n_0\,
      CO(3) => \precision_config_end_reg[24]_i_1_n_0\,
      CO(2) => \precision_config_end_reg[24]_i_1_n_1\,
      CO(1) => \precision_config_end_reg[24]_i_1_n_2\,
      CO(0) => \precision_config_end_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => precision_config_end0(24 downto 21),
      S(3) => \precision_config_end[24]_i_2_n_0\,
      S(2) => \precision_config_end[24]_i_3_n_0\,
      S(1) => \precision_config_end[24]_i_4_n_0\,
      S(0) => \precision_config_end[24]_i_5_n_0\
    );
\precision_config_end_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(25),
      Q => precision_config_end(25),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(26),
      Q => precision_config_end(26),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(27),
      Q => precision_config_end(27),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(28),
      Q => precision_config_end(28),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \precision_config_end_reg[24]_i_1_n_0\,
      CO(3) => \precision_config_end_reg[28]_i_1_n_0\,
      CO(2) => \precision_config_end_reg[28]_i_1_n_1\,
      CO(1) => \precision_config_end_reg[28]_i_1_n_2\,
      CO(0) => \precision_config_end_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => precision_config_end0(28 downto 25),
      S(3) => \precision_config_end[28]_i_2_n_0\,
      S(2) => \precision_config_end[28]_i_3_n_0\,
      S(1) => \precision_config_end[28]_i_4_n_0\,
      S(0) => \precision_config_end[28]_i_5_n_0\
    );
\precision_config_end_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(29),
      Q => precision_config_end(29),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(2),
      Q => precision_config_end(2),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(30),
      Q => precision_config_end(30),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(31),
      Q => precision_config_end(31),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \precision_config_end_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_precision_config_end_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \precision_config_end_reg[31]_i_3_n_2\,
      CO(0) => \precision_config_end_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_precision_config_end_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => precision_config_end0(31 downto 29),
      S(3) => '0',
      S(2) => \precision_config_end[31]_i_4_n_0\,
      S(1) => \precision_config_end[31]_i_5_n_0\,
      S(0) => \precision_config_end[31]_i_6_n_0\
    );
\precision_config_end_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(3),
      Q => precision_config_end(3),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(4),
      Q => precision_config_end(4),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \precision_config_end_reg[4]_i_1_n_0\,
      CO(2) => \precision_config_end_reg[4]_i_1_n_1\,
      CO(1) => \precision_config_end_reg[4]_i_1_n_2\,
      CO(0) => \precision_config_end_reg[4]_i_1_n_3\,
      CYINIT => precision_config_end(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => precision_config_end0(4 downto 1),
      S(3) => \precision_config_end[4]_i_2_n_0\,
      S(2) => \precision_config_end[4]_i_3_n_0\,
      S(1) => \precision_config_end[4]_i_4_n_0\,
      S(0) => \precision_config_end[4]_i_5_n_0\
    );
\precision_config_end_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(5),
      Q => precision_config_end(5),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(6),
      Q => precision_config_end(6),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(7),
      Q => precision_config_end(7),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(8),
      Q => precision_config_end(8),
      R => \precision_config_end[31]_i_1_n_0\
    );
\precision_config_end_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \precision_config_end_reg[4]_i_1_n_0\,
      CO(3) => \precision_config_end_reg[8]_i_1_n_0\,
      CO(2) => \precision_config_end_reg[8]_i_1_n_1\,
      CO(1) => \precision_config_end_reg[8]_i_1_n_2\,
      CO(0) => \precision_config_end_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => precision_config_end0(8 downto 5),
      S(3) => \precision_config_end[8]_i_2_n_0\,
      S(2) => \precision_config_end[8]_i_3_n_0\,
      S(1) => \precision_config_end[8]_i_4_n_0\,
      S(0) => \precision_config_end[8]_i_5_n_0\
    );
\precision_config_end_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => \precision_config_end[31]_i_2_n_0\,
      D => precision_config_end0(9),
      Q => precision_config_end(9),
      R => \precision_config_end[31]_i_1_n_0\
    );
\r_address[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_mm2s_aresetn,
      I1 => pixel_locations_address(2),
      I2 => pixel_locations_address(0),
      O => \r_address[11]_i_1_n_0\
    );
\r_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[0]\,
      Q => r_address(0),
      R => '0'
    );
\r_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[10]\,
      Q => r_address(10),
      R => '0'
    );
\r_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[11]\,
      Q => r_address(11),
      R => '0'
    );
\r_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[1]\,
      Q => r_address(1),
      R => '0'
    );
\r_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[2]\,
      Q => r_address(2),
      R => '0'
    );
\r_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[3]\,
      Q => r_address(3),
      R => '0'
    );
\r_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[4]\,
      Q => r_address(4),
      R => '0'
    );
\r_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[5]\,
      Q => r_address(5),
      R => '0'
    );
\r_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[6]\,
      Q => r_address(6),
      R => '0'
    );
\r_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[7]\,
      Q => r_address(7),
      R => '0'
    );
\r_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[8]\,
      Q => r_address(8),
      R => '0'
    );
\r_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r_address[11]_i_1_n_0\,
      D => \wrchx_cont_reg_n_0_[9]\,
      Q => r_address(9),
      R => '0'
    );
\rblue[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rblue[10]_i_2_n_0\,
      I1 => \taps1x_reg[10]\,
      I2 => Q(6),
      I3 => \^rblue_reg[4]\,
      I4 => \tap1_d1_reg[11]\(6),
      I5 => \rblue[11]_i_4_n_0\,
      O => \rblue_reg[11]\(6)
    );
\rblue[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rred[11]_i_4_n_0\,
      I1 => \tap1_d1_reg[11]\(6),
      I2 => \^rblue_reg[4]\,
      I3 => \tap2_d1_reg[11]\(6),
      I4 => \rgreen[12]_i_2_n_0\,
      I5 => Q(6),
      O => \rblue[10]_i_2_n_0\
    );
\rblue[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rblue[11]_i_2_n_0\,
      I1 => \taps1x_reg[11]\,
      I2 => Q(7),
      I3 => \^rblue_reg[4]\,
      I4 => \tap1_d1_reg[11]\(7),
      I5 => \rblue[11]_i_4_n_0\,
      O => \rblue_reg[11]\(7)
    );
\rblue[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => \tap2_d1_reg[11]\(7),
      I2 => Q(7),
      I3 => \rred[11]_i_4_n_0\,
      I4 => \tap1_d1_reg[11]\(7),
      I5 => \^rblue_reg[4]\,
      O => \rblue[11]_i_2_n_0\
    );
\rblue[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(0),
      I1 => \^s1pycont_reg[11]\(0),
      O => \rblue[11]_i_4_n_0\
    );
\rblue[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rblue[4]_i_2_n_0\,
      I1 => \taps1x_reg[4]\,
      I2 => Q(0),
      I3 => \^rblue_reg[4]\,
      I4 => \tap1_d1_reg[11]\(0),
      I5 => \rblue[11]_i_4_n_0\,
      O => \rblue_reg[11]\(0)
    );
\rblue[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rred[11]_i_4_n_0\,
      I1 => \tap1_d1_reg[11]\(0),
      I2 => \^rblue_reg[4]\,
      I3 => \tap2_d1_reg[11]\(0),
      I4 => \rgreen[12]_i_2_n_0\,
      I5 => Q(0),
      O => \rblue[4]_i_2_n_0\
    );
\rblue[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rblue[5]_i_2_n_0\,
      I1 => \taps1x_reg[5]\,
      I2 => Q(1),
      I3 => \^rblue_reg[4]\,
      I4 => \tap1_d1_reg[11]\(1),
      I5 => \rblue[11]_i_4_n_0\,
      O => \rblue_reg[11]\(1)
    );
\rblue[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rred[11]_i_4_n_0\,
      I1 => \tap1_d1_reg[11]\(1),
      I2 => \^rblue_reg[4]\,
      I3 => \tap2_d1_reg[11]\(1),
      I4 => \rgreen[12]_i_2_n_0\,
      I5 => Q(1),
      O => \rblue[5]_i_2_n_0\
    );
\rblue[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rblue[6]_i_2_n_0\,
      I1 => \taps1x_reg[6]\,
      I2 => Q(2),
      I3 => \^rblue_reg[4]\,
      I4 => \tap1_d1_reg[11]\(2),
      I5 => \rblue[11]_i_4_n_0\,
      O => \rblue_reg[11]\(2)
    );
\rblue[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rred[11]_i_4_n_0\,
      I1 => \tap1_d1_reg[11]\(2),
      I2 => \^rblue_reg[4]\,
      I3 => \tap2_d1_reg[11]\(2),
      I4 => \rgreen[12]_i_2_n_0\,
      I5 => Q(2),
      O => \rblue[6]_i_2_n_0\
    );
\rblue[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rblue[7]_i_2_n_0\,
      I1 => \taps1x_reg[7]\,
      I2 => Q(3),
      I3 => \^rblue_reg[4]\,
      I4 => \tap1_d1_reg[11]\(3),
      I5 => \rblue[11]_i_4_n_0\,
      O => \rblue_reg[11]\(3)
    );
\rblue[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rred[11]_i_4_n_0\,
      I1 => \tap1_d1_reg[11]\(3),
      I2 => \^rblue_reg[4]\,
      I3 => \tap2_d1_reg[11]\(3),
      I4 => \rgreen[12]_i_2_n_0\,
      I5 => Q(3),
      O => \rblue[7]_i_2_n_0\
    );
\rblue[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rblue[8]_i_2_n_0\,
      I1 => \taps1x_reg[8]\,
      I2 => Q(4),
      I3 => \^rblue_reg[4]\,
      I4 => \tap1_d1_reg[11]\(4),
      I5 => \rblue[11]_i_4_n_0\,
      O => \rblue_reg[11]\(4)
    );
\rblue[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rred[11]_i_4_n_0\,
      I1 => \tap1_d1_reg[11]\(4),
      I2 => \^rblue_reg[4]\,
      I3 => \tap2_d1_reg[11]\(4),
      I4 => \rgreen[12]_i_2_n_0\,
      I5 => Q(4),
      O => \rblue[8]_i_2_n_0\
    );
\rblue[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rblue[9]_i_2_n_0\,
      I1 => \taps1x_reg[9]\,
      I2 => Q(5),
      I3 => \^rblue_reg[4]\,
      I4 => \tap1_d1_reg[11]\(5),
      I5 => \rblue[11]_i_4_n_0\,
      O => \rblue_reg[11]\(5)
    );
\rblue[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rred[11]_i_4_n_0\,
      I1 => \tap1_d1_reg[11]\(5),
      I2 => \^rblue_reg[4]\,
      I3 => \tap2_d1_reg[11]\(5),
      I4 => \rgreen[12]_i_2_n_0\,
      I5 => Q(5),
      O => \rblue[9]_i_2_n_0\
    );
\rgreen[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \tap0_d1_reg[9]\,
      I1 => \^s1pycont_reg[11]\(0),
      I2 => \^s1pxcont_reg[11]\(0),
      I3 => \rgreen[10]_i_3_n_0\,
      I4 => \rgreen[10]_i_4_n_0\,
      O => \rgreen_reg[12]\(5)
    );
\rgreen[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => data1(5),
      I1 => \^rblue_reg[4]\,
      I2 => \tap0_d2_reg[11]\(5),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rgreen[10]_i_3_n_0\
    );
\rgreen[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(0),
      I1 => \tap1_d1_reg[10]\(2),
      I2 => \^s1pycont_reg[11]\(0),
      I3 => data0(5),
      I4 => \^rgreen_reg[5]\,
      I5 => data1(5),
      O => \rgreen[10]_i_4_n_0\
    );
\rgreen[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \tap0_d1_reg[10]\,
      I1 => \^s1pycont_reg[11]\(0),
      I2 => \^s1pxcont_reg[11]\(0),
      I3 => \rgreen[11]_i_3_n_0\,
      I4 => \rgreen[11]_i_4_n_0\,
      O => \rgreen_reg[12]\(6)
    );
\rgreen[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s1pycont_reg[11]\(6),
      I1 => \^s1pycont_reg[11]\(7),
      I2 => \^s1pycont_reg[11]\(4),
      I3 => \^s1pycont_reg[11]\(5),
      O => \rgreen[11]_i_14_n_0\
    );
\rgreen[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^s1pycont_reg[11]\(0),
      I1 => \^s1pycont_reg[11]\(1),
      I2 => \^s1pycont_reg[11]\(2),
      I3 => \^s1pycont_reg[11]\(3),
      O => \rgreen[11]_i_15_n_0\
    );
\rgreen[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => data1(6),
      I1 => \^rblue_reg[4]\,
      I2 => \tap0_d2_reg[11]\(6),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rgreen[11]_i_3_n_0\
    );
\rgreen[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(0),
      I1 => \tap1_d1_reg[10]\(3),
      I2 => \^s1pycont_reg[11]\(0),
      I3 => data0(6),
      I4 => \^rgreen_reg[5]\,
      I5 => data1(6),
      O => \rgreen[11]_i_4_n_0\
    );
\rgreen[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rgreen[11]_i_14_n_0\,
      I1 => \^s1pycont_reg[11]\(8),
      I2 => \^s1pycont_reg[11]\(9),
      I3 => \^s1pycont_reg[11]\(10),
      I4 => \^s1pycont_reg[11]\(11),
      I5 => \rgreen[11]_i_15_n_0\,
      O => \^rgreen_reg[5]\
    );
\rgreen[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8FFD800"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => Q(7),
      I2 => \tap1_d2_reg[11]\(7),
      I3 => \^s1pycont_reg[11]\(0),
      I4 => \tap0_d2_reg[11]\(7),
      I5 => \^rblue_reg[4]\,
      O => \rgreen_reg[12]\(7)
    );
\rgreen[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \rgreen[12]_i_4_n_0\,
      I1 => \^s1pycont_reg[11]\(8),
      I2 => \^s1pycont_reg[11]\(9),
      I3 => \^s1pycont_reg[11]\(3),
      I4 => \^s1pycont_reg[11]\(11),
      I5 => \rgreen[12]_i_5_n_0\,
      O => \rgreen[12]_i_2_n_0\
    );
\rgreen[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rgreen[12]_i_6_n_0\,
      I1 => \rgreen[12]_i_7_n_0\,
      I2 => \^s1pxcont_reg[11]\(11),
      I3 => \^s1pxcont_reg[11]\(10),
      I4 => \^s1pxcont_reg[11]\(8),
      I5 => \^s1pxcont_reg[11]\(7),
      O => \^rblue_reg[4]\
    );
\rgreen[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s1pycont_reg[11]\(4),
      I1 => \^s1pycont_reg[11]\(6),
      I2 => \^s1pycont_reg[11]\(2),
      I3 => \^s1pycont_reg[11]\(5),
      O => \rgreen[12]_i_4_n_0\
    );
\rgreen[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^s1pycont_reg[11]\(0),
      I1 => \^s1pycont_reg[11]\(1),
      I2 => \^s1pycont_reg[11]\(7),
      I3 => \^s1pycont_reg[11]\(10),
      O => \rgreen[12]_i_5_n_0\
    );
\rgreen[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(0),
      I1 => \^s1pxcont_reg[11]\(9),
      I2 => \^s1pxcont_reg[11]\(3),
      I3 => \^s1pxcont_reg[11]\(6),
      I4 => \^s1pxcont_reg[11]\(11),
      O => \rgreen[12]_i_6_n_0\
    );
\rgreen[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(5),
      I1 => \^s1pxcont_reg[11]\(4),
      I2 => \^s1pxcont_reg[11]\(2),
      I3 => \^s1pxcont_reg[11]\(1),
      O => \rgreen[12]_i_7_n_0\
    );
\rgreen[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \tap0_d1_reg[4]\,
      I1 => \^s1pycont_reg[11]\(0),
      I2 => \^s1pxcont_reg[11]\(0),
      I3 => \rgreen[5]_i_3_n_0\,
      I4 => \rgreen[5]_i_4_n_0\,
      O => \rgreen_reg[12]\(0)
    );
\rgreen[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => data1(0),
      I1 => \^rblue_reg[4]\,
      I2 => \tap0_d2_reg[11]\(0),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rgreen[5]_i_3_n_0\
    );
\rgreen[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(0),
      I1 => O(0),
      I2 => \^s1pycont_reg[11]\(0),
      I3 => data0(0),
      I4 => \^rgreen_reg[5]\,
      I5 => data1(0),
      O => \rgreen[5]_i_4_n_0\
    );
\rgreen[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \tap0_d1_reg[5]\,
      I1 => \^s1pycont_reg[11]\(0),
      I2 => \^s1pxcont_reg[11]\(0),
      I3 => \rgreen[6]_i_3_n_0\,
      I4 => \rgreen[6]_i_4_n_0\,
      O => \rgreen_reg[12]\(1)
    );
\rgreen[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => data1(1),
      I1 => \^rblue_reg[4]\,
      I2 => \tap0_d2_reg[11]\(1),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rgreen[6]_i_3_n_0\
    );
\rgreen[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(0),
      I1 => O(1),
      I2 => \^s1pycont_reg[11]\(0),
      I3 => data0(1),
      I4 => \^rgreen_reg[5]\,
      I5 => data1(1),
      O => \rgreen[6]_i_4_n_0\
    );
\rgreen[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \tap0_d1_reg[6]\,
      I1 => \^s1pycont_reg[11]\(0),
      I2 => \^s1pxcont_reg[11]\(0),
      I3 => \rgreen[7]_i_3_n_0\,
      I4 => \rgreen[7]_i_4_n_0\,
      O => \rgreen_reg[12]\(2)
    );
\rgreen[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => data1(2),
      I1 => \^rblue_reg[4]\,
      I2 => \tap0_d2_reg[11]\(2),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rgreen[7]_i_3_n_0\
    );
\rgreen[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(0),
      I1 => O(2),
      I2 => \^s1pycont_reg[11]\(0),
      I3 => data0(2),
      I4 => \^rgreen_reg[5]\,
      I5 => data1(2),
      O => \rgreen[7]_i_4_n_0\
    );
\rgreen[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \tap0_d1_reg[7]\,
      I1 => \^s1pycont_reg[11]\(0),
      I2 => \^s1pxcont_reg[11]\(0),
      I3 => \rgreen[8]_i_3_n_0\,
      I4 => \rgreen[8]_i_4_n_0\,
      O => \rgreen_reg[12]\(3)
    );
\rgreen[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => data1(3),
      I1 => \^rblue_reg[4]\,
      I2 => \tap0_d2_reg[11]\(3),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rgreen[8]_i_3_n_0\
    );
\rgreen[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(0),
      I1 => \tap1_d1_reg[10]\(0),
      I2 => \^s1pycont_reg[11]\(0),
      I3 => data0(3),
      I4 => \^rgreen_reg[5]\,
      I5 => data1(3),
      O => \rgreen[8]_i_4_n_0\
    );
\rgreen[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \tap0_d1_reg[8]\,
      I1 => \^s1pycont_reg[11]\(0),
      I2 => \^s1pxcont_reg[11]\(0),
      I3 => \rgreen[9]_i_3_n_0\,
      I4 => \rgreen[9]_i_4_n_0\,
      O => \rgreen_reg[12]\(4)
    );
\rgreen[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => data1(4),
      I1 => \^rblue_reg[4]\,
      I2 => \tap0_d2_reg[11]\(4),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rgreen[9]_i_3_n_0\
    );
\rgreen[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^s1pxcont_reg[11]\(0),
      I1 => \tap1_d1_reg[10]\(1),
      I2 => \^s1pycont_reg[11]\(0),
      I3 => data0(4),
      I4 => \^rgreen_reg[5]\,
      I5 => data1(4),
      O => \rgreen[9]_i_4_n_0\
    );
\rred[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAEEAA"
    )
        port map (
      I0 => \rred[10]_i_2_n_0\,
      I1 => Q(6),
      I2 => \tap1_d1_reg[11]\(6),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      I5 => \rred[10]_i_3_n_0\,
      O => \rred_reg[11]\(6)
    );
\rred[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4000000E400"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => \tap2_d2_reg[11]\(6),
      I2 => \tap0_d2_reg[11]\(6),
      I3 => \rred[11]_i_4_n_0\,
      I4 => \^rblue_reg[4]\,
      I5 => taps1x(6),
      O => \rred[10]_i_2_n_0\
    );
\rred[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \tap1_d2_reg[11]\(6),
      I1 => \^rblue_reg[4]\,
      I2 => taps0x(6),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rred[10]_i_3_n_0\
    );
\rred[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAEEAA"
    )
        port map (
      I0 => \rred[11]_i_2_n_0\,
      I1 => Q(7),
      I2 => \tap1_d1_reg[11]\(7),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      I5 => \rred[11]_i_3_n_0\,
      O => \rred_reg[11]\(7)
    );
\rred[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4000000E400"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => \tap2_d2_reg[11]\(7),
      I2 => \tap0_d2_reg[11]\(7),
      I3 => \rred[11]_i_4_n_0\,
      I4 => \^rblue_reg[4]\,
      I5 => taps1x(7),
      O => \rred[11]_i_2_n_0\
    );
\rred[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \tap1_d2_reg[11]\(7),
      I1 => \^rblue_reg[4]\,
      I2 => taps0x(7),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rred[11]_i_3_n_0\
    );
\rred[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s1pycont_reg[11]\(0),
      I1 => \^s1pxcont_reg[11]\(0),
      O => \rred[11]_i_4_n_0\
    );
\rred[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAEEAA"
    )
        port map (
      I0 => \rred[4]_i_2_n_0\,
      I1 => Q(0),
      I2 => \tap1_d1_reg[11]\(0),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      I5 => \rred[4]_i_3_n_0\,
      O => \rred_reg[11]\(0)
    );
\rred[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4000000E400"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => \tap2_d2_reg[11]\(0),
      I2 => \tap0_d2_reg[11]\(0),
      I3 => \rred[11]_i_4_n_0\,
      I4 => \^rblue_reg[4]\,
      I5 => taps1x(0),
      O => \rred[4]_i_2_n_0\
    );
\rred[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \tap1_d2_reg[11]\(0),
      I1 => \^rblue_reg[4]\,
      I2 => taps0x(0),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rred[4]_i_3_n_0\
    );
\rred[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAEEAA"
    )
        port map (
      I0 => \rred[5]_i_2_n_0\,
      I1 => Q(1),
      I2 => \tap1_d1_reg[11]\(1),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      I5 => \rred[5]_i_3_n_0\,
      O => \rred_reg[11]\(1)
    );
\rred[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4000000E400"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => \tap2_d2_reg[11]\(1),
      I2 => \tap0_d2_reg[11]\(1),
      I3 => \rred[11]_i_4_n_0\,
      I4 => \^rblue_reg[4]\,
      I5 => taps1x(1),
      O => \rred[5]_i_2_n_0\
    );
\rred[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \tap1_d2_reg[11]\(1),
      I1 => \^rblue_reg[4]\,
      I2 => taps0x(1),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rred[5]_i_3_n_0\
    );
\rred[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAEEAA"
    )
        port map (
      I0 => \rred[6]_i_2_n_0\,
      I1 => Q(2),
      I2 => \tap1_d1_reg[11]\(2),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      I5 => \rred[6]_i_3_n_0\,
      O => \rred_reg[11]\(2)
    );
\rred[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4000000E400"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => \tap2_d2_reg[11]\(2),
      I2 => \tap0_d2_reg[11]\(2),
      I3 => \rred[11]_i_4_n_0\,
      I4 => \^rblue_reg[4]\,
      I5 => taps1x(2),
      O => \rred[6]_i_2_n_0\
    );
\rred[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \tap1_d2_reg[11]\(2),
      I1 => \^rblue_reg[4]\,
      I2 => taps0x(2),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rred[6]_i_3_n_0\
    );
\rred[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAEEAA"
    )
        port map (
      I0 => \rred[7]_i_2_n_0\,
      I1 => Q(3),
      I2 => \tap1_d1_reg[11]\(3),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      I5 => \rred[7]_i_3_n_0\,
      O => \rred_reg[11]\(3)
    );
\rred[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4000000E400"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => \tap2_d2_reg[11]\(3),
      I2 => \tap0_d2_reg[11]\(3),
      I3 => \rred[11]_i_4_n_0\,
      I4 => \^rblue_reg[4]\,
      I5 => taps1x(3),
      O => \rred[7]_i_2_n_0\
    );
\rred[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \tap1_d2_reg[11]\(3),
      I1 => \^rblue_reg[4]\,
      I2 => taps0x(3),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rred[7]_i_3_n_0\
    );
\rred[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAEEAA"
    )
        port map (
      I0 => \rred[8]_i_2_n_0\,
      I1 => Q(4),
      I2 => \tap1_d1_reg[11]\(4),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      I5 => \rred[8]_i_3_n_0\,
      O => \rred_reg[11]\(4)
    );
\rred[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4000000E400"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => \tap2_d2_reg[11]\(4),
      I2 => \tap0_d2_reg[11]\(4),
      I3 => \rred[11]_i_4_n_0\,
      I4 => \^rblue_reg[4]\,
      I5 => taps1x(4),
      O => \rred[8]_i_2_n_0\
    );
\rred[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \tap1_d2_reg[11]\(4),
      I1 => \^rblue_reg[4]\,
      I2 => taps0x(4),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rred[8]_i_3_n_0\
    );
\rred[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAEEAA"
    )
        port map (
      I0 => \rred[9]_i_2_n_0\,
      I1 => Q(5),
      I2 => \tap1_d1_reg[11]\(5),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      I5 => \rred[9]_i_3_n_0\,
      O => \rred_reg[11]\(5)
    );
\rred[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4000000E400"
    )
        port map (
      I0 => \rgreen[12]_i_2_n_0\,
      I1 => \tap2_d2_reg[11]\(5),
      I2 => \tap0_d2_reg[11]\(5),
      I3 => \rred[11]_i_4_n_0\,
      I4 => \^rblue_reg[4]\,
      I5 => taps1x(5),
      O => \rred[9]_i_2_n_0\
    );
\rred[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \tap1_d2_reg[11]\(5),
      I1 => \^rblue_reg[4]\,
      I2 => taps0x(5),
      I3 => \^s1pxcont_reg[11]\(0),
      I4 => \^s1pycont_reg[11]\(0),
      O => \rred[9]_i_3_n_0\
    );
\slave_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(0),
      Q => slave_cnt(0),
      R => '0'
    );
\slave_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(10),
      Q => slave_cnt(10),
      R => '0'
    );
\slave_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(11),
      Q => slave_cnt(11),
      R => '0'
    );
\slave_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(12),
      Q => slave_cnt(12),
      R => '0'
    );
\slave_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(13),
      Q => slave_cnt(13),
      R => '0'
    );
\slave_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(14),
      Q => slave_cnt(14),
      R => '0'
    );
\slave_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(15),
      Q => slave_cnt(15),
      R => '0'
    );
\slave_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(16),
      Q => slave_cnt(16),
      R => '0'
    );
\slave_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(17),
      Q => slave_cnt(17),
      R => '0'
    );
\slave_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(18),
      Q => slave_cnt(18),
      R => '0'
    );
\slave_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(19),
      Q => slave_cnt(19),
      R => '0'
    );
\slave_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(1),
      Q => slave_cnt(1),
      R => '0'
    );
\slave_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(20),
      Q => slave_cnt(20),
      R => '0'
    );
\slave_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(21),
      Q => slave_cnt(21),
      R => '0'
    );
\slave_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(22),
      Q => slave_cnt(22),
      R => '0'
    );
\slave_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(23),
      Q => slave_cnt(23),
      R => '0'
    );
\slave_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(24),
      Q => slave_cnt(24),
      R => '0'
    );
\slave_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(25),
      Q => slave_cnt(25),
      R => '0'
    );
\slave_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(26),
      Q => slave_cnt(26),
      R => '0'
    );
\slave_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(27),
      Q => slave_cnt(27),
      R => '0'
    );
\slave_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(28),
      Q => slave_cnt(28),
      R => '0'
    );
\slave_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(29),
      Q => slave_cnt(29),
      R => '0'
    );
\slave_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(2),
      Q => slave_cnt(2),
      R => '0'
    );
\slave_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(30),
      Q => slave_cnt(30),
      R => '0'
    );
\slave_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(31),
      Q => slave_cnt(31),
      R => '0'
    );
\slave_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(3),
      Q => slave_cnt(3),
      R => '0'
    );
\slave_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(4),
      Q => slave_cnt(4),
      R => '0'
    );
\slave_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(5),
      Q => slave_cnt(5),
      R => '0'
    );
\slave_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(6),
      Q => slave_cnt(6),
      R => '0'
    );
\slave_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(7),
      Q => slave_cnt(7),
      R => '0'
    );
\slave_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(8),
      Q => slave_cnt(8),
      R => '0'
    );
\slave_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => sp_cont(9),
      Q => slave_cnt(9),
      R => '0'
    );
\sp_cont[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \video_states_reg_n_0_[1]\,
      I1 => \video_states_reg_n_0_[2]\,
      I2 => \video_states_reg_n_0_[0]\,
      I3 => precision_config_end(0),
      I4 => precision_config_end(1),
      I5 => \video_states[2]_i_2_n_0\,
      O => sp_cont0
    );
\sp_cont_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[0]\,
      Q => sp_cont(0),
      R => '0'
    );
\sp_cont_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[10]\,
      Q => sp_cont(10),
      R => '0'
    );
\sp_cont_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[11]\,
      Q => sp_cont(11),
      R => '0'
    );
\sp_cont_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[12]\,
      Q => sp_cont(12),
      R => '0'
    );
\sp_cont_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[13]\,
      Q => sp_cont(13),
      R => '0'
    );
\sp_cont_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[14]\,
      Q => sp_cont(14),
      R => '0'
    );
\sp_cont_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[15]\,
      Q => sp_cont(15),
      R => '0'
    );
\sp_cont_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[16]\,
      Q => sp_cont(16),
      R => '0'
    );
\sp_cont_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[17]\,
      Q => sp_cont(17),
      R => '0'
    );
\sp_cont_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[18]\,
      Q => sp_cont(18),
      R => '0'
    );
\sp_cont_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[19]\,
      Q => sp_cont(19),
      R => '0'
    );
\sp_cont_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[1]\,
      Q => sp_cont(1),
      R => '0'
    );
\sp_cont_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[20]\,
      Q => sp_cont(20),
      R => '0'
    );
\sp_cont_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[21]\,
      Q => sp_cont(21),
      R => '0'
    );
\sp_cont_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[22]\,
      Q => sp_cont(22),
      R => '0'
    );
\sp_cont_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[23]\,
      Q => sp_cont(23),
      R => '0'
    );
\sp_cont_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[24]\,
      Q => sp_cont(24),
      R => '0'
    );
\sp_cont_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[25]\,
      Q => sp_cont(25),
      R => '0'
    );
\sp_cont_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[26]\,
      Q => sp_cont(26),
      R => '0'
    );
\sp_cont_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[27]\,
      Q => sp_cont(27),
      R => '0'
    );
\sp_cont_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[28]\,
      Q => sp_cont(28),
      R => '0'
    );
\sp_cont_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[29]\,
      Q => sp_cont(29),
      R => '0'
    );
\sp_cont_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[2]\,
      Q => sp_cont(2),
      R => '0'
    );
\sp_cont_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[30]\,
      Q => sp_cont(30),
      R => '0'
    );
\sp_cont_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[31]\,
      Q => sp_cont(31),
      R => '0'
    );
\sp_cont_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[3]\,
      Q => sp_cont(3),
      R => '0'
    );
\sp_cont_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[4]\,
      Q => sp_cont(4),
      R => '0'
    );
\sp_cont_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[5]\,
      Q => sp_cont(5),
      R => '0'
    );
\sp_cont_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[6]\,
      Q => sp_cont(6),
      R => '0'
    );
\sp_cont_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[7]\,
      Q => sp_cont(7),
      R => '0'
    );
\sp_cont_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[8]\,
      Q => sp_cont(8),
      R => '0'
    );
\sp_cont_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => sp_cont0,
      D => \pixel_cont_reg_n_0_[9]\,
      Q => sp_cont(9),
      R => '0'
    );
start_of_frame_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FB000000080"
    )
        port map (
      I0 => inlval,
      I1 => infval,
      I2 => \video_states_reg_n_0_[0]\,
      I3 => \video_states_reg_n_0_[1]\,
      I4 => \video_states_reg_n_0_[2]\,
      I5 => start_of_frame,
      O => start_of_frame_i_1_n_0
    );
start_of_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => start_of_frame_i_1_n_0,
      Q => start_of_frame,
      R => '0'
    );
starts_of_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => start_of_frame,
      Q => starts_of_frame,
      R => '0'
    );
\tdataR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(0),
      Q => tdataR(0),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(10),
      Q => tdataR(10),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(11),
      Q => tdataR(11),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(1),
      Q => tdataR(1),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(2),
      Q => tdataR(2),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(3),
      Q => tdataR(3),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(4),
      Q => tdataR(4),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(5),
      Q => tdataR(5),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(6),
      Q => tdataR(6),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(7),
      Q => tdataR(7),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(8),
      Q => tdataR(8),
      R => tvalidR_i_1_n_0
    );
\tdataR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_data(9),
      Q => tdataR(9),
      R => tvalidR_i_1_n_0
    );
tvalidR_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in1_in,
      O => tvalidR_i_1_n_0
    );
tvalidR_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_0_in1_in,
      Q => tvalidR,
      R => tvalidR_i_1_n_0
    );
tvalid_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF00800"
    )
        port map (
      I0 => \video_states_reg_n_0_[0]\,
      I1 => \mdata[11]_i_3_n_0\,
      I2 => \video_states_reg_n_0_[2]\,
      I3 => \video_states_reg_n_0_[1]\,
      I4 => tvalid_data,
      O => tvalid_data_i_1_n_0
    );
tvalid_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => tvalid_data_i_1_n_0,
      Q => tvalid_data,
      R => '0'
    );
tvaliddata_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixclk,
      CE => '1',
      D => tvalid_data,
      Q => tvaliddata,
      R => '0'
    );
\video_states[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47000500"
    )
        port map (
      I0 => \video_states_reg_n_0_[2]\,
      I1 => \video_states_reg_n_0_[0]\,
      I2 => \video_states_reg_n_0_[1]\,
      I3 => infval,
      I4 => inlval,
      O => \video_states[0]_i_1_n_0\
    );
\video_states[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220222"
    )
        port map (
      I0 => \video_states_reg_n_0_[1]\,
      I1 => \video_states[2]_i_3_n_0\,
      I2 => precision_config_end(1),
      I3 => precision_config_end(0),
      I4 => \video_states[2]_i_2_n_0\,
      I5 => \video_states[1]_i_2_n_0\,
      O => \video_states[1]_i_1_n_0\
    );
\video_states[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020C080"
    )
        port map (
      I0 => inlval,
      I1 => \video_states_reg_n_0_[0]\,
      I2 => infval,
      I3 => \video_states_reg_n_0_[1]\,
      I4 => \video_states_reg_n_0_[2]\,
      O => \video_states[1]_i_2_n_0\
    );
\video_states[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => precision_config_end(1),
      I1 => precision_config_end(0),
      I2 => \video_states[2]_i_2_n_0\,
      I3 => \video_states_reg_n_0_[1]\,
      I4 => \video_states[2]_i_3_n_0\,
      I5 => \video_states[2]_i_4_n_0\,
      O => \video_states[2]_i_1_n_0\
    );
\video_states[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \video_states[2]_i_5_n_0\,
      I1 => \video_states[2]_i_6_n_0\,
      I2 => \video_states[2]_i_7_n_0\,
      I3 => \video_states[2]_i_8_n_0\,
      I4 => \video_states[2]_i_9_n_0\,
      O => \video_states[2]_i_2_n_0\
    );
\video_states[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \video_states_reg_n_0_[0]\,
      I1 => \video_states_reg_n_0_[2]\,
      O => \video_states[2]_i_3_n_0\
    );
\video_states[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \video_states_reg_n_0_[2]\,
      I1 => infval,
      I2 => inlval,
      I3 => \video_states_reg_n_0_[1]\,
      I4 => \video_states_reg_n_0_[0]\,
      O => \video_states[2]_i_4_n_0\
    );
\video_states[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => precision_config_end(13),
      I1 => precision_config_end(12),
      I2 => precision_config_end(15),
      I3 => precision_config_end(14),
      O => \video_states[2]_i_5_n_0\
    );
\video_states[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => precision_config_end(17),
      I1 => precision_config_end(16),
      I2 => precision_config_end(19),
      I3 => precision_config_end(18),
      O => \video_states[2]_i_6_n_0\
    );
\video_states[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => precision_config_end(5),
      I1 => precision_config_end(4),
      I2 => precision_config_end(7),
      I3 => precision_config_end(6),
      O => \video_states[2]_i_7_n_0\
    );
\video_states[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => precision_config_end(9),
      I1 => precision_config_end(8),
      I2 => precision_config_end(11),
      I3 => precision_config_end(10),
      O => \video_states[2]_i_8_n_0\
    );
\video_states[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mdata[11]_i_5_n_0\,
      I1 => \mdata[11]_i_7_n_0\,
      I2 => precision_config_end(2),
      I3 => precision_config_end(3),
      I4 => \mdata[11]_i_6_n_0\,
      O => \video_states[2]_i_9_n_0\
    );
\video_states_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \video_states[0]_i_1_n_0\,
      Q => \video_states_reg_n_0_[0]\,
      R => '0'
    );
\video_states_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \video_states[1]_i_1_n_0\,
      Q => \video_states_reg_n_0_[1]\,
      R => '0'
    );
\video_states_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \video_states[2]_i_1_n_0\,
      Q => \video_states_reg_n_0_[2]\,
      R => '0'
    );
\w_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[0]\,
      Q => w_address(0),
      R => '0'
    );
\w_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[10]\,
      Q => w_address(10),
      R => '0'
    );
\w_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[11]\,
      Q => w_address(11),
      R => '0'
    );
\w_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[1]\,
      Q => w_address(1),
      R => '0'
    );
\w_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[2]\,
      Q => w_address(2),
      R => '0'
    );
\w_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[3]\,
      Q => w_address(3),
      R => '0'
    );
\w_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[4]\,
      Q => w_address(4),
      R => '0'
    );
\w_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[5]\,
      Q => w_address(5),
      R => '0'
    );
\w_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[6]\,
      Q => w_address(6),
      R => '0'
    );
\w_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[7]\,
      Q => w_address(7),
      R => '0'
    );
\w_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[8]\,
      Q => w_address(8),
      R => '0'
    );
\w_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => \pixel_cont_reg_n_0_[9]\,
      Q => w_address(9),
      R => '0'
    );
\wrchx_cont[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[0]\,
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[0]_i_1_n_0\
    );
\wrchx_cont[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(10),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[10]_i_1_n_0\
    );
\wrchx_cont[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(11),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[11]_i_1_n_0\
    );
\wrchx_cont[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(12),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[12]_i_1_n_0\
    );
\wrchx_cont[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[12]\,
      O => \wrchx_cont[12]_i_3_n_0\
    );
\wrchx_cont[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[11]\,
      O => \wrchx_cont[12]_i_4_n_0\
    );
\wrchx_cont[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[10]\,
      O => \wrchx_cont[12]_i_5_n_0\
    );
\wrchx_cont[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[9]\,
      O => \wrchx_cont[12]_i_6_n_0\
    );
\wrchx_cont[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(13),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[13]_i_1_n_0\
    );
\wrchx_cont[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(14),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[14]_i_1_n_0\
    );
\wrchx_cont[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(15),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[15]_i_1_n_0\
    );
\wrchx_cont[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(16),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[16]_i_1_n_0\
    );
\wrchx_cont[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[16]\,
      O => \wrchx_cont[16]_i_3_n_0\
    );
\wrchx_cont[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[15]\,
      O => \wrchx_cont[16]_i_4_n_0\
    );
\wrchx_cont[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[14]\,
      O => \wrchx_cont[16]_i_5_n_0\
    );
\wrchx_cont[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[13]\,
      O => \wrchx_cont[16]_i_6_n_0\
    );
\wrchx_cont[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(17),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[17]_i_1_n_0\
    );
\wrchx_cont[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(18),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[18]_i_1_n_0\
    );
\wrchx_cont[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(19),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[19]_i_1_n_0\
    );
\wrchx_cont[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(1),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[1]_i_1_n_0\
    );
\wrchx_cont[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(20),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[20]_i_1_n_0\
    );
\wrchx_cont[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[20]\,
      O => \wrchx_cont[20]_i_3_n_0\
    );
\wrchx_cont[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[19]\,
      O => \wrchx_cont[20]_i_4_n_0\
    );
\wrchx_cont[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[18]\,
      O => \wrchx_cont[20]_i_5_n_0\
    );
\wrchx_cont[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[17]\,
      O => \wrchx_cont[20]_i_6_n_0\
    );
\wrchx_cont[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(21),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[21]_i_1_n_0\
    );
\wrchx_cont[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(22),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[22]_i_1_n_0\
    );
\wrchx_cont[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(23),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[23]_i_1_n_0\
    );
\wrchx_cont[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(24),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[24]_i_1_n_0\
    );
\wrchx_cont[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[24]\,
      O => \wrchx_cont[24]_i_3_n_0\
    );
\wrchx_cont[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[23]\,
      O => \wrchx_cont[24]_i_4_n_0\
    );
\wrchx_cont[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[22]\,
      O => \wrchx_cont[24]_i_5_n_0\
    );
\wrchx_cont[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[21]\,
      O => \wrchx_cont[24]_i_6_n_0\
    );
\wrchx_cont[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(25),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[25]_i_1_n_0\
    );
\wrchx_cont[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(26),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[26]_i_1_n_0\
    );
\wrchx_cont[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(27),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[27]_i_1_n_0\
    );
\wrchx_cont[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(28),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[28]_i_1_n_0\
    );
\wrchx_cont[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[28]\,
      O => \wrchx_cont[28]_i_3_n_0\
    );
\wrchx_cont[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[27]\,
      O => \wrchx_cont[28]_i_4_n_0\
    );
\wrchx_cont[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[26]\,
      O => \wrchx_cont[28]_i_5_n_0\
    );
\wrchx_cont[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[25]\,
      O => \wrchx_cont[28]_i_6_n_0\
    );
\wrchx_cont[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(29),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[29]_i_1_n_0\
    );
\wrchx_cont[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(2),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[2]_i_1_n_0\
    );
\wrchx_cont[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(30),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[30]_i_1_n_0\
    );
\wrchx_cont[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pixel_locations_address(0),
      I1 => pixel_locations_address(2),
      I2 => m_axis_mm2s_aresetn,
      O => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => m_axis_mm2s_aresetn,
      I1 => pixel_locations_address(2),
      I2 => pixel_locations_address(0),
      O => wrchx_cont
    );
\wrchx_cont[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(31),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[31]_i_3_n_0\
    );
\wrchx_cont[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[31]\,
      O => \wrchx_cont[31]_i_5_n_0\
    );
\wrchx_cont[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[30]\,
      O => \wrchx_cont[31]_i_6_n_0\
    );
\wrchx_cont[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[29]\,
      O => \wrchx_cont[31]_i_7_n_0\
    );
\wrchx_cont[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(3),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[3]_i_1_n_0\
    );
\wrchx_cont[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(4),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[4]_i_1_n_0\
    );
\wrchx_cont[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[4]\,
      O => \wrchx_cont[4]_i_3_n_0\
    );
\wrchx_cont[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[3]\,
      O => \wrchx_cont[4]_i_4_n_0\
    );
\wrchx_cont[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[2]\,
      O => \wrchx_cont[4]_i_5_n_0\
    );
\wrchx_cont[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[1]\,
      O => \wrchx_cont[4]_i_6_n_0\
    );
\wrchx_cont[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(5),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[5]_i_1_n_0\
    );
\wrchx_cont[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(6),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[6]_i_1_n_0\
    );
\wrchx_cont[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(7),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[7]_i_1_n_0\
    );
\wrchx_cont[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(8),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[8]_i_1_n_0\
    );
\wrchx_cont[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[8]\,
      O => \wrchx_cont[8]_i_3_n_0\
    );
\wrchx_cont[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[7]\,
      O => \wrchx_cont[8]_i_4_n_0\
    );
\wrchx_cont[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[6]\,
      O => \wrchx_cont[8]_i_5_n_0\
    );
\wrchx_cont[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wrchx_cont_reg_n_0_[5]\,
      O => \wrchx_cont[8]_i_6_n_0\
    );
\wrchx_cont[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrchx_cont0(9),
      I1 => \pixel_locations_address_reg[2]_i_3_n_1\,
      O => \wrchx_cont[9]_i_1_n_0\
    );
\wrchx_cont_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[0]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[0]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[10]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[10]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[11]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[11]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[12]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[12]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wrchx_cont_reg[8]_i_2_n_0\,
      CO(3) => \wrchx_cont_reg[12]_i_2_n_0\,
      CO(2) => \wrchx_cont_reg[12]_i_2_n_1\,
      CO(1) => \wrchx_cont_reg[12]_i_2_n_2\,
      CO(0) => \wrchx_cont_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wrchx_cont0(12 downto 9),
      S(3) => \wrchx_cont[12]_i_3_n_0\,
      S(2) => \wrchx_cont[12]_i_4_n_0\,
      S(1) => \wrchx_cont[12]_i_5_n_0\,
      S(0) => \wrchx_cont[12]_i_6_n_0\
    );
\wrchx_cont_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[13]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[13]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[14]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[14]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[15]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[15]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[16]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[16]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wrchx_cont_reg[12]_i_2_n_0\,
      CO(3) => \wrchx_cont_reg[16]_i_2_n_0\,
      CO(2) => \wrchx_cont_reg[16]_i_2_n_1\,
      CO(1) => \wrchx_cont_reg[16]_i_2_n_2\,
      CO(0) => \wrchx_cont_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wrchx_cont0(16 downto 13),
      S(3) => \wrchx_cont[16]_i_3_n_0\,
      S(2) => \wrchx_cont[16]_i_4_n_0\,
      S(1) => \wrchx_cont[16]_i_5_n_0\,
      S(0) => \wrchx_cont[16]_i_6_n_0\
    );
\wrchx_cont_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[17]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[17]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[18]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[18]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[19]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[19]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[1]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[1]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[20]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[20]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wrchx_cont_reg[16]_i_2_n_0\,
      CO(3) => \wrchx_cont_reg[20]_i_2_n_0\,
      CO(2) => \wrchx_cont_reg[20]_i_2_n_1\,
      CO(1) => \wrchx_cont_reg[20]_i_2_n_2\,
      CO(0) => \wrchx_cont_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wrchx_cont0(20 downto 17),
      S(3) => \wrchx_cont[20]_i_3_n_0\,
      S(2) => \wrchx_cont[20]_i_4_n_0\,
      S(1) => \wrchx_cont[20]_i_5_n_0\,
      S(0) => \wrchx_cont[20]_i_6_n_0\
    );
\wrchx_cont_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[21]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[21]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[22]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[22]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[23]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[23]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[24]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[24]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wrchx_cont_reg[20]_i_2_n_0\,
      CO(3) => \wrchx_cont_reg[24]_i_2_n_0\,
      CO(2) => \wrchx_cont_reg[24]_i_2_n_1\,
      CO(1) => \wrchx_cont_reg[24]_i_2_n_2\,
      CO(0) => \wrchx_cont_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wrchx_cont0(24 downto 21),
      S(3) => \wrchx_cont[24]_i_3_n_0\,
      S(2) => \wrchx_cont[24]_i_4_n_0\,
      S(1) => \wrchx_cont[24]_i_5_n_0\,
      S(0) => \wrchx_cont[24]_i_6_n_0\
    );
\wrchx_cont_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[25]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[25]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[26]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[26]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[27]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[27]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[28]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[28]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wrchx_cont_reg[24]_i_2_n_0\,
      CO(3) => \wrchx_cont_reg[28]_i_2_n_0\,
      CO(2) => \wrchx_cont_reg[28]_i_2_n_1\,
      CO(1) => \wrchx_cont_reg[28]_i_2_n_2\,
      CO(0) => \wrchx_cont_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wrchx_cont0(28 downto 25),
      S(3) => \wrchx_cont[28]_i_3_n_0\,
      S(2) => \wrchx_cont[28]_i_4_n_0\,
      S(1) => \wrchx_cont[28]_i_5_n_0\,
      S(0) => \wrchx_cont[28]_i_6_n_0\
    );
\wrchx_cont_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[29]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[29]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[2]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[2]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[30]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[30]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[31]_i_3_n_0\,
      Q => \wrchx_cont_reg_n_0_[31]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \wrchx_cont_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_wrchx_cont_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \wrchx_cont_reg[31]_i_4_n_2\,
      CO(0) => \wrchx_cont_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_wrchx_cont_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => wrchx_cont0(31 downto 29),
      S(3) => '0',
      S(2) => \wrchx_cont[31]_i_5_n_0\,
      S(1) => \wrchx_cont[31]_i_6_n_0\,
      S(0) => \wrchx_cont[31]_i_7_n_0\
    );
\wrchx_cont_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[3]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[3]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[4]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[4]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wrchx_cont_reg[4]_i_2_n_0\,
      CO(2) => \wrchx_cont_reg[4]_i_2_n_1\,
      CO(1) => \wrchx_cont_reg[4]_i_2_n_2\,
      CO(0) => \wrchx_cont_reg[4]_i_2_n_3\,
      CYINIT => \wrchx_cont_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wrchx_cont0(4 downto 1),
      S(3) => \wrchx_cont[4]_i_3_n_0\,
      S(2) => \wrchx_cont[4]_i_4_n_0\,
      S(1) => \wrchx_cont[4]_i_5_n_0\,
      S(0) => \wrchx_cont[4]_i_6_n_0\
    );
\wrchx_cont_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[5]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[5]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[6]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[6]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[7]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[7]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[8]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[8]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
\wrchx_cont_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wrchx_cont_reg[4]_i_2_n_0\,
      CO(3) => \wrchx_cont_reg[8]_i_2_n_0\,
      CO(2) => \wrchx_cont_reg[8]_i_2_n_1\,
      CO(1) => \wrchx_cont_reg[8]_i_2_n_2\,
      CO(0) => \wrchx_cont_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wrchx_cont0(8 downto 5),
      S(3) => \wrchx_cont[8]_i_3_n_0\,
      S(2) => \wrchx_cont[8]_i_4_n_0\,
      S(1) => \wrchx_cont[8]_i_5_n_0\,
      S(0) => \wrchx_cont[8]_i_6_n_0\
    );
\wrchx_cont_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => wrchx_cont,
      D => \wrchx_cont[9]_i_1_n_0\,
      Q => \wrchx_cont_reg_n_0_[9]\,
      R => \wrchx_cont[31]_i_1_n_0\
    );
write_1enb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80C08"
    )
        port map (
      I0 => write_1enb_reg_i_2_n_0,
      I1 => \video_states_reg_n_0_[1]\,
      I2 => \video_states_reg_n_0_[2]\,
      I3 => \video_states_reg_n_0_[0]\,
      I4 => write_1enb,
      O => write_1enb_i_1_n_0
    );
write_1enb_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(21),
      I1 => precision_config_end(20),
      O => write_1enb_i_10_n_0
    );
write_1enb_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(19),
      I1 => precision_config_end(18),
      O => write_1enb_i_11_n_0
    );
write_1enb_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(17),
      I1 => precision_config_end(16),
      O => write_1enb_i_12_n_0
    );
write_1enb_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(15),
      I1 => precision_config_end(14),
      O => write_1enb_i_14_n_0
    );
write_1enb_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(13),
      I1 => precision_config_end(12),
      O => write_1enb_i_15_n_0
    );
write_1enb_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(11),
      I1 => precision_config_end(10),
      O => write_1enb_i_16_n_0
    );
write_1enb_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(9),
      I1 => precision_config_end(8),
      O => write_1enb_i_17_n_0
    );
write_1enb_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(0),
      I1 => precision_config_end(1),
      O => write_1enb_i_18_n_0
    );
write_1enb_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(7),
      I1 => precision_config_end(6),
      O => write_1enb_i_19_n_0
    );
write_1enb_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(5),
      I1 => precision_config_end(4),
      O => write_1enb_i_20_n_0
    );
write_1enb_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(3),
      I1 => precision_config_end(2),
      O => write_1enb_i_21_n_0
    );
write_1enb_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => precision_config_end(0),
      I1 => precision_config_end(1),
      O => write_1enb_i_22_n_0
    );
write_1enb_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(31),
      I1 => precision_config_end(30),
      O => write_1enb_i_4_n_0
    );
write_1enb_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(29),
      I1 => precision_config_end(28),
      O => write_1enb_i_5_n_0
    );
write_1enb_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(27),
      I1 => precision_config_end(26),
      O => write_1enb_i_6_n_0
    );
write_1enb_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(25),
      I1 => precision_config_end(24),
      O => write_1enb_i_7_n_0
    );
write_1enb_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => precision_config_end(23),
      I1 => precision_config_end(22),
      O => write_1enb_i_9_n_0
    );
write_1enb_reg: unisim.vcomponents.FDRE
     port map (
      C => pixclk,
      CE => '1',
      D => write_1enb_i_1_n_0,
      Q => write_1enb,
      R => '0'
    );
write_1enb_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => write_1enb_reg_i_13_n_0,
      CO(2) => write_1enb_reg_i_13_n_1,
      CO(1) => write_1enb_reg_i_13_n_2,
      CO(0) => write_1enb_reg_i_13_n_3,
      CYINIT => '1',
      DI(3 downto 1) => B"000",
      DI(0) => write_1enb_i_18_n_0,
      O(3 downto 0) => NLW_write_1enb_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => write_1enb_i_19_n_0,
      S(2) => write_1enb_i_20_n_0,
      S(1) => write_1enb_i_21_n_0,
      S(0) => write_1enb_i_22_n_0
    );
write_1enb_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => write_1enb_reg_i_3_n_0,
      CO(3) => write_1enb_reg_i_2_n_0,
      CO(2) => write_1enb_reg_i_2_n_1,
      CO(1) => write_1enb_reg_i_2_n_2,
      CO(0) => write_1enb_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => precision_config_end(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_write_1enb_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => write_1enb_i_4_n_0,
      S(2) => write_1enb_i_5_n_0,
      S(1) => write_1enb_i_6_n_0,
      S(0) => write_1enb_i_7_n_0
    );
write_1enb_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => write_1enb_reg_i_8_n_0,
      CO(3) => write_1enb_reg_i_3_n_0,
      CO(2) => write_1enb_reg_i_3_n_1,
      CO(1) => write_1enb_reg_i_3_n_2,
      CO(0) => write_1enb_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_write_1enb_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => write_1enb_i_9_n_0,
      S(2) => write_1enb_i_10_n_0,
      S(1) => write_1enb_i_11_n_0,
      S(0) => write_1enb_i_12_n_0
    );
write_1enb_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => write_1enb_reg_i_13_n_0,
      CO(3) => write_1enb_reg_i_8_n_0,
      CO(2) => write_1enb_reg_i_8_n_1,
      CO(1) => write_1enb_reg_i_8_n_2,
      CO(0) => write_1enb_reg_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_write_1enb_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => write_1enb_i_14_n_0,
      S(2) => write_1enb_i_15_n_0,
      S(1) => write_1enb_i_16_n_0,
      S(0) => write_1enb_i_17_n_0
    );
\y_cont[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      O => y_cont
    );
\y_cont[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      O => \y_cont[0]_i_2_n_0\
    );
\y_cont[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(3),
      O => \y_cont[0]_i_4_n_0\
    );
\y_cont[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(2),
      O => \y_cont[0]_i_5_n_0\
    );
\y_cont[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(1),
      O => \y_cont[0]_i_6_n_0\
    );
\y_cont[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_cont_reg(0),
      O => \y_cont[0]_i_7_n_0\
    );
\y_cont[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(3),
      O => \y_cont[12]_i_2_n_0\
    );
\y_cont[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(2),
      O => \y_cont[12]_i_3_n_0\
    );
\y_cont[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(1),
      O => \y_cont[12]_i_4_n_0\
    );
\y_cont[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(0),
      O => \y_cont[12]_i_5_n_0\
    );
\y_cont[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(7),
      O => \y_cont[4]_i_2_n_0\
    );
\y_cont[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(6),
      O => \y_cont[4]_i_3_n_0\
    );
\y_cont[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(5),
      O => \y_cont[4]_i_4_n_0\
    );
\y_cont[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(4),
      O => \y_cont[4]_i_5_n_0\
    );
\y_cont[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(11),
      O => \y_cont[8]_i_2_n_0\
    );
\y_cont[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(10),
      O => \y_cont[8]_i_3_n_0\
    );
\y_cont[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(9),
      O => \y_cont[8]_i_4_n_0\
    );
\y_cont[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_cont_reg(8),
      O => \y_cont[8]_i_5_n_0\
    );
\y_cont_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[0]_i_3_n_7\,
      Q => y_cont_reg(0),
      R => y_cont
    );
\y_cont_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_cont_reg[0]_i_3_n_0\,
      CO(2) => \y_cont_reg[0]_i_3_n_1\,
      CO(1) => \y_cont_reg[0]_i_3_n_2\,
      CO(0) => \y_cont_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_cont_reg[0]_i_3_n_4\,
      O(2) => \y_cont_reg[0]_i_3_n_5\,
      O(1) => \y_cont_reg[0]_i_3_n_6\,
      O(0) => \y_cont_reg[0]_i_3_n_7\,
      S(3) => \y_cont[0]_i_4_n_0\,
      S(2) => \y_cont[0]_i_5_n_0\,
      S(1) => \y_cont[0]_i_6_n_0\,
      S(0) => \y_cont[0]_i_7_n_0\
    );
\y_cont_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[8]_i_1_n_5\,
      Q => y_cont_reg(10),
      R => y_cont
    );
\y_cont_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[8]_i_1_n_4\,
      Q => y_cont_reg(11),
      R => y_cont
    );
\y_cont_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[12]_i_1_n_7\,
      Q => \^d\(0),
      R => y_cont
    );
\y_cont_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_cont_reg[8]_i_1_n_0\,
      CO(3) => \NLW_y_cont_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_cont_reg[12]_i_1_n_1\,
      CO(1) => \y_cont_reg[12]_i_1_n_2\,
      CO(0) => \y_cont_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_cont_reg[12]_i_1_n_4\,
      O(2) => \y_cont_reg[12]_i_1_n_5\,
      O(1) => \y_cont_reg[12]_i_1_n_6\,
      O(0) => \y_cont_reg[12]_i_1_n_7\,
      S(3) => \y_cont[12]_i_2_n_0\,
      S(2) => \y_cont[12]_i_3_n_0\,
      S(1) => \y_cont[12]_i_4_n_0\,
      S(0) => \y_cont[12]_i_5_n_0\
    );
\y_cont_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[12]_i_1_n_6\,
      Q => \^d\(1),
      R => y_cont
    );
\y_cont_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[12]_i_1_n_5\,
      Q => \^d\(2),
      R => y_cont
    );
\y_cont_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[12]_i_1_n_4\,
      Q => \^d\(3),
      R => y_cont
    );
\y_cont_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[0]_i_3_n_6\,
      Q => y_cont_reg(1),
      R => y_cont
    );
\y_cont_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[0]_i_3_n_5\,
      Q => y_cont_reg(2),
      R => y_cont
    );
\y_cont_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[0]_i_3_n_4\,
      Q => y_cont_reg(3),
      R => y_cont
    );
\y_cont_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[4]_i_1_n_7\,
      Q => y_cont_reg(4),
      R => y_cont
    );
\y_cont_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_cont_reg[0]_i_3_n_0\,
      CO(3) => \y_cont_reg[4]_i_1_n_0\,
      CO(2) => \y_cont_reg[4]_i_1_n_1\,
      CO(1) => \y_cont_reg[4]_i_1_n_2\,
      CO(0) => \y_cont_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_cont_reg[4]_i_1_n_4\,
      O(2) => \y_cont_reg[4]_i_1_n_5\,
      O(1) => \y_cont_reg[4]_i_1_n_6\,
      O(0) => \y_cont_reg[4]_i_1_n_7\,
      S(3) => \y_cont[4]_i_2_n_0\,
      S(2) => \y_cont[4]_i_3_n_0\,
      S(1) => \y_cont[4]_i_4_n_0\,
      S(0) => \y_cont[4]_i_5_n_0\
    );
\y_cont_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[4]_i_1_n_6\,
      Q => y_cont_reg(5),
      R => y_cont
    );
\y_cont_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[4]_i_1_n_5\,
      Q => y_cont_reg(6),
      R => y_cont
    );
\y_cont_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[4]_i_1_n_4\,
      Q => y_cont_reg(7),
      R => y_cont
    );
\y_cont_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[8]_i_1_n_7\,
      Q => y_cont_reg(8),
      R => y_cont
    );
\y_cont_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_cont_reg[4]_i_1_n_0\,
      CO(3) => \y_cont_reg[8]_i_1_n_0\,
      CO(2) => \y_cont_reg[8]_i_1_n_1\,
      CO(1) => \y_cont_reg[8]_i_1_n_2\,
      CO(0) => \y_cont_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_cont_reg[8]_i_1_n_4\,
      O(2) => \y_cont_reg[8]_i_1_n_5\,
      O(1) => \y_cont_reg[8]_i_1_n_6\,
      O(0) => \y_cont_reg[8]_i_1_n_7\,
      S(3) => \y_cont[8]_i_2_n_0\,
      S(2) => \y_cont[8]_i_3_n_0\,
      S(1) => \y_cont[8]_i_4_n_0\,
      S(0) => \y_cont[8]_i_5_n_0\
    );
\y_cont_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \y_cont[0]_i_2_n_0\,
      D => \y_cont_reg[8]_i_1_n_6\,
      Q => y_cont_reg(9),
      R => y_cont
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detect is
  port (
    pXcont : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pDetect : out STD_LOGIC;
    qValid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d1G_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d1B_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    pEnable0 : in STD_LOGIC;
    valid : in STD_LOGIC;
    gp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    valid_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bp : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detect is
  signal Cur_Color_B : STD_LOGIC;
  signal \Cur_Color_B[0]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_B[1]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_B[2]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_B[3]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_B[4]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_B[5]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_B[6]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_B[7]_i_2_n_0\ : STD_LOGIC;
  signal \Cur_Color_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \Cur_Color_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \Cur_Color_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \Cur_Color_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \Cur_Color_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \Cur_Color_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \Cur_Color_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \Cur_Color_B_reg_n_0_[7]\ : STD_LOGIC;
  signal Cur_Color_G : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Cur_Color_G[0]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[1]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[2]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[3]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[4]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[5]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[6]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[7]_i_10_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[7]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[7]_i_2_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[7]_i_5_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[7]_i_6_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[7]_i_7_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[7]_i_8_n_0\ : STD_LOGIC;
  signal \Cur_Color_G[7]_i_9_n_0\ : STD_LOGIC;
  signal \Cur_Color_G_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \Cur_Color_G_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \Cur_Color_G_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \Cur_Color_G_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \Cur_Color_G_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal Cur_Color_R : STD_LOGIC;
  signal Cur_Color_R1 : STD_LOGIC;
  signal Cur_Color_R2 : STD_LOGIC;
  signal Cur_Color_R20_out : STD_LOGIC;
  signal Cur_Color_R21_out : STD_LOGIC;
  signal Cur_Color_R3 : STD_LOGIC;
  signal Cur_Color_R33_in : STD_LOGIC;
  signal Cur_Color_R38_in : STD_LOGIC;
  signal Cur_Color_R39_in : STD_LOGIC;
  signal \Cur_Color_R[0]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[1]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[2]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[3]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[4]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[5]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[6]_i_1_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_11_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_12_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_14_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_15_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_16_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_17_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_18_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_20_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_21_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_22_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_23_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_24_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_25_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_28_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_2_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_30_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_31_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_32_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_33_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_34_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_35_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_36_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_37_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_39_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_40_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_41_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_42_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_43_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_44_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_45_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_46_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_47_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_48_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_49_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_50_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_51_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_52_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_53_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_54_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_55_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_56_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_57_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_58_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_59_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_60_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_61_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_62_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_63_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_64_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_65_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_66_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_68_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_69_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_6_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_70_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_71_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_72_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_73_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_74_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_75_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_76_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_77_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_78_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_79_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_80_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_81_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_82_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_83_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_84_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_85_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_86_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_87_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_88_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_89_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_90_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_91_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_92_n_0\ : STD_LOGIC;
  signal \Cur_Color_R[7]_i_93_n_0\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_13_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_19_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_19_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_19_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_26_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_27_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_27_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_27_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_29_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_29_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_29_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_38_n_0\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_38_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_38_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_38_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_67_n_0\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_67_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_67_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_67_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_9_n_1\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \Cur_Color_R_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal \Cur_Color_R_reg_n_0_[0]\ : STD_LOGIC;
  signal \Cur_Color_R_reg_n_0_[1]\ : STD_LOGIC;
  signal \Cur_Color_R_reg_n_0_[2]\ : STD_LOGIC;
  signal \Cur_Color_R_reg_n_0_[3]\ : STD_LOGIC;
  signal \Cur_Color_R_reg_n_0_[4]\ : STD_LOGIC;
  signal \Cur_Color_R_reg_n_0_[5]\ : STD_LOGIC;
  signal \Cur_Color_R_reg_n_0_[6]\ : STD_LOGIC;
  signal \Cur_Color_R_reg_n_0_[7]\ : STD_LOGIC;
  signal botY : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal leftX : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal newBotY : STD_LOGIC;
  signal \newBotY[0]_i_1_n_0\ : STD_LOGIC;
  signal \newBotY[12]_i_2_n_0\ : STD_LOGIC;
  signal \newBotY[12]_i_3_n_0\ : STD_LOGIC;
  signal \newBotY[12]_i_4_n_0\ : STD_LOGIC;
  signal \newBotY[12]_i_5_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_10_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_11_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_12_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_13_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_14_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_15_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_16_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_17_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_18_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_19_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_20_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_21_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_22_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_23_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_24_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_25_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_26_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_4_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_5_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_6_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_7_n_0\ : STD_LOGIC;
  signal \newBotY[15]_i_8_n_0\ : STD_LOGIC;
  signal \newBotY[4]_i_2_n_0\ : STD_LOGIC;
  signal \newBotY[4]_i_3_n_0\ : STD_LOGIC;
  signal \newBotY[4]_i_4_n_0\ : STD_LOGIC;
  signal \newBotY[4]_i_5_n_0\ : STD_LOGIC;
  signal \newBotY[8]_i_2_n_0\ : STD_LOGIC;
  signal \newBotY[8]_i_3_n_0\ : STD_LOGIC;
  signal \newBotY[8]_i_4_n_0\ : STD_LOGIC;
  signal \newBotY[8]_i_5_n_0\ : STD_LOGIC;
  signal \newBotY_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \newBotY_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \newBotY_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \newBotY_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \newBotY_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \newBotY_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \newBotY_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \newBotY_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_9_n_1\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_9_n_2\ : STD_LOGIC;
  signal \newBotY_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \newBotY_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \newBotY_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \newBotY_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \newBotY_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \newBotY_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \newBotY_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \newBotY_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \newBotY_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \newBotY_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \newBotY_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \newBotY_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \newBotY_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \newBotY_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \newBotY_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \newBotY_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \newBotY_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[0]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[10]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[11]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[12]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[13]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[14]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[15]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[1]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[2]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[3]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[4]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[5]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[6]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[7]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[8]\ : STD_LOGIC;
  signal \newBotY_reg_n_0_[9]\ : STD_LOGIC;
  signal newLeftX : STD_LOGIC;
  signal newLeftX0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \newLeftX[15]_i_10_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_12_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_13_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_14_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_15_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_16_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_17_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_18_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_19_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_20_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_21_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_22_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_23_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_24_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_25_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_3_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_6_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_7_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_8_n_0\ : STD_LOGIC;
  signal \newLeftX[15]_i_9_n_0\ : STD_LOGIC;
  signal \newLeftX[4]_i_2_n_0\ : STD_LOGIC;
  signal \newLeftX[4]_i_3_n_0\ : STD_LOGIC;
  signal \newLeftX[4]_i_4_n_0\ : STD_LOGIC;
  signal \newLeftX[4]_i_5_n_0\ : STD_LOGIC;
  signal \newLeftX[8]_i_2_n_0\ : STD_LOGIC;
  signal \newLeftX[8]_i_3_n_0\ : STD_LOGIC;
  signal \newLeftX[8]_i_4_n_0\ : STD_LOGIC;
  signal \newLeftX[8]_i_5_n_0\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_11_n_1\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \newLeftX_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \newLeftX_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \newLeftX_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \newLeftX_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \newLeftX_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \newLeftX_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \newLeftX_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \newLeftX_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \newLeftX_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[0]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[10]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[11]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[15]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[1]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[2]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[3]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[4]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[5]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[6]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[7]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[8]\ : STD_LOGIC;
  signal \newLeftX_reg_n_0_[9]\ : STD_LOGIC;
  signal newRightX : STD_LOGIC;
  signal \newRightX[12]_i_10_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_11_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_12_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_13_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_14_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_15_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_16_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_17_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_18_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_19_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_20_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_21_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_22_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_3_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_5_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_6_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_7_n_0\ : STD_LOGIC;
  signal \newRightX[12]_i_8_n_0\ : STD_LOGIC;
  signal \newRightX[4]_i_2_n_0\ : STD_LOGIC;
  signal \newRightX[4]_i_3_n_0\ : STD_LOGIC;
  signal \newRightX[4]_i_4_n_0\ : STD_LOGIC;
  signal \newRightX[4]_i_5_n_0\ : STD_LOGIC;
  signal \newRightX[8]_i_2_n_0\ : STD_LOGIC;
  signal \newRightX[8]_i_3_n_0\ : STD_LOGIC;
  signal \newRightX[8]_i_4_n_0\ : STD_LOGIC;
  signal \newRightX[8]_i_5_n_0\ : STD_LOGIC;
  signal \newRightX_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \newRightX_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \newRightX_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \newRightX_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \newRightX_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \newRightX_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \newRightX_reg[12]_i_9_n_1\ : STD_LOGIC;
  signal \newRightX_reg[12]_i_9_n_2\ : STD_LOGIC;
  signal \newRightX_reg[12]_i_9_n_3\ : STD_LOGIC;
  signal \newRightX_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \newRightX_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \newRightX_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \newRightX_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \newRightX_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \newRightX_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \newRightX_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \newRightX_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[0]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[10]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[11]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[12]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[1]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[2]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[3]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[4]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[5]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[6]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[7]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[8]\ : STD_LOGIC;
  signal \newRightX_reg_n_0_[9]\ : STD_LOGIC;
  signal newTopY : STD_LOGIC;
  signal newTopY0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \newTopY[12]_i_2_n_0\ : STD_LOGIC;
  signal \newTopY[12]_i_3_n_0\ : STD_LOGIC;
  signal \newTopY[12]_i_4_n_0\ : STD_LOGIC;
  signal \newTopY[12]_i_5_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_11_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_12_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_13_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_14_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_15_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_16_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_17_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_18_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_19_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_20_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_21_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_22_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_23_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_24_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_25_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_26_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_3_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_5_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_6_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_7_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_8_n_0\ : STD_LOGIC;
  signal \newTopY[15]_i_9_n_0\ : STD_LOGIC;
  signal \newTopY[4]_i_2_n_0\ : STD_LOGIC;
  signal \newTopY[4]_i_3_n_0\ : STD_LOGIC;
  signal \newTopY[4]_i_4_n_0\ : STD_LOGIC;
  signal \newTopY[4]_i_5_n_0\ : STD_LOGIC;
  signal \newTopY[8]_i_2_n_0\ : STD_LOGIC;
  signal \newTopY[8]_i_3_n_0\ : STD_LOGIC;
  signal \newTopY[8]_i_4_n_0\ : STD_LOGIC;
  signal \newTopY[8]_i_5_n_0\ : STD_LOGIC;
  signal \newTopY_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \newTopY_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \newTopY_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \newTopY_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \newTopY_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \newTopY_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \newTopY_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \newTopY_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \newTopY_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \newTopY_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \newTopY_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \newTopY_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \newTopY_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[0]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[10]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[11]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[12]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[13]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[14]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[15]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[1]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[2]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[3]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[4]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[5]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[6]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[7]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[8]\ : STD_LOGIC;
  signal \newTopY_reg_n_0_[9]\ : STD_LOGIC;
  signal \^pdetect\ : STD_LOGIC;
  signal \^pxcont\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal pYcont : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal rightX : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal topY : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_Cur_Color_G_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Cur_Color_G_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_G_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Cur_Color_R_reg[7]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Cur_Color_R_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Cur_Color_R_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Cur_Color_R_reg[7]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cur_Color_R_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_newBotY_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_newBotY_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_newBotY_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_newBotY_reg[15]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_newLeftX_reg[15]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_newLeftX_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_newLeftX_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_newRightX_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_newRightX_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_newRightX_reg[12]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_newRightX_reg[12]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_newRightX_reg[12]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_newTopY_reg[15]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_newTopY_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_newTopY_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_newTopY_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \newRightX[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \newRightX[12]_i_3\ : label is "soft_lutpair60";
begin
  pDetect <= \^pdetect\;
  pXcont(11 downto 0) <= \^pxcont\(11 downto 0);
\Cur_Color_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => bp(0),
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => valid,
      O => \Cur_Color_B[0]_i_1_n_0\
    );
\Cur_Color_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => bp(1),
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => valid,
      O => \Cur_Color_B[1]_i_1_n_0\
    );
\Cur_Color_B[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => bp(2),
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => valid,
      O => \Cur_Color_B[2]_i_1_n_0\
    );
\Cur_Color_B[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => bp(3),
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => valid,
      O => \Cur_Color_B[3]_i_1_n_0\
    );
\Cur_Color_B[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => bp(4),
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => valid,
      O => \Cur_Color_B[4]_i_1_n_0\
    );
\Cur_Color_B[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => bp(5),
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => valid,
      O => \Cur_Color_B[5]_i_1_n_0\
    );
\Cur_Color_B[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => bp(6),
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => valid,
      O => \Cur_Color_B[6]_i_1_n_0\
    );
\Cur_Color_B[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => valid,
      I1 => \Cur_Color_R[7]_i_6_n_0\,
      I2 => Cur_Color_R39_in,
      I3 => Cur_Color_R38_in,
      I4 => Cur_Color_R1,
      O => Cur_Color_B
    );
\Cur_Color_B[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => bp(7),
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => valid,
      O => \Cur_Color_B[7]_i_2_n_0\
    );
\Cur_Color_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_B[0]_i_1_n_0\,
      Q => \Cur_Color_B_reg_n_0_[0]\,
      R => Cur_Color_B
    );
\Cur_Color_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_B[1]_i_1_n_0\,
      Q => \Cur_Color_B_reg_n_0_[1]\,
      R => Cur_Color_B
    );
\Cur_Color_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_B[2]_i_1_n_0\,
      Q => \Cur_Color_B_reg_n_0_[2]\,
      R => Cur_Color_B
    );
\Cur_Color_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_B[3]_i_1_n_0\,
      Q => \Cur_Color_B_reg_n_0_[3]\,
      R => Cur_Color_B
    );
\Cur_Color_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_B[4]_i_1_n_0\,
      Q => \Cur_Color_B_reg_n_0_[4]\,
      R => Cur_Color_B
    );
\Cur_Color_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_B[5]_i_1_n_0\,
      Q => \Cur_Color_B_reg_n_0_[5]\,
      R => Cur_Color_B
    );
\Cur_Color_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_B[6]_i_1_n_0\,
      Q => \Cur_Color_B_reg_n_0_[6]\,
      R => Cur_Color_B
    );
\Cur_Color_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_B[7]_i_2_n_0\,
      Q => \Cur_Color_B_reg_n_0_[7]\,
      R => Cur_Color_B
    );
\Cur_Color_G[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEEEFEEEEEEE"
    )
        port map (
      I0 => \Cur_Color_G[7]_i_2_n_0\,
      I1 => gp(0),
      I2 => Cur_Color_R3,
      I3 => Cur_Color_R33_in,
      I4 => Cur_Color_R2,
      I5 => Cur_Color_R20_out,
      O => \Cur_Color_G[0]_i_1_n_0\
    );
\Cur_Color_G[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEEEFEEEEEEE"
    )
        port map (
      I0 => \Cur_Color_G[7]_i_2_n_0\,
      I1 => gp(1),
      I2 => Cur_Color_R3,
      I3 => Cur_Color_R33_in,
      I4 => Cur_Color_R2,
      I5 => Cur_Color_R20_out,
      O => \Cur_Color_G[1]_i_1_n_0\
    );
\Cur_Color_G[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEEEFEEEEEEE"
    )
        port map (
      I0 => \Cur_Color_G[7]_i_2_n_0\,
      I1 => gp(2),
      I2 => Cur_Color_R3,
      I3 => Cur_Color_R33_in,
      I4 => Cur_Color_R2,
      I5 => Cur_Color_R20_out,
      O => \Cur_Color_G[2]_i_1_n_0\
    );
\Cur_Color_G[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEEEFEEEEEEE"
    )
        port map (
      I0 => \Cur_Color_G[7]_i_2_n_0\,
      I1 => gp(3),
      I2 => Cur_Color_R3,
      I3 => Cur_Color_R33_in,
      I4 => Cur_Color_R2,
      I5 => Cur_Color_R20_out,
      O => \Cur_Color_G[3]_i_1_n_0\
    );
\Cur_Color_G[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEEEFEEEEEEE"
    )
        port map (
      I0 => \Cur_Color_G[7]_i_2_n_0\,
      I1 => gp(4),
      I2 => Cur_Color_R3,
      I3 => Cur_Color_R33_in,
      I4 => Cur_Color_R2,
      I5 => Cur_Color_R20_out,
      O => \Cur_Color_G[4]_i_1_n_0\
    );
\Cur_Color_G[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEEEFEEEEEEE"
    )
        port map (
      I0 => \Cur_Color_G[7]_i_2_n_0\,
      I1 => gp(5),
      I2 => Cur_Color_R3,
      I3 => Cur_Color_R33_in,
      I4 => Cur_Color_R2,
      I5 => Cur_Color_R20_out,
      O => \Cur_Color_G[5]_i_1_n_0\
    );
\Cur_Color_G[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEEEFEEEEEEE"
    )
        port map (
      I0 => \Cur_Color_G[7]_i_2_n_0\,
      I1 => gp(6),
      I2 => Cur_Color_R3,
      I3 => Cur_Color_R33_in,
      I4 => Cur_Color_R2,
      I5 => Cur_Color_R20_out,
      O => \Cur_Color_G[6]_i_1_n_0\
    );
\Cur_Color_G[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEEEFEEEEEEE"
    )
        port map (
      I0 => \Cur_Color_G[7]_i_2_n_0\,
      I1 => gp(7),
      I2 => Cur_Color_R3,
      I3 => Cur_Color_R33_in,
      I4 => Cur_Color_R2,
      I5 => Cur_Color_R20_out,
      O => \Cur_Color_G[7]_i_1_n_0\
    );
\Cur_Color_G[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pxcont\(0),
      I1 => leftX(0),
      I2 => \^pxcont\(1),
      I3 => leftX(1),
      I4 => leftX(2),
      I5 => \^pxcont\(2),
      O => \Cur_Color_G[7]_i_10_n_0\
    );
\Cur_Color_G[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Cur_Color_R21_out,
      I1 => Cur_Color_R39_in,
      I2 => Cur_Color_R38_in,
      O => \Cur_Color_G[7]_i_2_n_0\
    );
\Cur_Color_G[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => leftX(15),
      O => \Cur_Color_G[7]_i_5_n_0\
    );
\Cur_Color_G[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => leftX(15),
      O => \Cur_Color_G[7]_i_6_n_0\
    );
\Cur_Color_G[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pxcont\(10),
      I1 => leftX(10),
      I2 => \^pxcont\(11),
      I3 => leftX(11),
      I4 => leftX(9),
      I5 => \^pxcont\(9),
      O => \Cur_Color_G[7]_i_7_n_0\
    );
\Cur_Color_G[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pxcont\(6),
      I1 => leftX(6),
      I2 => \^pxcont\(7),
      I3 => leftX(7),
      I4 => leftX(8),
      I5 => \^pxcont\(8),
      O => \Cur_Color_G[7]_i_8_n_0\
    );
\Cur_Color_G[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pxcont\(4),
      I1 => leftX(4),
      I2 => \^pxcont\(5),
      I3 => leftX(5),
      I4 => leftX(3),
      I5 => \^pxcont\(3),
      O => \Cur_Color_G[7]_i_9_n_0\
    );
\Cur_Color_G_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_G[0]_i_1_n_0\,
      Q => Cur_Color_G(0),
      R => Cur_Color_R
    );
\Cur_Color_G_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_G[1]_i_1_n_0\,
      Q => Cur_Color_G(1),
      R => Cur_Color_R
    );
\Cur_Color_G_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_G[2]_i_1_n_0\,
      Q => Cur_Color_G(2),
      R => Cur_Color_R
    );
\Cur_Color_G_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_G[3]_i_1_n_0\,
      Q => Cur_Color_G(3),
      R => Cur_Color_R
    );
\Cur_Color_G_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_G[4]_i_1_n_0\,
      Q => Cur_Color_G(4),
      R => Cur_Color_R
    );
\Cur_Color_G_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_G[5]_i_1_n_0\,
      Q => Cur_Color_G(5),
      R => Cur_Color_R
    );
\Cur_Color_G_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_G[6]_i_1_n_0\,
      Q => Cur_Color_G(6),
      R => Cur_Color_R
    );
\Cur_Color_G_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_G[7]_i_1_n_0\,
      Q => Cur_Color_G(7),
      R => Cur_Color_R
    );
\Cur_Color_G_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cur_Color_G_reg[7]_i_4_n_0\,
      CO(3 downto 2) => \NLW_Cur_Color_G_reg[7]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => Cur_Color_R20_out,
      CO(0) => \Cur_Color_G_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cur_Color_G_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \Cur_Color_G[7]_i_5_n_0\,
      S(0) => \Cur_Color_G[7]_i_6_n_0\
    );
\Cur_Color_G_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cur_Color_G_reg[7]_i_4_n_0\,
      CO(2) => \Cur_Color_G_reg[7]_i_4_n_1\,
      CO(1) => \Cur_Color_G_reg[7]_i_4_n_2\,
      CO(0) => \Cur_Color_G_reg[7]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cur_Color_G_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_G[7]_i_7_n_0\,
      S(2) => \Cur_Color_G[7]_i_8_n_0\,
      S(1) => \Cur_Color_G[7]_i_9_n_0\,
      S(0) => \Cur_Color_G[7]_i_10_n_0\
    );
\Cur_Color_R[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \Cur_Color_R[7]_i_6_n_0\,
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => rp(0),
      O => \Cur_Color_R[0]_i_1_n_0\
    );
\Cur_Color_R[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \Cur_Color_R[7]_i_6_n_0\,
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => rp(1),
      O => \Cur_Color_R[1]_i_1_n_0\
    );
\Cur_Color_R[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \Cur_Color_R[7]_i_6_n_0\,
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => rp(2),
      O => \Cur_Color_R[2]_i_1_n_0\
    );
\Cur_Color_R[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \Cur_Color_R[7]_i_6_n_0\,
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => rp(3),
      O => \Cur_Color_R[3]_i_1_n_0\
    );
\Cur_Color_R[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \Cur_Color_R[7]_i_6_n_0\,
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => rp(4),
      O => \Cur_Color_R[4]_i_1_n_0\
    );
\Cur_Color_R[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \Cur_Color_R[7]_i_6_n_0\,
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => rp(5),
      O => \Cur_Color_R[5]_i_1_n_0\
    );
\Cur_Color_R[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \Cur_Color_R[7]_i_6_n_0\,
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => rp(6),
      O => \Cur_Color_R[6]_i_1_n_0\
    );
\Cur_Color_R[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => valid,
      I1 => Cur_Color_R1,
      I2 => Cur_Color_R38_in,
      I3 => Cur_Color_R39_in,
      O => Cur_Color_R
    );
\Cur_Color_R[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => botY(15),
      I1 => pYcont(15),
      O => \Cur_Color_R[7]_i_11_n_0\
    );
\Cur_Color_R[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(12),
      I1 => botY(12),
      I2 => pYcont(13),
      I3 => botY(13),
      I4 => botY(14),
      I5 => pYcont(14),
      O => \Cur_Color_R[7]_i_12_n_0\
    );
\Cur_Color_R[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(11),
      I1 => rightX(11),
      I2 => rightX(10),
      I3 => \^pxcont\(10),
      O => \Cur_Color_R[7]_i_14_n_0\
    );
\Cur_Color_R[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(9),
      I1 => rightX(9),
      I2 => rightX(8),
      I3 => \^pxcont\(8),
      O => \Cur_Color_R[7]_i_15_n_0\
    );
\Cur_Color_R[7]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rightX(12),
      O => \Cur_Color_R[7]_i_16_n_0\
    );
\Cur_Color_R[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rightX(11),
      I1 => \^pxcont\(11),
      I2 => rightX(10),
      I3 => \^pxcont\(10),
      O => \Cur_Color_R[7]_i_17_n_0\
    );
\Cur_Color_R[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rightX(9),
      I1 => \^pxcont\(9),
      I2 => rightX(8),
      I3 => \^pxcont\(8),
      O => \Cur_Color_R[7]_i_18_n_0\
    );
\Cur_Color_R[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \Cur_Color_R[7]_i_6_n_0\,
      I1 => Cur_Color_R2,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R3,
      I4 => rp(7),
      O => \Cur_Color_R[7]_i_2_n_0\
    );
\Cur_Color_R[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(11),
      I1 => leftX(11),
      I2 => \^pxcont\(10),
      I3 => leftX(10),
      O => \Cur_Color_R[7]_i_20_n_0\
    );
\Cur_Color_R[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(9),
      I1 => leftX(9),
      I2 => \^pxcont\(8),
      I3 => leftX(8),
      O => \Cur_Color_R[7]_i_21_n_0\
    );
\Cur_Color_R[7]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => leftX(15),
      O => \Cur_Color_R[7]_i_22_n_0\
    );
\Cur_Color_R[7]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => leftX(15),
      O => \Cur_Color_R[7]_i_23_n_0\
    );
\Cur_Color_R[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => leftX(11),
      I1 => \^pxcont\(11),
      I2 => leftX(10),
      I3 => \^pxcont\(10),
      O => \Cur_Color_R[7]_i_24_n_0\
    );
\Cur_Color_R[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => leftX(9),
      I1 => \^pxcont\(9),
      I2 => leftX(8),
      I3 => \^pxcont\(8),
      O => \Cur_Color_R[7]_i_25_n_0\
    );
\Cur_Color_R[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rightX(12),
      O => \Cur_Color_R[7]_i_28_n_0\
    );
\Cur_Color_R[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => pYcont(15),
      I1 => topY(15),
      I2 => topY(14),
      I3 => pYcont(14),
      O => \Cur_Color_R[7]_i_30_n_0\
    );
\Cur_Color_R[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(13),
      I1 => topY(13),
      I2 => pYcont(12),
      I3 => topY(12),
      O => \Cur_Color_R[7]_i_31_n_0\
    );
\Cur_Color_R[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(11),
      I1 => topY(11),
      I2 => pYcont(10),
      I3 => topY(10),
      O => \Cur_Color_R[7]_i_32_n_0\
    );
\Cur_Color_R[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(9),
      I1 => topY(9),
      I2 => pYcont(8),
      I3 => topY(8),
      O => \Cur_Color_R[7]_i_33_n_0\
    );
\Cur_Color_R[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => topY(15),
      I1 => pYcont(15),
      I2 => topY(14),
      I3 => pYcont(14),
      O => \Cur_Color_R[7]_i_34_n_0\
    );
\Cur_Color_R[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => topY(13),
      I1 => pYcont(13),
      I2 => topY(12),
      I3 => pYcont(12),
      O => \Cur_Color_R[7]_i_35_n_0\
    );
\Cur_Color_R[7]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => topY(11),
      I1 => pYcont(11),
      I2 => topY(10),
      I3 => pYcont(10),
      O => \Cur_Color_R[7]_i_36_n_0\
    );
\Cur_Color_R[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => topY(9),
      I1 => pYcont(9),
      I2 => topY(8),
      I3 => pYcont(8),
      O => \Cur_Color_R[7]_i_37_n_0\
    );
\Cur_Color_R[7]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => pYcont(15),
      I1 => botY(15),
      I2 => pYcont(14),
      I3 => botY(14),
      O => \Cur_Color_R[7]_i_39_n_0\
    );
\Cur_Color_R[7]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(13),
      I1 => botY(13),
      I2 => botY(12),
      I3 => pYcont(12),
      O => \Cur_Color_R[7]_i_40_n_0\
    );
\Cur_Color_R[7]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(11),
      I1 => botY(11),
      I2 => botY(10),
      I3 => pYcont(10),
      O => \Cur_Color_R[7]_i_41_n_0\
    );
\Cur_Color_R[7]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(9),
      I1 => botY(9),
      I2 => botY(8),
      I3 => pYcont(8),
      O => \Cur_Color_R[7]_i_42_n_0\
    );
\Cur_Color_R[7]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => botY(14),
      I1 => pYcont(14),
      I2 => botY(15),
      I3 => pYcont(15),
      O => \Cur_Color_R[7]_i_43_n_0\
    );
\Cur_Color_R[7]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => botY(13),
      I1 => pYcont(13),
      I2 => botY(12),
      I3 => pYcont(12),
      O => \Cur_Color_R[7]_i_44_n_0\
    );
\Cur_Color_R[7]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => botY(11),
      I1 => pYcont(11),
      I2 => botY(10),
      I3 => pYcont(10),
      O => \Cur_Color_R[7]_i_45_n_0\
    );
\Cur_Color_R[7]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => botY(8),
      I1 => pYcont(8),
      I2 => botY(9),
      I3 => pYcont(9),
      O => \Cur_Color_R[7]_i_46_n_0\
    );
\Cur_Color_R[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(10),
      I1 => botY(10),
      I2 => pYcont(11),
      I3 => botY(11),
      I4 => botY(9),
      I5 => pYcont(9),
      O => \Cur_Color_R[7]_i_47_n_0\
    );
\Cur_Color_R[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(6),
      I1 => botY(6),
      I2 => pYcont(7),
      I3 => botY(7),
      I4 => botY(8),
      I5 => pYcont(8),
      O => \Cur_Color_R[7]_i_48_n_0\
    );
\Cur_Color_R[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(4),
      I1 => botY(4),
      I2 => pYcont(5),
      I3 => botY(5),
      I4 => botY(3),
      I5 => pYcont(3),
      O => \Cur_Color_R[7]_i_49_n_0\
    );
\Cur_Color_R[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(0),
      I1 => botY(0),
      I2 => pYcont(1),
      I3 => botY(1),
      I4 => botY(2),
      I5 => pYcont(2),
      O => \Cur_Color_R[7]_i_50_n_0\
    );
\Cur_Color_R[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(7),
      I1 => rightX(7),
      I2 => rightX(6),
      I3 => \^pxcont\(6),
      O => \Cur_Color_R[7]_i_51_n_0\
    );
\Cur_Color_R[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(5),
      I1 => rightX(5),
      I2 => rightX(4),
      I3 => \^pxcont\(4),
      O => \Cur_Color_R[7]_i_52_n_0\
    );
\Cur_Color_R[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(3),
      I1 => rightX(3),
      I2 => rightX(2),
      I3 => \^pxcont\(2),
      O => \Cur_Color_R[7]_i_53_n_0\
    );
\Cur_Color_R[7]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(1),
      I1 => rightX(1),
      I2 => rightX(0),
      I3 => \^pxcont\(0),
      O => \Cur_Color_R[7]_i_54_n_0\
    );
\Cur_Color_R[7]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rightX(7),
      I1 => \^pxcont\(7),
      I2 => rightX(6),
      I3 => \^pxcont\(6),
      O => \Cur_Color_R[7]_i_55_n_0\
    );
\Cur_Color_R[7]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rightX(5),
      I1 => \^pxcont\(5),
      I2 => rightX(4),
      I3 => \^pxcont\(4),
      O => \Cur_Color_R[7]_i_56_n_0\
    );
\Cur_Color_R[7]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rightX(3),
      I1 => \^pxcont\(3),
      I2 => rightX(2),
      I3 => \^pxcont\(2),
      O => \Cur_Color_R[7]_i_57_n_0\
    );
\Cur_Color_R[7]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rightX(1),
      I1 => \^pxcont\(1),
      I2 => rightX(0),
      I3 => \^pxcont\(0),
      O => \Cur_Color_R[7]_i_58_n_0\
    );
\Cur_Color_R[7]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(7),
      I1 => leftX(7),
      I2 => \^pxcont\(6),
      I3 => leftX(6),
      O => \Cur_Color_R[7]_i_59_n_0\
    );
\Cur_Color_R[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => Cur_Color_R20_out,
      I1 => Cur_Color_R3,
      I2 => Cur_Color_R33_in,
      I3 => Cur_Color_R38_in,
      I4 => Cur_Color_R39_in,
      I5 => Cur_Color_R21_out,
      O => \Cur_Color_R[7]_i_6_n_0\
    );
\Cur_Color_R[7]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(5),
      I1 => leftX(5),
      I2 => \^pxcont\(4),
      I3 => leftX(4),
      O => \Cur_Color_R[7]_i_60_n_0\
    );
\Cur_Color_R[7]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(3),
      I1 => leftX(3),
      I2 => \^pxcont\(2),
      I3 => leftX(2),
      O => \Cur_Color_R[7]_i_61_n_0\
    );
\Cur_Color_R[7]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(1),
      I1 => leftX(1),
      I2 => \^pxcont\(0),
      I3 => leftX(0),
      O => \Cur_Color_R[7]_i_62_n_0\
    );
\Cur_Color_R[7]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => leftX(7),
      I1 => \^pxcont\(7),
      I2 => leftX(6),
      I3 => \^pxcont\(6),
      O => \Cur_Color_R[7]_i_63_n_0\
    );
\Cur_Color_R[7]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => leftX(5),
      I1 => \^pxcont\(5),
      I2 => leftX(4),
      I3 => \^pxcont\(4),
      O => \Cur_Color_R[7]_i_64_n_0\
    );
\Cur_Color_R[7]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => leftX(3),
      I1 => \^pxcont\(3),
      I2 => leftX(2),
      I3 => \^pxcont\(2),
      O => \Cur_Color_R[7]_i_65_n_0\
    );
\Cur_Color_R[7]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => leftX(1),
      I1 => \^pxcont\(1),
      I2 => leftX(0),
      I3 => \^pxcont\(0),
      O => \Cur_Color_R[7]_i_66_n_0\
    );
\Cur_Color_R[7]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => topY(15),
      I1 => pYcont(15),
      O => \Cur_Color_R[7]_i_68_n_0\
    );
\Cur_Color_R[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(12),
      I1 => topY(12),
      I2 => pYcont(13),
      I3 => topY(13),
      I4 => topY(14),
      I5 => pYcont(14),
      O => \Cur_Color_R[7]_i_69_n_0\
    );
\Cur_Color_R[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pxcont\(10),
      I1 => rightX(10),
      I2 => \^pxcont\(11),
      I3 => rightX(11),
      I4 => rightX(9),
      I5 => \^pxcont\(9),
      O => \Cur_Color_R[7]_i_70_n_0\
    );
\Cur_Color_R[7]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pxcont\(6),
      I1 => rightX(6),
      I2 => \^pxcont\(7),
      I3 => rightX(7),
      I4 => rightX(8),
      I5 => \^pxcont\(8),
      O => \Cur_Color_R[7]_i_71_n_0\
    );
\Cur_Color_R[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pxcont\(4),
      I1 => rightX(4),
      I2 => \^pxcont\(5),
      I3 => rightX(5),
      I4 => rightX(3),
      I5 => \^pxcont\(3),
      O => \Cur_Color_R[7]_i_72_n_0\
    );
\Cur_Color_R[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pxcont\(0),
      I1 => rightX(0),
      I2 => \^pxcont\(1),
      I3 => rightX(1),
      I4 => rightX(2),
      I5 => \^pxcont\(2),
      O => \Cur_Color_R[7]_i_73_n_0\
    );
\Cur_Color_R[7]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(7),
      I1 => topY(7),
      I2 => pYcont(6),
      I3 => topY(6),
      O => \Cur_Color_R[7]_i_74_n_0\
    );
\Cur_Color_R[7]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(5),
      I1 => topY(5),
      I2 => pYcont(4),
      I3 => topY(4),
      O => \Cur_Color_R[7]_i_75_n_0\
    );
\Cur_Color_R[7]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(3),
      I1 => topY(3),
      I2 => pYcont(2),
      I3 => topY(2),
      O => \Cur_Color_R[7]_i_76_n_0\
    );
\Cur_Color_R[7]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(1),
      I1 => topY(1),
      I2 => pYcont(0),
      I3 => topY(0),
      O => \Cur_Color_R[7]_i_77_n_0\
    );
\Cur_Color_R[7]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => topY(7),
      I1 => pYcont(7),
      I2 => topY(6),
      I3 => pYcont(6),
      O => \Cur_Color_R[7]_i_78_n_0\
    );
\Cur_Color_R[7]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => topY(5),
      I1 => pYcont(5),
      I2 => topY(4),
      I3 => pYcont(4),
      O => \Cur_Color_R[7]_i_79_n_0\
    );
\Cur_Color_R[7]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => topY(3),
      I1 => pYcont(3),
      I2 => topY(2),
      I3 => pYcont(2),
      O => \Cur_Color_R[7]_i_80_n_0\
    );
\Cur_Color_R[7]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => topY(1),
      I1 => pYcont(1),
      I2 => topY(0),
      I3 => pYcont(0),
      O => \Cur_Color_R[7]_i_81_n_0\
    );
\Cur_Color_R[7]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(7),
      I1 => botY(7),
      I2 => botY(6),
      I3 => pYcont(6),
      O => \Cur_Color_R[7]_i_82_n_0\
    );
\Cur_Color_R[7]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(5),
      I1 => botY(5),
      I2 => botY(4),
      I3 => pYcont(4),
      O => \Cur_Color_R[7]_i_83_n_0\
    );
\Cur_Color_R[7]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(3),
      I1 => botY(3),
      I2 => botY(2),
      I3 => pYcont(2),
      O => \Cur_Color_R[7]_i_84_n_0\
    );
\Cur_Color_R[7]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(1),
      I1 => botY(1),
      I2 => botY(0),
      I3 => pYcont(0),
      O => \Cur_Color_R[7]_i_85_n_0\
    );
\Cur_Color_R[7]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => botY(7),
      I1 => pYcont(7),
      I2 => botY(6),
      I3 => pYcont(6),
      O => \Cur_Color_R[7]_i_86_n_0\
    );
\Cur_Color_R[7]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => botY(5),
      I1 => pYcont(5),
      I2 => botY(4),
      I3 => pYcont(4),
      O => \Cur_Color_R[7]_i_87_n_0\
    );
\Cur_Color_R[7]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => botY(2),
      I1 => pYcont(2),
      I2 => botY(3),
      I3 => pYcont(3),
      O => \Cur_Color_R[7]_i_88_n_0\
    );
\Cur_Color_R[7]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => botY(1),
      I1 => pYcont(1),
      I2 => botY(0),
      I3 => pYcont(0),
      O => \Cur_Color_R[7]_i_89_n_0\
    );
\Cur_Color_R[7]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(10),
      I1 => topY(10),
      I2 => pYcont(11),
      I3 => topY(11),
      I4 => topY(9),
      I5 => pYcont(9),
      O => \Cur_Color_R[7]_i_90_n_0\
    );
\Cur_Color_R[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(6),
      I1 => topY(6),
      I2 => pYcont(7),
      I3 => topY(7),
      I4 => topY(8),
      I5 => pYcont(8),
      O => \Cur_Color_R[7]_i_91_n_0\
    );
\Cur_Color_R[7]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(4),
      I1 => topY(4),
      I2 => pYcont(5),
      I3 => topY(5),
      I4 => topY(3),
      I5 => pYcont(3),
      O => \Cur_Color_R[7]_i_92_n_0\
    );
\Cur_Color_R[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pYcont(0),
      I1 => topY(0),
      I2 => pYcont(1),
      I3 => topY(1),
      I4 => topY(2),
      I5 => pYcont(2),
      O => \Cur_Color_R[7]_i_93_n_0\
    );
\Cur_Color_R_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_R[0]_i_1_n_0\,
      Q => \Cur_Color_R_reg_n_0_[0]\,
      S => Cur_Color_R
    );
\Cur_Color_R_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_R[1]_i_1_n_0\,
      Q => \Cur_Color_R_reg_n_0_[1]\,
      S => Cur_Color_R
    );
\Cur_Color_R_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_R[2]_i_1_n_0\,
      Q => \Cur_Color_R_reg_n_0_[2]\,
      S => Cur_Color_R
    );
\Cur_Color_R_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_R[3]_i_1_n_0\,
      Q => \Cur_Color_R_reg_n_0_[3]\,
      S => Cur_Color_R
    );
\Cur_Color_R_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_R[4]_i_1_n_0\,
      Q => \Cur_Color_R_reg_n_0_[4]\,
      S => Cur_Color_R
    );
\Cur_Color_R_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_R[5]_i_1_n_0\,
      Q => \Cur_Color_R_reg_n_0_[5]\,
      S => Cur_Color_R
    );
\Cur_Color_R_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_R[6]_i_1_n_0\,
      Q => \Cur_Color_R_reg_n_0_[6]\,
      S => Cur_Color_R
    );
\Cur_Color_R_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => valid,
      D => \Cur_Color_R[7]_i_2_n_0\,
      Q => \Cur_Color_R_reg_n_0_[7]\,
      S => Cur_Color_R
    );
\Cur_Color_R_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cur_Color_R_reg[7]_i_10_n_0\,
      CO(2) => \Cur_Color_R_reg[7]_i_10_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_10_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_47_n_0\,
      S(2) => \Cur_Color_R[7]_i_48_n_0\,
      S(1) => \Cur_Color_R[7]_i_49_n_0\,
      S(0) => \Cur_Color_R[7]_i_50_n_0\
    );
\Cur_Color_R_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cur_Color_R_reg[7]_i_13_n_0\,
      CO(2) => \Cur_Color_R_reg[7]_i_13_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_13_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_13_n_3\,
      CYINIT => '1',
      DI(3) => \Cur_Color_R[7]_i_51_n_0\,
      DI(2) => \Cur_Color_R[7]_i_52_n_0\,
      DI(1) => \Cur_Color_R[7]_i_53_n_0\,
      DI(0) => \Cur_Color_R[7]_i_54_n_0\,
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_55_n_0\,
      S(2) => \Cur_Color_R[7]_i_56_n_0\,
      S(1) => \Cur_Color_R[7]_i_57_n_0\,
      S(0) => \Cur_Color_R[7]_i_58_n_0\
    );
\Cur_Color_R_reg[7]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cur_Color_R_reg[7]_i_19_n_0\,
      CO(2) => \Cur_Color_R_reg[7]_i_19_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_19_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_19_n_3\,
      CYINIT => '1',
      DI(3) => \Cur_Color_R[7]_i_59_n_0\,
      DI(2) => \Cur_Color_R[7]_i_60_n_0\,
      DI(1) => \Cur_Color_R[7]_i_61_n_0\,
      DI(0) => \Cur_Color_R[7]_i_62_n_0\,
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_63_n_0\,
      S(2) => \Cur_Color_R[7]_i_64_n_0\,
      S(1) => \Cur_Color_R[7]_i_65_n_0\,
      S(0) => \Cur_Color_R[7]_i_66_n_0\
    );
\Cur_Color_R_reg[7]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cur_Color_R_reg[7]_i_67_n_0\,
      CO(3 downto 2) => \NLW_Cur_Color_R_reg[7]_i_26_CO_UNCONNECTED\(3 downto 2),
      CO(1) => Cur_Color_R21_out,
      CO(0) => \Cur_Color_R_reg[7]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \Cur_Color_R[7]_i_68_n_0\,
      S(0) => \Cur_Color_R[7]_i_69_n_0\
    );
\Cur_Color_R_reg[7]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cur_Color_R_reg[7]_i_27_n_0\,
      CO(2) => \Cur_Color_R_reg[7]_i_27_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_27_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_27_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_70_n_0\,
      S(2) => \Cur_Color_R[7]_i_71_n_0\,
      S(1) => \Cur_Color_R[7]_i_72_n_0\,
      S(0) => \Cur_Color_R[7]_i_73_n_0\
    );
\Cur_Color_R_reg[7]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cur_Color_R_reg[7]_i_29_n_0\,
      CO(2) => \Cur_Color_R_reg[7]_i_29_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_29_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_29_n_3\,
      CYINIT => '1',
      DI(3) => \Cur_Color_R[7]_i_74_n_0\,
      DI(2) => \Cur_Color_R[7]_i_75_n_0\,
      DI(1) => \Cur_Color_R[7]_i_76_n_0\,
      DI(0) => \Cur_Color_R[7]_i_77_n_0\,
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_78_n_0\,
      S(2) => \Cur_Color_R[7]_i_79_n_0\,
      S(1) => \Cur_Color_R[7]_i_80_n_0\,
      S(0) => \Cur_Color_R[7]_i_81_n_0\
    );
\Cur_Color_R_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cur_Color_R_reg[7]_i_10_n_0\,
      CO(3 downto 2) => \NLW_Cur_Color_R_reg[7]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => Cur_Color_R1,
      CO(0) => \Cur_Color_R_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \Cur_Color_R[7]_i_11_n_0\,
      S(0) => \Cur_Color_R[7]_i_12_n_0\
    );
\Cur_Color_R_reg[7]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cur_Color_R_reg[7]_i_38_n_0\,
      CO(2) => \Cur_Color_R_reg[7]_i_38_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_38_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_38_n_3\,
      CYINIT => '1',
      DI(3) => \Cur_Color_R[7]_i_82_n_0\,
      DI(2) => \Cur_Color_R[7]_i_83_n_0\,
      DI(1) => \Cur_Color_R[7]_i_84_n_0\,
      DI(0) => \Cur_Color_R[7]_i_85_n_0\,
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_86_n_0\,
      S(2) => \Cur_Color_R[7]_i_87_n_0\,
      S(1) => \Cur_Color_R[7]_i_88_n_0\,
      S(0) => \Cur_Color_R[7]_i_89_n_0\
    );
\Cur_Color_R_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cur_Color_R_reg[7]_i_13_n_0\,
      CO(3) => \NLW_Cur_Color_R_reg[7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => Cur_Color_R38_in,
      CO(1) => \Cur_Color_R_reg[7]_i_4_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => rightX(12),
      DI(1) => \Cur_Color_R[7]_i_14_n_0\,
      DI(0) => \Cur_Color_R[7]_i_15_n_0\,
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Cur_Color_R[7]_i_16_n_0\,
      S(1) => \Cur_Color_R[7]_i_17_n_0\,
      S(0) => \Cur_Color_R[7]_i_18_n_0\
    );
\Cur_Color_R_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cur_Color_R_reg[7]_i_19_n_0\,
      CO(3) => Cur_Color_R39_in,
      CO(2) => \Cur_Color_R_reg[7]_i_5_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_5_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \Cur_Color_R[7]_i_20_n_0\,
      DI(0) => \Cur_Color_R[7]_i_21_n_0\,
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_22_n_0\,
      S(2) => \Cur_Color_R[7]_i_23_n_0\,
      S(1) => \Cur_Color_R[7]_i_24_n_0\,
      S(0) => \Cur_Color_R[7]_i_25_n_0\
    );
\Cur_Color_R_reg[7]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cur_Color_R_reg[7]_i_67_n_0\,
      CO(2) => \Cur_Color_R_reg[7]_i_67_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_67_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_67_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_67_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_90_n_0\,
      S(2) => \Cur_Color_R[7]_i_91_n_0\,
      S(1) => \Cur_Color_R[7]_i_92_n_0\,
      S(0) => \Cur_Color_R[7]_i_93_n_0\
    );
\Cur_Color_R_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cur_Color_R_reg[7]_i_27_n_0\,
      CO(3 downto 1) => \NLW_Cur_Color_R_reg[7]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => Cur_Color_R2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Cur_Color_R[7]_i_28_n_0\
    );
\Cur_Color_R_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cur_Color_R_reg[7]_i_29_n_0\,
      CO(3) => Cur_Color_R33_in,
      CO(2) => \Cur_Color_R_reg[7]_i_8_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_8_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \Cur_Color_R[7]_i_30_n_0\,
      DI(2) => \Cur_Color_R[7]_i_31_n_0\,
      DI(1) => \Cur_Color_R[7]_i_32_n_0\,
      DI(0) => \Cur_Color_R[7]_i_33_n_0\,
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_34_n_0\,
      S(2) => \Cur_Color_R[7]_i_35_n_0\,
      S(1) => \Cur_Color_R[7]_i_36_n_0\,
      S(0) => \Cur_Color_R[7]_i_37_n_0\
    );
\Cur_Color_R_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cur_Color_R_reg[7]_i_38_n_0\,
      CO(3) => Cur_Color_R3,
      CO(2) => \Cur_Color_R_reg[7]_i_9_n_1\,
      CO(1) => \Cur_Color_R_reg[7]_i_9_n_2\,
      CO(0) => \Cur_Color_R_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \Cur_Color_R[7]_i_39_n_0\,
      DI(2) => \Cur_Color_R[7]_i_40_n_0\,
      DI(1) => \Cur_Color_R[7]_i_41_n_0\,
      DI(0) => \Cur_Color_R[7]_i_42_n_0\,
      O(3 downto 0) => \NLW_Cur_Color_R_reg[7]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cur_Color_R[7]_i_43_n_0\,
      S(2) => \Cur_Color_R[7]_i_44_n_0\,
      S(1) => \Cur_Color_R[7]_i_45_n_0\,
      S(0) => \Cur_Color_R[7]_i_46_n_0\
    );
\botY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[0]\,
      Q => botY(0),
      R => '0'
    );
\botY_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[10]\,
      Q => botY(10),
      R => '0'
    );
\botY_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[11]\,
      Q => botY(11),
      R => '0'
    );
\botY_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[12]\,
      Q => botY(12),
      R => '0'
    );
\botY_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[13]\,
      Q => botY(13),
      R => '0'
    );
\botY_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[14]\,
      Q => botY(14),
      R => '0'
    );
\botY_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[15]\,
      Q => botY(15),
      R => '0'
    );
\botY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[1]\,
      Q => botY(1),
      R => '0'
    );
\botY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[2]\,
      Q => botY(2),
      R => '0'
    );
\botY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[3]\,
      Q => botY(3),
      R => '0'
    );
\botY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[4]\,
      Q => botY(4),
      R => '0'
    );
\botY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[5]\,
      Q => botY(5),
      R => '0'
    );
\botY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[6]\,
      Q => botY(6),
      R => '0'
    );
\botY_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[7]\,
      Q => botY(7),
      R => '0'
    );
\botY_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[8]\,
      Q => botY(8),
      R => '0'
    );
\botY_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newBotY_reg_n_0_[9]\,
      Q => botY(9),
      R => '0'
    );
\d_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_B_reg_n_0_[0]\,
      Q => \d1B_reg[7]\(0),
      R => '0'
    );
\d_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_B_reg_n_0_[1]\,
      Q => \d1B_reg[7]\(1),
      R => '0'
    );
\d_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_B_reg_n_0_[2]\,
      Q => \d1B_reg[7]\(2),
      R => '0'
    );
\d_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_B_reg_n_0_[3]\,
      Q => \d1B_reg[7]\(3),
      R => '0'
    );
\d_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_B_reg_n_0_[4]\,
      Q => \d1B_reg[7]\(4),
      R => '0'
    );
\d_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_B_reg_n_0_[5]\,
      Q => \d1B_reg[7]\(5),
      R => '0'
    );
\d_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_B_reg_n_0_[6]\,
      Q => \d1B_reg[7]\(6),
      R => '0'
    );
\d_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_B_reg_n_0_[7]\,
      Q => \d1B_reg[7]\(7),
      R => '0'
    );
\d_G_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Cur_Color_G(0),
      Q => \d1G_reg[7]\(0),
      R => '0'
    );
\d_G_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Cur_Color_G(1),
      Q => \d1G_reg[7]\(1),
      R => '0'
    );
\d_G_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Cur_Color_G(2),
      Q => \d1G_reg[7]\(2),
      R => '0'
    );
\d_G_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Cur_Color_G(3),
      Q => \d1G_reg[7]\(3),
      R => '0'
    );
\d_G_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Cur_Color_G(4),
      Q => \d1G_reg[7]\(4),
      R => '0'
    );
\d_G_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Cur_Color_G(5),
      Q => \d1G_reg[7]\(5),
      R => '0'
    );
\d_G_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Cur_Color_G(6),
      Q => \d1G_reg[7]\(6),
      R => '0'
    );
\d_G_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Cur_Color_G(7),
      Q => \d1G_reg[7]\(7),
      R => '0'
    );
\d_R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_R_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\d_R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_R_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\d_R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_R_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\d_R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_R_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\d_R_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_R_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\d_R_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_R_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\d_R_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_R_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\d_R_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \Cur_Color_R_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\leftX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[0]\,
      Q => leftX(0),
      R => '0'
    );
\leftX_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[10]\,
      Q => leftX(10),
      R => '0'
    );
\leftX_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[11]\,
      Q => leftX(11),
      R => '0'
    );
\leftX_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[15]\,
      Q => leftX(15),
      R => '0'
    );
\leftX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[1]\,
      Q => leftX(1),
      R => '0'
    );
\leftX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[2]\,
      Q => leftX(2),
      R => '0'
    );
\leftX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[3]\,
      Q => leftX(3),
      R => '0'
    );
\leftX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[4]\,
      Q => leftX(4),
      R => '0'
    );
\leftX_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[5]\,
      Q => leftX(5),
      R => '0'
    );
\leftX_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[6]\,
      Q => leftX(6),
      R => '0'
    );
\leftX_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[7]\,
      Q => leftX(7),
      R => '0'
    );
\leftX_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[8]\,
      Q => leftX(8),
      R => '0'
    );
\leftX_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newLeftX_reg_n_0_[9]\,
      Q => leftX(9),
      R => '0'
    );
\newBotY[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(0),
      O => \newBotY[0]_i_1_n_0\
    );
\newBotY[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(12),
      O => \newBotY[12]_i_2_n_0\
    );
\newBotY[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(11),
      O => \newBotY[12]_i_3_n_0\
    );
\newBotY[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(10),
      O => \newBotY[12]_i_4_n_0\
    );
\newBotY[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(9),
      O => \newBotY[12]_i_5_n_0\
    );
\newBotY[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^pdetect\,
      I1 => valid,
      I2 => \newBotY_reg[15]_i_3_n_0\,
      I3 => pYcont(9),
      I4 => \newBotY[15]_i_4_n_0\,
      I5 => \newBotY[15]_i_5_n_0\,
      O => newBotY
    );
\newBotY[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(15),
      I1 => \newBotY_reg_n_0_[15]\,
      I2 => pYcont(14),
      I3 => \newBotY_reg_n_0_[14]\,
      O => \newBotY[15]_i_10_n_0\
    );
\newBotY[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(13),
      I1 => \newBotY_reg_n_0_[13]\,
      I2 => pYcont(12),
      I3 => \newBotY_reg_n_0_[12]\,
      O => \newBotY[15]_i_11_n_0\
    );
\newBotY[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(11),
      I1 => \newBotY_reg_n_0_[11]\,
      I2 => pYcont(10),
      I3 => \newBotY_reg_n_0_[10]\,
      O => \newBotY[15]_i_12_n_0\
    );
\newBotY[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(9),
      I1 => \newBotY_reg_n_0_[9]\,
      I2 => pYcont(8),
      I3 => \newBotY_reg_n_0_[8]\,
      O => \newBotY[15]_i_13_n_0\
    );
\newBotY[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newBotY_reg_n_0_[15]\,
      I1 => pYcont(15),
      I2 => \newBotY_reg_n_0_[14]\,
      I3 => pYcont(14),
      O => \newBotY[15]_i_14_n_0\
    );
\newBotY[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newBotY_reg_n_0_[13]\,
      I1 => pYcont(13),
      I2 => \newBotY_reg_n_0_[12]\,
      I3 => pYcont(12),
      O => \newBotY[15]_i_15_n_0\
    );
\newBotY[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newBotY_reg_n_0_[11]\,
      I1 => pYcont(11),
      I2 => \newBotY_reg_n_0_[10]\,
      I3 => pYcont(10),
      O => \newBotY[15]_i_16_n_0\
    );
\newBotY[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newBotY_reg_n_0_[9]\,
      I1 => pYcont(9),
      I2 => \newBotY_reg_n_0_[8]\,
      I3 => pYcont(8),
      O => \newBotY[15]_i_17_n_0\
    );
\newBotY[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pYcont(8),
      I1 => pYcont(1),
      I2 => pYcont(7),
      I3 => pYcont(2),
      O => \newBotY[15]_i_18_n_0\
    );
\newBotY[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(7),
      I1 => \newBotY_reg_n_0_[7]\,
      I2 => pYcont(6),
      I3 => \newBotY_reg_n_0_[6]\,
      O => \newBotY[15]_i_19_n_0\
    );
\newBotY[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(5),
      I1 => \newBotY_reg_n_0_[5]\,
      I2 => pYcont(4),
      I3 => \newBotY_reg_n_0_[4]\,
      O => \newBotY[15]_i_20_n_0\
    );
\newBotY[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(3),
      I1 => \newBotY_reg_n_0_[3]\,
      I2 => pYcont(2),
      I3 => \newBotY_reg_n_0_[2]\,
      O => \newBotY[15]_i_21_n_0\
    );
\newBotY[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pYcont(1),
      I1 => \newBotY_reg_n_0_[1]\,
      I2 => pYcont(0),
      I3 => \newBotY_reg_n_0_[0]\,
      O => \newBotY[15]_i_22_n_0\
    );
\newBotY[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newBotY_reg_n_0_[7]\,
      I1 => pYcont(7),
      I2 => \newBotY_reg_n_0_[6]\,
      I3 => pYcont(6),
      O => \newBotY[15]_i_23_n_0\
    );
\newBotY[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newBotY_reg_n_0_[5]\,
      I1 => pYcont(5),
      I2 => \newBotY_reg_n_0_[4]\,
      I3 => pYcont(4),
      O => \newBotY[15]_i_24_n_0\
    );
\newBotY[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newBotY_reg_n_0_[3]\,
      I1 => pYcont(3),
      I2 => \newBotY_reg_n_0_[2]\,
      I3 => pYcont(2),
      O => \newBotY[15]_i_25_n_0\
    );
\newBotY[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newBotY_reg_n_0_[1]\,
      I1 => pYcont(1),
      I2 => \newBotY_reg_n_0_[0]\,
      I3 => pYcont(0),
      O => \newBotY[15]_i_26_n_0\
    );
\newBotY[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pYcont(4),
      I1 => pYcont(5),
      I2 => pYcont(3),
      I3 => pYcont(6),
      I4 => \newBotY[15]_i_18_n_0\,
      O => \newBotY[15]_i_4_n_0\
    );
\newBotY[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pYcont(10),
      I1 => pYcont(11),
      I2 => pYcont(12),
      I3 => pYcont(13),
      I4 => pYcont(15),
      I5 => pYcont(14),
      O => \newBotY[15]_i_5_n_0\
    );
\newBotY[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(15),
      O => \newBotY[15]_i_6_n_0\
    );
\newBotY[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(14),
      O => \newBotY[15]_i_7_n_0\
    );
\newBotY[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(13),
      O => \newBotY[15]_i_8_n_0\
    );
\newBotY[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(4),
      O => \newBotY[4]_i_2_n_0\
    );
\newBotY[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(3),
      O => \newBotY[4]_i_3_n_0\
    );
\newBotY[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(2),
      O => \newBotY[4]_i_4_n_0\
    );
\newBotY[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(1),
      O => \newBotY[4]_i_5_n_0\
    );
\newBotY[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(8),
      O => \newBotY[8]_i_2_n_0\
    );
\newBotY[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(7),
      O => \newBotY[8]_i_3_n_0\
    );
\newBotY[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(6),
      O => \newBotY[8]_i_4_n_0\
    );
\newBotY[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pYcont(5),
      O => \newBotY[8]_i_5_n_0\
    );
\newBotY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY[0]_i_1_n_0\,
      Q => \newBotY_reg_n_0_[0]\,
      R => E(0)
    );
\newBotY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[12]_i_1_n_6\,
      Q => \newBotY_reg_n_0_[10]\,
      R => E(0)
    );
\newBotY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[12]_i_1_n_5\,
      Q => \newBotY_reg_n_0_[11]\,
      R => E(0)
    );
\newBotY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[12]_i_1_n_4\,
      Q => \newBotY_reg_n_0_[12]\,
      R => E(0)
    );
\newBotY_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \newBotY_reg[8]_i_1_n_0\,
      CO(3) => \newBotY_reg[12]_i_1_n_0\,
      CO(2) => \newBotY_reg[12]_i_1_n_1\,
      CO(1) => \newBotY_reg[12]_i_1_n_2\,
      CO(0) => \newBotY_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \newBotY_reg[12]_i_1_n_4\,
      O(2) => \newBotY_reg[12]_i_1_n_5\,
      O(1) => \newBotY_reg[12]_i_1_n_6\,
      O(0) => \newBotY_reg[12]_i_1_n_7\,
      S(3) => \newBotY[12]_i_2_n_0\,
      S(2) => \newBotY[12]_i_3_n_0\,
      S(1) => \newBotY[12]_i_4_n_0\,
      S(0) => \newBotY[12]_i_5_n_0\
    );
\newBotY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[15]_i_2_n_7\,
      Q => \newBotY_reg_n_0_[13]\,
      R => E(0)
    );
\newBotY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[15]_i_2_n_6\,
      Q => \newBotY_reg_n_0_[14]\,
      R => E(0)
    );
\newBotY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[15]_i_2_n_5\,
      Q => \newBotY_reg_n_0_[15]\,
      R => E(0)
    );
\newBotY_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \newBotY_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_newBotY_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \newBotY_reg[15]_i_2_n_2\,
      CO(0) => \newBotY_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_newBotY_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2) => \newBotY_reg[15]_i_2_n_5\,
      O(1) => \newBotY_reg[15]_i_2_n_6\,
      O(0) => \newBotY_reg[15]_i_2_n_7\,
      S(3) => '0',
      S(2) => \newBotY[15]_i_6_n_0\,
      S(1) => \newBotY[15]_i_7_n_0\,
      S(0) => \newBotY[15]_i_8_n_0\
    );
\newBotY_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \newBotY_reg[15]_i_9_n_0\,
      CO(3) => \newBotY_reg[15]_i_3_n_0\,
      CO(2) => \newBotY_reg[15]_i_3_n_1\,
      CO(1) => \newBotY_reg[15]_i_3_n_2\,
      CO(0) => \newBotY_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \newBotY[15]_i_10_n_0\,
      DI(2) => \newBotY[15]_i_11_n_0\,
      DI(1) => \newBotY[15]_i_12_n_0\,
      DI(0) => \newBotY[15]_i_13_n_0\,
      O(3 downto 0) => \NLW_newBotY_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \newBotY[15]_i_14_n_0\,
      S(2) => \newBotY[15]_i_15_n_0\,
      S(1) => \newBotY[15]_i_16_n_0\,
      S(0) => \newBotY[15]_i_17_n_0\
    );
\newBotY_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \newBotY_reg[15]_i_9_n_0\,
      CO(2) => \newBotY_reg[15]_i_9_n_1\,
      CO(1) => \newBotY_reg[15]_i_9_n_2\,
      CO(0) => \newBotY_reg[15]_i_9_n_3\,
      CYINIT => '1',
      DI(3) => \newBotY[15]_i_19_n_0\,
      DI(2) => \newBotY[15]_i_20_n_0\,
      DI(1) => \newBotY[15]_i_21_n_0\,
      DI(0) => \newBotY[15]_i_22_n_0\,
      O(3 downto 0) => \NLW_newBotY_reg[15]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \newBotY[15]_i_23_n_0\,
      S(2) => \newBotY[15]_i_24_n_0\,
      S(1) => \newBotY[15]_i_25_n_0\,
      S(0) => \newBotY[15]_i_26_n_0\
    );
\newBotY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[4]_i_1_n_7\,
      Q => \newBotY_reg_n_0_[1]\,
      R => E(0)
    );
\newBotY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[4]_i_1_n_6\,
      Q => \newBotY_reg_n_0_[2]\,
      R => E(0)
    );
\newBotY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[4]_i_1_n_5\,
      Q => \newBotY_reg_n_0_[3]\,
      R => E(0)
    );
\newBotY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[4]_i_1_n_4\,
      Q => \newBotY_reg_n_0_[4]\,
      R => E(0)
    );
\newBotY_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \newBotY_reg[4]_i_1_n_0\,
      CO(2) => \newBotY_reg[4]_i_1_n_1\,
      CO(1) => \newBotY_reg[4]_i_1_n_2\,
      CO(0) => \newBotY_reg[4]_i_1_n_3\,
      CYINIT => pYcont(0),
      DI(3 downto 0) => B"0000",
      O(3) => \newBotY_reg[4]_i_1_n_4\,
      O(2) => \newBotY_reg[4]_i_1_n_5\,
      O(1) => \newBotY_reg[4]_i_1_n_6\,
      O(0) => \newBotY_reg[4]_i_1_n_7\,
      S(3) => \newBotY[4]_i_2_n_0\,
      S(2) => \newBotY[4]_i_3_n_0\,
      S(1) => \newBotY[4]_i_4_n_0\,
      S(0) => \newBotY[4]_i_5_n_0\
    );
\newBotY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[8]_i_1_n_7\,
      Q => \newBotY_reg_n_0_[5]\,
      R => E(0)
    );
\newBotY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[8]_i_1_n_6\,
      Q => \newBotY_reg_n_0_[6]\,
      R => E(0)
    );
\newBotY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[8]_i_1_n_5\,
      Q => \newBotY_reg_n_0_[7]\,
      R => E(0)
    );
\newBotY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[8]_i_1_n_4\,
      Q => \newBotY_reg_n_0_[8]\,
      R => E(0)
    );
\newBotY_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \newBotY_reg[4]_i_1_n_0\,
      CO(3) => \newBotY_reg[8]_i_1_n_0\,
      CO(2) => \newBotY_reg[8]_i_1_n_1\,
      CO(1) => \newBotY_reg[8]_i_1_n_2\,
      CO(0) => \newBotY_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \newBotY_reg[8]_i_1_n_4\,
      O(2) => \newBotY_reg[8]_i_1_n_5\,
      O(1) => \newBotY_reg[8]_i_1_n_6\,
      O(0) => \newBotY_reg[8]_i_1_n_7\,
      S(3) => \newBotY[8]_i_2_n_0\,
      S(2) => \newBotY[8]_i_3_n_0\,
      S(1) => \newBotY[8]_i_4_n_0\,
      S(0) => \newBotY[8]_i_5_n_0\
    );
\newBotY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newBotY,
      D => \newBotY_reg[12]_i_1_n_7\,
      Q => \newBotY_reg_n_0_[9]\,
      R => E(0)
    );
\newLeftX[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030202030300020"
    )
        port map (
      I0 => \newLeftX[15]_i_3_n_0\,
      I1 => valid_reg,
      I2 => \newLeftX_reg[15]_i_5_n_0\,
      I3 => \newLeftX[15]_i_6_n_0\,
      I4 => \^pxcont\(8),
      I5 => \^pxcont\(7),
      O => newLeftX
    );
\newLeftX[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^pxcont\(2),
      I1 => \^pxcont\(4),
      I2 => \^pxcont\(3),
      O => \newLeftX[15]_i_10_n_0\
    );
\newLeftX[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(11),
      I1 => \newLeftX_reg_n_0_[11]\,
      I2 => \newLeftX_reg_n_0_[10]\,
      I3 => \^pxcont\(10),
      O => \newLeftX[15]_i_12_n_0\
    );
\newLeftX[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(9),
      I1 => \newLeftX_reg_n_0_[9]\,
      I2 => \newLeftX_reg_n_0_[8]\,
      I3 => \^pxcont\(8),
      O => \newLeftX[15]_i_13_n_0\
    );
\newLeftX[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \newLeftX_reg_n_0_[15]\,
      O => \newLeftX[15]_i_14_n_0\
    );
\newLeftX[15]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \newLeftX_reg_n_0_[15]\,
      O => \newLeftX[15]_i_15_n_0\
    );
\newLeftX[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newLeftX_reg_n_0_[11]\,
      I1 => \^pxcont\(11),
      I2 => \newLeftX_reg_n_0_[10]\,
      I3 => \^pxcont\(10),
      O => \newLeftX[15]_i_16_n_0\
    );
\newLeftX[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newLeftX_reg_n_0_[9]\,
      I1 => \^pxcont\(9),
      I2 => \newLeftX_reg_n_0_[8]\,
      I3 => \^pxcont\(8),
      O => \newLeftX[15]_i_17_n_0\
    );
\newLeftX[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(7),
      I1 => \newLeftX_reg_n_0_[7]\,
      I2 => \newLeftX_reg_n_0_[6]\,
      I3 => \^pxcont\(6),
      O => \newLeftX[15]_i_18_n_0\
    );
\newLeftX[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(5),
      I1 => \newLeftX_reg_n_0_[5]\,
      I2 => \newLeftX_reg_n_0_[4]\,
      I3 => \^pxcont\(4),
      O => \newLeftX[15]_i_19_n_0\
    );
\newLeftX[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(3),
      I1 => \newLeftX_reg_n_0_[3]\,
      I2 => \newLeftX_reg_n_0_[2]\,
      I3 => \^pxcont\(2),
      O => \newLeftX[15]_i_20_n_0\
    );
\newLeftX[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pxcont\(1),
      I1 => \newLeftX_reg_n_0_[1]\,
      I2 => \newLeftX_reg_n_0_[0]\,
      I3 => \^pxcont\(0),
      O => \newLeftX[15]_i_21_n_0\
    );
\newLeftX[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newLeftX_reg_n_0_[7]\,
      I1 => \^pxcont\(7),
      I2 => \newLeftX_reg_n_0_[6]\,
      I3 => \^pxcont\(6),
      O => \newLeftX[15]_i_22_n_0\
    );
\newLeftX[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newLeftX_reg_n_0_[5]\,
      I1 => \^pxcont\(5),
      I2 => \newLeftX_reg_n_0_[4]\,
      I3 => \^pxcont\(4),
      O => \newLeftX[15]_i_23_n_0\
    );
\newLeftX[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newLeftX_reg_n_0_[3]\,
      I1 => \^pxcont\(3),
      I2 => \newLeftX_reg_n_0_[2]\,
      I3 => \^pxcont\(2),
      O => \newLeftX[15]_i_24_n_0\
    );
\newLeftX[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newLeftX_reg_n_0_[1]\,
      I1 => \^pxcont\(1),
      I2 => \newLeftX_reg_n_0_[0]\,
      I3 => \^pxcont\(0),
      O => \newLeftX[15]_i_25_n_0\
    );
\newLeftX[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \^pxcont\(5),
      I1 => \newLeftX[15]_i_10_n_0\,
      I2 => \^pxcont\(6),
      I3 => \^pxcont\(9),
      I4 => \^pxcont\(11),
      I5 => \^pxcont\(10),
      O => \newLeftX[15]_i_3_n_0\
    );
\newLeftX[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^pxcont\(9),
      I1 => \^pxcont\(11),
      I2 => \^pxcont\(10),
      O => \newLeftX[15]_i_6_n_0\
    );
\newLeftX[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(11),
      O => \newLeftX[15]_i_7_n_0\
    );
\newLeftX[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(10),
      O => \newLeftX[15]_i_8_n_0\
    );
\newLeftX[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(9),
      O => \newLeftX[15]_i_9_n_0\
    );
\newLeftX[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(4),
      O => \newLeftX[4]_i_2_n_0\
    );
\newLeftX[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(3),
      O => \newLeftX[4]_i_3_n_0\
    );
\newLeftX[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(2),
      O => \newLeftX[4]_i_4_n_0\
    );
\newLeftX[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(1),
      O => \newLeftX[4]_i_5_n_0\
    );
\newLeftX[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(8),
      O => \newLeftX[8]_i_2_n_0\
    );
\newLeftX[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(7),
      O => \newLeftX[8]_i_3_n_0\
    );
\newLeftX[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(6),
      O => \newLeftX[8]_i_4_n_0\
    );
\newLeftX[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(5),
      O => \newLeftX[8]_i_5_n_0\
    );
\newLeftX_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(0),
      Q => \newLeftX_reg_n_0_[0]\,
      S => E(0)
    );
\newLeftX_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(10),
      Q => \newLeftX_reg_n_0_[10]\,
      S => E(0)
    );
\newLeftX_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(11),
      Q => \newLeftX_reg_n_0_[11]\,
      S => E(0)
    );
\newLeftX_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(15),
      Q => \newLeftX_reg_n_0_[15]\,
      S => E(0)
    );
\newLeftX_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \newLeftX_reg[15]_i_11_n_0\,
      CO(2) => \newLeftX_reg[15]_i_11_n_1\,
      CO(1) => \newLeftX_reg[15]_i_11_n_2\,
      CO(0) => \newLeftX_reg[15]_i_11_n_3\,
      CYINIT => '1',
      DI(3) => \newLeftX[15]_i_18_n_0\,
      DI(2) => \newLeftX[15]_i_19_n_0\,
      DI(1) => \newLeftX[15]_i_20_n_0\,
      DI(0) => \newLeftX[15]_i_21_n_0\,
      O(3 downto 0) => \NLW_newLeftX_reg[15]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \newLeftX[15]_i_22_n_0\,
      S(2) => \newLeftX[15]_i_23_n_0\,
      S(1) => \newLeftX[15]_i_24_n_0\,
      S(0) => \newLeftX[15]_i_25_n_0\
    );
\newLeftX_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \newLeftX_reg[8]_i_1_n_0\,
      CO(3) => \NLW_newLeftX_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \newLeftX_reg[15]_i_2_n_1\,
      CO(1) => \newLeftX_reg[15]_i_2_n_2\,
      CO(0) => \newLeftX_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^pxcont\(11 downto 9),
      O(3) => newLeftX0(15),
      O(2 downto 0) => newLeftX0(11 downto 9),
      S(3) => '1',
      S(2) => \newLeftX[15]_i_7_n_0\,
      S(1) => \newLeftX[15]_i_8_n_0\,
      S(0) => \newLeftX[15]_i_9_n_0\
    );
\newLeftX_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \newLeftX_reg[15]_i_11_n_0\,
      CO(3) => \newLeftX_reg[15]_i_5_n_0\,
      CO(2) => \newLeftX_reg[15]_i_5_n_1\,
      CO(1) => \newLeftX_reg[15]_i_5_n_2\,
      CO(0) => \newLeftX_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \newLeftX_reg_n_0_[15]\,
      DI(2) => \newLeftX_reg_n_0_[15]\,
      DI(1) => \newLeftX[15]_i_12_n_0\,
      DI(0) => \newLeftX[15]_i_13_n_0\,
      O(3 downto 0) => \NLW_newLeftX_reg[15]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \newLeftX[15]_i_14_n_0\,
      S(2) => \newLeftX[15]_i_15_n_0\,
      S(1) => \newLeftX[15]_i_16_n_0\,
      S(0) => \newLeftX[15]_i_17_n_0\
    );
\newLeftX_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(1),
      Q => \newLeftX_reg_n_0_[1]\,
      S => E(0)
    );
\newLeftX_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(2),
      Q => \newLeftX_reg_n_0_[2]\,
      S => E(0)
    );
\newLeftX_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(3),
      Q => \newLeftX_reg_n_0_[3]\,
      S => E(0)
    );
\newLeftX_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(4),
      Q => \newLeftX_reg_n_0_[4]\,
      S => E(0)
    );
\newLeftX_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \newLeftX_reg[4]_i_1_n_0\,
      CO(2) => \newLeftX_reg[4]_i_1_n_1\,
      CO(1) => \newLeftX_reg[4]_i_1_n_2\,
      CO(0) => \newLeftX_reg[4]_i_1_n_3\,
      CYINIT => \^pxcont\(0),
      DI(3 downto 0) => \^pxcont\(4 downto 1),
      O(3 downto 0) => newLeftX0(4 downto 1),
      S(3) => \newLeftX[4]_i_2_n_0\,
      S(2) => \newLeftX[4]_i_3_n_0\,
      S(1) => \newLeftX[4]_i_4_n_0\,
      S(0) => \newLeftX[4]_i_5_n_0\
    );
\newLeftX_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(5),
      Q => \newLeftX_reg_n_0_[5]\,
      S => E(0)
    );
\newLeftX_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(6),
      Q => \newLeftX_reg_n_0_[6]\,
      S => E(0)
    );
\newLeftX_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(7),
      Q => \newLeftX_reg_n_0_[7]\,
      S => E(0)
    );
\newLeftX_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(8),
      Q => \newLeftX_reg_n_0_[8]\,
      S => E(0)
    );
\newLeftX_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \newLeftX_reg[4]_i_1_n_0\,
      CO(3) => \newLeftX_reg[8]_i_1_n_0\,
      CO(2) => \newLeftX_reg[8]_i_1_n_1\,
      CO(1) => \newLeftX_reg[8]_i_1_n_2\,
      CO(0) => \newLeftX_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pxcont\(8 downto 5),
      O(3 downto 0) => newLeftX0(8 downto 5),
      S(3) => \newLeftX[8]_i_2_n_0\,
      S(2) => \newLeftX[8]_i_3_n_0\,
      S(1) => \newLeftX[8]_i_4_n_0\,
      S(0) => \newLeftX[8]_i_5_n_0\
    );
\newLeftX_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newLeftX,
      D => newLeftX0(9),
      Q => \newLeftX_reg_n_0_[9]\,
      S => E(0)
    );
\newRightX[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pxcont\(0),
      O => newLeftX0(0)
    );
\newRightX[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \newRightX[12]_i_3_n_0\,
      I1 => \^pdetect\,
      I2 => valid,
      I3 => \newRightX_reg[12]_i_4_n_1\,
      I4 => \^pxcont\(10),
      I5 => \^pxcont\(11),
      O => newRightX
    );
\newRightX[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(11),
      I1 => \newRightX_reg_n_0_[11]\,
      I2 => \^pxcont\(10),
      I3 => \newRightX_reg_n_0_[10]\,
      O => \newRightX[12]_i_10_n_0\
    );
\newRightX[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(9),
      I1 => \newRightX_reg_n_0_[9]\,
      I2 => \^pxcont\(8),
      I3 => \newRightX_reg_n_0_[8]\,
      O => \newRightX[12]_i_11_n_0\
    );
\newRightX[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \newRightX_reg_n_0_[12]\,
      O => \newRightX[12]_i_12_n_0\
    );
\newRightX[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newRightX_reg_n_0_[11]\,
      I1 => \^pxcont\(11),
      I2 => \newRightX_reg_n_0_[10]\,
      I3 => \^pxcont\(10),
      O => \newRightX[12]_i_13_n_0\
    );
\newRightX[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newRightX_reg_n_0_[9]\,
      I1 => \^pxcont\(9),
      I2 => \newRightX_reg_n_0_[8]\,
      I3 => \^pxcont\(8),
      O => \newRightX[12]_i_14_n_0\
    );
\newRightX[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(7),
      I1 => \newRightX_reg_n_0_[7]\,
      I2 => \^pxcont\(6),
      I3 => \newRightX_reg_n_0_[6]\,
      O => \newRightX[12]_i_15_n_0\
    );
\newRightX[12]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(5),
      I1 => \newRightX_reg_n_0_[5]\,
      I2 => \^pxcont\(4),
      I3 => \newRightX_reg_n_0_[4]\,
      O => \newRightX[12]_i_16_n_0\
    );
\newRightX[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(3),
      I1 => \newRightX_reg_n_0_[3]\,
      I2 => \^pxcont\(2),
      I3 => \newRightX_reg_n_0_[2]\,
      O => \newRightX[12]_i_17_n_0\
    );
\newRightX[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pxcont\(1),
      I1 => \newRightX_reg_n_0_[1]\,
      I2 => \^pxcont\(0),
      I3 => \newRightX_reg_n_0_[0]\,
      O => \newRightX[12]_i_18_n_0\
    );
\newRightX[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newRightX_reg_n_0_[7]\,
      I1 => \^pxcont\(7),
      I2 => \newRightX_reg_n_0_[6]\,
      I3 => \^pxcont\(6),
      O => \newRightX[12]_i_19_n_0\
    );
\newRightX[12]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newRightX_reg_n_0_[5]\,
      I1 => \^pxcont\(5),
      I2 => \newRightX_reg_n_0_[4]\,
      I3 => \^pxcont\(4),
      O => \newRightX[12]_i_20_n_0\
    );
\newRightX[12]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newRightX_reg_n_0_[3]\,
      I1 => \^pxcont\(3),
      I2 => \newRightX_reg_n_0_[2]\,
      I3 => \^pxcont\(2),
      O => \newRightX[12]_i_21_n_0\
    );
\newRightX[12]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newRightX_reg_n_0_[1]\,
      I1 => \^pxcont\(1),
      I2 => \newRightX_reg_n_0_[0]\,
      I3 => \^pxcont\(0),
      O => \newRightX[12]_i_22_n_0\
    );
\newRightX[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0057"
    )
        port map (
      I0 => \^pxcont\(2),
      I1 => \^pxcont\(1),
      I2 => \^pxcont\(0),
      I3 => \^pxcont\(3),
      I4 => \newRightX[12]_i_8_n_0\,
      O => \newRightX[12]_i_3_n_0\
    );
\newRightX[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(11),
      O => \newRightX[12]_i_5_n_0\
    );
\newRightX[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(10),
      O => \newRightX[12]_i_6_n_0\
    );
\newRightX[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(9),
      O => \newRightX[12]_i_7_n_0\
    );
\newRightX[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^pxcont\(7),
      I1 => \^pxcont\(5),
      I2 => \^pxcont\(4),
      I3 => \^pxcont\(6),
      I4 => \^pxcont\(8),
      I5 => \^pxcont\(9),
      O => \newRightX[12]_i_8_n_0\
    );
\newRightX[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(4),
      O => \newRightX[4]_i_2_n_0\
    );
\newRightX[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(3),
      O => \newRightX[4]_i_3_n_0\
    );
\newRightX[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(2),
      O => \newRightX[4]_i_4_n_0\
    );
\newRightX[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(1),
      O => \newRightX[4]_i_5_n_0\
    );
\newRightX[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(8),
      O => \newRightX[8]_i_2_n_0\
    );
\newRightX[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(7),
      O => \newRightX[8]_i_3_n_0\
    );
\newRightX[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(6),
      O => \newRightX[8]_i_4_n_0\
    );
\newRightX[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pxcont\(5),
      O => \newRightX[8]_i_5_n_0\
    );
\newRightX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => newLeftX0(0),
      Q => \newRightX_reg_n_0_[0]\,
      R => E(0)
    );
\newRightX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(10),
      Q => \newRightX_reg_n_0_[10]\,
      R => E(0)
    );
\newRightX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(11),
      Q => \newRightX_reg_n_0_[11]\,
      R => E(0)
    );
\newRightX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(12),
      Q => \newRightX_reg_n_0_[12]\,
      R => E(0)
    );
\newRightX_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \newRightX_reg[8]_i_1_n_0\,
      CO(3) => p_0_in(12),
      CO(2) => \NLW_newRightX_reg[12]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \newRightX_reg[12]_i_2_n_2\,
      CO(0) => \newRightX_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_newRightX_reg[12]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(11 downto 9),
      S(3) => '1',
      S(2) => \newRightX[12]_i_5_n_0\,
      S(1) => \newRightX[12]_i_6_n_0\,
      S(0) => \newRightX[12]_i_7_n_0\
    );
\newRightX_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \newRightX_reg[12]_i_9_n_0\,
      CO(3) => \NLW_newRightX_reg[12]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \newRightX_reg[12]_i_4_n_1\,
      CO(1) => \newRightX_reg[12]_i_4_n_2\,
      CO(0) => \newRightX_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \newRightX[12]_i_10_n_0\,
      DI(0) => \newRightX[12]_i_11_n_0\,
      O(3 downto 0) => \NLW_newRightX_reg[12]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \newRightX[12]_i_12_n_0\,
      S(1) => \newRightX[12]_i_13_n_0\,
      S(0) => \newRightX[12]_i_14_n_0\
    );
\newRightX_reg[12]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \newRightX_reg[12]_i_9_n_0\,
      CO(2) => \newRightX_reg[12]_i_9_n_1\,
      CO(1) => \newRightX_reg[12]_i_9_n_2\,
      CO(0) => \newRightX_reg[12]_i_9_n_3\,
      CYINIT => '1',
      DI(3) => \newRightX[12]_i_15_n_0\,
      DI(2) => \newRightX[12]_i_16_n_0\,
      DI(1) => \newRightX[12]_i_17_n_0\,
      DI(0) => \newRightX[12]_i_18_n_0\,
      O(3 downto 0) => \NLW_newRightX_reg[12]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \newRightX[12]_i_19_n_0\,
      S(2) => \newRightX[12]_i_20_n_0\,
      S(1) => \newRightX[12]_i_21_n_0\,
      S(0) => \newRightX[12]_i_22_n_0\
    );
\newRightX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(1),
      Q => \newRightX_reg_n_0_[1]\,
      R => E(0)
    );
\newRightX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(2),
      Q => \newRightX_reg_n_0_[2]\,
      R => E(0)
    );
\newRightX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(3),
      Q => \newRightX_reg_n_0_[3]\,
      R => E(0)
    );
\newRightX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(4),
      Q => \newRightX_reg_n_0_[4]\,
      R => E(0)
    );
\newRightX_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \newRightX_reg[4]_i_1_n_0\,
      CO(2) => \newRightX_reg[4]_i_1_n_1\,
      CO(1) => \newRightX_reg[4]_i_1_n_2\,
      CO(0) => \newRightX_reg[4]_i_1_n_3\,
      CYINIT => \^pxcont\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \newRightX[4]_i_2_n_0\,
      S(2) => \newRightX[4]_i_3_n_0\,
      S(1) => \newRightX[4]_i_4_n_0\,
      S(0) => \newRightX[4]_i_5_n_0\
    );
\newRightX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(5),
      Q => \newRightX_reg_n_0_[5]\,
      R => E(0)
    );
\newRightX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(6),
      Q => \newRightX_reg_n_0_[6]\,
      R => E(0)
    );
\newRightX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(7),
      Q => \newRightX_reg_n_0_[7]\,
      R => E(0)
    );
\newRightX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(8),
      Q => \newRightX_reg_n_0_[8]\,
      R => E(0)
    );
\newRightX_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \newRightX_reg[4]_i_1_n_0\,
      CO(3) => \newRightX_reg[8]_i_1_n_0\,
      CO(2) => \newRightX_reg[8]_i_1_n_1\,
      CO(1) => \newRightX_reg[8]_i_1_n_2\,
      CO(0) => \newRightX_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => \newRightX[8]_i_2_n_0\,
      S(2) => \newRightX[8]_i_3_n_0\,
      S(1) => \newRightX[8]_i_4_n_0\,
      S(0) => \newRightX[8]_i_5_n_0\
    );
\newRightX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newRightX,
      D => p_0_in(9),
      Q => \newRightX_reg_n_0_[9]\,
      R => E(0)
    );
\newTopY[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(12),
      O => \newTopY[12]_i_2_n_0\
    );
\newTopY[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(11),
      O => \newTopY[12]_i_3_n_0\
    );
\newTopY[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(10),
      O => \newTopY[12]_i_4_n_0\
    );
\newTopY[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(9),
      O => \newTopY[12]_i_5_n_0\
    );
\newTopY[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \newTopY[15]_i_3_n_0\,
      I1 => \newTopY_reg[15]_i_4_n_0\,
      I2 => valid,
      I3 => \^pdetect\,
      O => newTopY
    );
\newTopY[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(15),
      I1 => \newTopY_reg_n_0_[15]\,
      I2 => \newTopY_reg_n_0_[14]\,
      I3 => pYcont(14),
      O => \newTopY[15]_i_11_n_0\
    );
\newTopY[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(13),
      I1 => \newTopY_reg_n_0_[13]\,
      I2 => \newTopY_reg_n_0_[12]\,
      I3 => pYcont(12),
      O => \newTopY[15]_i_12_n_0\
    );
\newTopY[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(11),
      I1 => \newTopY_reg_n_0_[11]\,
      I2 => \newTopY_reg_n_0_[10]\,
      I3 => pYcont(10),
      O => \newTopY[15]_i_13_n_0\
    );
\newTopY[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(9),
      I1 => \newTopY_reg_n_0_[9]\,
      I2 => \newTopY_reg_n_0_[8]\,
      I3 => pYcont(8),
      O => \newTopY[15]_i_14_n_0\
    );
\newTopY[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newTopY_reg_n_0_[15]\,
      I1 => pYcont(15),
      I2 => \newTopY_reg_n_0_[14]\,
      I3 => pYcont(14),
      O => \newTopY[15]_i_15_n_0\
    );
\newTopY[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newTopY_reg_n_0_[13]\,
      I1 => pYcont(13),
      I2 => \newTopY_reg_n_0_[12]\,
      I3 => pYcont(12),
      O => \newTopY[15]_i_16_n_0\
    );
\newTopY[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newTopY_reg_n_0_[11]\,
      I1 => pYcont(11),
      I2 => \newTopY_reg_n_0_[10]\,
      I3 => pYcont(10),
      O => \newTopY[15]_i_17_n_0\
    );
\newTopY[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newTopY_reg_n_0_[9]\,
      I1 => pYcont(9),
      I2 => \newTopY_reg_n_0_[8]\,
      I3 => pYcont(8),
      O => \newTopY[15]_i_18_n_0\
    );
\newTopY[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(7),
      I1 => \newTopY_reg_n_0_[7]\,
      I2 => \newTopY_reg_n_0_[6]\,
      I3 => pYcont(6),
      O => \newTopY[15]_i_19_n_0\
    );
\newTopY[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(5),
      I1 => \newTopY_reg_n_0_[5]\,
      I2 => \newTopY_reg_n_0_[4]\,
      I3 => pYcont(4),
      O => \newTopY[15]_i_20_n_0\
    );
\newTopY[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(3),
      I1 => \newTopY_reg_n_0_[3]\,
      I2 => \newTopY_reg_n_0_[2]\,
      I3 => pYcont(2),
      O => \newTopY[15]_i_21_n_0\
    );
\newTopY[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pYcont(1),
      I1 => \newTopY_reg_n_0_[1]\,
      I2 => \newTopY_reg_n_0_[0]\,
      I3 => pYcont(0),
      O => \newTopY[15]_i_22_n_0\
    );
\newTopY[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newTopY_reg_n_0_[7]\,
      I1 => pYcont(7),
      I2 => \newTopY_reg_n_0_[6]\,
      I3 => pYcont(6),
      O => \newTopY[15]_i_23_n_0\
    );
\newTopY[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newTopY_reg_n_0_[5]\,
      I1 => pYcont(5),
      I2 => \newTopY_reg_n_0_[4]\,
      I3 => pYcont(4),
      O => \newTopY[15]_i_24_n_0\
    );
\newTopY[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newTopY_reg_n_0_[3]\,
      I1 => pYcont(3),
      I2 => \newTopY_reg_n_0_[2]\,
      I3 => pYcont(2),
      O => \newTopY[15]_i_25_n_0\
    );
\newTopY[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \newTopY_reg_n_0_[1]\,
      I1 => pYcont(1),
      I2 => \newTopY_reg_n_0_[0]\,
      I3 => pYcont(0),
      O => \newTopY[15]_i_26_n_0\
    );
\newTopY[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEFE"
    )
        port map (
      I0 => \newBotY[15]_i_5_n_0\,
      I1 => \newTopY[15]_i_8_n_0\,
      I2 => \newTopY[15]_i_9_n_0\,
      I3 => pYcont(2),
      I4 => pYcont(1),
      I5 => pYcont(0),
      O => \newTopY[15]_i_3_n_0\
    );
\newTopY[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(15),
      O => \newTopY[15]_i_5_n_0\
    );
\newTopY[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(14),
      O => \newTopY[15]_i_6_n_0\
    );
\newTopY[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(13),
      O => \newTopY[15]_i_7_n_0\
    );
\newTopY[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pYcont(6),
      I1 => pYcont(7),
      I2 => pYcont(3),
      O => \newTopY[15]_i_8_n_0\
    );
\newTopY[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pYcont(5),
      I1 => pYcont(4),
      I2 => pYcont(9),
      I3 => pYcont(8),
      O => \newTopY[15]_i_9_n_0\
    );
\newTopY[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(4),
      O => \newTopY[4]_i_2_n_0\
    );
\newTopY[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(3),
      O => \newTopY[4]_i_3_n_0\
    );
\newTopY[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(2),
      O => \newTopY[4]_i_4_n_0\
    );
\newTopY[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(1),
      O => \newTopY[4]_i_5_n_0\
    );
\newTopY[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(8),
      O => \newTopY[8]_i_2_n_0\
    );
\newTopY[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(7),
      O => \newTopY[8]_i_3_n_0\
    );
\newTopY[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(6),
      O => \newTopY[8]_i_4_n_0\
    );
\newTopY[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pYcont(5),
      O => \newTopY[8]_i_5_n_0\
    );
\newTopY_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => \newBotY[0]_i_1_n_0\,
      Q => \newTopY_reg_n_0_[0]\,
      S => E(0)
    );
\newTopY_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(10),
      Q => \newTopY_reg_n_0_[10]\,
      S => E(0)
    );
\newTopY_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(11),
      Q => \newTopY_reg_n_0_[11]\,
      S => E(0)
    );
\newTopY_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(12),
      Q => \newTopY_reg_n_0_[12]\,
      S => E(0)
    );
\newTopY_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \newTopY_reg[8]_i_1_n_0\,
      CO(3) => \newTopY_reg[12]_i_1_n_0\,
      CO(2) => \newTopY_reg[12]_i_1_n_1\,
      CO(1) => \newTopY_reg[12]_i_1_n_2\,
      CO(0) => \newTopY_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => pYcont(12 downto 9),
      O(3 downto 0) => newTopY0(12 downto 9),
      S(3) => \newTopY[12]_i_2_n_0\,
      S(2) => \newTopY[12]_i_3_n_0\,
      S(1) => \newTopY[12]_i_4_n_0\,
      S(0) => \newTopY[12]_i_5_n_0\
    );
\newTopY_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(13),
      Q => \newTopY_reg_n_0_[13]\,
      S => E(0)
    );
\newTopY_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(14),
      Q => \newTopY_reg_n_0_[14]\,
      S => E(0)
    );
\newTopY_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(15),
      Q => \newTopY_reg_n_0_[15]\,
      S => E(0)
    );
\newTopY_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \newTopY_reg[15]_i_10_n_0\,
      CO(2) => \newTopY_reg[15]_i_10_n_1\,
      CO(1) => \newTopY_reg[15]_i_10_n_2\,
      CO(0) => \newTopY_reg[15]_i_10_n_3\,
      CYINIT => '1',
      DI(3) => \newTopY[15]_i_19_n_0\,
      DI(2) => \newTopY[15]_i_20_n_0\,
      DI(1) => \newTopY[15]_i_21_n_0\,
      DI(0) => \newTopY[15]_i_22_n_0\,
      O(3 downto 0) => \NLW_newTopY_reg[15]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \newTopY[15]_i_23_n_0\,
      S(2) => \newTopY[15]_i_24_n_0\,
      S(1) => \newTopY[15]_i_25_n_0\,
      S(0) => \newTopY[15]_i_26_n_0\
    );
\newTopY_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \newTopY_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_newTopY_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \newTopY_reg[15]_i_2_n_2\,
      CO(0) => \newTopY_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => pYcont(14 downto 13),
      O(3) => \NLW_newTopY_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => newTopY0(15 downto 13),
      S(3) => '0',
      S(2) => \newTopY[15]_i_5_n_0\,
      S(1) => \newTopY[15]_i_6_n_0\,
      S(0) => \newTopY[15]_i_7_n_0\
    );
\newTopY_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \newTopY_reg[15]_i_10_n_0\,
      CO(3) => \newTopY_reg[15]_i_4_n_0\,
      CO(2) => \newTopY_reg[15]_i_4_n_1\,
      CO(1) => \newTopY_reg[15]_i_4_n_2\,
      CO(0) => \newTopY_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \newTopY[15]_i_11_n_0\,
      DI(2) => \newTopY[15]_i_12_n_0\,
      DI(1) => \newTopY[15]_i_13_n_0\,
      DI(0) => \newTopY[15]_i_14_n_0\,
      O(3 downto 0) => \NLW_newTopY_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \newTopY[15]_i_15_n_0\,
      S(2) => \newTopY[15]_i_16_n_0\,
      S(1) => \newTopY[15]_i_17_n_0\,
      S(0) => \newTopY[15]_i_18_n_0\
    );
\newTopY_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(1),
      Q => \newTopY_reg_n_0_[1]\,
      S => E(0)
    );
\newTopY_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(2),
      Q => \newTopY_reg_n_0_[2]\,
      S => E(0)
    );
\newTopY_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(3),
      Q => \newTopY_reg_n_0_[3]\,
      S => E(0)
    );
\newTopY_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(4),
      Q => \newTopY_reg_n_0_[4]\,
      S => E(0)
    );
\newTopY_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \newTopY_reg[4]_i_1_n_0\,
      CO(2) => \newTopY_reg[4]_i_1_n_1\,
      CO(1) => \newTopY_reg[4]_i_1_n_2\,
      CO(0) => \newTopY_reg[4]_i_1_n_3\,
      CYINIT => pYcont(0),
      DI(3 downto 0) => pYcont(4 downto 1),
      O(3 downto 0) => newTopY0(4 downto 1),
      S(3) => \newTopY[4]_i_2_n_0\,
      S(2) => \newTopY[4]_i_3_n_0\,
      S(1) => \newTopY[4]_i_4_n_0\,
      S(0) => \newTopY[4]_i_5_n_0\
    );
\newTopY_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(5),
      Q => \newTopY_reg_n_0_[5]\,
      S => E(0)
    );
\newTopY_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(6),
      Q => \newTopY_reg_n_0_[6]\,
      S => E(0)
    );
\newTopY_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(7),
      Q => \newTopY_reg_n_0_[7]\,
      S => E(0)
    );
\newTopY_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(8),
      Q => \newTopY_reg_n_0_[8]\,
      S => E(0)
    );
\newTopY_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \newTopY_reg[4]_i_1_n_0\,
      CO(3) => \newTopY_reg[8]_i_1_n_0\,
      CO(2) => \newTopY_reg[8]_i_1_n_1\,
      CO(1) => \newTopY_reg[8]_i_1_n_2\,
      CO(0) => \newTopY_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => pYcont(8 downto 5),
      O(3 downto 0) => newTopY0(8 downto 5),
      S(3) => \newTopY[8]_i_2_n_0\,
      S(2) => \newTopY[8]_i_3_n_0\,
      S(1) => \newTopY[8]_i_4_n_0\,
      S(0) => \newTopY[8]_i_5_n_0\
    );
\newTopY_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => newTopY,
      D => newTopY0(9),
      Q => \newTopY_reg_n_0_[9]\,
      S => E(0)
    );
pEnable_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pEnable0,
      Q => \^pdetect\,
      R => '0'
    );
\pXcont_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(0),
      Q => \^pxcont\(0),
      R => '0'
    );
\pXcont_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(10),
      Q => \^pxcont\(10),
      R => '0'
    );
\pXcont_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(11),
      Q => \^pxcont\(11),
      R => '0'
    );
\pXcont_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(1),
      Q => \^pxcont\(1),
      R => '0'
    );
\pXcont_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(2),
      Q => \^pxcont\(2),
      R => '0'
    );
\pXcont_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(3),
      Q => \^pxcont\(3),
      R => '0'
    );
\pXcont_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(4),
      Q => \^pxcont\(4),
      R => '0'
    );
\pXcont_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(5),
      Q => \^pxcont\(5),
      R => '0'
    );
\pXcont_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(6),
      Q => \^pxcont\(6),
      R => '0'
    );
\pXcont_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(7),
      Q => \^pxcont\(7),
      R => '0'
    );
\pXcont_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(8),
      Q => \^pxcont\(8),
      R => '0'
    );
\pXcont_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => ADDRBWRADDR(9),
      Q => \^pxcont\(9),
      R => '0'
    );
\pYcont_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(0),
      Q => pYcont(0),
      R => '0'
    );
\pYcont_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(10),
      Q => pYcont(10),
      R => '0'
    );
\pYcont_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(11),
      Q => pYcont(11),
      R => '0'
    );
\pYcont_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(12),
      Q => pYcont(12),
      R => '0'
    );
\pYcont_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(13),
      Q => pYcont(13),
      R => '0'
    );
\pYcont_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(14),
      Q => pYcont(14),
      R => '0'
    );
\pYcont_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(15),
      Q => pYcont(15),
      R => '0'
    );
\pYcont_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(1),
      Q => pYcont(1),
      R => '0'
    );
\pYcont_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(2),
      Q => pYcont(2),
      R => '0'
    );
\pYcont_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(3),
      Q => pYcont(3),
      R => '0'
    );
\pYcont_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(4),
      Q => pYcont(4),
      R => '0'
    );
\pYcont_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(5),
      Q => pYcont(5),
      R => '0'
    );
\pYcont_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(6),
      Q => pYcont(6),
      R => '0'
    );
\pYcont_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(7),
      Q => pYcont(7),
      R => '0'
    );
\pYcont_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(8),
      Q => pYcont(8),
      R => '0'
    );
\pYcont_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(9),
      Q => pYcont(9),
      R => '0'
    );
qValid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => valid,
      Q => qValid,
      R => '0'
    );
\rightX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[0]\,
      Q => rightX(0),
      R => '0'
    );
\rightX_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[10]\,
      Q => rightX(10),
      R => '0'
    );
\rightX_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[11]\,
      Q => rightX(11),
      R => '0'
    );
\rightX_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[12]\,
      Q => rightX(12),
      R => '0'
    );
\rightX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[1]\,
      Q => rightX(1),
      R => '0'
    );
\rightX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[2]\,
      Q => rightX(2),
      R => '0'
    );
\rightX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[3]\,
      Q => rightX(3),
      R => '0'
    );
\rightX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[4]\,
      Q => rightX(4),
      R => '0'
    );
\rightX_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[5]\,
      Q => rightX(5),
      R => '0'
    );
\rightX_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[6]\,
      Q => rightX(6),
      R => '0'
    );
\rightX_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[7]\,
      Q => rightX(7),
      R => '0'
    );
\rightX_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[8]\,
      Q => rightX(8),
      R => '0'
    );
\rightX_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newRightX_reg_n_0_[9]\,
      Q => rightX(9),
      R => '0'
    );
\topY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[0]\,
      Q => topY(0),
      R => '0'
    );
\topY_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[10]\,
      Q => topY(10),
      R => '0'
    );
\topY_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[11]\,
      Q => topY(11),
      R => '0'
    );
\topY_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[12]\,
      Q => topY(12),
      R => '0'
    );
\topY_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[13]\,
      Q => topY(13),
      R => '0'
    );
\topY_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[14]\,
      Q => topY(14),
      R => '0'
    );
\topY_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[15]\,
      Q => topY(15),
      R => '0'
    );
\topY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[1]\,
      Q => topY(1),
      R => '0'
    );
\topY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[2]\,
      Q => topY(2),
      R => '0'
    );
\topY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[3]\,
      Q => topY(3),
      R => '0'
    );
\topY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[4]\,
      Q => topY(4),
      R => '0'
    );
\topY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[5]\,
      Q => topY(5),
      R => '0'
    );
\topY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[6]\,
      Q => topY(6),
      R => '0'
    );
\topY_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[7]\,
      Q => topY(7),
      R => '0'
    );
\topY_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[8]\,
      Q => topY(8),
      R => '0'
    );
\topY_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => \newTopY_reg_n_0_[9]\,
      Q => topY(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_digi_clk is
  port (
    seconds : out STD_LOGIC_VECTOR ( 5 downto 0 );
    minutes : out STD_LOGIC_VECTOR ( 5 downto 0 );
    hours : out STD_LOGIC_VECTOR ( 4 downto 0 );
    config_axis_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_digi_clk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_digi_clk is
  signal clk : STD_LOGIC;
  signal clk_i_1_n_0 : STD_LOGIC;
  signal clk_reg_n_0 : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[16]_i_2_n_0\ : STD_LOGIC;
  signal \count[16]_i_3_n_0\ : STD_LOGIC;
  signal \count[16]_i_4_n_0\ : STD_LOGIC;
  signal \count[16]_i_5_n_0\ : STD_LOGIC;
  signal \count[20]_i_2_n_0\ : STD_LOGIC;
  signal \count[20]_i_3_n_0\ : STD_LOGIC;
  signal \count[20]_i_4_n_0\ : STD_LOGIC;
  signal \count[20]_i_5_n_0\ : STD_LOGIC;
  signal \count[24]_i_2_n_0\ : STD_LOGIC;
  signal \count[24]_i_3_n_0\ : STD_LOGIC;
  signal \count[24]_i_4_n_0\ : STD_LOGIC;
  signal \count[24]_i_5_n_0\ : STD_LOGIC;
  signal \count[28]_i_2_n_0\ : STD_LOGIC;
  signal \count[28]_i_3_n_0\ : STD_LOGIC;
  signal \count[28]_i_4_n_0\ : STD_LOGIC;
  signal \count[28]_i_5_n_0\ : STD_LOGIC;
  signal \count[31]_i_10_n_0\ : STD_LOGIC;
  signal \count[31]_i_11_n_0\ : STD_LOGIC;
  signal \count[31]_i_12_n_0\ : STD_LOGIC;
  signal \count[31]_i_13_n_0\ : STD_LOGIC;
  signal \count[31]_i_3_n_0\ : STD_LOGIC;
  signal \count[31]_i_4_n_0\ : STD_LOGIC;
  signal \count[31]_i_5_n_0\ : STD_LOGIC;
  signal \count[31]_i_6_n_0\ : STD_LOGIC;
  signal \count[31]_i_7_n_0\ : STD_LOGIC;
  signal \count[31]_i_8_n_0\ : STD_LOGIC;
  signal \count[31]_i_9_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal hour : STD_LOGIC;
  signal \hour[0]_i_1_n_0\ : STD_LOGIC;
  signal \hour[1]_i_1_n_0\ : STD_LOGIC;
  signal \hour[2]_i_1_n_0\ : STD_LOGIC;
  signal \hour[3]_i_1_n_0\ : STD_LOGIC;
  signal \hour[4]_i_1_n_0\ : STD_LOGIC;
  signal \hour[5]_i_1_n_0\ : STD_LOGIC;
  signal \hour[5]_i_3_n_0\ : STD_LOGIC;
  signal \hour[5]_i_4_n_0\ : STD_LOGIC;
  signal \hour[5]_i_5_n_0\ : STD_LOGIC;
  signal \hour[5]_i_6_n_0\ : STD_LOGIC;
  signal \hour_reg_n_0_[5]\ : STD_LOGIC;
  signal \^hours\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \min[0]_i_1_n_0\ : STD_LOGIC;
  signal \min[1]_i_1_n_0\ : STD_LOGIC;
  signal \min[2]_i_1_n_0\ : STD_LOGIC;
  signal \min[3]_i_1_n_0\ : STD_LOGIC;
  signal \min[4]_i_1_n_0\ : STD_LOGIC;
  signal \min[5]_i_1_n_0\ : STD_LOGIC;
  signal \min[5]_i_2_n_0\ : STD_LOGIC;
  signal \min[5]_i_3_n_0\ : STD_LOGIC;
  signal \min[5]_i_4_n_0\ : STD_LOGIC;
  signal \^minutes\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sec[0]_i_1_n_0\ : STD_LOGIC;
  signal \sec[1]_i_1_n_0\ : STD_LOGIC;
  signal \sec[2]_i_1_n_0\ : STD_LOGIC;
  signal \sec[3]_i_1_n_0\ : STD_LOGIC;
  signal \sec[4]_i_1_n_0\ : STD_LOGIC;
  signal \sec[5]_i_1_n_0\ : STD_LOGIC;
  signal \sec[5]_i_2_n_0\ : STD_LOGIC;
  signal \^seconds\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_count_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count[31]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \hour[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \hour[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \hour[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \hour[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \hour[5]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \min[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \min[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \min[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \min[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sec[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sec[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sec[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sec[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sec[4]_i_1\ : label is "soft_lutpair0";
begin
  hours(4 downto 0) <= \^hours\(4 downto 0);
  minutes(5 downto 0) <= \^minutes\(5 downto 0);
  seconds(5 downto 0) <= \^seconds\(5 downto 0);
clk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \count[31]_i_3_n_0\,
      I1 => \count[31]_i_4_n_0\,
      I2 => \count[31]_i_5_n_0\,
      I3 => \count[31]_i_6_n_0\,
      I4 => clk_reg_n_0,
      O => clk_i_1_n_0
    );
clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => clk_i_1_n_0,
      Q => clk_reg_n_0,
      R => '0'
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      O => count(0)
    );
\count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[12]\,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[11]\,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[10]\,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[9]\,
      O => \count[12]_i_5_n_0\
    );
\count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[16]\,
      O => \count[16]_i_2_n_0\
    );
\count[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[15]\,
      O => \count[16]_i_3_n_0\
    );
\count[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[14]\,
      O => \count[16]_i_4_n_0\
    );
\count[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[13]\,
      O => \count[16]_i_5_n_0\
    );
\count[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[20]\,
      O => \count[20]_i_2_n_0\
    );
\count[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[19]\,
      O => \count[20]_i_3_n_0\
    );
\count[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[18]\,
      O => \count[20]_i_4_n_0\
    );
\count[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[17]\,
      O => \count[20]_i_5_n_0\
    );
\count[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[24]\,
      O => \count[24]_i_2_n_0\
    );
\count[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[23]\,
      O => \count[24]_i_3_n_0\
    );
\count[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[22]\,
      O => \count[24]_i_4_n_0\
    );
\count[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[21]\,
      O => \count[24]_i_5_n_0\
    );
\count[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[28]\,
      O => \count[28]_i_2_n_0\
    );
\count[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[27]\,
      O => \count[28]_i_3_n_0\
    );
\count[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[26]\,
      O => \count[28]_i_4_n_0\
    );
\count[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[25]\,
      O => \count[28]_i_5_n_0\
    );
\count[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \count[31]_i_3_n_0\,
      I1 => \count[31]_i_4_n_0\,
      I2 => \count[31]_i_5_n_0\,
      I3 => \count[31]_i_6_n_0\,
      O => clk
    );
\count[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \count_reg_n_0_[13]\,
      I1 => \count_reg_n_0_[12]\,
      I2 => \count_reg_n_0_[15]\,
      I3 => \count_reg_n_0_[14]\,
      O => \count[31]_i_10_n_0\
    );
\count[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \count_reg_n_0_[5]\,
      I1 => \count_reg_n_0_[4]\,
      I2 => \count_reg_n_0_[6]\,
      I3 => \count_reg_n_0_[7]\,
      O => \count[31]_i_11_n_0\
    );
\count[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_reg_n_0_[29]\,
      I1 => \count_reg_n_0_[28]\,
      I2 => \count_reg_n_0_[31]\,
      I3 => \count_reg_n_0_[30]\,
      O => \count[31]_i_12_n_0\
    );
\count[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \count_reg_n_0_[21]\,
      I1 => \count_reg_n_0_[20]\,
      I2 => \count_reg_n_0_[23]\,
      I3 => \count_reg_n_0_[22]\,
      O => \count[31]_i_13_n_0\
    );
\count[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \count_reg_n_0_[11]\,
      I1 => \count_reg_n_0_[10]\,
      I2 => \count_reg_n_0_[8]\,
      I3 => \count_reg_n_0_[9]\,
      I4 => \count[31]_i_10_n_0\,
      O => \count[31]_i_3_n_0\
    );
\count[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      I1 => \count_reg_n_0_[3]\,
      I2 => \count_reg_n_0_[0]\,
      I3 => \count_reg_n_0_[1]\,
      I4 => \count[31]_i_11_n_0\,
      O => \count[31]_i_4_n_0\
    );
\count[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \count_reg_n_0_[26]\,
      I1 => \count_reg_n_0_[27]\,
      I2 => \count_reg_n_0_[24]\,
      I3 => \count_reg_n_0_[25]\,
      I4 => \count[31]_i_12_n_0\,
      O => \count[31]_i_5_n_0\
    );
\count[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \count_reg_n_0_[18]\,
      I1 => \count_reg_n_0_[19]\,
      I2 => \count_reg_n_0_[16]\,
      I3 => \count_reg_n_0_[17]\,
      I4 => \count[31]_i_13_n_0\,
      O => \count[31]_i_6_n_0\
    );
\count[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[31]\,
      O => \count[31]_i_7_n_0\
    );
\count[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[30]\,
      O => \count[31]_i_8_n_0\
    );
\count[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[29]\,
      O => \count[31]_i_9_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[4]\,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[3]\,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[1]\,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[8]\,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[7]\,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[6]\,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_0_[5]\,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => '0'
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(10),
      Q => \count_reg_n_0_[10]\,
      R => clk
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(11),
      Q => \count_reg_n_0_[11]\,
      R => clk
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(12),
      Q => \count_reg_n_0_[12]\,
      R => clk
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(13),
      Q => \count_reg_n_0_[13]\,
      R => clk
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(14),
      Q => \count_reg_n_0_[14]\,
      R => clk
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(15),
      Q => \count_reg_n_0_[15]\,
      R => clk
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(16),
      Q => \count_reg_n_0_[16]\,
      R => clk
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3) => \count_reg[16]_i_1_n_0\,
      CO(2) => \count_reg[16]_i_1_n_1\,
      CO(1) => \count_reg[16]_i_1_n_2\,
      CO(0) => \count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \count[16]_i_2_n_0\,
      S(2) => \count[16]_i_3_n_0\,
      S(1) => \count[16]_i_4_n_0\,
      S(0) => \count[16]_i_5_n_0\
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(17),
      Q => \count_reg_n_0_[17]\,
      R => clk
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(18),
      Q => \count_reg_n_0_[18]\,
      R => clk
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(19),
      Q => \count_reg_n_0_[19]\,
      R => clk
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(1),
      Q => \count_reg_n_0_[1]\,
      R => clk
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(20),
      Q => \count_reg_n_0_[20]\,
      R => clk
    );
\count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1_n_0\,
      CO(3) => \count_reg[20]_i_1_n_0\,
      CO(2) => \count_reg[20]_i_1_n_1\,
      CO(1) => \count_reg[20]_i_1_n_2\,
      CO(0) => \count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \count[20]_i_2_n_0\,
      S(2) => \count[20]_i_3_n_0\,
      S(1) => \count[20]_i_4_n_0\,
      S(0) => \count[20]_i_5_n_0\
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(21),
      Q => \count_reg_n_0_[21]\,
      R => clk
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(22),
      Q => \count_reg_n_0_[22]\,
      R => clk
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(23),
      Q => \count_reg_n_0_[23]\,
      R => clk
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(24),
      Q => \count_reg_n_0_[24]\,
      R => clk
    );
\count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1_n_0\,
      CO(3) => \count_reg[24]_i_1_n_0\,
      CO(2) => \count_reg[24]_i_1_n_1\,
      CO(1) => \count_reg[24]_i_1_n_2\,
      CO(0) => \count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \count[24]_i_2_n_0\,
      S(2) => \count[24]_i_3_n_0\,
      S(1) => \count[24]_i_4_n_0\,
      S(0) => \count[24]_i_5_n_0\
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(25),
      Q => \count_reg_n_0_[25]\,
      R => clk
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(26),
      Q => \count_reg_n_0_[26]\,
      R => clk
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(27),
      Q => \count_reg_n_0_[27]\,
      R => clk
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(28),
      Q => \count_reg_n_0_[28]\,
      R => clk
    );
\count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1_n_0\,
      CO(3) => \count_reg[28]_i_1_n_0\,
      CO(2) => \count_reg[28]_i_1_n_1\,
      CO(1) => \count_reg[28]_i_1_n_2\,
      CO(0) => \count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \count[28]_i_2_n_0\,
      S(2) => \count[28]_i_3_n_0\,
      S(1) => \count[28]_i_4_n_0\,
      S(0) => \count[28]_i_5_n_0\
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(29),
      Q => \count_reg_n_0_[29]\,
      R => clk
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(2),
      Q => \count_reg_n_0_[2]\,
      R => clk
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(30),
      Q => \count_reg_n_0_[30]\,
      R => clk
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(31),
      Q => \count_reg_n_0_[31]\,
      R => clk
    );
\count_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[31]_i_2_n_2\,
      CO(0) => \count_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \count[31]_i_7_n_0\,
      S(1) => \count[31]_i_8_n_0\,
      S(0) => \count[31]_i_9_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(3),
      Q => \count_reg_n_0_[3]\,
      R => clk
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(4),
      Q => \count_reg_n_0_[4]\,
      R => clk
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(5),
      Q => \count_reg_n_0_[5]\,
      R => clk
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(6),
      Q => \count_reg_n_0_[6]\,
      R => clk
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(7),
      Q => \count_reg_n_0_[7]\,
      R => clk
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(8),
      Q => \count_reg_n_0_[8]\,
      R => clk
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => data0(9),
      Q => \count_reg_n_0_[9]\,
      R => clk
    );
\hour[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hours\(0),
      O => \hour[0]_i_1_n_0\
    );
\hour[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^hours\(0),
      I1 => \^hours\(1),
      O => \hour[1]_i_1_n_0\
    );
\hour[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^hours\(0),
      I1 => \^hours\(1),
      I2 => \^hours\(2),
      O => \hour[2]_i_1_n_0\
    );
\hour[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^hours\(1),
      I1 => \^hours\(0),
      I2 => \^hours\(2),
      I3 => \^hours\(3),
      O => \hour[3]_i_1_n_0\
    );
\hour[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^hours\(2),
      I1 => \^hours\(0),
      I2 => \^hours\(1),
      I3 => \^hours\(3),
      I4 => \^hours\(4),
      O => \hour[4]_i_1_n_0\
    );
\hour[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hour,
      I1 => \hour[5]_i_4_n_0\,
      O => \hour[5]_i_1_n_0\
    );
\hour[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^seconds\(5),
      I1 => \^seconds\(4),
      I2 => \^seconds\(2),
      I3 => \hour[5]_i_5_n_0\,
      I4 => \^seconds\(3),
      I5 => \hour[5]_i_6_n_0\,
      O => hour
    );
\hour[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^hours\(3),
      I1 => \^hours\(1),
      I2 => \^hours\(0),
      I3 => \^hours\(2),
      I4 => \^hours\(4),
      I5 => \hour_reg_n_0_[5]\,
      O => \hour[5]_i_3_n_0\
    );
\hour[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \^hours\(1),
      I1 => \^hours\(4),
      I2 => \hour_reg_n_0_[5]\,
      I3 => \^hours\(3),
      I4 => \^hours\(0),
      I5 => \^hours\(2),
      O => \hour[5]_i_4_n_0\
    );
\hour[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^seconds\(1),
      I1 => \^seconds\(0),
      O => \hour[5]_i_5_n_0\
    );
\hour[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^minutes\(4),
      I1 => \^minutes\(2),
      I2 => \^minutes\(1),
      I3 => \^minutes\(0),
      I4 => \^minutes\(3),
      I5 => \^minutes\(5),
      O => \hour[5]_i_6_n_0\
    );
\hour_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => hour,
      D => \hour[0]_i_1_n_0\,
      Q => \^hours\(0),
      R => \hour[5]_i_1_n_0\
    );
\hour_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => hour,
      D => \hour[1]_i_1_n_0\,
      Q => \^hours\(1),
      R => \hour[5]_i_1_n_0\
    );
\hour_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => hour,
      D => \hour[2]_i_1_n_0\,
      Q => \^hours\(2),
      R => \hour[5]_i_1_n_0\
    );
\hour_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => hour,
      D => \hour[3]_i_1_n_0\,
      Q => \^hours\(3),
      R => \hour[5]_i_1_n_0\
    );
\hour_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => hour,
      D => \hour[4]_i_1_n_0\,
      Q => \^hours\(4),
      R => \hour[5]_i_1_n_0\
    );
\hour_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => hour,
      D => \hour[5]_i_3_n_0\,
      Q => \hour_reg_n_0_[5]\,
      R => \hour[5]_i_1_n_0\
    );
\min[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^minutes\(0),
      O => \min[0]_i_1_n_0\
    );
\min[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^minutes\(0),
      I1 => \^minutes\(1),
      O => \min[1]_i_1_n_0\
    );
\min[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^minutes\(0),
      I1 => \^minutes\(1),
      I2 => \^minutes\(2),
      O => \min[2]_i_1_n_0\
    );
\min[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^minutes\(1),
      I1 => \^minutes\(0),
      I2 => \^minutes\(2),
      I3 => \^minutes\(3),
      O => \min[3]_i_1_n_0\
    );
\min[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^minutes\(2),
      I1 => \^minutes\(0),
      I2 => \^minutes\(1),
      I3 => \^minutes\(3),
      I4 => \^minutes\(4),
      O => \min[4]_i_1_n_0\
    );
\min[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \min[5]_i_2_n_0\,
      I1 => \min[5]_i_4_n_0\,
      O => \min[5]_i_1_n_0\
    );
\min[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^seconds\(4),
      I1 => \^seconds\(2),
      I2 => \^seconds\(1),
      I3 => \^seconds\(0),
      I4 => \^seconds\(3),
      I5 => \^seconds\(5),
      O => \min[5]_i_2_n_0\
    );
\min[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^minutes\(3),
      I1 => \^minutes\(1),
      I2 => \^minutes\(0),
      I3 => \^minutes\(2),
      I4 => \^minutes\(4),
      I5 => \^minutes\(5),
      O => \min[5]_i_3_n_0\
    );
\min[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^minutes\(5),
      I1 => \^minutes\(4),
      I2 => \^minutes\(2),
      I3 => \^minutes\(1),
      I4 => \^minutes\(3),
      I5 => \^minutes\(0),
      O => \min[5]_i_4_n_0\
    );
\min_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => \min[5]_i_2_n_0\,
      D => \min[0]_i_1_n_0\,
      Q => \^minutes\(0),
      R => \min[5]_i_1_n_0\
    );
\min_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => \min[5]_i_2_n_0\,
      D => \min[1]_i_1_n_0\,
      Q => \^minutes\(1),
      R => \min[5]_i_1_n_0\
    );
\min_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => \min[5]_i_2_n_0\,
      D => \min[2]_i_1_n_0\,
      Q => \^minutes\(2),
      R => \min[5]_i_1_n_0\
    );
\min_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => \min[5]_i_2_n_0\,
      D => \min[3]_i_1_n_0\,
      Q => \^minutes\(3),
      R => \min[5]_i_1_n_0\
    );
\min_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => \min[5]_i_2_n_0\,
      D => \min[4]_i_1_n_0\,
      Q => \^minutes\(4),
      R => \min[5]_i_1_n_0\
    );
\min_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => \min[5]_i_2_n_0\,
      D => \min[5]_i_3_n_0\,
      Q => \^minutes\(5),
      R => \min[5]_i_1_n_0\
    );
\sec[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^seconds\(0),
      O => \sec[0]_i_1_n_0\
    );
\sec[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^seconds\(0),
      I1 => \^seconds\(1),
      O => \sec[1]_i_1_n_0\
    );
\sec[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^seconds\(0),
      I1 => \^seconds\(1),
      I2 => \^seconds\(2),
      O => \sec[2]_i_1_n_0\
    );
\sec[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^seconds\(1),
      I1 => \^seconds\(0),
      I2 => \^seconds\(2),
      I3 => \^seconds\(3),
      O => \sec[3]_i_1_n_0\
    );
\sec[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^seconds\(2),
      I1 => \^seconds\(0),
      I2 => \^seconds\(1),
      I3 => \^seconds\(3),
      I4 => \^seconds\(4),
      O => \sec[4]_i_1_n_0\
    );
\sec[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^seconds\(5),
      I1 => \^seconds\(4),
      I2 => \^seconds\(2),
      I3 => \^seconds\(1),
      I4 => \^seconds\(3),
      I5 => \^seconds\(0),
      O => \sec[5]_i_1_n_0\
    );
\sec[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^seconds\(3),
      I1 => \^seconds\(1),
      I2 => \^seconds\(0),
      I3 => \^seconds\(2),
      I4 => \^seconds\(4),
      I5 => \^seconds\(5),
      O => \sec[5]_i_2_n_0\
    );
\sec_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => '1',
      D => \sec[0]_i_1_n_0\,
      Q => \^seconds\(0),
      R => \sec[5]_i_1_n_0\
    );
\sec_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => '1',
      D => \sec[1]_i_1_n_0\,
      Q => \^seconds\(1),
      R => \sec[5]_i_1_n_0\
    );
\sec_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => '1',
      D => \sec[2]_i_1_n_0\,
      Q => \^seconds\(2),
      R => \sec[5]_i_1_n_0\
    );
\sec_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => '1',
      D => \sec[3]_i_1_n_0\,
      Q => \^seconds\(3),
      R => \sec[5]_i_1_n_0\
    );
\sec_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => '1',
      D => \sec[4]_i_1_n_0\,
      Q => \^seconds\(4),
      R => \sec[5]_i_1_n_0\
    );
\sec_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_reg_n_0,
      CE => '1',
      D => \sec[5]_i_2_n_0\,
      Q => \^seconds\(5),
      R => \sec[5]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac is
  port (
    \o1Data_reg[0]_0\ : out STD_LOGIC;
    \dsB_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_aresetn : in STD_LOGIC;
    \d_B_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Blue_reg[0]\ : in STD_LOGIC;
    \configReg6_reg[1]\ : in STD_LOGIC;
    \configReg6_reg[1]_0\ : in STD_LOGIC;
    \Blue_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Blue_reg[1]\ : in STD_LOGIC;
    \Blue_reg[2]\ : in STD_LOGIC;
    \Blue_reg[3]\ : in STD_LOGIC;
    \Blue_reg[4]\ : in STD_LOGIC;
    \Blue_reg[5]\ : in STD_LOGIC;
    \Blue_reg[6]\ : in STD_LOGIC;
    \Blue_reg[7]_0\ : in STD_LOGIC;
    vTap1x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    vTap2x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vTap0x : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac is
  signal d_Bo : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mac1X[m2][11]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][11]_i_2__1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac1X_reg[mac]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X[m1][11]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][11]_i_2__1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][11]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][11]_i_2__1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X_reg[m2]0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \mac2X_reg[m2]0__23_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][10]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][8]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][9]\ : STD_LOGIC;
  signal \mac2X_reg[mac]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X_reg[mac]0__0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_3\ : STD_LOGIC;
  signal \mac3X[m2][11]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][11]_i_2__1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac3X_reg[mac]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal o1Data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \o1Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_5_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_8_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_8_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_8_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_9_n_0\ : STD_LOGIC;
  signal \^o1data_reg[0]_0\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \tpd1_reg[vTap0x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd1_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd1_reg[vTap2x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd2_reg[vTap0x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd2_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tpd2_reg[vTap2x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd3_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_mac2X_reg[m2]0__23_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mac2X_reg[m2]0__23_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m2]0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m2]0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2X_reg[mac]0__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o1Data_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o1Data_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dsB[0]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dsB[1]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dsB[2]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dsB[3]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dsB[4]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dsB[5]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dsB[6]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dsB[7]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mac1X[m2][11]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mac1X[m2][1]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mac1X[m2][2]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mac1X[m2][3]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mac1X[m2][4]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mac1X[m2][7]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mac2X[m1][11]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mac2X[m1][1]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mac2X[m1][2]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mac2X[m1][3]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mac2X[m1][4]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mac2X[m1][7]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mac2X[m3][11]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mac2X[m3][1]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mac2X[m3][2]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mac2X[m3][3]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mac2X[m3][4]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mac2X[m3][7]_i_1__1\ : label is "soft_lutpair95";
  attribute HLUTNM : string;
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_1__1\ : label is "lutpair85";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_2__1\ : label is "lutpair84";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_3__1\ : label is "lutpair83";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_4__1\ : label is "lutpair82";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_5__1\ : label is "lutpair86";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_6__1\ : label is "lutpair85";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_7__1\ : label is "lutpair84";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_8__1\ : label is "lutpair83";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_1__1\ : label is "lutpair88";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_2__1\ : label is "lutpair87";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_3__1\ : label is "lutpair86";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_6__1\ : label is "lutpair88";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_7__1\ : label is "lutpair87";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_1__1\ : label is "lutpair81";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_2__1\ : label is "lutpair80";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_3__1\ : label is "lutpair79";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_4__1\ : label is "lutpair82";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_5__1\ : label is "lutpair81";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_6__1\ : label is "lutpair80";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_7__1\ : label is "lutpair79";
  attribute SOFT_HLUTNM of \mac3X[m2][11]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mac3X[m2][1]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mac3X[m2][2]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mac3X[m2][3]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mac3X[m2][4]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mac3X[m2][7]_i_1__1\ : label is "soft_lutpair100";
  attribute HLUTNM of \o1Data[11]_i_2\ : label is "lutpair78";
  attribute HLUTNM of \o1Data[11]_i_3\ : label is "lutpair77";
  attribute HLUTNM of \o1Data[11]_i_4\ : label is "lutpair76";
  attribute HLUTNM of \o1Data[11]_i_7\ : label is "lutpair78";
  attribute HLUTNM of \o1Data[11]_i_8\ : label is "lutpair77";
  attribute HLUTNM of \o1Data[3]_i_2\ : label is "lutpair71";
  attribute HLUTNM of \o1Data[3]_i_3\ : label is "lutpair70";
  attribute HLUTNM of \o1Data[3]_i_4\ : label is "lutpair69";
  attribute HLUTNM of \o1Data[3]_i_5\ : label is "lutpair72";
  attribute HLUTNM of \o1Data[3]_i_6\ : label is "lutpair71";
  attribute HLUTNM of \o1Data[3]_i_7\ : label is "lutpair70";
  attribute HLUTNM of \o1Data[3]_i_8\ : label is "lutpair69";
  attribute HLUTNM of \o1Data[7]_i_2\ : label is "lutpair75";
  attribute HLUTNM of \o1Data[7]_i_3\ : label is "lutpair74";
  attribute HLUTNM of \o1Data[7]_i_4\ : label is "lutpair73";
  attribute HLUTNM of \o1Data[7]_i_5\ : label is "lutpair72";
  attribute HLUTNM of \o1Data[7]_i_6\ : label is "lutpair76";
  attribute HLUTNM of \o1Data[7]_i_7\ : label is "lutpair75";
  attribute HLUTNM of \o1Data[7]_i_8\ : label is "lutpair74";
  attribute HLUTNM of \o1Data[7]_i_9\ : label is "lutpair73";
begin
  \o1Data_reg[0]_0\ <= \^o1data_reg[0]_0\;
autoResolutionFrame_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axis_mm2s_aresetn,
      O => \^o1data_reg[0]_0\
    );
\dsB[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Bo(0),
      I1 => \d_B_reg[7]\(0),
      I2 => \Blue_reg[0]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Blue_reg[7]\(0),
      O => \dsB_reg[7]\(0)
    );
\dsB[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(0),
      O => d_Bo(0)
    );
\dsB[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Bo(1),
      I1 => \d_B_reg[7]\(1),
      I2 => \Blue_reg[1]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Blue_reg[7]\(1),
      O => \dsB_reg[7]\(1)
    );
\dsB[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(1),
      O => d_Bo(1)
    );
\dsB[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Bo(2),
      I1 => \d_B_reg[7]\(2),
      I2 => \Blue_reg[2]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Blue_reg[7]\(2),
      O => \dsB_reg[7]\(2)
    );
\dsB[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(2),
      O => d_Bo(2)
    );
\dsB[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Bo(3),
      I1 => \d_B_reg[7]\(3),
      I2 => \Blue_reg[3]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Blue_reg[7]\(3),
      O => \dsB_reg[7]\(3)
    );
\dsB[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(3),
      O => d_Bo(3)
    );
\dsB[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Bo(4),
      I1 => \d_B_reg[7]\(4),
      I2 => \Blue_reg[4]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Blue_reg[7]\(4),
      O => \dsB_reg[7]\(4)
    );
\dsB[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(4),
      O => d_Bo(4)
    );
\dsB[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Bo(5),
      I1 => \d_B_reg[7]\(5),
      I2 => \Blue_reg[5]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Blue_reg[7]\(5),
      O => \dsB_reg[7]\(5)
    );
\dsB[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(5),
      O => d_Bo(5)
    );
\dsB[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Bo(6),
      I1 => \d_B_reg[7]\(6),
      I2 => \Blue_reg[6]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Blue_reg[7]\(6),
      O => \dsB_reg[7]\(6)
    );
\dsB[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(6),
      O => d_Bo(6)
    );
\dsB[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Bo(7),
      I1 => \d_B_reg[7]\(7),
      I2 => \Blue_reg[7]_0\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Blue_reg[7]\(7),
      O => \dsB_reg[7]\(7)
    );
\dsB[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(7),
      O => d_Bo(7)
    );
\mac1X[m2][11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(7),
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \mac1X[m2][11]_i_2__1_n_0\,
      O => \mac1X[m2][11]_i_1__1_n_0\
    );
\mac1X[m2][11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(4),
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \tpd2_reg[vTap0x]\(0),
      I3 => \tpd2_reg[vTap0x]\(1),
      I4 => \tpd2_reg[vTap0x]\(3),
      I5 => \tpd2_reg[vTap0x]\(5),
      O => \mac1X[m2][11]_i_2__1_n_0\
    );
\mac1X[m2][1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(0),
      I1 => \tpd2_reg[vTap0x]\(1),
      O => \mac1X[m2][1]_i_1__1_n_0\
    );
\mac1X[m2][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(1),
      I1 => \tpd2_reg[vTap0x]\(0),
      I2 => \tpd2_reg[vTap0x]\(2),
      O => \mac1X[m2][2]_i_1__1_n_0\
    );
\mac1X[m2][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(2),
      I1 => \tpd2_reg[vTap0x]\(0),
      I2 => \tpd2_reg[vTap0x]\(1),
      I3 => \tpd2_reg[vTap0x]\(3),
      O => \mac1X[m2][3]_i_1__1_n_0\
    );
\mac1X[m2][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(3),
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \tpd2_reg[vTap0x]\(0),
      I3 => \tpd2_reg[vTap0x]\(2),
      I4 => \tpd2_reg[vTap0x]\(4),
      O => \mac1X[m2][4]_i_1__1_n_0\
    );
\mac1X[m2][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(4),
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \tpd2_reg[vTap0x]\(0),
      I3 => \tpd2_reg[vTap0x]\(1),
      I4 => \tpd2_reg[vTap0x]\(3),
      I5 => \tpd2_reg[vTap0x]\(5),
      O => \mac1X[m2][5]_i_1__1_n_0\
    );
\mac1X[m2][6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac1X[m2][11]_i_2__1_n_0\,
      I1 => \tpd2_reg[vTap0x]\(6),
      O => \mac1X[m2][6]_i_1__1_n_0\
    );
\mac1X[m2][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(6),
      I1 => \mac1X[m2][11]_i_2__1_n_0\,
      I2 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][7]_i_1__1_n_0\
    );
\mac1X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd2_reg[vTap0x]\(0),
      Q => \mac1X_reg[m_n_0_2][0]\
    );
\mac1X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X[m2][11]_i_1__1_n_0\,
      Q => \mac1X_reg[m_n_0_2][11]\
    );
\mac1X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X[m2][1]_i_1__1_n_0\,
      Q => \mac1X_reg[m_n_0_2][1]\
    );
\mac1X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X[m2][2]_i_1__1_n_0\,
      Q => \mac1X_reg[m_n_0_2][2]\
    );
\mac1X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X[m2][3]_i_1__1_n_0\,
      Q => \mac1X_reg[m_n_0_2][3]\
    );
\mac1X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X[m2][4]_i_1__1_n_0\,
      Q => \mac1X_reg[m_n_0_2][4]\
    );
\mac1X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X[m2][5]_i_1__1_n_0\,
      Q => \mac1X_reg[m_n_0_2][5]\
    );
\mac1X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X[m2][6]_i_1__1_n_0\,
      Q => \mac1X_reg[m_n_0_2][6]\
    );
\mac1X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X[m2][7]_i_1__1_n_0\,
      Q => \mac1X_reg[m_n_0_2][7]\
    );
\mac1X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X_reg[m_n_0_2][0]\,
      Q => \mac1X_reg[mac]\(0)
    );
\mac1X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X_reg[m_n_0_2][11]\,
      Q => \mac1X_reg[mac]\(11)
    );
\mac1X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X_reg[m_n_0_2][1]\,
      Q => \mac1X_reg[mac]\(1)
    );
\mac1X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X_reg[m_n_0_2][2]\,
      Q => \mac1X_reg[mac]\(2)
    );
\mac1X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X_reg[m_n_0_2][3]\,
      Q => \mac1X_reg[mac]\(3)
    );
\mac1X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X_reg[m_n_0_2][4]\,
      Q => \mac1X_reg[mac]\(4)
    );
\mac1X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X_reg[m_n_0_2][5]\,
      Q => \mac1X_reg[mac]\(5)
    );
\mac1X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X_reg[m_n_0_2][6]\,
      Q => \mac1X_reg[mac]\(6)
    );
\mac1X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac1X_reg[m_n_0_2][7]\,
      Q => \mac1X_reg[mac]\(7)
    );
\mac2X[m1][11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \mac2X[m1][11]_i_2__1_n_0\,
      O => \mac2X[m1][11]_i_1__1_n_0\
    );
\mac2X[m1][11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \tpd1_reg[vTap1x]\(0),
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2X[m1][11]_i_2__1_n_0\
    );
\mac2X[m1][1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2X[m1][1]_i_1__1_n_0\
    );
\mac2X[m1][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(1),
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \tpd1_reg[vTap1x]\(2),
      O => \mac2X[m1][2]_i_1__1_n_0\
    );
\mac2X[m1][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \tpd1_reg[vTap1x]\(3),
      O => \mac2X[m1][3]_i_1__1_n_0\
    );
\mac2X[m1][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \tpd1_reg[vTap1x]\(0),
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \tpd1_reg[vTap1x]\(4),
      O => \mac2X[m1][4]_i_1__1_n_0\
    );
\mac2X[m1][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \tpd1_reg[vTap1x]\(0),
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2X[m1][5]_i_1__1_n_0\
    );
\mac2X[m1][6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac2X[m1][11]_i_2__1_n_0\,
      I1 => \tpd1_reg[vTap1x]\(6),
      O => \mac2X[m1][6]_i_1__1_n_0\
    );
\mac2X[m1][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(6),
      I1 => \mac2X[m1][11]_i_2__1_n_0\,
      I2 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][7]_i_1__1_n_0\
    );
\mac2X[m3][11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(7),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => \mac2X[m3][11]_i_2__1_n_0\,
      O => \mac2X[m3][11]_i_1__1_n_0\
    );
\mac2X[m3][11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(4),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => \mac2X_reg[m_n_0_2][0]\,
      I3 => \tpd3_reg[vTap1x]\(1),
      I4 => \tpd3_reg[vTap1x]\(3),
      I5 => \tpd3_reg[vTap1x]\(5),
      O => \mac2X[m3][11]_i_2__1_n_0\
    );
\mac2X[m3][1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \tpd3_reg[vTap1x]\(1),
      O => \mac2X[m3][1]_i_1__1_n_0\
    );
\mac2X[m3][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(1),
      I1 => \mac2X_reg[m_n_0_2][0]\,
      I2 => \tpd3_reg[vTap1x]\(2),
      O => \mac2X[m3][2]_i_1__1_n_0\
    );
\mac2X[m3][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(2),
      I1 => \mac2X_reg[m_n_0_2][0]\,
      I2 => \tpd3_reg[vTap1x]\(1),
      I3 => \tpd3_reg[vTap1x]\(3),
      O => \mac2X[m3][3]_i_1__1_n_0\
    );
\mac2X[m3][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(3),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => \mac2X_reg[m_n_0_2][0]\,
      I3 => \tpd3_reg[vTap1x]\(2),
      I4 => \tpd3_reg[vTap1x]\(4),
      O => \mac2X[m3][4]_i_1__1_n_0\
    );
\mac2X[m3][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(4),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => \mac2X_reg[m_n_0_2][0]\,
      I3 => \tpd3_reg[vTap1x]\(1),
      I4 => \tpd3_reg[vTap1x]\(3),
      I5 => \tpd3_reg[vTap1x]\(5),
      O => \mac2X[m3][5]_i_1__1_n_0\
    );
\mac2X[m3][6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac2X[m3][11]_i_2__1_n_0\,
      I1 => \tpd3_reg[vTap1x]\(6),
      O => \mac2X[m3][6]_i_1__1_n_0\
    );
\mac2X[m3][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(6),
      I1 => \mac2X[m3][11]_i_2__1_n_0\,
      I2 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][7]_i_1__1_n_0\
    );
\mac2X_reg[m1][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap1x]\(0),
      Q => \mac2X_reg[m1]\(0)
    );
\mac2X_reg[m1][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m1][11]_i_1__1_n_0\,
      Q => \mac2X_reg[m1]\(11)
    );
\mac2X_reg[m1][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m1][1]_i_1__1_n_0\,
      Q => \mac2X_reg[m1]\(1)
    );
\mac2X_reg[m1][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m1][2]_i_1__1_n_0\,
      Q => \mac2X_reg[m1]\(2)
    );
\mac2X_reg[m1][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m1][3]_i_1__1_n_0\,
      Q => \mac2X_reg[m1]\(3)
    );
\mac2X_reg[m1][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m1][4]_i_1__1_n_0\,
      Q => \mac2X_reg[m1]\(4)
    );
\mac2X_reg[m1][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m1][5]_i_1__1_n_0\,
      Q => \mac2X_reg[m1]\(5)
    );
\mac2X_reg[m1][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m1][6]_i_1__1_n_0\,
      Q => \mac2X_reg[m1]\(6)
    );
\mac2X_reg[m1][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m1][7]_i_1__1_n_0\,
      Q => \mac2X_reg[m1]\(7)
    );
\mac2X_reg[m2]0__23_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2]0__23_carry_n_0\,
      CO(2) => \mac2X_reg[m2]0__23_carry_n_1\,
      CO(1) => \mac2X_reg[m2]0__23_carry_n_2\,
      CO(0) => \mac2X_reg[m2]0__23_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mac2X_reg[m2]0_carry__0_n_4\,
      DI(0) => '0',
      O(3 downto 0) => \mac2X_reg[m2]0\(10 downto 7),
      S(3) => \mac2X_reg[m2]0__23_carry_i_1__1_n_0\,
      S(2) => \mac2X_reg[m2]0__23_carry_i_2__1_n_0\,
      S(1) => \mac2X_reg[m2]0__23_carry_i_3__1_n_0\,
      S(0) => \mac2X_reg[m2]0__23_carry_i_4__1_n_0\
    );
\mac2X_reg[m2]0__23_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2]0__23_carry_n_0\,
      CO(3 downto 0) => \NLW_mac2X_reg[m2]0__23_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mac2X_reg[m2]0__23_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \mac2X_reg[m2]0\(11),
      S(3 downto 1) => B"000",
      S(0) => \mac2X_reg[m2]0__23_carry__0_i_1__1_n_0\
    );
\mac2X_reg[m2]0__23_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__1_n_6\,
      O => \mac2X_reg[m2]0__23_carry__0_i_1__1_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__1_n_6\,
      O => \mac2X_reg[m2]0__23_carry_i_1__1_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__1_n_7\,
      O => \mac2X_reg[m2]0__23_carry_i_2__1_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__0_n_4\,
      O => \mac2X_reg[m2]0__23_carry_i_3__1_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__0_n_5\,
      O => \mac2X_reg[m2]0__23_carry_i_4__1_n_0\
    );
\mac2X_reg[m2]0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2]0_carry_n_0\,
      CO(2) => \mac2X_reg[m2]0_carry_n_1\,
      CO(1) => \mac2X_reg[m2]0_carry_n_2\,
      CO(0) => \mac2X_reg[m2]0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \tpd2_reg[vTap1x]\(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => \mac2X_reg[m2]0\(4 downto 1),
      S(3) => \mac2X_reg[m2]0_carry_i_1__1_n_0\,
      S(2) => \mac2X_reg[m2]0_carry_i_2__1_n_0\,
      S(1) => \mac2X_reg[m2]0_carry_i_3__1_n_0\,
      S(0) => \mac2X_reg[m2]0_carry_i_4__1_n_0\
    );
\mac2X_reg[m2]0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2]0_carry_n_0\,
      CO(3) => \mac2X_reg[m2]0_carry__0_n_0\,
      CO(2) => \mac2X_reg[m2]0_carry__0_n_1\,
      CO(1) => \mac2X_reg[m2]0_carry__0_n_2\,
      CO(0) => \mac2X_reg[m2]0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tpd2_reg[vTap1x]\(6),
      DI(2 downto 0) => \tpd2_reg[vTap1x]\(7 downto 5),
      O(3) => \mac2X_reg[m2]0_carry__0_n_4\,
      O(2) => \mac2X_reg[m2]0_carry__0_n_5\,
      O(1 downto 0) => \mac2X_reg[m2]0\(6 downto 5),
      S(3) => \mac2X_reg[m2]0_carry__0_i_1__1_n_0\,
      S(2) => \mac2X_reg[m2]0_carry__0_i_2__1_n_0\,
      S(1) => \mac2X_reg[m2]0_carry__0_i_3__1_n_0\,
      S(0) => \mac2X_reg[m2]0_carry__0_i_4__1_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(6),
      O => \mac2X_reg[m2]0_carry__0_i_1__1_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      I1 => \tpd2_reg[vTap1x]\(5),
      O => \mac2X_reg[m2]0_carry__0_i_2__1_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(6),
      I1 => \tpd2_reg[vTap1x]\(4),
      O => \mac2X_reg[m2]0_carry__0_i_3__1_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(5),
      I1 => \tpd2_reg[vTap1x]\(3),
      O => \mac2X_reg[m2]0_carry__0_i_4__1_n_0\
    );
\mac2X_reg[m2]0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2]0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_mac2X_reg[m2]0_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2X_reg[m2]0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tpd2_reg[vTap1x]\(7),
      O(3 downto 2) => \NLW_mac2X_reg[m2]0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac2X_reg[m2]0_carry__1_n_6\,
      O(0) => \mac2X_reg[m2]0_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac2X_reg[m2]0_carry__1_i_1__1_n_0\
    );
\mac2X_reg[m2]0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X_reg[m2]0_carry__1_i_1__1_n_0\
    );
\mac2X_reg[m2]0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(4),
      I1 => \tpd2_reg[vTap1x]\(2),
      O => \mac2X_reg[m2]0_carry_i_1__1_n_0\
    );
\mac2X_reg[m2]0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(3),
      I1 => \tpd2_reg[vTap1x]\(1),
      O => \mac2X_reg[m2]0_carry_i_2__1_n_0\
    );
\mac2X_reg[m2]0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(2),
      I1 => \mac2X_reg[m1]\(0),
      O => \mac2X_reg[m2]0_carry_i_3__1_n_0\
    );
\mac2X_reg[m2]0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(1),
      O => \mac2X_reg[m2]0_carry_i_4__1_n_0\
    );
\mac2X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m1]\(0),
      Q => \mac2X_reg[m_n_0_2][0]\
    );
\mac2X_reg[m2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(10),
      Q => \mac2X_reg[m_n_0_2][10]\
    );
\mac2X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(11),
      Q => \mac2X_reg[m_n_0_2][11]\
    );
\mac2X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(1),
      Q => \mac2X_reg[m_n_0_2][1]\
    );
\mac2X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(2),
      Q => \mac2X_reg[m_n_0_2][2]\
    );
\mac2X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(3),
      Q => \mac2X_reg[m_n_0_2][3]\
    );
\mac2X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(4),
      Q => \mac2X_reg[m_n_0_2][4]\
    );
\mac2X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(5),
      Q => \mac2X_reg[m_n_0_2][5]\
    );
\mac2X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(6),
      Q => \mac2X_reg[m_n_0_2][6]\
    );
\mac2X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(7),
      Q => \mac2X_reg[m_n_0_2][7]\
    );
\mac2X_reg[m2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(8),
      Q => \mac2X_reg[m_n_0_2][8]\
    );
\mac2X_reg[m2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m2]0\(9),
      Q => \mac2X_reg[m_n_0_2][9]\
    );
\mac2X_reg[m3][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X_reg[m_n_0_2][0]\,
      Q => \mac2X_reg[m3]\(0)
    );
\mac2X_reg[m3][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m3][11]_i_1__1_n_0\,
      Q => \mac2X_reg[m3]\(11)
    );
\mac2X_reg[m3][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m3][1]_i_1__1_n_0\,
      Q => \mac2X_reg[m3]\(1)
    );
\mac2X_reg[m3][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m3][2]_i_1__1_n_0\,
      Q => \mac2X_reg[m3]\(2)
    );
\mac2X_reg[m3][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m3][3]_i_1__1_n_0\,
      Q => \mac2X_reg[m3]\(3)
    );
\mac2X_reg[m3][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m3][4]_i_1__1_n_0\,
      Q => \mac2X_reg[m3]\(4)
    );
\mac2X_reg[m3][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m3][5]_i_1__1_n_0\,
      Q => \mac2X_reg[m3]\(5)
    );
\mac2X_reg[m3][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m3][6]_i_1__1_n_0\,
      Q => \mac2X_reg[m3]\(6)
    );
\mac2X_reg[m3][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac2X[m3][7]_i_1__1_n_0\,
      Q => \mac2X_reg[m3]\(7)
    );
\mac2X_reg[mac]0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[mac]0__0_carry_n_0\,
      CO(2) => \mac2X_reg[mac]0__0_carry_n_1\,
      CO(1) => \mac2X_reg[mac]0__0_carry_n_2\,
      CO(0) => \mac2X_reg[mac]0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X_reg[mac]0__0_carry_i_1__1_n_0\,
      DI(2) => \mac2X_reg[mac]0__0_carry_i_2__1_n_0\,
      DI(1) => \mac2X_reg[mac]0__0_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \mac2X_reg[mac]0__0_carry_i_4__1_n_0\,
      S(2) => \mac2X_reg[mac]0__0_carry_i_5__1_n_0\,
      S(1) => \mac2X_reg[mac]0__0_carry_i_6__1_n_0\,
      S(0) => \mac2X_reg[mac]0__0_carry_i_7__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac]0__0_carry_n_0\,
      CO(3) => \mac2X_reg[mac]0__0_carry__0_n_0\,
      CO(2) => \mac2X_reg[mac]0__0_carry__0_n_1\,
      CO(1) => \mac2X_reg[mac]0__0_carry__0_n_2\,
      CO(0) => \mac2X_reg[mac]0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X_reg[mac]0__0_carry__0_i_1__1_n_0\,
      DI(2) => \mac2X_reg[mac]0__0_carry__0_i_2__1_n_0\,
      DI(1) => \mac2X_reg[mac]0__0_carry__0_i_3__1_n_0\,
      DI(0) => \mac2X_reg[mac]0__0_carry__0_i_4__1_n_0\,
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \mac2X_reg[mac]0__0_carry__0_i_5__1_n_0\,
      S(2) => \mac2X_reg[mac]0__0_carry__0_i_6__1_n_0\,
      S(1) => \mac2X_reg[mac]0__0_carry__0_i_7__1_n_0\,
      S(0) => \mac2X_reg[mac]0__0_carry__0_i_8__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][6]\,
      I1 => \mac2X_reg[m3]\(6),
      I2 => \mac2X_reg[m1]\(6),
      O => \mac2X_reg[mac]0__0_carry__0_i_1__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][5]\,
      I1 => \mac2X_reg[m3]\(5),
      I2 => \mac2X_reg[m1]\(5),
      O => \mac2X_reg[mac]0__0_carry__0_i_2__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][4]\,
      I1 => \mac2X_reg[m3]\(4),
      I2 => \mac2X_reg[m1]\(4),
      O => \mac2X_reg[mac]0__0_carry__0_i_3__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][3]\,
      I1 => \mac2X_reg[m3]\(3),
      I2 => \mac2X_reg[m1]\(3),
      O => \mac2X_reg[mac]0__0_carry__0_i_4__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][7]\,
      I1 => \mac2X_reg[m3]\(7),
      I2 => \mac2X_reg[m1]\(7),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_1__1_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_5__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][6]\,
      I1 => \mac2X_reg[m3]\(6),
      I2 => \mac2X_reg[m1]\(6),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_2__1_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_6__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][5]\,
      I1 => \mac2X_reg[m3]\(5),
      I2 => \mac2X_reg[m1]\(5),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_3__1_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_7__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][4]\,
      I1 => \mac2X_reg[m3]\(4),
      I2 => \mac2X_reg[m1]\(4),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_4__1_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_8__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac]0__0_carry__0_n_0\,
      CO(3) => \NLW_mac2X_reg[mac]0__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \mac2X_reg[mac]0__0_carry__1_n_1\,
      CO(1) => \mac2X_reg[mac]0__0_carry__1_n_2\,
      CO(0) => \mac2X_reg[mac]0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2X_reg[mac]0__0_carry__1_i_1__1_n_0\,
      DI(1) => \mac2X_reg[mac]0__0_carry__1_i_2__1_n_0\,
      DI(0) => \mac2X_reg[mac]0__0_carry__1_i_3__1_n_0\,
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \mac2X_reg[mac]0__0_carry__1_i_4__1_n_0\,
      S(2) => \mac2X_reg[mac]0__0_carry__1_i_5__1_n_0\,
      S(1) => \mac2X_reg[mac]0__0_carry__1_i_6__1_n_0\,
      S(0) => \mac2X_reg[mac]0__0_carry__1_i_7__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][9]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_1__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][8]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_2__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][7]\,
      I1 => \mac2X_reg[m3]\(7),
      I2 => \mac2X_reg[m1]\(7),
      O => \mac2X_reg[mac]0__0_carry__1_i_3__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DB4"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][10]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m_n_0_2][11]\,
      I3 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_4__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]0__0_carry__1_i_1__1_n_0\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m_n_0_2][10]\,
      I3 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_5__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][9]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      I3 => \mac2X_reg[mac]0__0_carry__1_i_2__1_n_0\,
      O => \mac2X_reg[mac]0__0_carry__1_i_6__1_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][8]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      I3 => \mac2X_reg[mac]0__0_carry__1_i_3__1_n_0\,
      O => \mac2X_reg[mac]0__0_carry__1_i_7__1_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][2]\,
      I1 => \mac2X_reg[m3]\(2),
      I2 => \mac2X_reg[m1]\(2),
      O => \mac2X_reg[mac]0__0_carry_i_1__1_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][1]\,
      I1 => \mac2X_reg[m3]\(1),
      I2 => \mac2X_reg[m1]\(1),
      O => \mac2X_reg[mac]0__0_carry_i_2__1_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \mac2X_reg[m3]\(0),
      I2 => \mac2X_reg[m1]\(0),
      O => \mac2X_reg[mac]0__0_carry_i_3__1_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][3]\,
      I1 => \mac2X_reg[m3]\(3),
      I2 => \mac2X_reg[m1]\(3),
      I3 => \mac2X_reg[mac]0__0_carry_i_1__1_n_0\,
      O => \mac2X_reg[mac]0__0_carry_i_4__1_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][2]\,
      I1 => \mac2X_reg[m3]\(2),
      I2 => \mac2X_reg[m1]\(2),
      I3 => \mac2X_reg[mac]0__0_carry_i_2__1_n_0\,
      O => \mac2X_reg[mac]0__0_carry_i_5__1_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][1]\,
      I1 => \mac2X_reg[m3]\(1),
      I2 => \mac2X_reg[m1]\(1),
      I3 => \mac2X_reg[mac]0__0_carry_i_3__1_n_0\,
      O => \mac2X_reg[mac]0__0_carry_i_6__1_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \mac2X_reg[m3]\(0),
      I2 => \mac2X_reg[m1]\(0),
      O => \mac2X_reg[mac]0__0_carry_i_7__1_n_0\
    );
\mac2X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(0),
      Q => \mac2X_reg[mac]\(0)
    );
\mac2X_reg[mac][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(10),
      Q => \mac2X_reg[mac]\(10)
    );
\mac2X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(11),
      Q => \mac2X_reg[mac]\(11)
    );
\mac2X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(1),
      Q => \mac2X_reg[mac]\(1)
    );
\mac2X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(2),
      Q => \mac2X_reg[mac]\(2)
    );
\mac2X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(3),
      Q => \mac2X_reg[mac]\(3)
    );
\mac2X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(4),
      Q => \mac2X_reg[mac]\(4)
    );
\mac2X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(5),
      Q => \mac2X_reg[mac]\(5)
    );
\mac2X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(6),
      Q => \mac2X_reg[mac]\(6)
    );
\mac2X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(7),
      Q => \mac2X_reg[mac]\(7)
    );
\mac2X_reg[mac][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(8),
      Q => \mac2X_reg[mac]\(8)
    );
\mac2X_reg[mac][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => p_0_in(9),
      Q => \mac2X_reg[mac]\(9)
    );
\mac3X[m2][11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(7),
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \mac3X[m2][11]_i_2__1_n_0\,
      O => \mac3X[m2][11]_i_1__1_n_0\
    );
\mac3X[m2][11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(4),
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \tpd2_reg[vTap2x]\(0),
      I3 => \tpd2_reg[vTap2x]\(1),
      I4 => \tpd2_reg[vTap2x]\(3),
      I5 => \tpd2_reg[vTap2x]\(5),
      O => \mac3X[m2][11]_i_2__1_n_0\
    );
\mac3X[m2][1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(0),
      I1 => \tpd2_reg[vTap2x]\(1),
      O => \mac3X[m2][1]_i_1__1_n_0\
    );
\mac3X[m2][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(1),
      I1 => \tpd2_reg[vTap2x]\(0),
      I2 => \tpd2_reg[vTap2x]\(2),
      O => \mac3X[m2][2]_i_1__1_n_0\
    );
\mac3X[m2][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(2),
      I1 => \tpd2_reg[vTap2x]\(0),
      I2 => \tpd2_reg[vTap2x]\(1),
      I3 => \tpd2_reg[vTap2x]\(3),
      O => \mac3X[m2][3]_i_1__1_n_0\
    );
\mac3X[m2][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(3),
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \tpd2_reg[vTap2x]\(0),
      I3 => \tpd2_reg[vTap2x]\(2),
      I4 => \tpd2_reg[vTap2x]\(4),
      O => \mac3X[m2][4]_i_1__1_n_0\
    );
\mac3X[m2][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(4),
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \tpd2_reg[vTap2x]\(0),
      I3 => \tpd2_reg[vTap2x]\(1),
      I4 => \tpd2_reg[vTap2x]\(3),
      I5 => \tpd2_reg[vTap2x]\(5),
      O => \mac3X[m2][5]_i_1__1_n_0\
    );
\mac3X[m2][6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac3X[m2][11]_i_2__1_n_0\,
      I1 => \tpd2_reg[vTap2x]\(6),
      O => \mac3X[m2][6]_i_1__1_n_0\
    );
\mac3X[m2][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(6),
      I1 => \mac3X[m2][11]_i_2__1_n_0\,
      I2 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][7]_i_1__1_n_0\
    );
\mac3X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd2_reg[vTap2x]\(0),
      Q => \mac3X_reg[m_n_0_2][0]\
    );
\mac3X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X[m2][11]_i_1__1_n_0\,
      Q => \mac3X_reg[m_n_0_2][11]\
    );
\mac3X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X[m2][1]_i_1__1_n_0\,
      Q => \mac3X_reg[m_n_0_2][1]\
    );
\mac3X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X[m2][2]_i_1__1_n_0\,
      Q => \mac3X_reg[m_n_0_2][2]\
    );
\mac3X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X[m2][3]_i_1__1_n_0\,
      Q => \mac3X_reg[m_n_0_2][3]\
    );
\mac3X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X[m2][4]_i_1__1_n_0\,
      Q => \mac3X_reg[m_n_0_2][4]\
    );
\mac3X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X[m2][5]_i_1__1_n_0\,
      Q => \mac3X_reg[m_n_0_2][5]\
    );
\mac3X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X[m2][6]_i_1__1_n_0\,
      Q => \mac3X_reg[m_n_0_2][6]\
    );
\mac3X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X[m2][7]_i_1__1_n_0\,
      Q => \mac3X_reg[m_n_0_2][7]\
    );
\mac3X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X_reg[m_n_0_2][0]\,
      Q => \mac3X_reg[mac]\(0)
    );
\mac3X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X_reg[m_n_0_2][11]\,
      Q => \mac3X_reg[mac]\(11)
    );
\mac3X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X_reg[m_n_0_2][1]\,
      Q => \mac3X_reg[mac]\(1)
    );
\mac3X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X_reg[m_n_0_2][2]\,
      Q => \mac3X_reg[mac]\(2)
    );
\mac3X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X_reg[m_n_0_2][3]\,
      Q => \mac3X_reg[mac]\(3)
    );
\mac3X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X_reg[m_n_0_2][4]\,
      Q => \mac3X_reg[mac]\(4)
    );
\mac3X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X_reg[m_n_0_2][5]\,
      Q => \mac3X_reg[mac]\(5)
    );
\mac3X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X_reg[m_n_0_2][6]\,
      Q => \mac3X_reg[mac]\(6)
    );
\mac3X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \mac3X_reg[m_n_0_2][7]\,
      Q => \mac3X_reg[mac]\(7)
    );
\o1Data[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(9),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_2_n_0\
    );
\o1Data[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(8),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_3_n_0\
    );
\o1Data[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(7),
      I1 => \mac3X_reg[mac]\(7),
      I2 => \mac1X_reg[mac]\(7),
      O => \o1Data[11]_i_4_n_0\
    );
\o1Data[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DB4"
    )
        port map (
      I0 => \mac2X_reg[mac]\(10),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac2X_reg[mac]\(11),
      I3 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_5_n_0\
    );
\o1Data[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \o1Data[11]_i_2_n_0\,
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac2X_reg[mac]\(10),
      I3 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_6_n_0\
    );
\o1Data[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(9),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      I3 => \o1Data[11]_i_3_n_0\,
      O => \o1Data[11]_i_7_n_0\
    );
\o1Data[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(8),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      I3 => \o1Data[11]_i_4_n_0\,
      O => \o1Data[11]_i_8_n_0\
    );
\o1Data[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(2),
      I1 => \mac3X_reg[mac]\(2),
      I2 => \mac1X_reg[mac]\(2),
      O => \o1Data[3]_i_2_n_0\
    );
\o1Data[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(1),
      I1 => \mac3X_reg[mac]\(1),
      I2 => \mac1X_reg[mac]\(1),
      O => \o1Data[3]_i_3_n_0\
    );
\o1Data[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(0),
      I1 => \mac3X_reg[mac]\(0),
      I2 => \mac1X_reg[mac]\(0),
      O => \o1Data[3]_i_4_n_0\
    );
\o1Data[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(3),
      I1 => \mac3X_reg[mac]\(3),
      I2 => \mac1X_reg[mac]\(3),
      I3 => \o1Data[3]_i_2_n_0\,
      O => \o1Data[3]_i_5_n_0\
    );
\o1Data[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(2),
      I1 => \mac3X_reg[mac]\(2),
      I2 => \mac1X_reg[mac]\(2),
      I3 => \o1Data[3]_i_3_n_0\,
      O => \o1Data[3]_i_6_n_0\
    );
\o1Data[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(1),
      I1 => \mac3X_reg[mac]\(1),
      I2 => \mac1X_reg[mac]\(1),
      I3 => \o1Data[3]_i_4_n_0\,
      O => \o1Data[3]_i_7_n_0\
    );
\o1Data[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2X_reg[mac]\(0),
      I1 => \mac3X_reg[mac]\(0),
      I2 => \mac1X_reg[mac]\(0),
      O => \o1Data[3]_i_8_n_0\
    );
\o1Data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(6),
      I1 => \mac3X_reg[mac]\(6),
      I2 => \mac1X_reg[mac]\(6),
      O => \o1Data[7]_i_2_n_0\
    );
\o1Data[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(5),
      I1 => \mac3X_reg[mac]\(5),
      I2 => \mac1X_reg[mac]\(5),
      O => \o1Data[7]_i_3_n_0\
    );
\o1Data[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(4),
      I1 => \mac3X_reg[mac]\(4),
      I2 => \mac1X_reg[mac]\(4),
      O => \o1Data[7]_i_4_n_0\
    );
\o1Data[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(3),
      I1 => \mac3X_reg[mac]\(3),
      I2 => \mac1X_reg[mac]\(3),
      O => \o1Data[7]_i_5_n_0\
    );
\o1Data[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(7),
      I1 => \mac3X_reg[mac]\(7),
      I2 => \mac1X_reg[mac]\(7),
      I3 => \o1Data[7]_i_2_n_0\,
      O => \o1Data[7]_i_6_n_0\
    );
\o1Data[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(6),
      I1 => \mac3X_reg[mac]\(6),
      I2 => \mac1X_reg[mac]\(6),
      I3 => \o1Data[7]_i_3_n_0\,
      O => \o1Data[7]_i_7_n_0\
    );
\o1Data[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(5),
      I1 => \mac3X_reg[mac]\(5),
      I2 => \mac1X_reg[mac]\(5),
      I3 => \o1Data[7]_i_4_n_0\,
      O => \o1Data[7]_i_8_n_0\
    );
\o1Data[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(4),
      I1 => \mac3X_reg[mac]\(4),
      I2 => \mac1X_reg[mac]\(4),
      I3 => \o1Data[7]_i_5_n_0\,
      O => \o1Data[7]_i_9_n_0\
    );
\o1Data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[3]_i_1_n_7\,
      Q => o1Data(0)
    );
\o1Data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[11]_i_1_n_4\,
      Q => o1Data(11)
    );
\o1Data_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o1Data_reg[7]_i_1_n_0\,
      CO(3) => \NLW_o1Data_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \o1Data_reg[11]_i_1_n_1\,
      CO(1) => \o1Data_reg[11]_i_1_n_2\,
      CO(0) => \o1Data_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \o1Data[11]_i_2_n_0\,
      DI(1) => \o1Data[11]_i_3_n_0\,
      DI(0) => \o1Data[11]_i_4_n_0\,
      O(3) => \o1Data_reg[11]_i_1_n_4\,
      O(2 downto 1) => \NLW_o1Data_reg[11]_i_1_O_UNCONNECTED\(2 downto 1),
      O(0) => \o1Data_reg[11]_i_1_n_7\,
      S(3) => \o1Data[11]_i_5_n_0\,
      S(2) => \o1Data[11]_i_6_n_0\,
      S(1) => \o1Data[11]_i_7_n_0\,
      S(0) => \o1Data[11]_i_8_n_0\
    );
\o1Data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[3]_i_1_n_6\,
      Q => o1Data(1)
    );
\o1Data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[3]_i_1_n_5\,
      Q => o1Data(2)
    );
\o1Data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[3]_i_1_n_4\,
      Q => o1Data(3)
    );
\o1Data_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o1Data_reg[3]_i_1_n_0\,
      CO(2) => \o1Data_reg[3]_i_1_n_1\,
      CO(1) => \o1Data_reg[3]_i_1_n_2\,
      CO(0) => \o1Data_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \o1Data[3]_i_2_n_0\,
      DI(2) => \o1Data[3]_i_3_n_0\,
      DI(1) => \o1Data[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \o1Data_reg[3]_i_1_n_4\,
      O(2) => \o1Data_reg[3]_i_1_n_5\,
      O(1) => \o1Data_reg[3]_i_1_n_6\,
      O(0) => \o1Data_reg[3]_i_1_n_7\,
      S(3) => \o1Data[3]_i_5_n_0\,
      S(2) => \o1Data[3]_i_6_n_0\,
      S(1) => \o1Data[3]_i_7_n_0\,
      S(0) => \o1Data[3]_i_8_n_0\
    );
\o1Data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[7]_i_1_n_7\,
      Q => o1Data(4)
    );
\o1Data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[7]_i_1_n_6\,
      Q => o1Data(5)
    );
\o1Data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[7]_i_1_n_5\,
      Q => o1Data(6)
    );
\o1Data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[7]_i_1_n_4\,
      Q => o1Data(7)
    );
\o1Data_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o1Data_reg[3]_i_1_n_0\,
      CO(3) => \o1Data_reg[7]_i_1_n_0\,
      CO(2) => \o1Data_reg[7]_i_1_n_1\,
      CO(1) => \o1Data_reg[7]_i_1_n_2\,
      CO(0) => \o1Data_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \o1Data[7]_i_2_n_0\,
      DI(2) => \o1Data[7]_i_3_n_0\,
      DI(1) => \o1Data[7]_i_4_n_0\,
      DI(0) => \o1Data[7]_i_5_n_0\,
      O(3) => \o1Data_reg[7]_i_1_n_4\,
      O(2) => \o1Data_reg[7]_i_1_n_5\,
      O(1) => \o1Data_reg[7]_i_1_n_6\,
      O(0) => \o1Data_reg[7]_i_1_n_7\,
      S(3) => \o1Data[7]_i_6_n_0\,
      S(2) => \o1Data[7]_i_7_n_0\,
      S(1) => \o1Data[7]_i_8_n_0\,
      S(0) => \o1Data[7]_i_9_n_0\
    );
\o1Data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \o1Data_reg[11]_i_1_n_7\,
      Q => o1Data(8)
    );
\tpd1_reg[vTap0x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap0x(0),
      Q => \tpd1_reg[vTap0x]\(0)
    );
\tpd1_reg[vTap0x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap0x(1),
      Q => \tpd1_reg[vTap0x]\(1)
    );
\tpd1_reg[vTap0x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap0x(2),
      Q => \tpd1_reg[vTap0x]\(2)
    );
\tpd1_reg[vTap0x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap0x(3),
      Q => \tpd1_reg[vTap0x]\(3)
    );
\tpd1_reg[vTap0x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap0x(4),
      Q => \tpd1_reg[vTap0x]\(4)
    );
\tpd1_reg[vTap0x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap0x(5),
      Q => \tpd1_reg[vTap0x]\(5)
    );
\tpd1_reg[vTap0x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap0x(6),
      Q => \tpd1_reg[vTap0x]\(6)
    );
\tpd1_reg[vTap0x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap0x(7),
      Q => \tpd1_reg[vTap0x]\(7)
    );
\tpd1_reg[vTap1x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap1x(0),
      Q => \tpd1_reg[vTap1x]\(0)
    );
\tpd1_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap1x(1),
      Q => \tpd1_reg[vTap1x]\(1)
    );
\tpd1_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap1x(2),
      Q => \tpd1_reg[vTap1x]\(2)
    );
\tpd1_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap1x(3),
      Q => \tpd1_reg[vTap1x]\(3)
    );
\tpd1_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap1x(4),
      Q => \tpd1_reg[vTap1x]\(4)
    );
\tpd1_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap1x(5),
      Q => \tpd1_reg[vTap1x]\(5)
    );
\tpd1_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap1x(6),
      Q => \tpd1_reg[vTap1x]\(6)
    );
\tpd1_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap1x(7),
      Q => \tpd1_reg[vTap1x]\(7)
    );
\tpd1_reg[vTap2x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap2x(0),
      Q => \tpd1_reg[vTap2x]\(0)
    );
\tpd1_reg[vTap2x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap2x(1),
      Q => \tpd1_reg[vTap2x]\(1)
    );
\tpd1_reg[vTap2x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap2x(2),
      Q => \tpd1_reg[vTap2x]\(2)
    );
\tpd1_reg[vTap2x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap2x(3),
      Q => \tpd1_reg[vTap2x]\(3)
    );
\tpd1_reg[vTap2x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap2x(4),
      Q => \tpd1_reg[vTap2x]\(4)
    );
\tpd1_reg[vTap2x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap2x(5),
      Q => \tpd1_reg[vTap2x]\(5)
    );
\tpd1_reg[vTap2x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap2x(6),
      Q => \tpd1_reg[vTap2x]\(6)
    );
\tpd1_reg[vTap2x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => vTap2x(7),
      Q => \tpd1_reg[vTap2x]\(7)
    );
\tpd2_reg[vTap0x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap0x]\(0),
      Q => \tpd2_reg[vTap0x]\(0)
    );
\tpd2_reg[vTap0x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap0x]\(1),
      Q => \tpd2_reg[vTap0x]\(1)
    );
\tpd2_reg[vTap0x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap0x]\(2),
      Q => \tpd2_reg[vTap0x]\(2)
    );
\tpd2_reg[vTap0x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap0x]\(3),
      Q => \tpd2_reg[vTap0x]\(3)
    );
\tpd2_reg[vTap0x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap0x]\(4),
      Q => \tpd2_reg[vTap0x]\(4)
    );
\tpd2_reg[vTap0x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap0x]\(5),
      Q => \tpd2_reg[vTap0x]\(5)
    );
\tpd2_reg[vTap0x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap0x]\(6),
      Q => \tpd2_reg[vTap0x]\(6)
    );
\tpd2_reg[vTap0x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap0x]\(7),
      Q => \tpd2_reg[vTap0x]\(7)
    );
\tpd2_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap1x]\(1),
      Q => \tpd2_reg[vTap1x]\(1)
    );
\tpd2_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap1x]\(2),
      Q => \tpd2_reg[vTap1x]\(2)
    );
\tpd2_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap1x]\(3),
      Q => \tpd2_reg[vTap1x]\(3)
    );
\tpd2_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap1x]\(4),
      Q => \tpd2_reg[vTap1x]\(4)
    );
\tpd2_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap1x]\(5),
      Q => \tpd2_reg[vTap1x]\(5)
    );
\tpd2_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap1x]\(6),
      Q => \tpd2_reg[vTap1x]\(6)
    );
\tpd2_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap1x]\(7),
      Q => \tpd2_reg[vTap1x]\(7)
    );
\tpd2_reg[vTap2x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap2x]\(0),
      Q => \tpd2_reg[vTap2x]\(0)
    );
\tpd2_reg[vTap2x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap2x]\(1),
      Q => \tpd2_reg[vTap2x]\(1)
    );
\tpd2_reg[vTap2x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap2x]\(2),
      Q => \tpd2_reg[vTap2x]\(2)
    );
\tpd2_reg[vTap2x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap2x]\(3),
      Q => \tpd2_reg[vTap2x]\(3)
    );
\tpd2_reg[vTap2x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap2x]\(4),
      Q => \tpd2_reg[vTap2x]\(4)
    );
\tpd2_reg[vTap2x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap2x]\(5),
      Q => \tpd2_reg[vTap2x]\(5)
    );
\tpd2_reg[vTap2x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap2x]\(6),
      Q => \tpd2_reg[vTap2x]\(6)
    );
\tpd2_reg[vTap2x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd1_reg[vTap2x]\(7),
      Q => \tpd2_reg[vTap2x]\(7)
    );
\tpd3_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd2_reg[vTap1x]\(1),
      Q => \tpd3_reg[vTap1x]\(1)
    );
\tpd3_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd2_reg[vTap1x]\(2),
      Q => \tpd3_reg[vTap1x]\(2)
    );
\tpd3_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd2_reg[vTap1x]\(3),
      Q => \tpd3_reg[vTap1x]\(3)
    );
\tpd3_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd2_reg[vTap1x]\(4),
      Q => \tpd3_reg[vTap1x]\(4)
    );
\tpd3_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd2_reg[vTap1x]\(5),
      Q => \tpd3_reg[vTap1x]\(5)
    );
\tpd3_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd2_reg[vTap1x]\(6),
      Q => \tpd3_reg[vTap1x]\(6)
    );
\tpd3_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]_0\,
      D => \tpd2_reg[vTap1x]\(7),
      Q => \tpd3_reg[vTap1x]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_3 is
  port (
    \dsG_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_G_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Green_reg[0]\ : in STD_LOGIC;
    \configReg6_reg[1]\ : in STD_LOGIC;
    \configReg6_reg[1]_0\ : in STD_LOGIC;
    \Green_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Green_reg[1]\ : in STD_LOGIC;
    \Green_reg[2]\ : in STD_LOGIC;
    \Green_reg[3]\ : in STD_LOGIC;
    \Green_reg[4]\ : in STD_LOGIC;
    \Green_reg[5]\ : in STD_LOGIC;
    \Green_reg[6]\ : in STD_LOGIC;
    \Green_reg[7]_0\ : in STD_LOGIC;
    vTap1x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    vTap2x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vTap0x : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_3 : entity is "imageRGBmac";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_3 is
  signal d_Go : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mac1X[m2][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac1X[m2][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \mac1X[m2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac1X[m2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac1X[m2][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac1X[m2][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac1X[m2][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac1X_reg[mac]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X[m1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m1][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \mac2X[m1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m3][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m3][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \mac2X[m3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m3][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m3][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m3][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X[m3][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X_reg[m2]0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \mac2X_reg[m2]0__23_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][10]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][8]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][9]\ : STD_LOGIC;
  signal \mac2X_reg[mac]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X_reg[mac]0__0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_3\ : STD_LOGIC;
  signal \mac3X[m2][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac3X[m2][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \mac3X[m2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac3X[m2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac3X[m2][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac3X[m2][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac3X[m2][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac3X_reg[mac]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal o1Data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \o1Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_5_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_8_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_8_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_8_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_9_n_0\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \tpd1_reg[vTap0x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd1_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd1_reg[vTap2x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd2_reg[vTap0x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd2_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tpd2_reg[vTap2x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd3_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_mac2X_reg[m2]0__23_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mac2X_reg[m2]0__23_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m2]0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m2]0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2X_reg[mac]0__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o1Data_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o1Data_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dsG[0]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dsG[1]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dsG[2]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dsG[3]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dsG[4]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dsG[5]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dsG[6]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dsG[7]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mac1X[m2][11]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mac1X[m2][1]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mac1X[m2][2]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mac1X[m2][3]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mac1X[m2][4]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mac1X[m2][7]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mac2X[m1][11]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mac2X[m1][1]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mac2X[m1][2]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mac2X[m1][3]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mac2X[m1][4]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mac2X[m1][7]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mac2X[m3][11]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mac2X[m3][1]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mac2X[m3][2]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mac2X[m3][3]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mac2X[m3][4]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mac2X[m3][7]_i_1__0\ : label is "soft_lutpair111";
  attribute HLUTNM : string;
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_1__0\ : label is "lutpair65";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_2__0\ : label is "lutpair64";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_3__0\ : label is "lutpair63";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_4__0\ : label is "lutpair62";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_5__0\ : label is "lutpair66";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_6__0\ : label is "lutpair65";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_7__0\ : label is "lutpair64";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_8__0\ : label is "lutpair63";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_1__0\ : label is "lutpair68";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_2__0\ : label is "lutpair67";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_3__0\ : label is "lutpair66";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_6__0\ : label is "lutpair68";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_7__0\ : label is "lutpair67";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_1__0\ : label is "lutpair61";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_2__0\ : label is "lutpair60";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_3__0\ : label is "lutpair59";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_4__0\ : label is "lutpair62";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_5__0\ : label is "lutpair61";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_6__0\ : label is "lutpair60";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_7__0\ : label is "lutpair59";
  attribute SOFT_HLUTNM of \mac3X[m2][11]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mac3X[m2][1]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mac3X[m2][2]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mac3X[m2][3]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mac3X[m2][4]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mac3X[m2][7]_i_1__0\ : label is "soft_lutpair116";
  attribute HLUTNM of \o1Data[11]_i_2\ : label is "lutpair58";
  attribute HLUTNM of \o1Data[11]_i_3\ : label is "lutpair57";
  attribute HLUTNM of \o1Data[11]_i_4\ : label is "lutpair56";
  attribute HLUTNM of \o1Data[11]_i_7\ : label is "lutpair58";
  attribute HLUTNM of \o1Data[11]_i_8\ : label is "lutpair57";
  attribute HLUTNM of \o1Data[3]_i_2\ : label is "lutpair51";
  attribute HLUTNM of \o1Data[3]_i_3\ : label is "lutpair50";
  attribute HLUTNM of \o1Data[3]_i_4\ : label is "lutpair49";
  attribute HLUTNM of \o1Data[3]_i_5\ : label is "lutpair52";
  attribute HLUTNM of \o1Data[3]_i_6\ : label is "lutpair51";
  attribute HLUTNM of \o1Data[3]_i_7\ : label is "lutpair50";
  attribute HLUTNM of \o1Data[3]_i_8\ : label is "lutpair49";
  attribute HLUTNM of \o1Data[7]_i_2\ : label is "lutpair55";
  attribute HLUTNM of \o1Data[7]_i_3\ : label is "lutpair54";
  attribute HLUTNM of \o1Data[7]_i_4\ : label is "lutpair53";
  attribute HLUTNM of \o1Data[7]_i_5\ : label is "lutpair52";
  attribute HLUTNM of \o1Data[7]_i_6\ : label is "lutpair56";
  attribute HLUTNM of \o1Data[7]_i_7\ : label is "lutpair55";
  attribute HLUTNM of \o1Data[7]_i_8\ : label is "lutpair54";
  attribute HLUTNM of \o1Data[7]_i_9\ : label is "lutpair53";
begin
\dsG[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Go(0),
      I1 => \d_G_reg[7]\(0),
      I2 => \Green_reg[0]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Green_reg[7]\(0),
      O => \dsG_reg[7]\(0)
    );
\dsG[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(0),
      O => d_Go(0)
    );
\dsG[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Go(1),
      I1 => \d_G_reg[7]\(1),
      I2 => \Green_reg[1]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Green_reg[7]\(1),
      O => \dsG_reg[7]\(1)
    );
\dsG[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(1),
      O => d_Go(1)
    );
\dsG[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Go(2),
      I1 => \d_G_reg[7]\(2),
      I2 => \Green_reg[2]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Green_reg[7]\(2),
      O => \dsG_reg[7]\(2)
    );
\dsG[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(2),
      O => d_Go(2)
    );
\dsG[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Go(3),
      I1 => \d_G_reg[7]\(3),
      I2 => \Green_reg[3]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Green_reg[7]\(3),
      O => \dsG_reg[7]\(3)
    );
\dsG[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(3),
      O => d_Go(3)
    );
\dsG[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Go(4),
      I1 => \d_G_reg[7]\(4),
      I2 => \Green_reg[4]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Green_reg[7]\(4),
      O => \dsG_reg[7]\(4)
    );
\dsG[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(4),
      O => d_Go(4)
    );
\dsG[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Go(5),
      I1 => \d_G_reg[7]\(5),
      I2 => \Green_reg[5]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Green_reg[7]\(5),
      O => \dsG_reg[7]\(5)
    );
\dsG[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(5),
      O => d_Go(5)
    );
\dsG[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Go(6),
      I1 => \d_G_reg[7]\(6),
      I2 => \Green_reg[6]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Green_reg[7]\(6),
      O => \dsG_reg[7]\(6)
    );
\dsG[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(6),
      O => d_Go(6)
    );
\dsG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Go(7),
      I1 => \d_G_reg[7]\(7),
      I2 => \Green_reg[7]_0\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => \Green_reg[7]\(7),
      O => \dsG_reg[7]\(7)
    );
\dsG[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(7),
      O => d_Go(7)
    );
\mac1X[m2][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(7),
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \mac1X[m2][11]_i_2__0_n_0\,
      O => \mac1X[m2][11]_i_1__0_n_0\
    );
\mac1X[m2][11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(4),
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \tpd2_reg[vTap0x]\(0),
      I3 => \tpd2_reg[vTap0x]\(1),
      I4 => \tpd2_reg[vTap0x]\(3),
      I5 => \tpd2_reg[vTap0x]\(5),
      O => \mac1X[m2][11]_i_2__0_n_0\
    );
\mac1X[m2][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(0),
      I1 => \tpd2_reg[vTap0x]\(1),
      O => \mac1X[m2][1]_i_1__0_n_0\
    );
\mac1X[m2][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(1),
      I1 => \tpd2_reg[vTap0x]\(0),
      I2 => \tpd2_reg[vTap0x]\(2),
      O => \mac1X[m2][2]_i_1__0_n_0\
    );
\mac1X[m2][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(2),
      I1 => \tpd2_reg[vTap0x]\(0),
      I2 => \tpd2_reg[vTap0x]\(1),
      I3 => \tpd2_reg[vTap0x]\(3),
      O => \mac1X[m2][3]_i_1__0_n_0\
    );
\mac1X[m2][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(3),
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \tpd2_reg[vTap0x]\(0),
      I3 => \tpd2_reg[vTap0x]\(2),
      I4 => \tpd2_reg[vTap0x]\(4),
      O => \mac1X[m2][4]_i_1__0_n_0\
    );
\mac1X[m2][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(4),
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \tpd2_reg[vTap0x]\(0),
      I3 => \tpd2_reg[vTap0x]\(1),
      I4 => \tpd2_reg[vTap0x]\(3),
      I5 => \tpd2_reg[vTap0x]\(5),
      O => \mac1X[m2][5]_i_1__0_n_0\
    );
\mac1X[m2][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac1X[m2][11]_i_2__0_n_0\,
      I1 => \tpd2_reg[vTap0x]\(6),
      O => \mac1X[m2][6]_i_1__0_n_0\
    );
\mac1X[m2][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(6),
      I1 => \mac1X[m2][11]_i_2__0_n_0\,
      I2 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][7]_i_1__0_n_0\
    );
\mac1X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap0x]\(0),
      Q => \mac1X_reg[m_n_0_2][0]\
    );
\mac1X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][11]_i_1__0_n_0\,
      Q => \mac1X_reg[m_n_0_2][11]\
    );
\mac1X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][1]_i_1__0_n_0\,
      Q => \mac1X_reg[m_n_0_2][1]\
    );
\mac1X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][2]_i_1__0_n_0\,
      Q => \mac1X_reg[m_n_0_2][2]\
    );
\mac1X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][3]_i_1__0_n_0\,
      Q => \mac1X_reg[m_n_0_2][3]\
    );
\mac1X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][4]_i_1__0_n_0\,
      Q => \mac1X_reg[m_n_0_2][4]\
    );
\mac1X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][5]_i_1__0_n_0\,
      Q => \mac1X_reg[m_n_0_2][5]\
    );
\mac1X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][6]_i_1__0_n_0\,
      Q => \mac1X_reg[m_n_0_2][6]\
    );
\mac1X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][7]_i_1__0_n_0\,
      Q => \mac1X_reg[m_n_0_2][7]\
    );
\mac1X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][0]\,
      Q => \mac1X_reg[mac]\(0)
    );
\mac1X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][11]\,
      Q => \mac1X_reg[mac]\(11)
    );
\mac1X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][1]\,
      Q => \mac1X_reg[mac]\(1)
    );
\mac1X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][2]\,
      Q => \mac1X_reg[mac]\(2)
    );
\mac1X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][3]\,
      Q => \mac1X_reg[mac]\(3)
    );
\mac1X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][4]\,
      Q => \mac1X_reg[mac]\(4)
    );
\mac1X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][5]\,
      Q => \mac1X_reg[mac]\(5)
    );
\mac1X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][6]\,
      Q => \mac1X_reg[mac]\(6)
    );
\mac1X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][7]\,
      Q => \mac1X_reg[mac]\(7)
    );
\mac2X[m1][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \mac2X[m1][11]_i_2__0_n_0\,
      O => \mac2X[m1][11]_i_1__0_n_0\
    );
\mac2X[m1][11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \tpd1_reg[vTap1x]\(0),
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2X[m1][11]_i_2__0_n_0\
    );
\mac2X[m1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2X[m1][1]_i_1__0_n_0\
    );
\mac2X[m1][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(1),
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \tpd1_reg[vTap1x]\(2),
      O => \mac2X[m1][2]_i_1__0_n_0\
    );
\mac2X[m1][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \tpd1_reg[vTap1x]\(3),
      O => \mac2X[m1][3]_i_1__0_n_0\
    );
\mac2X[m1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \tpd1_reg[vTap1x]\(0),
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \tpd1_reg[vTap1x]\(4),
      O => \mac2X[m1][4]_i_1__0_n_0\
    );
\mac2X[m1][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \tpd1_reg[vTap1x]\(0),
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2X[m1][5]_i_1__0_n_0\
    );
\mac2X[m1][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac2X[m1][11]_i_2__0_n_0\,
      I1 => \tpd1_reg[vTap1x]\(6),
      O => \mac2X[m1][6]_i_1__0_n_0\
    );
\mac2X[m1][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(6),
      I1 => \mac2X[m1][11]_i_2__0_n_0\,
      I2 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][7]_i_1__0_n_0\
    );
\mac2X[m3][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(7),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => \mac2X[m3][11]_i_2__0_n_0\,
      O => \mac2X[m3][11]_i_1__0_n_0\
    );
\mac2X[m3][11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(4),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => \mac2X_reg[m_n_0_2][0]\,
      I3 => \tpd3_reg[vTap1x]\(1),
      I4 => \tpd3_reg[vTap1x]\(3),
      I5 => \tpd3_reg[vTap1x]\(5),
      O => \mac2X[m3][11]_i_2__0_n_0\
    );
\mac2X[m3][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \tpd3_reg[vTap1x]\(1),
      O => \mac2X[m3][1]_i_1__0_n_0\
    );
\mac2X[m3][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(1),
      I1 => \mac2X_reg[m_n_0_2][0]\,
      I2 => \tpd3_reg[vTap1x]\(2),
      O => \mac2X[m3][2]_i_1__0_n_0\
    );
\mac2X[m3][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(2),
      I1 => \mac2X_reg[m_n_0_2][0]\,
      I2 => \tpd3_reg[vTap1x]\(1),
      I3 => \tpd3_reg[vTap1x]\(3),
      O => \mac2X[m3][3]_i_1__0_n_0\
    );
\mac2X[m3][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(3),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => \mac2X_reg[m_n_0_2][0]\,
      I3 => \tpd3_reg[vTap1x]\(2),
      I4 => \tpd3_reg[vTap1x]\(4),
      O => \mac2X[m3][4]_i_1__0_n_0\
    );
\mac2X[m3][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(4),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => \mac2X_reg[m_n_0_2][0]\,
      I3 => \tpd3_reg[vTap1x]\(1),
      I4 => \tpd3_reg[vTap1x]\(3),
      I5 => \tpd3_reg[vTap1x]\(5),
      O => \mac2X[m3][5]_i_1__0_n_0\
    );
\mac2X[m3][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac2X[m3][11]_i_2__0_n_0\,
      I1 => \tpd3_reg[vTap1x]\(6),
      O => \mac2X[m3][6]_i_1__0_n_0\
    );
\mac2X[m3][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(6),
      I1 => \mac2X[m3][11]_i_2__0_n_0\,
      I2 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][7]_i_1__0_n_0\
    );
\mac2X_reg[m1][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(0),
      Q => \mac2X_reg[m1]\(0)
    );
\mac2X_reg[m1][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][11]_i_1__0_n_0\,
      Q => \mac2X_reg[m1]\(11)
    );
\mac2X_reg[m1][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][1]_i_1__0_n_0\,
      Q => \mac2X_reg[m1]\(1)
    );
\mac2X_reg[m1][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][2]_i_1__0_n_0\,
      Q => \mac2X_reg[m1]\(2)
    );
\mac2X_reg[m1][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][3]_i_1__0_n_0\,
      Q => \mac2X_reg[m1]\(3)
    );
\mac2X_reg[m1][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][4]_i_1__0_n_0\,
      Q => \mac2X_reg[m1]\(4)
    );
\mac2X_reg[m1][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][5]_i_1__0_n_0\,
      Q => \mac2X_reg[m1]\(5)
    );
\mac2X_reg[m1][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][6]_i_1__0_n_0\,
      Q => \mac2X_reg[m1]\(6)
    );
\mac2X_reg[m1][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][7]_i_1__0_n_0\,
      Q => \mac2X_reg[m1]\(7)
    );
\mac2X_reg[m2]0__23_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2]0__23_carry_n_0\,
      CO(2) => \mac2X_reg[m2]0__23_carry_n_1\,
      CO(1) => \mac2X_reg[m2]0__23_carry_n_2\,
      CO(0) => \mac2X_reg[m2]0__23_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mac2X_reg[m2]0_carry__0_n_4\,
      DI(0) => '0',
      O(3 downto 0) => \mac2X_reg[m2]0\(10 downto 7),
      S(3) => \mac2X_reg[m2]0__23_carry_i_1__0_n_0\,
      S(2) => \mac2X_reg[m2]0__23_carry_i_2__0_n_0\,
      S(1) => \mac2X_reg[m2]0__23_carry_i_3__0_n_0\,
      S(0) => \mac2X_reg[m2]0__23_carry_i_4__0_n_0\
    );
\mac2X_reg[m2]0__23_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2]0__23_carry_n_0\,
      CO(3 downto 0) => \NLW_mac2X_reg[m2]0__23_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mac2X_reg[m2]0__23_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \mac2X_reg[m2]0\(11),
      S(3 downto 1) => B"000",
      S(0) => \mac2X_reg[m2]0__23_carry__0_i_1__0_n_0\
    );
\mac2X_reg[m2]0__23_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__1_n_6\,
      O => \mac2X_reg[m2]0__23_carry__0_i_1__0_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__1_n_6\,
      O => \mac2X_reg[m2]0__23_carry_i_1__0_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__1_n_7\,
      O => \mac2X_reg[m2]0__23_carry_i_2__0_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__0_n_4\,
      O => \mac2X_reg[m2]0__23_carry_i_3__0_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__0_n_5\,
      O => \mac2X_reg[m2]0__23_carry_i_4__0_n_0\
    );
\mac2X_reg[m2]0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2]0_carry_n_0\,
      CO(2) => \mac2X_reg[m2]0_carry_n_1\,
      CO(1) => \mac2X_reg[m2]0_carry_n_2\,
      CO(0) => \mac2X_reg[m2]0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \tpd2_reg[vTap1x]\(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => \mac2X_reg[m2]0\(4 downto 1),
      S(3) => \mac2X_reg[m2]0_carry_i_1__0_n_0\,
      S(2) => \mac2X_reg[m2]0_carry_i_2__0_n_0\,
      S(1) => \mac2X_reg[m2]0_carry_i_3__0_n_0\,
      S(0) => \mac2X_reg[m2]0_carry_i_4__0_n_0\
    );
\mac2X_reg[m2]0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2]0_carry_n_0\,
      CO(3) => \mac2X_reg[m2]0_carry__0_n_0\,
      CO(2) => \mac2X_reg[m2]0_carry__0_n_1\,
      CO(1) => \mac2X_reg[m2]0_carry__0_n_2\,
      CO(0) => \mac2X_reg[m2]0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tpd2_reg[vTap1x]\(6),
      DI(2 downto 0) => \tpd2_reg[vTap1x]\(7 downto 5),
      O(3) => \mac2X_reg[m2]0_carry__0_n_4\,
      O(2) => \mac2X_reg[m2]0_carry__0_n_5\,
      O(1 downto 0) => \mac2X_reg[m2]0\(6 downto 5),
      S(3) => \mac2X_reg[m2]0_carry__0_i_1__0_n_0\,
      S(2) => \mac2X_reg[m2]0_carry__0_i_2__0_n_0\,
      S(1) => \mac2X_reg[m2]0_carry__0_i_3__0_n_0\,
      S(0) => \mac2X_reg[m2]0_carry__0_i_4__0_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(6),
      O => \mac2X_reg[m2]0_carry__0_i_1__0_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      I1 => \tpd2_reg[vTap1x]\(5),
      O => \mac2X_reg[m2]0_carry__0_i_2__0_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(6),
      I1 => \tpd2_reg[vTap1x]\(4),
      O => \mac2X_reg[m2]0_carry__0_i_3__0_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(5),
      I1 => \tpd2_reg[vTap1x]\(3),
      O => \mac2X_reg[m2]0_carry__0_i_4__0_n_0\
    );
\mac2X_reg[m2]0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2]0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_mac2X_reg[m2]0_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2X_reg[m2]0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tpd2_reg[vTap1x]\(7),
      O(3 downto 2) => \NLW_mac2X_reg[m2]0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac2X_reg[m2]0_carry__1_n_6\,
      O(0) => \mac2X_reg[m2]0_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac2X_reg[m2]0_carry__1_i_1__0_n_0\
    );
\mac2X_reg[m2]0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X_reg[m2]0_carry__1_i_1__0_n_0\
    );
\mac2X_reg[m2]0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(4),
      I1 => \tpd2_reg[vTap1x]\(2),
      O => \mac2X_reg[m2]0_carry_i_1__0_n_0\
    );
\mac2X_reg[m2]0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(3),
      I1 => \tpd2_reg[vTap1x]\(1),
      O => \mac2X_reg[m2]0_carry_i_2__0_n_0\
    );
\mac2X_reg[m2]0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(2),
      I1 => \mac2X_reg[m1]\(0),
      O => \mac2X_reg[m2]0_carry_i_3__0_n_0\
    );
\mac2X_reg[m2]0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(1),
      O => \mac2X_reg[m2]0_carry_i_4__0_n_0\
    );
\mac2X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m1]\(0),
      Q => \mac2X_reg[m_n_0_2][0]\
    );
\mac2X_reg[m2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(10),
      Q => \mac2X_reg[m_n_0_2][10]\
    );
\mac2X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(11),
      Q => \mac2X_reg[m_n_0_2][11]\
    );
\mac2X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(1),
      Q => \mac2X_reg[m_n_0_2][1]\
    );
\mac2X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(2),
      Q => \mac2X_reg[m_n_0_2][2]\
    );
\mac2X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(3),
      Q => \mac2X_reg[m_n_0_2][3]\
    );
\mac2X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(4),
      Q => \mac2X_reg[m_n_0_2][4]\
    );
\mac2X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(5),
      Q => \mac2X_reg[m_n_0_2][5]\
    );
\mac2X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(6),
      Q => \mac2X_reg[m_n_0_2][6]\
    );
\mac2X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(7),
      Q => \mac2X_reg[m_n_0_2][7]\
    );
\mac2X_reg[m2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(8),
      Q => \mac2X_reg[m_n_0_2][8]\
    );
\mac2X_reg[m2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(9),
      Q => \mac2X_reg[m_n_0_2][9]\
    );
\mac2X_reg[m3][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m_n_0_2][0]\,
      Q => \mac2X_reg[m3]\(0)
    );
\mac2X_reg[m3][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][11]_i_1__0_n_0\,
      Q => \mac2X_reg[m3]\(11)
    );
\mac2X_reg[m3][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][1]_i_1__0_n_0\,
      Q => \mac2X_reg[m3]\(1)
    );
\mac2X_reg[m3][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][2]_i_1__0_n_0\,
      Q => \mac2X_reg[m3]\(2)
    );
\mac2X_reg[m3][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][3]_i_1__0_n_0\,
      Q => \mac2X_reg[m3]\(3)
    );
\mac2X_reg[m3][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][4]_i_1__0_n_0\,
      Q => \mac2X_reg[m3]\(4)
    );
\mac2X_reg[m3][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][5]_i_1__0_n_0\,
      Q => \mac2X_reg[m3]\(5)
    );
\mac2X_reg[m3][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][6]_i_1__0_n_0\,
      Q => \mac2X_reg[m3]\(6)
    );
\mac2X_reg[m3][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][7]_i_1__0_n_0\,
      Q => \mac2X_reg[m3]\(7)
    );
\mac2X_reg[mac]0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[mac]0__0_carry_n_0\,
      CO(2) => \mac2X_reg[mac]0__0_carry_n_1\,
      CO(1) => \mac2X_reg[mac]0__0_carry_n_2\,
      CO(0) => \mac2X_reg[mac]0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X_reg[mac]0__0_carry_i_1__0_n_0\,
      DI(2) => \mac2X_reg[mac]0__0_carry_i_2__0_n_0\,
      DI(1) => \mac2X_reg[mac]0__0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \mac2X_reg[mac]0__0_carry_i_4__0_n_0\,
      S(2) => \mac2X_reg[mac]0__0_carry_i_5__0_n_0\,
      S(1) => \mac2X_reg[mac]0__0_carry_i_6__0_n_0\,
      S(0) => \mac2X_reg[mac]0__0_carry_i_7__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac]0__0_carry_n_0\,
      CO(3) => \mac2X_reg[mac]0__0_carry__0_n_0\,
      CO(2) => \mac2X_reg[mac]0__0_carry__0_n_1\,
      CO(1) => \mac2X_reg[mac]0__0_carry__0_n_2\,
      CO(0) => \mac2X_reg[mac]0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X_reg[mac]0__0_carry__0_i_1__0_n_0\,
      DI(2) => \mac2X_reg[mac]0__0_carry__0_i_2__0_n_0\,
      DI(1) => \mac2X_reg[mac]0__0_carry__0_i_3__0_n_0\,
      DI(0) => \mac2X_reg[mac]0__0_carry__0_i_4__0_n_0\,
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \mac2X_reg[mac]0__0_carry__0_i_5__0_n_0\,
      S(2) => \mac2X_reg[mac]0__0_carry__0_i_6__0_n_0\,
      S(1) => \mac2X_reg[mac]0__0_carry__0_i_7__0_n_0\,
      S(0) => \mac2X_reg[mac]0__0_carry__0_i_8__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][6]\,
      I1 => \mac2X_reg[m3]\(6),
      I2 => \mac2X_reg[m1]\(6),
      O => \mac2X_reg[mac]0__0_carry__0_i_1__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][5]\,
      I1 => \mac2X_reg[m3]\(5),
      I2 => \mac2X_reg[m1]\(5),
      O => \mac2X_reg[mac]0__0_carry__0_i_2__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][4]\,
      I1 => \mac2X_reg[m3]\(4),
      I2 => \mac2X_reg[m1]\(4),
      O => \mac2X_reg[mac]0__0_carry__0_i_3__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][3]\,
      I1 => \mac2X_reg[m3]\(3),
      I2 => \mac2X_reg[m1]\(3),
      O => \mac2X_reg[mac]0__0_carry__0_i_4__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][7]\,
      I1 => \mac2X_reg[m3]\(7),
      I2 => \mac2X_reg[m1]\(7),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_1__0_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_5__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][6]\,
      I1 => \mac2X_reg[m3]\(6),
      I2 => \mac2X_reg[m1]\(6),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_2__0_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_6__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][5]\,
      I1 => \mac2X_reg[m3]\(5),
      I2 => \mac2X_reg[m1]\(5),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_3__0_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_7__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][4]\,
      I1 => \mac2X_reg[m3]\(4),
      I2 => \mac2X_reg[m1]\(4),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_4__0_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_8__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac]0__0_carry__0_n_0\,
      CO(3) => \NLW_mac2X_reg[mac]0__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \mac2X_reg[mac]0__0_carry__1_n_1\,
      CO(1) => \mac2X_reg[mac]0__0_carry__1_n_2\,
      CO(0) => \mac2X_reg[mac]0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2X_reg[mac]0__0_carry__1_i_1__0_n_0\,
      DI(1) => \mac2X_reg[mac]0__0_carry__1_i_2__0_n_0\,
      DI(0) => \mac2X_reg[mac]0__0_carry__1_i_3__0_n_0\,
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \mac2X_reg[mac]0__0_carry__1_i_4__0_n_0\,
      S(2) => \mac2X_reg[mac]0__0_carry__1_i_5__0_n_0\,
      S(1) => \mac2X_reg[mac]0__0_carry__1_i_6__0_n_0\,
      S(0) => \mac2X_reg[mac]0__0_carry__1_i_7__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][9]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_1__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][8]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_2__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][7]\,
      I1 => \mac2X_reg[m3]\(7),
      I2 => \mac2X_reg[m1]\(7),
      O => \mac2X_reg[mac]0__0_carry__1_i_3__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DB4"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][10]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m_n_0_2][11]\,
      I3 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_4__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]0__0_carry__1_i_1__0_n_0\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m_n_0_2][10]\,
      I3 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_5__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][9]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      I3 => \mac2X_reg[mac]0__0_carry__1_i_2__0_n_0\,
      O => \mac2X_reg[mac]0__0_carry__1_i_6__0_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][8]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      I3 => \mac2X_reg[mac]0__0_carry__1_i_3__0_n_0\,
      O => \mac2X_reg[mac]0__0_carry__1_i_7__0_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][2]\,
      I1 => \mac2X_reg[m3]\(2),
      I2 => \mac2X_reg[m1]\(2),
      O => \mac2X_reg[mac]0__0_carry_i_1__0_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][1]\,
      I1 => \mac2X_reg[m3]\(1),
      I2 => \mac2X_reg[m1]\(1),
      O => \mac2X_reg[mac]0__0_carry_i_2__0_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \mac2X_reg[m3]\(0),
      I2 => \mac2X_reg[m1]\(0),
      O => \mac2X_reg[mac]0__0_carry_i_3__0_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][3]\,
      I1 => \mac2X_reg[m3]\(3),
      I2 => \mac2X_reg[m1]\(3),
      I3 => \mac2X_reg[mac]0__0_carry_i_1__0_n_0\,
      O => \mac2X_reg[mac]0__0_carry_i_4__0_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][2]\,
      I1 => \mac2X_reg[m3]\(2),
      I2 => \mac2X_reg[m1]\(2),
      I3 => \mac2X_reg[mac]0__0_carry_i_2__0_n_0\,
      O => \mac2X_reg[mac]0__0_carry_i_5__0_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][1]\,
      I1 => \mac2X_reg[m3]\(1),
      I2 => \mac2X_reg[m1]\(1),
      I3 => \mac2X_reg[mac]0__0_carry_i_3__0_n_0\,
      O => \mac2X_reg[mac]0__0_carry_i_6__0_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \mac2X_reg[m3]\(0),
      I2 => \mac2X_reg[m1]\(0),
      O => \mac2X_reg[mac]0__0_carry_i_7__0_n_0\
    );
\mac2X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(0),
      Q => \mac2X_reg[mac]\(0)
    );
\mac2X_reg[mac][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(10),
      Q => \mac2X_reg[mac]\(10)
    );
\mac2X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(11),
      Q => \mac2X_reg[mac]\(11)
    );
\mac2X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(1),
      Q => \mac2X_reg[mac]\(1)
    );
\mac2X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(2),
      Q => \mac2X_reg[mac]\(2)
    );
\mac2X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(3),
      Q => \mac2X_reg[mac]\(3)
    );
\mac2X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(4),
      Q => \mac2X_reg[mac]\(4)
    );
\mac2X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(5),
      Q => \mac2X_reg[mac]\(5)
    );
\mac2X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(6),
      Q => \mac2X_reg[mac]\(6)
    );
\mac2X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(7),
      Q => \mac2X_reg[mac]\(7)
    );
\mac2X_reg[mac][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(8),
      Q => \mac2X_reg[mac]\(8)
    );
\mac2X_reg[mac][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(9),
      Q => \mac2X_reg[mac]\(9)
    );
\mac3X[m2][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(7),
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \mac3X[m2][11]_i_2__0_n_0\,
      O => \mac3X[m2][11]_i_1__0_n_0\
    );
\mac3X[m2][11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(4),
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \tpd2_reg[vTap2x]\(0),
      I3 => \tpd2_reg[vTap2x]\(1),
      I4 => \tpd2_reg[vTap2x]\(3),
      I5 => \tpd2_reg[vTap2x]\(5),
      O => \mac3X[m2][11]_i_2__0_n_0\
    );
\mac3X[m2][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(0),
      I1 => \tpd2_reg[vTap2x]\(1),
      O => \mac3X[m2][1]_i_1__0_n_0\
    );
\mac3X[m2][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(1),
      I1 => \tpd2_reg[vTap2x]\(0),
      I2 => \tpd2_reg[vTap2x]\(2),
      O => \mac3X[m2][2]_i_1__0_n_0\
    );
\mac3X[m2][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(2),
      I1 => \tpd2_reg[vTap2x]\(0),
      I2 => \tpd2_reg[vTap2x]\(1),
      I3 => \tpd2_reg[vTap2x]\(3),
      O => \mac3X[m2][3]_i_1__0_n_0\
    );
\mac3X[m2][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(3),
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \tpd2_reg[vTap2x]\(0),
      I3 => \tpd2_reg[vTap2x]\(2),
      I4 => \tpd2_reg[vTap2x]\(4),
      O => \mac3X[m2][4]_i_1__0_n_0\
    );
\mac3X[m2][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(4),
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \tpd2_reg[vTap2x]\(0),
      I3 => \tpd2_reg[vTap2x]\(1),
      I4 => \tpd2_reg[vTap2x]\(3),
      I5 => \tpd2_reg[vTap2x]\(5),
      O => \mac3X[m2][5]_i_1__0_n_0\
    );
\mac3X[m2][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac3X[m2][11]_i_2__0_n_0\,
      I1 => \tpd2_reg[vTap2x]\(6),
      O => \mac3X[m2][6]_i_1__0_n_0\
    );
\mac3X[m2][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(6),
      I1 => \mac3X[m2][11]_i_2__0_n_0\,
      I2 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][7]_i_1__0_n_0\
    );
\mac3X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap2x]\(0),
      Q => \mac3X_reg[m_n_0_2][0]\
    );
\mac3X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][11]_i_1__0_n_0\,
      Q => \mac3X_reg[m_n_0_2][11]\
    );
\mac3X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][1]_i_1__0_n_0\,
      Q => \mac3X_reg[m_n_0_2][1]\
    );
\mac3X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][2]_i_1__0_n_0\,
      Q => \mac3X_reg[m_n_0_2][2]\
    );
\mac3X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][3]_i_1__0_n_0\,
      Q => \mac3X_reg[m_n_0_2][3]\
    );
\mac3X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][4]_i_1__0_n_0\,
      Q => \mac3X_reg[m_n_0_2][4]\
    );
\mac3X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][5]_i_1__0_n_0\,
      Q => \mac3X_reg[m_n_0_2][5]\
    );
\mac3X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][6]_i_1__0_n_0\,
      Q => \mac3X_reg[m_n_0_2][6]\
    );
\mac3X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][7]_i_1__0_n_0\,
      Q => \mac3X_reg[m_n_0_2][7]\
    );
\mac3X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][0]\,
      Q => \mac3X_reg[mac]\(0)
    );
\mac3X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][11]\,
      Q => \mac3X_reg[mac]\(11)
    );
\mac3X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][1]\,
      Q => \mac3X_reg[mac]\(1)
    );
\mac3X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][2]\,
      Q => \mac3X_reg[mac]\(2)
    );
\mac3X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][3]\,
      Q => \mac3X_reg[mac]\(3)
    );
\mac3X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][4]\,
      Q => \mac3X_reg[mac]\(4)
    );
\mac3X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][5]\,
      Q => \mac3X_reg[mac]\(5)
    );
\mac3X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][6]\,
      Q => \mac3X_reg[mac]\(6)
    );
\mac3X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][7]\,
      Q => \mac3X_reg[mac]\(7)
    );
\o1Data[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(9),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_2_n_0\
    );
\o1Data[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(8),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_3_n_0\
    );
\o1Data[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(7),
      I1 => \mac3X_reg[mac]\(7),
      I2 => \mac1X_reg[mac]\(7),
      O => \o1Data[11]_i_4_n_0\
    );
\o1Data[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DB4"
    )
        port map (
      I0 => \mac2X_reg[mac]\(10),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac2X_reg[mac]\(11),
      I3 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_5_n_0\
    );
\o1Data[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \o1Data[11]_i_2_n_0\,
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac2X_reg[mac]\(10),
      I3 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_6_n_0\
    );
\o1Data[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(9),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      I3 => \o1Data[11]_i_3_n_0\,
      O => \o1Data[11]_i_7_n_0\
    );
\o1Data[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(8),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      I3 => \o1Data[11]_i_4_n_0\,
      O => \o1Data[11]_i_8_n_0\
    );
\o1Data[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(2),
      I1 => \mac3X_reg[mac]\(2),
      I2 => \mac1X_reg[mac]\(2),
      O => \o1Data[3]_i_2_n_0\
    );
\o1Data[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(1),
      I1 => \mac3X_reg[mac]\(1),
      I2 => \mac1X_reg[mac]\(1),
      O => \o1Data[3]_i_3_n_0\
    );
\o1Data[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(0),
      I1 => \mac3X_reg[mac]\(0),
      I2 => \mac1X_reg[mac]\(0),
      O => \o1Data[3]_i_4_n_0\
    );
\o1Data[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(3),
      I1 => \mac3X_reg[mac]\(3),
      I2 => \mac1X_reg[mac]\(3),
      I3 => \o1Data[3]_i_2_n_0\,
      O => \o1Data[3]_i_5_n_0\
    );
\o1Data[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(2),
      I1 => \mac3X_reg[mac]\(2),
      I2 => \mac1X_reg[mac]\(2),
      I3 => \o1Data[3]_i_3_n_0\,
      O => \o1Data[3]_i_6_n_0\
    );
\o1Data[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(1),
      I1 => \mac3X_reg[mac]\(1),
      I2 => \mac1X_reg[mac]\(1),
      I3 => \o1Data[3]_i_4_n_0\,
      O => \o1Data[3]_i_7_n_0\
    );
\o1Data[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2X_reg[mac]\(0),
      I1 => \mac3X_reg[mac]\(0),
      I2 => \mac1X_reg[mac]\(0),
      O => \o1Data[3]_i_8_n_0\
    );
\o1Data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(6),
      I1 => \mac3X_reg[mac]\(6),
      I2 => \mac1X_reg[mac]\(6),
      O => \o1Data[7]_i_2_n_0\
    );
\o1Data[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(5),
      I1 => \mac3X_reg[mac]\(5),
      I2 => \mac1X_reg[mac]\(5),
      O => \o1Data[7]_i_3_n_0\
    );
\o1Data[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(4),
      I1 => \mac3X_reg[mac]\(4),
      I2 => \mac1X_reg[mac]\(4),
      O => \o1Data[7]_i_4_n_0\
    );
\o1Data[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(3),
      I1 => \mac3X_reg[mac]\(3),
      I2 => \mac1X_reg[mac]\(3),
      O => \o1Data[7]_i_5_n_0\
    );
\o1Data[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(7),
      I1 => \mac3X_reg[mac]\(7),
      I2 => \mac1X_reg[mac]\(7),
      I3 => \o1Data[7]_i_2_n_0\,
      O => \o1Data[7]_i_6_n_0\
    );
\o1Data[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(6),
      I1 => \mac3X_reg[mac]\(6),
      I2 => \mac1X_reg[mac]\(6),
      I3 => \o1Data[7]_i_3_n_0\,
      O => \o1Data[7]_i_7_n_0\
    );
\o1Data[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(5),
      I1 => \mac3X_reg[mac]\(5),
      I2 => \mac1X_reg[mac]\(5),
      I3 => \o1Data[7]_i_4_n_0\,
      O => \o1Data[7]_i_8_n_0\
    );
\o1Data[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(4),
      I1 => \mac3X_reg[mac]\(4),
      I2 => \mac1X_reg[mac]\(4),
      I3 => \o1Data[7]_i_5_n_0\,
      O => \o1Data[7]_i_9_n_0\
    );
\o1Data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[3]_i_1_n_7\,
      Q => o1Data(0)
    );
\o1Data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[11]_i_1_n_4\,
      Q => o1Data(11)
    );
\o1Data_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o1Data_reg[7]_i_1_n_0\,
      CO(3) => \NLW_o1Data_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \o1Data_reg[11]_i_1_n_1\,
      CO(1) => \o1Data_reg[11]_i_1_n_2\,
      CO(0) => \o1Data_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \o1Data[11]_i_2_n_0\,
      DI(1) => \o1Data[11]_i_3_n_0\,
      DI(0) => \o1Data[11]_i_4_n_0\,
      O(3) => \o1Data_reg[11]_i_1_n_4\,
      O(2 downto 1) => \NLW_o1Data_reg[11]_i_1_O_UNCONNECTED\(2 downto 1),
      O(0) => \o1Data_reg[11]_i_1_n_7\,
      S(3) => \o1Data[11]_i_5_n_0\,
      S(2) => \o1Data[11]_i_6_n_0\,
      S(1) => \o1Data[11]_i_7_n_0\,
      S(0) => \o1Data[11]_i_8_n_0\
    );
\o1Data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[3]_i_1_n_6\,
      Q => o1Data(1)
    );
\o1Data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[3]_i_1_n_5\,
      Q => o1Data(2)
    );
\o1Data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[3]_i_1_n_4\,
      Q => o1Data(3)
    );
\o1Data_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o1Data_reg[3]_i_1_n_0\,
      CO(2) => \o1Data_reg[3]_i_1_n_1\,
      CO(1) => \o1Data_reg[3]_i_1_n_2\,
      CO(0) => \o1Data_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \o1Data[3]_i_2_n_0\,
      DI(2) => \o1Data[3]_i_3_n_0\,
      DI(1) => \o1Data[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \o1Data_reg[3]_i_1_n_4\,
      O(2) => \o1Data_reg[3]_i_1_n_5\,
      O(1) => \o1Data_reg[3]_i_1_n_6\,
      O(0) => \o1Data_reg[3]_i_1_n_7\,
      S(3) => \o1Data[3]_i_5_n_0\,
      S(2) => \o1Data[3]_i_6_n_0\,
      S(1) => \o1Data[3]_i_7_n_0\,
      S(0) => \o1Data[3]_i_8_n_0\
    );
\o1Data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[7]_i_1_n_7\,
      Q => o1Data(4)
    );
\o1Data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[7]_i_1_n_6\,
      Q => o1Data(5)
    );
\o1Data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[7]_i_1_n_5\,
      Q => o1Data(6)
    );
\o1Data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[7]_i_1_n_4\,
      Q => o1Data(7)
    );
\o1Data_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o1Data_reg[3]_i_1_n_0\,
      CO(3) => \o1Data_reg[7]_i_1_n_0\,
      CO(2) => \o1Data_reg[7]_i_1_n_1\,
      CO(1) => \o1Data_reg[7]_i_1_n_2\,
      CO(0) => \o1Data_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \o1Data[7]_i_2_n_0\,
      DI(2) => \o1Data[7]_i_3_n_0\,
      DI(1) => \o1Data[7]_i_4_n_0\,
      DI(0) => \o1Data[7]_i_5_n_0\,
      O(3) => \o1Data_reg[7]_i_1_n_4\,
      O(2) => \o1Data_reg[7]_i_1_n_5\,
      O(1) => \o1Data_reg[7]_i_1_n_6\,
      O(0) => \o1Data_reg[7]_i_1_n_7\,
      S(3) => \o1Data[7]_i_6_n_0\,
      S(2) => \o1Data[7]_i_7_n_0\,
      S(1) => \o1Data[7]_i_8_n_0\,
      S(0) => \o1Data[7]_i_9_n_0\
    );
\o1Data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[11]_i_1_n_7\,
      Q => o1Data(8)
    );
\tpd1_reg[vTap0x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(0),
      Q => \tpd1_reg[vTap0x]\(0)
    );
\tpd1_reg[vTap0x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(1),
      Q => \tpd1_reg[vTap0x]\(1)
    );
\tpd1_reg[vTap0x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(2),
      Q => \tpd1_reg[vTap0x]\(2)
    );
\tpd1_reg[vTap0x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(3),
      Q => \tpd1_reg[vTap0x]\(3)
    );
\tpd1_reg[vTap0x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(4),
      Q => \tpd1_reg[vTap0x]\(4)
    );
\tpd1_reg[vTap0x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(5),
      Q => \tpd1_reg[vTap0x]\(5)
    );
\tpd1_reg[vTap0x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(6),
      Q => \tpd1_reg[vTap0x]\(6)
    );
\tpd1_reg[vTap0x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(7),
      Q => \tpd1_reg[vTap0x]\(7)
    );
\tpd1_reg[vTap1x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(0),
      Q => \tpd1_reg[vTap1x]\(0)
    );
\tpd1_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(1),
      Q => \tpd1_reg[vTap1x]\(1)
    );
\tpd1_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(2),
      Q => \tpd1_reg[vTap1x]\(2)
    );
\tpd1_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(3),
      Q => \tpd1_reg[vTap1x]\(3)
    );
\tpd1_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(4),
      Q => \tpd1_reg[vTap1x]\(4)
    );
\tpd1_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(5),
      Q => \tpd1_reg[vTap1x]\(5)
    );
\tpd1_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(6),
      Q => \tpd1_reg[vTap1x]\(6)
    );
\tpd1_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(7),
      Q => \tpd1_reg[vTap1x]\(7)
    );
\tpd1_reg[vTap2x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(0),
      Q => \tpd1_reg[vTap2x]\(0)
    );
\tpd1_reg[vTap2x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(1),
      Q => \tpd1_reg[vTap2x]\(1)
    );
\tpd1_reg[vTap2x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(2),
      Q => \tpd1_reg[vTap2x]\(2)
    );
\tpd1_reg[vTap2x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(3),
      Q => \tpd1_reg[vTap2x]\(3)
    );
\tpd1_reg[vTap2x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(4),
      Q => \tpd1_reg[vTap2x]\(4)
    );
\tpd1_reg[vTap2x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(5),
      Q => \tpd1_reg[vTap2x]\(5)
    );
\tpd1_reg[vTap2x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(6),
      Q => \tpd1_reg[vTap2x]\(6)
    );
\tpd1_reg[vTap2x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(7),
      Q => \tpd1_reg[vTap2x]\(7)
    );
\tpd2_reg[vTap0x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(0),
      Q => \tpd2_reg[vTap0x]\(0)
    );
\tpd2_reg[vTap0x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(1),
      Q => \tpd2_reg[vTap0x]\(1)
    );
\tpd2_reg[vTap0x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(2),
      Q => \tpd2_reg[vTap0x]\(2)
    );
\tpd2_reg[vTap0x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(3),
      Q => \tpd2_reg[vTap0x]\(3)
    );
\tpd2_reg[vTap0x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(4),
      Q => \tpd2_reg[vTap0x]\(4)
    );
\tpd2_reg[vTap0x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(5),
      Q => \tpd2_reg[vTap0x]\(5)
    );
\tpd2_reg[vTap0x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(6),
      Q => \tpd2_reg[vTap0x]\(6)
    );
\tpd2_reg[vTap0x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(7),
      Q => \tpd2_reg[vTap0x]\(7)
    );
\tpd2_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(1),
      Q => \tpd2_reg[vTap1x]\(1)
    );
\tpd2_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(2),
      Q => \tpd2_reg[vTap1x]\(2)
    );
\tpd2_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(3),
      Q => \tpd2_reg[vTap1x]\(3)
    );
\tpd2_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(4),
      Q => \tpd2_reg[vTap1x]\(4)
    );
\tpd2_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(5),
      Q => \tpd2_reg[vTap1x]\(5)
    );
\tpd2_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(6),
      Q => \tpd2_reg[vTap1x]\(6)
    );
\tpd2_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(7),
      Q => \tpd2_reg[vTap1x]\(7)
    );
\tpd2_reg[vTap2x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(0),
      Q => \tpd2_reg[vTap2x]\(0)
    );
\tpd2_reg[vTap2x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(1),
      Q => \tpd2_reg[vTap2x]\(1)
    );
\tpd2_reg[vTap2x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(2),
      Q => \tpd2_reg[vTap2x]\(2)
    );
\tpd2_reg[vTap2x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(3),
      Q => \tpd2_reg[vTap2x]\(3)
    );
\tpd2_reg[vTap2x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(4),
      Q => \tpd2_reg[vTap2x]\(4)
    );
\tpd2_reg[vTap2x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(5),
      Q => \tpd2_reg[vTap2x]\(5)
    );
\tpd2_reg[vTap2x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(6),
      Q => \tpd2_reg[vTap2x]\(6)
    );
\tpd2_reg[vTap2x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(7),
      Q => \tpd2_reg[vTap2x]\(7)
    );
\tpd3_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(1),
      Q => \tpd3_reg[vTap1x]\(1)
    );
\tpd3_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(2),
      Q => \tpd3_reg[vTap1x]\(2)
    );
\tpd3_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(3),
      Q => \tpd3_reg[vTap1x]\(3)
    );
\tpd3_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(4),
      Q => \tpd3_reg[vTap1x]\(4)
    );
\tpd3_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(5),
      Q => \tpd3_reg[vTap1x]\(5)
    );
\tpd3_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(6),
      Q => \tpd3_reg[vTap1x]\(6)
    );
\tpd3_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(7),
      Q => \tpd3_reg[vTap1x]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_R_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Red_reg[0]\ : in STD_LOGIC;
    \configReg6_reg[1]\ : in STD_LOGIC;
    \configReg6_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Red_reg[1]\ : in STD_LOGIC;
    \Red_reg[2]\ : in STD_LOGIC;
    \Red_reg[3]\ : in STD_LOGIC;
    \Red_reg[4]\ : in STD_LOGIC;
    \Red_reg[5]\ : in STD_LOGIC;
    \Red_reg[6]\ : in STD_LOGIC;
    \Red_reg[7]\ : in STD_LOGIC;
    vTap1x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    vTap2x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vTap0x : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_4 : entity is "imageRGBmac";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_4 is
  signal d_Ro : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mac1X[m2][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m2][1]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][4]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][5]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X[m2][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac1X_reg[mac]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X[m1][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m1][1]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][4]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][5]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m1][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m3][1]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][4]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][5]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X[m3][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X_reg[m2]0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \mac2X_reg[m2]0__23_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_2_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_3_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_i_4_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2]0__23_carry_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__0_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry__1_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_2_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_3_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_i_4_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2]0_carry_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][10]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][8]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][9]\ : STD_LOGIC;
  signal \mac2X_reg[mac]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mac2X_reg[mac]0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__0_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry__1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac]0__0_carry_n_3\ : STD_LOGIC;
  signal \mac3X[m2][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m2][1]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][4]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][5]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X[m2][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac3X_reg[mac]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal o1Data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \o1Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_5_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \o1Data[11]_i_8_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \o1Data[3]_i_8_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_8_n_0\ : STD_LOGIC;
  signal \o1Data[7]_i_9_n_0\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \o1Data_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \o1Data_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \o1Data_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \tpd1_reg[vTap0x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd1_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd1_reg[vTap2x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd2_reg[vTap0x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd2_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tpd2_reg[vTap2x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd3_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_mac2X_reg[m2]0__23_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mac2X_reg[m2]0__23_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m2]0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m2]0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2X_reg[mac]0__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o1Data_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o1Data_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dsR[0]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dsR[1]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dsR[2]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dsR[3]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dsR[4]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dsR[5]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dsR[6]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dsR[7]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mac1X[m2][11]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mac1X[m2][1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mac1X[m2][2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mac1X[m2][3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mac1X[m2][4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mac1X[m2][7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mac2X[m1][11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mac2X[m1][1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mac2X[m1][2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mac2X[m1][3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mac2X[m1][4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mac2X[m1][7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mac2X[m3][11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mac2X[m3][1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mac2X[m3][2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mac2X[m3][3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mac2X[m3][4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mac2X[m3][7]_i_1\ : label is "soft_lutpair127";
  attribute HLUTNM : string;
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_1\ : label is "lutpair45";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_2\ : label is "lutpair44";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_3\ : label is "lutpair43";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_4\ : label is "lutpair42";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_5\ : label is "lutpair46";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_6\ : label is "lutpair45";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_7\ : label is "lutpair44";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__0_i_8\ : label is "lutpair43";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_1\ : label is "lutpair48";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_2\ : label is "lutpair47";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_3\ : label is "lutpair46";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_6\ : label is "lutpair48";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry__1_i_7\ : label is "lutpair47";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_1\ : label is "lutpair41";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_2\ : label is "lutpair40";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_3\ : label is "lutpair39";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_4\ : label is "lutpair42";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_5\ : label is "lutpair41";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_6\ : label is "lutpair40";
  attribute HLUTNM of \mac2X_reg[mac]0__0_carry_i_7\ : label is "lutpair39";
  attribute SOFT_HLUTNM of \mac3X[m2][11]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mac3X[m2][1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mac3X[m2][2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mac3X[m2][3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mac3X[m2][4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mac3X[m2][7]_i_1\ : label is "soft_lutpair132";
  attribute HLUTNM of \o1Data[11]_i_2\ : label is "lutpair38";
  attribute HLUTNM of \o1Data[11]_i_3\ : label is "lutpair37";
  attribute HLUTNM of \o1Data[11]_i_4\ : label is "lutpair36";
  attribute HLUTNM of \o1Data[11]_i_7\ : label is "lutpair38";
  attribute HLUTNM of \o1Data[11]_i_8\ : label is "lutpair37";
  attribute HLUTNM of \o1Data[3]_i_2\ : label is "lutpair31";
  attribute HLUTNM of \o1Data[3]_i_3\ : label is "lutpair30";
  attribute HLUTNM of \o1Data[3]_i_4\ : label is "lutpair29";
  attribute HLUTNM of \o1Data[3]_i_5\ : label is "lutpair32";
  attribute HLUTNM of \o1Data[3]_i_6\ : label is "lutpair31";
  attribute HLUTNM of \o1Data[3]_i_7\ : label is "lutpair30";
  attribute HLUTNM of \o1Data[3]_i_8\ : label is "lutpair29";
  attribute HLUTNM of \o1Data[7]_i_2\ : label is "lutpair35";
  attribute HLUTNM of \o1Data[7]_i_3\ : label is "lutpair34";
  attribute HLUTNM of \o1Data[7]_i_4\ : label is "lutpair33";
  attribute HLUTNM of \o1Data[7]_i_5\ : label is "lutpair32";
  attribute HLUTNM of \o1Data[7]_i_6\ : label is "lutpair36";
  attribute HLUTNM of \o1Data[7]_i_7\ : label is "lutpair35";
  attribute HLUTNM of \o1Data[7]_i_8\ : label is "lutpair34";
  attribute HLUTNM of \o1Data[7]_i_9\ : label is "lutpair33";
begin
\dsR[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Ro(0),
      I1 => \d_R_reg[7]\(0),
      I2 => \Red_reg[0]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => Q(0),
      O => D(0)
    );
\dsR[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(0),
      O => d_Ro(0)
    );
\dsR[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Ro(1),
      I1 => \d_R_reg[7]\(1),
      I2 => \Red_reg[1]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => Q(1),
      O => D(1)
    );
\dsR[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(1),
      O => d_Ro(1)
    );
\dsR[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Ro(2),
      I1 => \d_R_reg[7]\(2),
      I2 => \Red_reg[2]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => Q(2),
      O => D(2)
    );
\dsR[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(2),
      O => d_Ro(2)
    );
\dsR[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Ro(3),
      I1 => \d_R_reg[7]\(3),
      I2 => \Red_reg[3]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => Q(3),
      O => D(3)
    );
\dsR[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(3),
      O => d_Ro(3)
    );
\dsR[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Ro(4),
      I1 => \d_R_reg[7]\(4),
      I2 => \Red_reg[4]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => Q(4),
      O => D(4)
    );
\dsR[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(4),
      O => d_Ro(4)
    );
\dsR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Ro(5),
      I1 => \d_R_reg[7]\(5),
      I2 => \Red_reg[5]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => Q(5),
      O => D(5)
    );
\dsR[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(5),
      O => d_Ro(5)
    );
\dsR[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Ro(6),
      I1 => \d_R_reg[7]\(6),
      I2 => \Red_reg[6]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => Q(6),
      O => D(6)
    );
\dsR[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(6),
      O => d_Ro(6)
    );
\dsR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => d_Ro(7),
      I1 => \d_R_reg[7]\(7),
      I2 => \Red_reg[7]\,
      I3 => \configReg6_reg[1]\,
      I4 => \configReg6_reg[1]_0\,
      I5 => Q(7),
      O => D(7)
    );
\dsR[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => o1Data(8),
      I1 => o1Data(11),
      I2 => o1Data(7),
      O => d_Ro(7)
    );
\mac1X[m2][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(7),
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \mac1X[m2][11]_i_2_n_0\,
      O => \mac1X[m2][11]_i_1_n_0\
    );
\mac1X[m2][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(4),
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \tpd2_reg[vTap0x]\(0),
      I3 => \tpd2_reg[vTap0x]\(1),
      I4 => \tpd2_reg[vTap0x]\(3),
      I5 => \tpd2_reg[vTap0x]\(5),
      O => \mac1X[m2][11]_i_2_n_0\
    );
\mac1X[m2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(0),
      I1 => \tpd2_reg[vTap0x]\(1),
      O => \mac1X[m2][1]_i_1_n_0\
    );
\mac1X[m2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(1),
      I1 => \tpd2_reg[vTap0x]\(0),
      I2 => \tpd2_reg[vTap0x]\(2),
      O => \mac1X[m2][2]_i_1_n_0\
    );
\mac1X[m2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(2),
      I1 => \tpd2_reg[vTap0x]\(0),
      I2 => \tpd2_reg[vTap0x]\(1),
      I3 => \tpd2_reg[vTap0x]\(3),
      O => \mac1X[m2][3]_i_1_n_0\
    );
\mac1X[m2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(3),
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \tpd2_reg[vTap0x]\(0),
      I3 => \tpd2_reg[vTap0x]\(2),
      I4 => \tpd2_reg[vTap0x]\(4),
      O => \mac1X[m2][4]_i_1_n_0\
    );
\mac1X[m2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(4),
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \tpd2_reg[vTap0x]\(0),
      I3 => \tpd2_reg[vTap0x]\(1),
      I4 => \tpd2_reg[vTap0x]\(3),
      I5 => \tpd2_reg[vTap0x]\(5),
      O => \mac1X[m2][5]_i_1_n_0\
    );
\mac1X[m2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac1X[m2][11]_i_2_n_0\,
      I1 => \tpd2_reg[vTap0x]\(6),
      O => \mac1X[m2][6]_i_1_n_0\
    );
\mac1X[m2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(6),
      I1 => \mac1X[m2][11]_i_2_n_0\,
      I2 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][7]_i_1_n_0\
    );
\mac1X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap0x]\(0),
      Q => \mac1X_reg[m_n_0_2][0]\
    );
\mac1X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][11]_i_1_n_0\,
      Q => \mac1X_reg[m_n_0_2][11]\
    );
\mac1X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][1]_i_1_n_0\,
      Q => \mac1X_reg[m_n_0_2][1]\
    );
\mac1X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][2]_i_1_n_0\,
      Q => \mac1X_reg[m_n_0_2][2]\
    );
\mac1X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][3]_i_1_n_0\,
      Q => \mac1X_reg[m_n_0_2][3]\
    );
\mac1X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][4]_i_1_n_0\,
      Q => \mac1X_reg[m_n_0_2][4]\
    );
\mac1X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][5]_i_1_n_0\,
      Q => \mac1X_reg[m_n_0_2][5]\
    );
\mac1X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][6]_i_1_n_0\,
      Q => \mac1X_reg[m_n_0_2][6]\
    );
\mac1X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X[m2][7]_i_1_n_0\,
      Q => \mac1X_reg[m_n_0_2][7]\
    );
\mac1X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][0]\,
      Q => \mac1X_reg[mac]\(0)
    );
\mac1X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][11]\,
      Q => \mac1X_reg[mac]\(11)
    );
\mac1X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][1]\,
      Q => \mac1X_reg[mac]\(1)
    );
\mac1X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][2]\,
      Q => \mac1X_reg[mac]\(2)
    );
\mac1X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][3]\,
      Q => \mac1X_reg[mac]\(3)
    );
\mac1X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][4]\,
      Q => \mac1X_reg[mac]\(4)
    );
\mac1X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][5]\,
      Q => \mac1X_reg[mac]\(5)
    );
\mac1X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][6]\,
      Q => \mac1X_reg[mac]\(6)
    );
\mac1X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac1X_reg[m_n_0_2][7]\,
      Q => \mac1X_reg[mac]\(7)
    );
\mac2X[m1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \mac2X[m1][11]_i_2_n_0\,
      O => \mac2X[m1][11]_i_1_n_0\
    );
\mac2X[m1][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \tpd1_reg[vTap1x]\(0),
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2X[m1][11]_i_2_n_0\
    );
\mac2X[m1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2X[m1][1]_i_1_n_0\
    );
\mac2X[m1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(1),
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \tpd1_reg[vTap1x]\(2),
      O => \mac2X[m1][2]_i_1_n_0\
    );
\mac2X[m1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \tpd1_reg[vTap1x]\(3),
      O => \mac2X[m1][3]_i_1_n_0\
    );
\mac2X[m1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \tpd1_reg[vTap1x]\(0),
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \tpd1_reg[vTap1x]\(4),
      O => \mac2X[m1][4]_i_1_n_0\
    );
\mac2X[m1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \tpd1_reg[vTap1x]\(0),
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2X[m1][5]_i_1_n_0\
    );
\mac2X[m1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac2X[m1][11]_i_2_n_0\,
      I1 => \tpd1_reg[vTap1x]\(6),
      O => \mac2X[m1][6]_i_1_n_0\
    );
\mac2X[m1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(6),
      I1 => \mac2X[m1][11]_i_2_n_0\,
      I2 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][7]_i_1_n_0\
    );
\mac2X[m3][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(7),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => \mac2X[m3][11]_i_2_n_0\,
      O => \mac2X[m3][11]_i_1_n_0\
    );
\mac2X[m3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(4),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => \mac2X_reg[m_n_0_2][0]\,
      I3 => \tpd3_reg[vTap1x]\(1),
      I4 => \tpd3_reg[vTap1x]\(3),
      I5 => \tpd3_reg[vTap1x]\(5),
      O => \mac2X[m3][11]_i_2_n_0\
    );
\mac2X[m3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \tpd3_reg[vTap1x]\(1),
      O => \mac2X[m3][1]_i_1_n_0\
    );
\mac2X[m3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(1),
      I1 => \mac2X_reg[m_n_0_2][0]\,
      I2 => \tpd3_reg[vTap1x]\(2),
      O => \mac2X[m3][2]_i_1_n_0\
    );
\mac2X[m3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(2),
      I1 => \mac2X_reg[m_n_0_2][0]\,
      I2 => \tpd3_reg[vTap1x]\(1),
      I3 => \tpd3_reg[vTap1x]\(3),
      O => \mac2X[m3][3]_i_1_n_0\
    );
\mac2X[m3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(3),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => \mac2X_reg[m_n_0_2][0]\,
      I3 => \tpd3_reg[vTap1x]\(2),
      I4 => \tpd3_reg[vTap1x]\(4),
      O => \mac2X[m3][4]_i_1_n_0\
    );
\mac2X[m3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(4),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => \mac2X_reg[m_n_0_2][0]\,
      I3 => \tpd3_reg[vTap1x]\(1),
      I4 => \tpd3_reg[vTap1x]\(3),
      I5 => \tpd3_reg[vTap1x]\(5),
      O => \mac2X[m3][5]_i_1_n_0\
    );
\mac2X[m3][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac2X[m3][11]_i_2_n_0\,
      I1 => \tpd3_reg[vTap1x]\(6),
      O => \mac2X[m3][6]_i_1_n_0\
    );
\mac2X[m3][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(6),
      I1 => \mac2X[m3][11]_i_2_n_0\,
      I2 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][7]_i_1_n_0\
    );
\mac2X_reg[m1][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(0),
      Q => \mac2X_reg[m1]\(0)
    );
\mac2X_reg[m1][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][11]_i_1_n_0\,
      Q => \mac2X_reg[m1]\(11)
    );
\mac2X_reg[m1][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][1]_i_1_n_0\,
      Q => \mac2X_reg[m1]\(1)
    );
\mac2X_reg[m1][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][2]_i_1_n_0\,
      Q => \mac2X_reg[m1]\(2)
    );
\mac2X_reg[m1][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][3]_i_1_n_0\,
      Q => \mac2X_reg[m1]\(3)
    );
\mac2X_reg[m1][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][4]_i_1_n_0\,
      Q => \mac2X_reg[m1]\(4)
    );
\mac2X_reg[m1][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][5]_i_1_n_0\,
      Q => \mac2X_reg[m1]\(5)
    );
\mac2X_reg[m1][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][6]_i_1_n_0\,
      Q => \mac2X_reg[m1]\(6)
    );
\mac2X_reg[m1][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m1][7]_i_1_n_0\,
      Q => \mac2X_reg[m1]\(7)
    );
\mac2X_reg[m2]0__23_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2]0__23_carry_n_0\,
      CO(2) => \mac2X_reg[m2]0__23_carry_n_1\,
      CO(1) => \mac2X_reg[m2]0__23_carry_n_2\,
      CO(0) => \mac2X_reg[m2]0__23_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mac2X_reg[m2]0_carry__0_n_4\,
      DI(0) => '0',
      O(3 downto 0) => \mac2X_reg[m2]0\(10 downto 7),
      S(3) => \mac2X_reg[m2]0__23_carry_i_1_n_0\,
      S(2) => \mac2X_reg[m2]0__23_carry_i_2_n_0\,
      S(1) => \mac2X_reg[m2]0__23_carry_i_3_n_0\,
      S(0) => \mac2X_reg[m2]0__23_carry_i_4_n_0\
    );
\mac2X_reg[m2]0__23_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2]0__23_carry_n_0\,
      CO(3 downto 0) => \NLW_mac2X_reg[m2]0__23_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mac2X_reg[m2]0__23_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \mac2X_reg[m2]0\(11),
      S(3 downto 1) => B"000",
      S(0) => \mac2X_reg[m2]0__23_carry__0_i_1_n_0\
    );
\mac2X_reg[m2]0__23_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__1_n_6\,
      O => \mac2X_reg[m2]0__23_carry__0_i_1_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__1_n_6\,
      O => \mac2X_reg[m2]0__23_carry_i_1_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__1_n_7\,
      O => \mac2X_reg[m2]0__23_carry_i_2_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__0_n_4\,
      O => \mac2X_reg[m2]0__23_carry_i_3_n_0\
    );
\mac2X_reg[m2]0__23_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2]0_carry__0_n_5\,
      O => \mac2X_reg[m2]0__23_carry_i_4_n_0\
    );
\mac2X_reg[m2]0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2]0_carry_n_0\,
      CO(2) => \mac2X_reg[m2]0_carry_n_1\,
      CO(1) => \mac2X_reg[m2]0_carry_n_2\,
      CO(0) => \mac2X_reg[m2]0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \tpd2_reg[vTap1x]\(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => \mac2X_reg[m2]0\(4 downto 1),
      S(3) => \mac2X_reg[m2]0_carry_i_1_n_0\,
      S(2) => \mac2X_reg[m2]0_carry_i_2_n_0\,
      S(1) => \mac2X_reg[m2]0_carry_i_3_n_0\,
      S(0) => \mac2X_reg[m2]0_carry_i_4_n_0\
    );
\mac2X_reg[m2]0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2]0_carry_n_0\,
      CO(3) => \mac2X_reg[m2]0_carry__0_n_0\,
      CO(2) => \mac2X_reg[m2]0_carry__0_n_1\,
      CO(1) => \mac2X_reg[m2]0_carry__0_n_2\,
      CO(0) => \mac2X_reg[m2]0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tpd2_reg[vTap1x]\(6),
      DI(2 downto 0) => \tpd2_reg[vTap1x]\(7 downto 5),
      O(3) => \mac2X_reg[m2]0_carry__0_n_4\,
      O(2) => \mac2X_reg[m2]0_carry__0_n_5\,
      O(1 downto 0) => \mac2X_reg[m2]0\(6 downto 5),
      S(3) => \mac2X_reg[m2]0_carry__0_i_1_n_0\,
      S(2) => \mac2X_reg[m2]0_carry__0_i_2_n_0\,
      S(1) => \mac2X_reg[m2]0_carry__0_i_3_n_0\,
      S(0) => \mac2X_reg[m2]0_carry__0_i_4_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(6),
      O => \mac2X_reg[m2]0_carry__0_i_1_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      I1 => \tpd2_reg[vTap1x]\(5),
      O => \mac2X_reg[m2]0_carry__0_i_2_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(6),
      I1 => \tpd2_reg[vTap1x]\(4),
      O => \mac2X_reg[m2]0_carry__0_i_3_n_0\
    );
\mac2X_reg[m2]0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(5),
      I1 => \tpd2_reg[vTap1x]\(3),
      O => \mac2X_reg[m2]0_carry__0_i_4_n_0\
    );
\mac2X_reg[m2]0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2]0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_mac2X_reg[m2]0_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2X_reg[m2]0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tpd2_reg[vTap1x]\(7),
      O(3 downto 2) => \NLW_mac2X_reg[m2]0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac2X_reg[m2]0_carry__1_n_6\,
      O(0) => \mac2X_reg[m2]0_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac2X_reg[m2]0_carry__1_i_1_n_0\
    );
\mac2X_reg[m2]0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X_reg[m2]0_carry__1_i_1_n_0\
    );
\mac2X_reg[m2]0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(4),
      I1 => \tpd2_reg[vTap1x]\(2),
      O => \mac2X_reg[m2]0_carry_i_1_n_0\
    );
\mac2X_reg[m2]0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(3),
      I1 => \tpd2_reg[vTap1x]\(1),
      O => \mac2X_reg[m2]0_carry_i_2_n_0\
    );
\mac2X_reg[m2]0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(2),
      I1 => \mac2X_reg[m1]\(0),
      O => \mac2X_reg[m2]0_carry_i_3_n_0\
    );
\mac2X_reg[m2]0_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(1),
      O => \mac2X_reg[m2]0_carry_i_4_n_0\
    );
\mac2X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m1]\(0),
      Q => \mac2X_reg[m_n_0_2][0]\
    );
\mac2X_reg[m2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(10),
      Q => \mac2X_reg[m_n_0_2][10]\
    );
\mac2X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(11),
      Q => \mac2X_reg[m_n_0_2][11]\
    );
\mac2X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(1),
      Q => \mac2X_reg[m_n_0_2][1]\
    );
\mac2X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(2),
      Q => \mac2X_reg[m_n_0_2][2]\
    );
\mac2X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(3),
      Q => \mac2X_reg[m_n_0_2][3]\
    );
\mac2X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(4),
      Q => \mac2X_reg[m_n_0_2][4]\
    );
\mac2X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(5),
      Q => \mac2X_reg[m_n_0_2][5]\
    );
\mac2X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(6),
      Q => \mac2X_reg[m_n_0_2][6]\
    );
\mac2X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(7),
      Q => \mac2X_reg[m_n_0_2][7]\
    );
\mac2X_reg[m2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(8),
      Q => \mac2X_reg[m_n_0_2][8]\
    );
\mac2X_reg[m2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m2]0\(9),
      Q => \mac2X_reg[m_n_0_2][9]\
    );
\mac2X_reg[m3][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X_reg[m_n_0_2][0]\,
      Q => \mac2X_reg[m3]\(0)
    );
\mac2X_reg[m3][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][11]_i_1_n_0\,
      Q => \mac2X_reg[m3]\(11)
    );
\mac2X_reg[m3][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][1]_i_1_n_0\,
      Q => \mac2X_reg[m3]\(1)
    );
\mac2X_reg[m3][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][2]_i_1_n_0\,
      Q => \mac2X_reg[m3]\(2)
    );
\mac2X_reg[m3][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][3]_i_1_n_0\,
      Q => \mac2X_reg[m3]\(3)
    );
\mac2X_reg[m3][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][4]_i_1_n_0\,
      Q => \mac2X_reg[m3]\(4)
    );
\mac2X_reg[m3][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][5]_i_1_n_0\,
      Q => \mac2X_reg[m3]\(5)
    );
\mac2X_reg[m3][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][6]_i_1_n_0\,
      Q => \mac2X_reg[m3]\(6)
    );
\mac2X_reg[m3][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac2X[m3][7]_i_1_n_0\,
      Q => \mac2X_reg[m3]\(7)
    );
\mac2X_reg[mac]0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[mac]0__0_carry_n_0\,
      CO(2) => \mac2X_reg[mac]0__0_carry_n_1\,
      CO(1) => \mac2X_reg[mac]0__0_carry_n_2\,
      CO(0) => \mac2X_reg[mac]0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X_reg[mac]0__0_carry_i_1_n_0\,
      DI(2) => \mac2X_reg[mac]0__0_carry_i_2_n_0\,
      DI(1) => \mac2X_reg[mac]0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \mac2X_reg[mac]0__0_carry_i_4_n_0\,
      S(2) => \mac2X_reg[mac]0__0_carry_i_5_n_0\,
      S(1) => \mac2X_reg[mac]0__0_carry_i_6_n_0\,
      S(0) => \mac2X_reg[mac]0__0_carry_i_7_n_0\
    );
\mac2X_reg[mac]0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac]0__0_carry_n_0\,
      CO(3) => \mac2X_reg[mac]0__0_carry__0_n_0\,
      CO(2) => \mac2X_reg[mac]0__0_carry__0_n_1\,
      CO(1) => \mac2X_reg[mac]0__0_carry__0_n_2\,
      CO(0) => \mac2X_reg[mac]0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X_reg[mac]0__0_carry__0_i_1_n_0\,
      DI(2) => \mac2X_reg[mac]0__0_carry__0_i_2_n_0\,
      DI(1) => \mac2X_reg[mac]0__0_carry__0_i_3_n_0\,
      DI(0) => \mac2X_reg[mac]0__0_carry__0_i_4_n_0\,
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \mac2X_reg[mac]0__0_carry__0_i_5_n_0\,
      S(2) => \mac2X_reg[mac]0__0_carry__0_i_6_n_0\,
      S(1) => \mac2X_reg[mac]0__0_carry__0_i_7_n_0\,
      S(0) => \mac2X_reg[mac]0__0_carry__0_i_8_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][6]\,
      I1 => \mac2X_reg[m3]\(6),
      I2 => \mac2X_reg[m1]\(6),
      O => \mac2X_reg[mac]0__0_carry__0_i_1_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][5]\,
      I1 => \mac2X_reg[m3]\(5),
      I2 => \mac2X_reg[m1]\(5),
      O => \mac2X_reg[mac]0__0_carry__0_i_2_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][4]\,
      I1 => \mac2X_reg[m3]\(4),
      I2 => \mac2X_reg[m1]\(4),
      O => \mac2X_reg[mac]0__0_carry__0_i_3_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][3]\,
      I1 => \mac2X_reg[m3]\(3),
      I2 => \mac2X_reg[m1]\(3),
      O => \mac2X_reg[mac]0__0_carry__0_i_4_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][7]\,
      I1 => \mac2X_reg[m3]\(7),
      I2 => \mac2X_reg[m1]\(7),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_1_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_5_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][6]\,
      I1 => \mac2X_reg[m3]\(6),
      I2 => \mac2X_reg[m1]\(6),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_2_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_6_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][5]\,
      I1 => \mac2X_reg[m3]\(5),
      I2 => \mac2X_reg[m1]\(5),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_3_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_7_n_0\
    );
\mac2X_reg[mac]0__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][4]\,
      I1 => \mac2X_reg[m3]\(4),
      I2 => \mac2X_reg[m1]\(4),
      I3 => \mac2X_reg[mac]0__0_carry__0_i_4_n_0\,
      O => \mac2X_reg[mac]0__0_carry__0_i_8_n_0\
    );
\mac2X_reg[mac]0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac]0__0_carry__0_n_0\,
      CO(3) => \NLW_mac2X_reg[mac]0__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \mac2X_reg[mac]0__0_carry__1_n_1\,
      CO(1) => \mac2X_reg[mac]0__0_carry__1_n_2\,
      CO(0) => \mac2X_reg[mac]0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2X_reg[mac]0__0_carry__1_i_1_n_0\,
      DI(1) => \mac2X_reg[mac]0__0_carry__1_i_2_n_0\,
      DI(0) => \mac2X_reg[mac]0__0_carry__1_i_3_n_0\,
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \mac2X_reg[mac]0__0_carry__1_i_4_n_0\,
      S(2) => \mac2X_reg[mac]0__0_carry__1_i_5_n_0\,
      S(1) => \mac2X_reg[mac]0__0_carry__1_i_6_n_0\,
      S(0) => \mac2X_reg[mac]0__0_carry__1_i_7_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][9]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_1_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][8]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_2_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][7]\,
      I1 => \mac2X_reg[m3]\(7),
      I2 => \mac2X_reg[m1]\(7),
      O => \mac2X_reg[mac]0__0_carry__1_i_3_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DB4"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][10]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m_n_0_2][11]\,
      I3 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_4_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]0__0_carry__1_i_1_n_0\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m_n_0_2][10]\,
      I3 => \mac2X_reg[m1]\(11),
      O => \mac2X_reg[mac]0__0_carry__1_i_5_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][9]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      I3 => \mac2X_reg[mac]0__0_carry__1_i_2_n_0\,
      O => \mac2X_reg[mac]0__0_carry__1_i_6_n_0\
    );
\mac2X_reg[mac]0__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][8]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      I3 => \mac2X_reg[mac]0__0_carry__1_i_3_n_0\,
      O => \mac2X_reg[mac]0__0_carry__1_i_7_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][2]\,
      I1 => \mac2X_reg[m3]\(2),
      I2 => \mac2X_reg[m1]\(2),
      O => \mac2X_reg[mac]0__0_carry_i_1_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][1]\,
      I1 => \mac2X_reg[m3]\(1),
      I2 => \mac2X_reg[m1]\(1),
      O => \mac2X_reg[mac]0__0_carry_i_2_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \mac2X_reg[m3]\(0),
      I2 => \mac2X_reg[m1]\(0),
      O => \mac2X_reg[mac]0__0_carry_i_3_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][3]\,
      I1 => \mac2X_reg[m3]\(3),
      I2 => \mac2X_reg[m1]\(3),
      I3 => \mac2X_reg[mac]0__0_carry_i_1_n_0\,
      O => \mac2X_reg[mac]0__0_carry_i_4_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][2]\,
      I1 => \mac2X_reg[m3]\(2),
      I2 => \mac2X_reg[m1]\(2),
      I3 => \mac2X_reg[mac]0__0_carry_i_2_n_0\,
      O => \mac2X_reg[mac]0__0_carry_i_5_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][1]\,
      I1 => \mac2X_reg[m3]\(1),
      I2 => \mac2X_reg[m1]\(1),
      I3 => \mac2X_reg[mac]0__0_carry_i_3_n_0\,
      O => \mac2X_reg[mac]0__0_carry_i_6_n_0\
    );
\mac2X_reg[mac]0__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \mac2X_reg[m3]\(0),
      I2 => \mac2X_reg[m1]\(0),
      O => \mac2X_reg[mac]0__0_carry_i_7_n_0\
    );
\mac2X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(0),
      Q => \mac2X_reg[mac]\(0)
    );
\mac2X_reg[mac][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(10),
      Q => \mac2X_reg[mac]\(10)
    );
\mac2X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(11),
      Q => \mac2X_reg[mac]\(11)
    );
\mac2X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(1),
      Q => \mac2X_reg[mac]\(1)
    );
\mac2X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(2),
      Q => \mac2X_reg[mac]\(2)
    );
\mac2X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(3),
      Q => \mac2X_reg[mac]\(3)
    );
\mac2X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(4),
      Q => \mac2X_reg[mac]\(4)
    );
\mac2X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(5),
      Q => \mac2X_reg[mac]\(5)
    );
\mac2X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(6),
      Q => \mac2X_reg[mac]\(6)
    );
\mac2X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(7),
      Q => \mac2X_reg[mac]\(7)
    );
\mac2X_reg[mac][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(8),
      Q => \mac2X_reg[mac]\(8)
    );
\mac2X_reg[mac][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_0_in(9),
      Q => \mac2X_reg[mac]\(9)
    );
\mac3X[m2][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(7),
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \mac3X[m2][11]_i_2_n_0\,
      O => \mac3X[m2][11]_i_1_n_0\
    );
\mac3X[m2][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(4),
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \tpd2_reg[vTap2x]\(0),
      I3 => \tpd2_reg[vTap2x]\(1),
      I4 => \tpd2_reg[vTap2x]\(3),
      I5 => \tpd2_reg[vTap2x]\(5),
      O => \mac3X[m2][11]_i_2_n_0\
    );
\mac3X[m2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(0),
      I1 => \tpd2_reg[vTap2x]\(1),
      O => \mac3X[m2][1]_i_1_n_0\
    );
\mac3X[m2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(1),
      I1 => \tpd2_reg[vTap2x]\(0),
      I2 => \tpd2_reg[vTap2x]\(2),
      O => \mac3X[m2][2]_i_1_n_0\
    );
\mac3X[m2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(2),
      I1 => \tpd2_reg[vTap2x]\(0),
      I2 => \tpd2_reg[vTap2x]\(1),
      I3 => \tpd2_reg[vTap2x]\(3),
      O => \mac3X[m2][3]_i_1_n_0\
    );
\mac3X[m2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(3),
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \tpd2_reg[vTap2x]\(0),
      I3 => \tpd2_reg[vTap2x]\(2),
      I4 => \tpd2_reg[vTap2x]\(4),
      O => \mac3X[m2][4]_i_1_n_0\
    );
\mac3X[m2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(4),
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \tpd2_reg[vTap2x]\(0),
      I3 => \tpd2_reg[vTap2x]\(1),
      I4 => \tpd2_reg[vTap2x]\(3),
      I5 => \tpd2_reg[vTap2x]\(5),
      O => \mac3X[m2][5]_i_1_n_0\
    );
\mac3X[m2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mac3X[m2][11]_i_2_n_0\,
      I1 => \tpd2_reg[vTap2x]\(6),
      O => \mac3X[m2][6]_i_1_n_0\
    );
\mac3X[m2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(6),
      I1 => \mac3X[m2][11]_i_2_n_0\,
      I2 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][7]_i_1_n_0\
    );
\mac3X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap2x]\(0),
      Q => \mac3X_reg[m_n_0_2][0]\
    );
\mac3X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][11]_i_1_n_0\,
      Q => \mac3X_reg[m_n_0_2][11]\
    );
\mac3X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][1]_i_1_n_0\,
      Q => \mac3X_reg[m_n_0_2][1]\
    );
\mac3X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][2]_i_1_n_0\,
      Q => \mac3X_reg[m_n_0_2][2]\
    );
\mac3X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][3]_i_1_n_0\,
      Q => \mac3X_reg[m_n_0_2][3]\
    );
\mac3X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][4]_i_1_n_0\,
      Q => \mac3X_reg[m_n_0_2][4]\
    );
\mac3X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][5]_i_1_n_0\,
      Q => \mac3X_reg[m_n_0_2][5]\
    );
\mac3X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][6]_i_1_n_0\,
      Q => \mac3X_reg[m_n_0_2][6]\
    );
\mac3X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X[m2][7]_i_1_n_0\,
      Q => \mac3X_reg[m_n_0_2][7]\
    );
\mac3X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][0]\,
      Q => \mac3X_reg[mac]\(0)
    );
\mac3X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][11]\,
      Q => \mac3X_reg[mac]\(11)
    );
\mac3X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][1]\,
      Q => \mac3X_reg[mac]\(1)
    );
\mac3X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][2]\,
      Q => \mac3X_reg[mac]\(2)
    );
\mac3X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][3]\,
      Q => \mac3X_reg[mac]\(3)
    );
\mac3X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][4]\,
      Q => \mac3X_reg[mac]\(4)
    );
\mac3X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][5]\,
      Q => \mac3X_reg[mac]\(5)
    );
\mac3X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][6]\,
      Q => \mac3X_reg[mac]\(6)
    );
\mac3X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \mac3X_reg[m_n_0_2][7]\,
      Q => \mac3X_reg[mac]\(7)
    );
\o1Data[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(9),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_2_n_0\
    );
\o1Data[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(8),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_3_n_0\
    );
\o1Data[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(7),
      I1 => \mac3X_reg[mac]\(7),
      I2 => \mac1X_reg[mac]\(7),
      O => \o1Data[11]_i_4_n_0\
    );
\o1Data[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DB4"
    )
        port map (
      I0 => \mac2X_reg[mac]\(10),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac2X_reg[mac]\(11),
      I3 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_5_n_0\
    );
\o1Data[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \o1Data[11]_i_2_n_0\,
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac2X_reg[mac]\(10),
      I3 => \mac1X_reg[mac]\(11),
      O => \o1Data[11]_i_6_n_0\
    );
\o1Data[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(9),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      I3 => \o1Data[11]_i_3_n_0\,
      O => \o1Data[11]_i_7_n_0\
    );
\o1Data[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(8),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      I3 => \o1Data[11]_i_4_n_0\,
      O => \o1Data[11]_i_8_n_0\
    );
\o1Data[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(2),
      I1 => \mac3X_reg[mac]\(2),
      I2 => \mac1X_reg[mac]\(2),
      O => \o1Data[3]_i_2_n_0\
    );
\o1Data[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(1),
      I1 => \mac3X_reg[mac]\(1),
      I2 => \mac1X_reg[mac]\(1),
      O => \o1Data[3]_i_3_n_0\
    );
\o1Data[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(0),
      I1 => \mac3X_reg[mac]\(0),
      I2 => \mac1X_reg[mac]\(0),
      O => \o1Data[3]_i_4_n_0\
    );
\o1Data[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(3),
      I1 => \mac3X_reg[mac]\(3),
      I2 => \mac1X_reg[mac]\(3),
      I3 => \o1Data[3]_i_2_n_0\,
      O => \o1Data[3]_i_5_n_0\
    );
\o1Data[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(2),
      I1 => \mac3X_reg[mac]\(2),
      I2 => \mac1X_reg[mac]\(2),
      I3 => \o1Data[3]_i_3_n_0\,
      O => \o1Data[3]_i_6_n_0\
    );
\o1Data[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(1),
      I1 => \mac3X_reg[mac]\(1),
      I2 => \mac1X_reg[mac]\(1),
      I3 => \o1Data[3]_i_4_n_0\,
      O => \o1Data[3]_i_7_n_0\
    );
\o1Data[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2X_reg[mac]\(0),
      I1 => \mac3X_reg[mac]\(0),
      I2 => \mac1X_reg[mac]\(0),
      O => \o1Data[3]_i_8_n_0\
    );
\o1Data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(6),
      I1 => \mac3X_reg[mac]\(6),
      I2 => \mac1X_reg[mac]\(6),
      O => \o1Data[7]_i_2_n_0\
    );
\o1Data[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(5),
      I1 => \mac3X_reg[mac]\(5),
      I2 => \mac1X_reg[mac]\(5),
      O => \o1Data[7]_i_3_n_0\
    );
\o1Data[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(4),
      I1 => \mac3X_reg[mac]\(4),
      I2 => \mac1X_reg[mac]\(4),
      O => \o1Data[7]_i_4_n_0\
    );
\o1Data[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(3),
      I1 => \mac3X_reg[mac]\(3),
      I2 => \mac1X_reg[mac]\(3),
      O => \o1Data[7]_i_5_n_0\
    );
\o1Data[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(7),
      I1 => \mac3X_reg[mac]\(7),
      I2 => \mac1X_reg[mac]\(7),
      I3 => \o1Data[7]_i_2_n_0\,
      O => \o1Data[7]_i_6_n_0\
    );
\o1Data[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(6),
      I1 => \mac3X_reg[mac]\(6),
      I2 => \mac1X_reg[mac]\(6),
      I3 => \o1Data[7]_i_3_n_0\,
      O => \o1Data[7]_i_7_n_0\
    );
\o1Data[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(5),
      I1 => \mac3X_reg[mac]\(5),
      I2 => \mac1X_reg[mac]\(5),
      I3 => \o1Data[7]_i_4_n_0\,
      O => \o1Data[7]_i_8_n_0\
    );
\o1Data[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(4),
      I1 => \mac3X_reg[mac]\(4),
      I2 => \mac1X_reg[mac]\(4),
      I3 => \o1Data[7]_i_5_n_0\,
      O => \o1Data[7]_i_9_n_0\
    );
\o1Data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[3]_i_1_n_7\,
      Q => o1Data(0)
    );
\o1Data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[11]_i_1_n_4\,
      Q => o1Data(11)
    );
\o1Data_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o1Data_reg[7]_i_1_n_0\,
      CO(3) => \NLW_o1Data_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \o1Data_reg[11]_i_1_n_1\,
      CO(1) => \o1Data_reg[11]_i_1_n_2\,
      CO(0) => \o1Data_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \o1Data[11]_i_2_n_0\,
      DI(1) => \o1Data[11]_i_3_n_0\,
      DI(0) => \o1Data[11]_i_4_n_0\,
      O(3) => \o1Data_reg[11]_i_1_n_4\,
      O(2 downto 1) => \NLW_o1Data_reg[11]_i_1_O_UNCONNECTED\(2 downto 1),
      O(0) => \o1Data_reg[11]_i_1_n_7\,
      S(3) => \o1Data[11]_i_5_n_0\,
      S(2) => \o1Data[11]_i_6_n_0\,
      S(1) => \o1Data[11]_i_7_n_0\,
      S(0) => \o1Data[11]_i_8_n_0\
    );
\o1Data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[3]_i_1_n_6\,
      Q => o1Data(1)
    );
\o1Data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[3]_i_1_n_5\,
      Q => o1Data(2)
    );
\o1Data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[3]_i_1_n_4\,
      Q => o1Data(3)
    );
\o1Data_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o1Data_reg[3]_i_1_n_0\,
      CO(2) => \o1Data_reg[3]_i_1_n_1\,
      CO(1) => \o1Data_reg[3]_i_1_n_2\,
      CO(0) => \o1Data_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \o1Data[3]_i_2_n_0\,
      DI(2) => \o1Data[3]_i_3_n_0\,
      DI(1) => \o1Data[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \o1Data_reg[3]_i_1_n_4\,
      O(2) => \o1Data_reg[3]_i_1_n_5\,
      O(1) => \o1Data_reg[3]_i_1_n_6\,
      O(0) => \o1Data_reg[3]_i_1_n_7\,
      S(3) => \o1Data[3]_i_5_n_0\,
      S(2) => \o1Data[3]_i_6_n_0\,
      S(1) => \o1Data[3]_i_7_n_0\,
      S(0) => \o1Data[3]_i_8_n_0\
    );
\o1Data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[7]_i_1_n_7\,
      Q => o1Data(4)
    );
\o1Data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[7]_i_1_n_6\,
      Q => o1Data(5)
    );
\o1Data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[7]_i_1_n_5\,
      Q => o1Data(6)
    );
\o1Data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[7]_i_1_n_4\,
      Q => o1Data(7)
    );
\o1Data_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o1Data_reg[3]_i_1_n_0\,
      CO(3) => \o1Data_reg[7]_i_1_n_0\,
      CO(2) => \o1Data_reg[7]_i_1_n_1\,
      CO(1) => \o1Data_reg[7]_i_1_n_2\,
      CO(0) => \o1Data_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \o1Data[7]_i_2_n_0\,
      DI(2) => \o1Data[7]_i_3_n_0\,
      DI(1) => \o1Data[7]_i_4_n_0\,
      DI(0) => \o1Data[7]_i_5_n_0\,
      O(3) => \o1Data_reg[7]_i_1_n_4\,
      O(2) => \o1Data_reg[7]_i_1_n_5\,
      O(1) => \o1Data_reg[7]_i_1_n_6\,
      O(0) => \o1Data_reg[7]_i_1_n_7\,
      S(3) => \o1Data[7]_i_6_n_0\,
      S(2) => \o1Data[7]_i_7_n_0\,
      S(1) => \o1Data[7]_i_8_n_0\,
      S(0) => \o1Data[7]_i_9_n_0\
    );
\o1Data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \o1Data_reg[11]_i_1_n_7\,
      Q => o1Data(8)
    );
\tpd1_reg[vTap0x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(0),
      Q => \tpd1_reg[vTap0x]\(0)
    );
\tpd1_reg[vTap0x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(1),
      Q => \tpd1_reg[vTap0x]\(1)
    );
\tpd1_reg[vTap0x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(2),
      Q => \tpd1_reg[vTap0x]\(2)
    );
\tpd1_reg[vTap0x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(3),
      Q => \tpd1_reg[vTap0x]\(3)
    );
\tpd1_reg[vTap0x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(4),
      Q => \tpd1_reg[vTap0x]\(4)
    );
\tpd1_reg[vTap0x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(5),
      Q => \tpd1_reg[vTap0x]\(5)
    );
\tpd1_reg[vTap0x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(6),
      Q => \tpd1_reg[vTap0x]\(6)
    );
\tpd1_reg[vTap0x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap0x(7),
      Q => \tpd1_reg[vTap0x]\(7)
    );
\tpd1_reg[vTap1x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(0),
      Q => \tpd1_reg[vTap1x]\(0)
    );
\tpd1_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(1),
      Q => \tpd1_reg[vTap1x]\(1)
    );
\tpd1_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(2),
      Q => \tpd1_reg[vTap1x]\(2)
    );
\tpd1_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(3),
      Q => \tpd1_reg[vTap1x]\(3)
    );
\tpd1_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(4),
      Q => \tpd1_reg[vTap1x]\(4)
    );
\tpd1_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(5),
      Q => \tpd1_reg[vTap1x]\(5)
    );
\tpd1_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(6),
      Q => \tpd1_reg[vTap1x]\(6)
    );
\tpd1_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap1x(7),
      Q => \tpd1_reg[vTap1x]\(7)
    );
\tpd1_reg[vTap2x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(0),
      Q => \tpd1_reg[vTap2x]\(0)
    );
\tpd1_reg[vTap2x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(1),
      Q => \tpd1_reg[vTap2x]\(1)
    );
\tpd1_reg[vTap2x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(2),
      Q => \tpd1_reg[vTap2x]\(2)
    );
\tpd1_reg[vTap2x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(3),
      Q => \tpd1_reg[vTap2x]\(3)
    );
\tpd1_reg[vTap2x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(4),
      Q => \tpd1_reg[vTap2x]\(4)
    );
\tpd1_reg[vTap2x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(5),
      Q => \tpd1_reg[vTap2x]\(5)
    );
\tpd1_reg[vTap2x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(6),
      Q => \tpd1_reg[vTap2x]\(6)
    );
\tpd1_reg[vTap2x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => vTap2x(7),
      Q => \tpd1_reg[vTap2x]\(7)
    );
\tpd2_reg[vTap0x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(0),
      Q => \tpd2_reg[vTap0x]\(0)
    );
\tpd2_reg[vTap0x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(1),
      Q => \tpd2_reg[vTap0x]\(1)
    );
\tpd2_reg[vTap0x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(2),
      Q => \tpd2_reg[vTap0x]\(2)
    );
\tpd2_reg[vTap0x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(3),
      Q => \tpd2_reg[vTap0x]\(3)
    );
\tpd2_reg[vTap0x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(4),
      Q => \tpd2_reg[vTap0x]\(4)
    );
\tpd2_reg[vTap0x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(5),
      Q => \tpd2_reg[vTap0x]\(5)
    );
\tpd2_reg[vTap0x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(6),
      Q => \tpd2_reg[vTap0x]\(6)
    );
\tpd2_reg[vTap0x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap0x]\(7),
      Q => \tpd2_reg[vTap0x]\(7)
    );
\tpd2_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(1),
      Q => \tpd2_reg[vTap1x]\(1)
    );
\tpd2_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(2),
      Q => \tpd2_reg[vTap1x]\(2)
    );
\tpd2_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(3),
      Q => \tpd2_reg[vTap1x]\(3)
    );
\tpd2_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(4),
      Q => \tpd2_reg[vTap1x]\(4)
    );
\tpd2_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(5),
      Q => \tpd2_reg[vTap1x]\(5)
    );
\tpd2_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(6),
      Q => \tpd2_reg[vTap1x]\(6)
    );
\tpd2_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap1x]\(7),
      Q => \tpd2_reg[vTap1x]\(7)
    );
\tpd2_reg[vTap2x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(0),
      Q => \tpd2_reg[vTap2x]\(0)
    );
\tpd2_reg[vTap2x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(1),
      Q => \tpd2_reg[vTap2x]\(1)
    );
\tpd2_reg[vTap2x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(2),
      Q => \tpd2_reg[vTap2x]\(2)
    );
\tpd2_reg[vTap2x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(3),
      Q => \tpd2_reg[vTap2x]\(3)
    );
\tpd2_reg[vTap2x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(4),
      Q => \tpd2_reg[vTap2x]\(4)
    );
\tpd2_reg[vTap2x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(5),
      Q => \tpd2_reg[vTap2x]\(5)
    );
\tpd2_reg[vTap2x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(6),
      Q => \tpd2_reg[vTap2x]\(6)
    );
\tpd2_reg[vTap2x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd1_reg[vTap2x]\(7),
      Q => \tpd2_reg[vTap2x]\(7)
    );
\tpd3_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(1),
      Q => \tpd3_reg[vTap1x]\(1)
    );
\tpd3_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(2),
      Q => \tpd3_reg[vTap1x]\(2)
    );
\tpd3_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(3),
      Q => \tpd3_reg[vTap1x]\(3)
    );
\tpd3_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(4),
      Q => \tpd3_reg[vTap1x]\(4)
    );
\tpd3_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(5),
      Q => \tpd3_reg[vTap1x]\(5)
    );
\tpd3_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(6),
      Q => \tpd3_reg[vTap1x]\(6)
    );
\tpd3_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \tpd2_reg[vTap1x]\(7),
      Q => \tpd3_reg[vTap1x]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_raw2rgb is
  port (
    \rgreen_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \tap1_d2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rgreen_reg[5]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rgreen_reg[12]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rgreen_reg[6]_0\ : out STD_LOGIC;
    \rgreen_reg[7]_0\ : out STD_LOGIC;
    \rgreen_reg[8]_0\ : out STD_LOGIC;
    \rgreen_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rgreen_reg[9]_0\ : out STD_LOGIC;
    \rgreen_reg[10]_0\ : out STD_LOGIC;
    \rgreen_reg[11]_2\ : out STD_LOGIC;
    \tap2_d2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \rred_reg[11]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rgreen_reg[12]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \g_0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \b_0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \taps2x_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_axis_ycont_reg[8]\ : in STD_LOGIC;
    \m_axis_xcont_reg[11]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \taps1x_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \taps0x_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    \tap0_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tap0_d1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tap0_d1_reg[11]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_raw2rgb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_raw2rgb is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rgreen[11]_i_11_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_12_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_13_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_16_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_17_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_18_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_19_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_25_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_26_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_27_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_10_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_11_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_12_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_13_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_15_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_16_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_17_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_18_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_25_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_26_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_27_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_28_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_29_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_30_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_31_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_32_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_33_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_34_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_35_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_36_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_41_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_42_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_43_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_44_n_0\ : STD_LOGIC;
  signal \^rgreen_reg[11]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rgreen_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_7_n_4\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_7_n_5\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_7_n_6\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \^rgreen_reg[12]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rgreen_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_24_n_1\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_24_n_2\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_24_n_3\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_9_n_1\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal tap1_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tap1_d2_reg[11]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tap2_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tap2_d2_reg[11]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rgreen_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rgreen_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rgreen_reg[11]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rgreen_reg[7]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgreen_reg[7]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgreen_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rgreen_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rgreen_reg[7]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rgreen_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \rgreen_reg[11]_1\(3 downto 0) <= \^rgreen_reg[11]_1\(3 downto 0);
  \rgreen_reg[12]_0\(7 downto 0) <= \^rgreen_reg[12]_0\(7 downto 0);
  \tap1_d2_reg[11]_0\(7 downto 0) <= \^tap1_d2_reg[11]_0\(7 downto 0);
  \tap2_d2_reg[11]_0\(7 downto 0) <= \^tap2_d2_reg[11]_0\(7 downto 0);
\rblue_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_2\(6),
      Q => \b_0_reg[7]\(6),
      R => AR(0)
    );
\rblue_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_2\(7),
      Q => \b_0_reg[7]\(7),
      R => AR(0)
    );
\rblue_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_2\(0),
      Q => \b_0_reg[7]\(0),
      R => AR(0)
    );
\rblue_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_2\(1),
      Q => \b_0_reg[7]\(1),
      R => AR(0)
    );
\rblue_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_2\(2),
      Q => \b_0_reg[7]\(2),
      R => AR(0)
    );
\rblue_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_2\(3),
      Q => \b_0_reg[7]\(3),
      R => AR(0)
    );
\rblue_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_2\(4),
      Q => \b_0_reg[7]\(4),
      R => AR(0)
    );
\rblue_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_2\(5),
      Q => \b_0_reg[7]\(5),
      R => AR(0)
    );
\rgreen[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^rgreen_reg[11]_1\(2),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^rgreen_reg[12]_0\(5),
      I4 => \m_axis_xcont_reg[11]\,
      I5 => \rgreen_reg[11]_i_7_n_5\,
      O => \rgreen_reg[10]_0\
    );
\rgreen[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(6),
      I1 => \taps0x_reg[11]\(10),
      O => \rgreen[11]_i_11_n_0\
    );
\rgreen[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(5),
      I1 => \taps0x_reg[11]\(9),
      O => \rgreen[11]_i_12_n_0\
    );
\rgreen[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(4),
      I1 => \taps0x_reg[11]\(8),
      O => \rgreen[11]_i_13_n_0\
    );
\rgreen[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(7),
      I1 => \taps2x_reg[11]\(11),
      O => \rgreen[11]_i_16_n_0\
    );
\rgreen[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(6),
      I1 => \taps2x_reg[11]\(10),
      O => \rgreen[11]_i_17_n_0\
    );
\rgreen[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(5),
      I1 => \taps2x_reg[11]\(9),
      O => \rgreen[11]_i_18_n_0\
    );
\rgreen[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(4),
      I1 => \taps2x_reg[11]\(8),
      O => \rgreen[11]_i_19_n_0\
    );
\rgreen[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^rgreen_reg[11]_1\(3),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^rgreen_reg[12]_0\(6),
      I4 => \m_axis_xcont_reg[11]\,
      I5 => \rgreen_reg[11]_i_7_n_4\,
      O => \rgreen_reg[11]_2\
    );
\rgreen[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => D(11),
      O => \rgreen_reg[11]_0\(0)
    );
\rgreen[11]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap2_d2_reg[11]_0\(6),
      I1 => D(10),
      O => \rgreen[11]_i_25_n_0\
    );
\rgreen[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap2_d2_reg[11]_0\(5),
      I1 => D(9),
      O => \rgreen[11]_i_26_n_0\
    );
\rgreen[11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap2_d2_reg[11]_0\(4),
      I1 => D(8),
      O => \rgreen[11]_i_27_n_0\
    );
\rgreen[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^o\(0),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^rgreen_reg[12]_0\(0),
      I4 => \m_axis_xcont_reg[11]\,
      I5 => \rgreen_reg[7]_i_6_n_6\,
      O => \rgreen_reg[5]_0\
    );
\rgreen[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^o\(1),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^rgreen_reg[12]_0\(1),
      I4 => \m_axis_xcont_reg[11]\,
      I5 => \rgreen_reg[7]_i_6_n_5\,
      O => \rgreen_reg[6]_0\
    );
\rgreen[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(3),
      I1 => \taps0x_reg[11]\(7),
      O => \rgreen[7]_i_10_n_0\
    );
\rgreen[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(2),
      I1 => \taps0x_reg[11]\(6),
      O => \rgreen[7]_i_11_n_0\
    );
\rgreen[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(1),
      I1 => \taps0x_reg[11]\(5),
      O => \rgreen[7]_i_12_n_0\
    );
\rgreen[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(0),
      I1 => \taps0x_reg[11]\(4),
      O => \rgreen[7]_i_13_n_0\
    );
\rgreen[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(3),
      I1 => \taps2x_reg[11]\(7),
      O => \rgreen[7]_i_15_n_0\
    );
\rgreen[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(2),
      I1 => \taps2x_reg[11]\(6),
      O => \rgreen[7]_i_16_n_0\
    );
\rgreen[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(1),
      I1 => \taps2x_reg[11]\(5),
      O => \rgreen[7]_i_17_n_0\
    );
\rgreen[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d2_reg[11]_0\(0),
      I1 => \taps2x_reg[11]\(4),
      O => \rgreen[7]_i_18_n_0\
    );
\rgreen[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^o\(2),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^rgreen_reg[12]_0\(2),
      I4 => \m_axis_xcont_reg[11]\,
      I5 => \rgreen_reg[7]_i_6_n_4\,
      O => \rgreen_reg[7]_0\
    );
\rgreen[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap2_d2_reg[11]_0\(3),
      I1 => D(7),
      O => \rgreen[7]_i_25_n_0\
    );
\rgreen[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap2_d2_reg[11]_0\(2),
      I1 => D(6),
      O => \rgreen[7]_i_26_n_0\
    );
\rgreen[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap2_d2_reg[11]_0\(1),
      I1 => D(5),
      O => \rgreen[7]_i_27_n_0\
    );
\rgreen[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap2_d2_reg[11]_0\(0),
      I1 => D(4),
      O => \rgreen[7]_i_28_n_0\
    );
\rgreen[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap1_d1(3),
      I1 => \taps0x_reg[11]\(3),
      O => \rgreen[7]_i_29_n_0\
    );
\rgreen[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap1_d1(2),
      I1 => \taps0x_reg[11]\(2),
      O => \rgreen[7]_i_30_n_0\
    );
\rgreen[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap1_d1(1),
      I1 => \taps0x_reg[11]\(1),
      O => \rgreen[7]_i_31_n_0\
    );
\rgreen[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap1_d1(0),
      I1 => \taps0x_reg[11]\(0),
      O => \rgreen[7]_i_32_n_0\
    );
\rgreen[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap1_d1(3),
      I1 => \taps2x_reg[11]\(3),
      O => \rgreen[7]_i_33_n_0\
    );
\rgreen[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap1_d1(2),
      I1 => \taps2x_reg[11]\(2),
      O => \rgreen[7]_i_34_n_0\
    );
\rgreen[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap1_d1(1),
      I1 => \taps2x_reg[11]\(1),
      O => \rgreen[7]_i_35_n_0\
    );
\rgreen[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap1_d1(0),
      I1 => \taps2x_reg[11]\(0),
      O => \rgreen[7]_i_36_n_0\
    );
\rgreen[7]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap2_d1(3),
      I1 => D(3),
      O => \rgreen[7]_i_41_n_0\
    );
\rgreen[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap2_d1(2),
      I1 => D(2),
      O => \rgreen[7]_i_42_n_0\
    );
\rgreen[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap2_d1(1),
      I1 => D(1),
      O => \rgreen[7]_i_43_n_0\
    );
\rgreen[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap2_d1(0),
      I1 => D(0),
      O => \rgreen[7]_i_44_n_0\
    );
\rgreen[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^rgreen_reg[11]_1\(0),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^rgreen_reg[12]_0\(3),
      I4 => \m_axis_xcont_reg[11]\,
      I5 => \rgreen_reg[11]_i_7_n_7\,
      O => \rgreen_reg[8]_0\
    );
\rgreen[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^rgreen_reg[11]_1\(1),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^rgreen_reg[12]_0\(4),
      I4 => \m_axis_xcont_reg[11]\,
      I5 => \rgreen_reg[11]_i_7_n_6\,
      O => \rgreen_reg[9]_0\
    );
\rgreen_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_1\(5),
      Q => \g_0_reg[7]\(5),
      R => AR(0)
    );
\rgreen_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_1\(6),
      Q => \g_0_reg[7]\(6),
      R => AR(0)
    );
\rgreen_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgreen_reg[7]_i_5_n_0\,
      CO(3) => \NLW_rgreen_reg[11]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \rgreen_reg[11]_i_5_n_1\,
      CO(1) => \rgreen_reg[11]_i_5_n_2\,
      CO(0) => \rgreen_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^tap1_d2_reg[11]_0\(6 downto 4),
      O(3 downto 0) => \^rgreen_reg[11]_1\(3 downto 0),
      S(3) => S(0),
      S(2) => \rgreen[11]_i_11_n_0\,
      S(1) => \rgreen[11]_i_12_n_0\,
      S(0) => \rgreen[11]_i_13_n_0\
    );
\rgreen_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgreen_reg[7]_i_6_n_0\,
      CO(3) => \NLW_rgreen_reg[11]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \rgreen_reg[11]_i_7_n_1\,
      CO(1) => \rgreen_reg[11]_i_7_n_2\,
      CO(0) => \rgreen_reg[11]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^tap1_d2_reg[11]_0\(6 downto 4),
      O(3) => \rgreen_reg[11]_i_7_n_4\,
      O(2) => \rgreen_reg[11]_i_7_n_5\,
      O(1) => \rgreen_reg[11]_i_7_n_6\,
      O(0) => \rgreen_reg[11]_i_7_n_7\,
      S(3) => \rgreen[11]_i_16_n_0\,
      S(2) => \rgreen[11]_i_17_n_0\,
      S(1) => \rgreen[11]_i_18_n_0\,
      S(0) => \rgreen[11]_i_19_n_0\
    );
\rgreen_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgreen_reg[7]_i_8_n_0\,
      CO(3) => \NLW_rgreen_reg[11]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \rgreen_reg[11]_i_9_n_1\,
      CO(1) => \rgreen_reg[11]_i_9_n_2\,
      CO(0) => \rgreen_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^tap2_d2_reg[11]_0\(6 downto 4),
      O(3 downto 0) => data0(6 downto 3),
      S(3) => \taps1x_reg[11]\(0),
      S(2) => \rgreen[11]_i_25_n_0\,
      S(1) => \rgreen[11]_i_26_n_0\,
      S(0) => \rgreen[11]_i_27_n_0\
    );
\rgreen_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_1\(7),
      Q => \g_0_reg[7]\(7),
      R => AR(0)
    );
\rgreen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_1\(0),
      Q => \g_0_reg[7]\(0),
      R => AR(0)
    );
\rgreen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_1\(1),
      Q => \g_0_reg[7]\(1),
      R => AR(0)
    );
\rgreen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_1\(2),
      Q => \g_0_reg[7]\(2),
      R => AR(0)
    );
\rgreen_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgreen_reg[7]_i_14_n_0\,
      CO(2) => \rgreen_reg[7]_i_14_n_1\,
      CO(1) => \rgreen_reg[7]_i_14_n_2\,
      CO(0) => \rgreen_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tap1_d1(3 downto 0),
      O(3 downto 0) => \NLW_rgreen_reg[7]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgreen[7]_i_33_n_0\,
      S(2) => \rgreen[7]_i_34_n_0\,
      S(1) => \rgreen[7]_i_35_n_0\,
      S(0) => \rgreen[7]_i_36_n_0\
    );
\rgreen_reg[7]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgreen_reg[7]_i_24_n_0\,
      CO(2) => \rgreen_reg[7]_i_24_n_1\,
      CO(1) => \rgreen_reg[7]_i_24_n_2\,
      CO(0) => \rgreen_reg[7]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tap2_d1(3 downto 0),
      O(3 downto 0) => \NLW_rgreen_reg[7]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgreen[7]_i_41_n_0\,
      S(2) => \rgreen[7]_i_42_n_0\,
      S(1) => \rgreen[7]_i_43_n_0\,
      S(0) => \rgreen[7]_i_44_n_0\
    );
\rgreen_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgreen_reg[7]_i_9_n_0\,
      CO(3) => \rgreen_reg[7]_i_5_n_0\,
      CO(2) => \rgreen_reg[7]_i_5_n_1\,
      CO(1) => \rgreen_reg[7]_i_5_n_2\,
      CO(0) => \rgreen_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tap1_d2_reg[11]_0\(3 downto 0),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_rgreen_reg[7]_i_5_O_UNCONNECTED\(0),
      S(3) => \rgreen[7]_i_10_n_0\,
      S(2) => \rgreen[7]_i_11_n_0\,
      S(1) => \rgreen[7]_i_12_n_0\,
      S(0) => \rgreen[7]_i_13_n_0\
    );
\rgreen_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgreen_reg[7]_i_14_n_0\,
      CO(3) => \rgreen_reg[7]_i_6_n_0\,
      CO(2) => \rgreen_reg[7]_i_6_n_1\,
      CO(1) => \rgreen_reg[7]_i_6_n_2\,
      CO(0) => \rgreen_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tap1_d2_reg[11]_0\(3 downto 0),
      O(3) => \rgreen_reg[7]_i_6_n_4\,
      O(2) => \rgreen_reg[7]_i_6_n_5\,
      O(1) => \rgreen_reg[7]_i_6_n_6\,
      O(0) => \NLW_rgreen_reg[7]_i_6_O_UNCONNECTED\(0),
      S(3) => \rgreen[7]_i_15_n_0\,
      S(2) => \rgreen[7]_i_16_n_0\,
      S(1) => \rgreen[7]_i_17_n_0\,
      S(0) => \rgreen[7]_i_18_n_0\
    );
\rgreen_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgreen_reg[7]_i_24_n_0\,
      CO(3) => \rgreen_reg[7]_i_8_n_0\,
      CO(2) => \rgreen_reg[7]_i_8_n_1\,
      CO(1) => \rgreen_reg[7]_i_8_n_2\,
      CO(0) => \rgreen_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tap2_d2_reg[11]_0\(3 downto 0),
      O(3 downto 1) => data0(2 downto 0),
      O(0) => \NLW_rgreen_reg[7]_i_8_O_UNCONNECTED\(0),
      S(3) => \rgreen[7]_i_25_n_0\,
      S(2) => \rgreen[7]_i_26_n_0\,
      S(1) => \rgreen[7]_i_27_n_0\,
      S(0) => \rgreen[7]_i_28_n_0\
    );
\rgreen_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgreen_reg[7]_i_9_n_0\,
      CO(2) => \rgreen_reg[7]_i_9_n_1\,
      CO(1) => \rgreen_reg[7]_i_9_n_2\,
      CO(0) => \rgreen_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tap1_d1(3 downto 0),
      O(3 downto 0) => \NLW_rgreen_reg[7]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgreen[7]_i_29_n_0\,
      S(2) => \rgreen[7]_i_30_n_0\,
      S(1) => \rgreen[7]_i_31_n_0\,
      S(0) => \rgreen[7]_i_32_n_0\
    );
\rgreen_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_1\(3),
      Q => \g_0_reg[7]\(3),
      R => AR(0)
    );
\rgreen_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_1\(4),
      Q => \g_0_reg[7]\(4),
      R => AR(0)
    );
\rred_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_0\(6),
      Q => \r_0_reg[7]\(6),
      R => AR(0)
    );
\rred_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_0\(7),
      Q => \r_0_reg[7]\(7),
      R => AR(0)
    );
\rred_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_0\(0),
      Q => \r_0_reg[7]\(0),
      R => AR(0)
    );
\rred_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_0\(1),
      Q => \r_0_reg[7]\(1),
      R => AR(0)
    );
\rred_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_0\(2),
      Q => \r_0_reg[7]\(2),
      R => AR(0)
    );
\rred_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_0\(3),
      Q => \r_0_reg[7]\(3),
      R => AR(0)
    );
\rred_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_0\(4),
      Q => \r_0_reg[7]\(4),
      R => AR(0)
    );
\rred_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \tap0_d1_reg[11]_0\(5),
      Q => \r_0_reg[7]\(5),
      R => AR(0)
    );
\tap0_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(0),
      Q => \^q\(0),
      R => AR(0)
    );
\tap0_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(10),
      Q => \^q\(10),
      R => AR(0)
    );
\tap0_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(11),
      Q => \^q\(11),
      R => AR(0)
    );
\tap0_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(1),
      Q => \^q\(1),
      R => AR(0)
    );
\tap0_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(2),
      Q => \^q\(2),
      R => AR(0)
    );
\tap0_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(3),
      Q => \^q\(3),
      R => AR(0)
    );
\tap0_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(4),
      Q => \^q\(4),
      R => AR(0)
    );
\tap0_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(5),
      Q => \^q\(5),
      R => AR(0)
    );
\tap0_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(6),
      Q => \^q\(6),
      R => AR(0)
    );
\tap0_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(7),
      Q => \^q\(7),
      R => AR(0)
    );
\tap0_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(8),
      Q => \^q\(8),
      R => AR(0)
    );
\tap0_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps0x_reg[11]\(9),
      Q => \^q\(9),
      R => AR(0)
    );
\tap0_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^q\(10),
      Q => \rgreen_reg[12]_1\(6),
      R => AR(0)
    );
\tap0_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^q\(11),
      Q => \rgreen_reg[12]_1\(7),
      R => AR(0)
    );
\tap0_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^q\(4),
      Q => \rgreen_reg[12]_1\(0),
      R => AR(0)
    );
\tap0_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^q\(5),
      Q => \rgreen_reg[12]_1\(1),
      R => AR(0)
    );
\tap0_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^q\(6),
      Q => \rgreen_reg[12]_1\(2),
      R => AR(0)
    );
\tap0_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^q\(7),
      Q => \rgreen_reg[12]_1\(3),
      R => AR(0)
    );
\tap0_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^q\(8),
      Q => \rgreen_reg[12]_1\(4),
      R => AR(0)
    );
\tap0_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^q\(9),
      Q => \rgreen_reg[12]_1\(5),
      R => AR(0)
    );
\tap1_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(0),
      Q => tap1_d1(0),
      R => AR(0)
    );
\tap1_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(10),
      Q => \^tap1_d2_reg[11]_0\(6),
      R => AR(0)
    );
\tap1_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(11),
      Q => \^tap1_d2_reg[11]_0\(7),
      R => AR(0)
    );
\tap1_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(1),
      Q => tap1_d1(1),
      R => AR(0)
    );
\tap1_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(2),
      Q => tap1_d1(2),
      R => AR(0)
    );
\tap1_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(3),
      Q => tap1_d1(3),
      R => AR(0)
    );
\tap1_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(4),
      Q => \^tap1_d2_reg[11]_0\(0),
      R => AR(0)
    );
\tap1_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(5),
      Q => \^tap1_d2_reg[11]_0\(1),
      R => AR(0)
    );
\tap1_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(6),
      Q => \^tap1_d2_reg[11]_0\(2),
      R => AR(0)
    );
\tap1_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(7),
      Q => \^tap1_d2_reg[11]_0\(3),
      R => AR(0)
    );
\tap1_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(8),
      Q => \^tap1_d2_reg[11]_0\(4),
      R => AR(0)
    );
\tap1_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => D(9),
      Q => \^tap1_d2_reg[11]_0\(5),
      R => AR(0)
    );
\tap1_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap1_d2_reg[11]_0\(6),
      Q => \^rgreen_reg[12]_0\(6),
      R => AR(0)
    );
\tap1_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap1_d2_reg[11]_0\(7),
      Q => \^rgreen_reg[12]_0\(7),
      R => AR(0)
    );
\tap1_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap1_d2_reg[11]_0\(0),
      Q => \^rgreen_reg[12]_0\(0),
      R => AR(0)
    );
\tap1_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap1_d2_reg[11]_0\(1),
      Q => \^rgreen_reg[12]_0\(1),
      R => AR(0)
    );
\tap1_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap1_d2_reg[11]_0\(2),
      Q => \^rgreen_reg[12]_0\(2),
      R => AR(0)
    );
\tap1_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap1_d2_reg[11]_0\(3),
      Q => \^rgreen_reg[12]_0\(3),
      R => AR(0)
    );
\tap1_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap1_d2_reg[11]_0\(4),
      Q => \^rgreen_reg[12]_0\(4),
      R => AR(0)
    );
\tap1_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap1_d2_reg[11]_0\(5),
      Q => \^rgreen_reg[12]_0\(5),
      R => AR(0)
    );
\tap2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(0),
      Q => tap2_d1(0),
      R => AR(0)
    );
\tap2_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(10),
      Q => \^tap2_d2_reg[11]_0\(6),
      R => AR(0)
    );
\tap2_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(11),
      Q => \^tap2_d2_reg[11]_0\(7),
      R => AR(0)
    );
\tap2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(1),
      Q => tap2_d1(1),
      R => AR(0)
    );
\tap2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(2),
      Q => tap2_d1(2),
      R => AR(0)
    );
\tap2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(3),
      Q => tap2_d1(3),
      R => AR(0)
    );
\tap2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(4),
      Q => \^tap2_d2_reg[11]_0\(0),
      R => AR(0)
    );
\tap2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(5),
      Q => \^tap2_d2_reg[11]_0\(1),
      R => AR(0)
    );
\tap2_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(6),
      Q => \^tap2_d2_reg[11]_0\(2),
      R => AR(0)
    );
\tap2_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(7),
      Q => \^tap2_d2_reg[11]_0\(3),
      R => AR(0)
    );
\tap2_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(8),
      Q => \^tap2_d2_reg[11]_0\(4),
      R => AR(0)
    );
\tap2_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \taps2x_reg[11]\(9),
      Q => \^tap2_d2_reg[11]_0\(5),
      R => AR(0)
    );
\tap2_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap2_d2_reg[11]_0\(6),
      Q => \rred_reg[11]_0\(6),
      R => AR(0)
    );
\tap2_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap2_d2_reg[11]_0\(7),
      Q => \rred_reg[11]_0\(7),
      R => AR(0)
    );
\tap2_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap2_d2_reg[11]_0\(0),
      Q => \rred_reg[11]_0\(0),
      R => AR(0)
    );
\tap2_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap2_d2_reg[11]_0\(1),
      Q => \rred_reg[11]_0\(1),
      R => AR(0)
    );
\tap2_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap2_d2_reg[11]_0\(2),
      Q => \rred_reg[11]_0\(2),
      R => AR(0)
    );
\tap2_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap2_d2_reg[11]_0\(3),
      Q => \rred_reg[11]_0\(3),
      R => AR(0)
    );
\tap2_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap2_d2_reg[11]_0\(4),
      Q => \rred_reg[11]_0\(4),
      R => AR(0)
    );
\tap2_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^tap2_d2_reg[11]_0\(5),
      Q => \rred_reg[11]_0\(5),
      R => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_ycbcr is
  port (
    en5pvalid : out STD_LOGIC;
    mpeg42XBR_reg : out STD_LOGIC;
    y : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oValid : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    en_2_reg_c : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_2_reg[8]_i_10\ : in STD_LOGIC;
    \y_2_reg[8]_i_9\ : in STD_LOGIC;
    \cr_2_reg[8]_i_9\ : in STD_LOGIC;
    \cr_2_reg[8]_i_10\ : in STD_LOGIC;
    \cb_2_reg[8]_i_11\ : in STD_LOGIC;
    \cb_2_reg[8]_i_9\ : in STD_LOGIC;
    \cb_2_reg[8]_i_10\ : in STD_LOGIC;
    mpeg42XBR : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dsB_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dsR_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_ycbcr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_ycbcr is
  signal b_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cb_201_out : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \cb_2[0]_i_2_n_0\ : STD_LOGIC;
  signal \cb_2[0]_i_3_n_0\ : STD_LOGIC;
  signal \cb_2[0]_i_4_n_0\ : STD_LOGIC;
  signal \cb_2[0]_i_5_n_0\ : STD_LOGIC;
  signal \cb_2[0]_i_6_n_0\ : STD_LOGIC;
  signal \cb_2[0]_i_7_n_0\ : STD_LOGIC;
  signal \cb_2[0]_i_8_n_0\ : STD_LOGIC;
  signal \cb_2[4]_i_2_n_0\ : STD_LOGIC;
  signal \cb_2[4]_i_3_n_0\ : STD_LOGIC;
  signal \cb_2[4]_i_4_n_0\ : STD_LOGIC;
  signal \cb_2[4]_i_5_n_0\ : STD_LOGIC;
  signal \cb_2[4]_i_6_n_0\ : STD_LOGIC;
  signal \cb_2[4]_i_7_n_0\ : STD_LOGIC;
  signal \cb_2[4]_i_8_n_0\ : STD_LOGIC;
  signal \cb_2[4]_i_9_n_0\ : STD_LOGIC;
  signal \cb_2[8]_i_2_n_0\ : STD_LOGIC;
  signal \cb_2[8]_i_3_n_0\ : STD_LOGIC;
  signal \cb_2[8]_i_4_n_0\ : STD_LOGIC;
  signal \cb_2[8]_i_5_n_0\ : STD_LOGIC;
  signal \cb_2[8]_i_6_n_0\ : STD_LOGIC;
  signal \cb_2[8]_i_7_n_0\ : STD_LOGIC;
  signal \cb_2[8]_i_8_n_0\ : STD_LOGIC;
  signal \cb_2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \cb_2_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cb_2_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cb_2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cb_2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cb_2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cb_2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cb_2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cb_2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cb_2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cb_30__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \cb_3[7]_i_1_n_0\ : STD_LOGIC;
  signal \cb_3[7]_i_2_n_0\ : STD_LOGIC;
  signal cb_b0_n_100 : STD_LOGIC;
  signal cb_b0_n_101 : STD_LOGIC;
  signal cb_b0_n_102 : STD_LOGIC;
  signal cb_b0_n_103 : STD_LOGIC;
  signal cb_b0_n_104 : STD_LOGIC;
  signal cb_b0_n_105 : STD_LOGIC;
  signal cb_b0_n_86 : STD_LOGIC;
  signal cb_b0_n_87 : STD_LOGIC;
  signal cb_b0_n_88 : STD_LOGIC;
  signal cb_b0_n_89 : STD_LOGIC;
  signal cb_b0_n_90 : STD_LOGIC;
  signal cb_b0_n_91 : STD_LOGIC;
  signal cb_b0_n_92 : STD_LOGIC;
  signal cb_b0_n_93 : STD_LOGIC;
  signal cb_b0_n_94 : STD_LOGIC;
  signal cb_b0_n_95 : STD_LOGIC;
  signal cb_b0_n_96 : STD_LOGIC;
  signal cb_b0_n_97 : STD_LOGIC;
  signal cb_b0_n_98 : STD_LOGIC;
  signal cb_b0_n_99 : STD_LOGIC;
  signal cb_g : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal cb_g0_n_100 : STD_LOGIC;
  signal cb_g0_n_101 : STD_LOGIC;
  signal cb_g0_n_102 : STD_LOGIC;
  signal cb_g0_n_103 : STD_LOGIC;
  signal cb_g0_n_104 : STD_LOGIC;
  signal cb_g0_n_105 : STD_LOGIC;
  signal cb_g0_n_87 : STD_LOGIC;
  signal cb_g0_n_88 : STD_LOGIC;
  signal cb_g0_n_89 : STD_LOGIC;
  signal cb_g0_n_90 : STD_LOGIC;
  signal cb_g0_n_91 : STD_LOGIC;
  signal cb_g0_n_92 : STD_LOGIC;
  signal cb_g0_n_93 : STD_LOGIC;
  signal cb_g0_n_94 : STD_LOGIC;
  signal cb_g0_n_95 : STD_LOGIC;
  signal cb_g0_n_96 : STD_LOGIC;
  signal cb_g0_n_97 : STD_LOGIC;
  signal cb_g0_n_98 : STD_LOGIC;
  signal cb_g0_n_99 : STD_LOGIC;
  signal cb_r0_n_100 : STD_LOGIC;
  signal cb_r0_n_101 : STD_LOGIC;
  signal cb_r0_n_102 : STD_LOGIC;
  signal cb_r0_n_103 : STD_LOGIC;
  signal cb_r0_n_104 : STD_LOGIC;
  signal cb_r0_n_105 : STD_LOGIC;
  signal cb_r0_n_88 : STD_LOGIC;
  signal cb_r0_n_89 : STD_LOGIC;
  signal cb_r0_n_90 : STD_LOGIC;
  signal cb_r0_n_91 : STD_LOGIC;
  signal cb_r0_n_92 : STD_LOGIC;
  signal cb_r0_n_93 : STD_LOGIC;
  signal cb_r0_n_94 : STD_LOGIC;
  signal cb_r0_n_95 : STD_LOGIC;
  signal cb_r0_n_96 : STD_LOGIC;
  signal cb_r0_n_97 : STD_LOGIC;
  signal cb_r0_n_98 : STD_LOGIC;
  signal cb_r0_n_99 : STD_LOGIC;
  signal cb_round : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cr_2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal cr_200_out : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \cr_2[0]_i_2_n_0\ : STD_LOGIC;
  signal \cr_2[0]_i_3_n_0\ : STD_LOGIC;
  signal \cr_2[0]_i_4_n_0\ : STD_LOGIC;
  signal \cr_2[0]_i_5_n_0\ : STD_LOGIC;
  signal \cr_2[0]_i_6_n_0\ : STD_LOGIC;
  signal \cr_2[0]_i_7_n_0\ : STD_LOGIC;
  signal \cr_2[0]_i_8_n_0\ : STD_LOGIC;
  signal \cr_2[4]_i_2_n_0\ : STD_LOGIC;
  signal \cr_2[4]_i_3_n_0\ : STD_LOGIC;
  signal \cr_2[4]_i_4_n_0\ : STD_LOGIC;
  signal \cr_2[4]_i_5_n_0\ : STD_LOGIC;
  signal \cr_2[4]_i_6_n_0\ : STD_LOGIC;
  signal \cr_2[4]_i_7_n_0\ : STD_LOGIC;
  signal \cr_2[4]_i_8_n_0\ : STD_LOGIC;
  signal \cr_2[4]_i_9_n_0\ : STD_LOGIC;
  signal \cr_2[8]_i_2_n_0\ : STD_LOGIC;
  signal \cr_2[8]_i_3_n_0\ : STD_LOGIC;
  signal \cr_2[8]_i_4_n_0\ : STD_LOGIC;
  signal \cr_2[8]_i_5_n_0\ : STD_LOGIC;
  signal \cr_2[8]_i_6_n_0\ : STD_LOGIC;
  signal \cr_2[8]_i_7_n_0\ : STD_LOGIC;
  signal \cr_2[8]_i_8_n_0\ : STD_LOGIC;
  signal \cr_2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cr_2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \cr_2_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cr_2_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cr_2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cr_2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cr_2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cr_2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cr_2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cr_2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cr_2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cr_30__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \cr_3[7]_i_1_n_0\ : STD_LOGIC;
  signal \cr_3[7]_i_2_n_0\ : STD_LOGIC;
  signal cr_b : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal cr_b0 : STD_LOGIC_VECTOR ( 16 downto 8 );
  signal \cr_b[3]_i_10_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_11_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_12_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_13_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_14_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_15_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_16_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_17_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_21_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_22_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_23_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_24_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_25_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_26_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_27_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_28_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_29_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_3_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_4_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_5_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_6_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_7_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_8_n_0\ : STD_LOGIC;
  signal \cr_b[3]_i_9_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_10_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_11_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_12_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_13_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_14_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_15_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_3_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_4_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_5_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_6_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_8_n_0\ : STD_LOGIC;
  signal \cr_b[7]_i_9_n_0\ : STD_LOGIC;
  signal \cr_b[8]_i_2_n_0\ : STD_LOGIC;
  signal \cr_b[8]_i_4_n_0\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_18_n_2\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_18_n_7\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_19_n_1\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_19_n_2\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_19_n_3\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_19_n_4\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_19_n_5\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_19_n_6\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_19_n_7\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_20_n_1\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_20_n_2\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_20_n_4\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_20_n_7\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \cr_b_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_7_n_4\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_7_n_5\ : STD_LOGIC;
  signal \cr_b_reg[7]_i_7_n_6\ : STD_LOGIC;
  signal \cr_b_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \cr_b_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal cr_g0_n_100 : STD_LOGIC;
  signal cr_g0_n_101 : STD_LOGIC;
  signal cr_g0_n_102 : STD_LOGIC;
  signal cr_g0_n_103 : STD_LOGIC;
  signal cr_g0_n_104 : STD_LOGIC;
  signal cr_g0_n_105 : STD_LOGIC;
  signal cr_g0_n_87 : STD_LOGIC;
  signal cr_g0_n_88 : STD_LOGIC;
  signal cr_g0_n_89 : STD_LOGIC;
  signal cr_g0_n_90 : STD_LOGIC;
  signal cr_g0_n_91 : STD_LOGIC;
  signal cr_g0_n_92 : STD_LOGIC;
  signal cr_g0_n_93 : STD_LOGIC;
  signal cr_g0_n_94 : STD_LOGIC;
  signal cr_g0_n_95 : STD_LOGIC;
  signal cr_g0_n_96 : STD_LOGIC;
  signal cr_g0_n_97 : STD_LOGIC;
  signal cr_g0_n_98 : STD_LOGIC;
  signal cr_g0_n_99 : STD_LOGIC;
  signal cr_r0_n_100 : STD_LOGIC;
  signal cr_r0_n_101 : STD_LOGIC;
  signal cr_r0_n_102 : STD_LOGIC;
  signal cr_r0_n_103 : STD_LOGIC;
  signal cr_r0_n_104 : STD_LOGIC;
  signal cr_r0_n_105 : STD_LOGIC;
  signal cr_r0_n_86 : STD_LOGIC;
  signal cr_r0_n_87 : STD_LOGIC;
  signal cr_r0_n_88 : STD_LOGIC;
  signal cr_r0_n_89 : STD_LOGIC;
  signal cr_r0_n_90 : STD_LOGIC;
  signal cr_r0_n_91 : STD_LOGIC;
  signal cr_r0_n_92 : STD_LOGIC;
  signal cr_r0_n_93 : STD_LOGIC;
  signal cr_r0_n_94 : STD_LOGIC;
  signal cr_r0_n_95 : STD_LOGIC;
  signal cr_r0_n_96 : STD_LOGIC;
  signal cr_r0_n_97 : STD_LOGIC;
  signal cr_r0_n_98 : STD_LOGIC;
  signal cr_r0_n_99 : STD_LOGIC;
  signal \^en5pvalid\ : STD_LOGIC;
  signal en_1_reg_srl2_U0_mod4_inst_en_1_reg_c_n_0 : STD_LOGIC;
  signal en_2_reg_U0_mod4_inst_en_2_reg_c_n_0 : STD_LOGIC;
  signal en_2_reg_gate_n_0 : STD_LOGIC;
  signal g_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_20 : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \y_2[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_2[0]_i_3_n_0\ : STD_LOGIC;
  signal \y_2[0]_i_4_n_0\ : STD_LOGIC;
  signal \y_2[0]_i_5_n_0\ : STD_LOGIC;
  signal \y_2[0]_i_6_n_0\ : STD_LOGIC;
  signal \y_2[0]_i_7_n_0\ : STD_LOGIC;
  signal \y_2[0]_i_8_n_0\ : STD_LOGIC;
  signal \y_2[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_2[4]_i_3_n_0\ : STD_LOGIC;
  signal \y_2[4]_i_4_n_0\ : STD_LOGIC;
  signal \y_2[4]_i_5_n_0\ : STD_LOGIC;
  signal \y_2[4]_i_6_n_0\ : STD_LOGIC;
  signal \y_2[4]_i_7_n_0\ : STD_LOGIC;
  signal \y_2[4]_i_8_n_0\ : STD_LOGIC;
  signal \y_2[4]_i_9_n_0\ : STD_LOGIC;
  signal \y_2[8]_i_2_n_0\ : STD_LOGIC;
  signal \y_2[8]_i_3_n_0\ : STD_LOGIC;
  signal \y_2[8]_i_4_n_0\ : STD_LOGIC;
  signal \y_2[8]_i_5_n_0\ : STD_LOGIC;
  signal \y_2[8]_i_6_n_0\ : STD_LOGIC;
  signal \y_2[8]_i_7_n_0\ : STD_LOGIC;
  signal \y_2[8]_i_8_n_0\ : STD_LOGIC;
  signal \y_2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_3[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_3[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_3[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_3[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_3[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_3[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_3[7]_i_2_n_0\ : STD_LOGIC;
  signal y_b : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal y_b0 : STD_LOGIC_VECTOR ( 16 downto 8 );
  signal \y_b[3]_i_10_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_11_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_12_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_13_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_14_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_15_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_16_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_17_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_21_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_22_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_23_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_24_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_25_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_26_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_27_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_28_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_29_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_30_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_31_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_32_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_4_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_5_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_6_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_7_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_8_n_0\ : STD_LOGIC;
  signal \y_b[3]_i_9_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_11_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_12_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_13_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_14_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_3_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_4_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_5_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_6_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_7_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_8_n_0\ : STD_LOGIC;
  signal \y_b[7]_i_9_n_0\ : STD_LOGIC;
  signal \y_b[8]_i_2_n_0\ : STD_LOGIC;
  signal \y_b[8]_i_5_n_0\ : STD_LOGIC;
  signal \y_b[8]_i_6_n_0\ : STD_LOGIC;
  signal \y_b[8]_i_7_n_0\ : STD_LOGIC;
  signal \y_b[8]_i_8_n_0\ : STD_LOGIC;
  signal \y_b[8]_i_9_n_0\ : STD_LOGIC;
  signal \y_b_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \y_b_reg[3]_i_18_n_1\ : STD_LOGIC;
  signal \y_b_reg[3]_i_18_n_2\ : STD_LOGIC;
  signal \y_b_reg[3]_i_18_n_3\ : STD_LOGIC;
  signal \y_b_reg[3]_i_18_n_4\ : STD_LOGIC;
  signal \y_b_reg[3]_i_18_n_5\ : STD_LOGIC;
  signal \y_b_reg[3]_i_18_n_6\ : STD_LOGIC;
  signal \y_b_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \y_b_reg[3]_i_19_n_1\ : STD_LOGIC;
  signal \y_b_reg[3]_i_19_n_2\ : STD_LOGIC;
  signal \y_b_reg[3]_i_19_n_3\ : STD_LOGIC;
  signal \y_b_reg[3]_i_19_n_4\ : STD_LOGIC;
  signal \y_b_reg[3]_i_19_n_5\ : STD_LOGIC;
  signal \y_b_reg[3]_i_19_n_6\ : STD_LOGIC;
  signal \y_b_reg[3]_i_19_n_7\ : STD_LOGIC;
  signal \y_b_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_b_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y_b_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_b_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y_b_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \y_b_reg[3]_i_20_n_1\ : STD_LOGIC;
  signal \y_b_reg[3]_i_20_n_2\ : STD_LOGIC;
  signal \y_b_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \y_b_reg[3]_i_20_n_7\ : STD_LOGIC;
  signal \y_b_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_b_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \y_b_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \y_b_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \y_b_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \y_b_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \y_b_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \y_b_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \y_b_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \y_b_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \y_b_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \y_b_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \y_b_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_b_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y_b_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y_b_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \y_b_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \y_b_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \y_b_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \y_b_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \y_b_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \y_b_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \y_b_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \y_b_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal \y_b_reg[8]_i_4_n_7\ : STD_LOGIC;
  signal y_g0_n_100 : STD_LOGIC;
  signal y_g0_n_101 : STD_LOGIC;
  signal y_g0_n_102 : STD_LOGIC;
  signal y_g0_n_103 : STD_LOGIC;
  signal y_g0_n_104 : STD_LOGIC;
  signal y_g0_n_105 : STD_LOGIC;
  signal y_g0_n_98 : STD_LOGIC;
  signal y_g0_n_99 : STD_LOGIC;
  signal y_r0_n_100 : STD_LOGIC;
  signal y_r0_n_101 : STD_LOGIC;
  signal y_r0_n_102 : STD_LOGIC;
  signal y_r0_n_103 : STD_LOGIC;
  signal y_r0_n_104 : STD_LOGIC;
  signal y_r0_n_105 : STD_LOGIC;
  signal y_r0_n_87 : STD_LOGIC;
  signal y_r0_n_88 : STD_LOGIC;
  signal y_r0_n_89 : STD_LOGIC;
  signal y_r0_n_90 : STD_LOGIC;
  signal y_r0_n_91 : STD_LOGIC;
  signal y_r0_n_92 : STD_LOGIC;
  signal y_r0_n_93 : STD_LOGIC;
  signal y_r0_n_94 : STD_LOGIC;
  signal y_r0_n_95 : STD_LOGIC;
  signal y_r0_n_96 : STD_LOGIC;
  signal y_r0_n_97 : STD_LOGIC;
  signal y_r0_n_98 : STD_LOGIC;
  signal y_r0_n_99 : STD_LOGIC;
  signal \NLW_cb_2_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_cb_2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cb_b0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_b0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_b0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_b0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_b0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_b0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_b0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cb_b0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cb_b0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cb_b0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_cb_b0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cb_g0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_g0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_g0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_g0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_g0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_g0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_g0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cb_g0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cb_g0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cb_g0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_cb_g0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cb_r0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_r0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_r0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_r0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_r0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_r0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cb_r0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cb_r0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cb_r0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cb_r0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_cb_r0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_cr_2_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_cr_2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cr_b_reg[3]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cr_b_reg[3]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cr_b_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cr_b_reg[3]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_cr_b_reg[7]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cr_b_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cr_b_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cr_b_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cr_b_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_cr_g0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_g0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_g0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_g0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_g0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_g0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_g0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cr_g0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cr_g0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cr_g0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_cr_g0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cr_r0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_r0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_r0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_r0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_r0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_r0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cr_r0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cr_r0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cr_r0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cr_r0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_cr_r0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_y_2_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_y_2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_b_reg[3]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y_b_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_b_reg[3]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_b_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_b_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_b_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_b_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_b_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_b_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_y_g0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_g0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_g0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_g0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_g0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_g0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_g0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_g0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_g0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_g0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_y_g0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_r0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_r0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_r0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_r0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_r0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_r0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_r0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_r0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_r0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_r0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_y_r0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cb_2[0]_i_10\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cb_2[0]_i_11\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \cb_2[0]_i_9\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cb_2[4]_i_10\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cb_2[4]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cb_2[4]_i_13\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cb_2[8]_i_12\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cb_2[8]_i_13\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \cb_3[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \cb_3[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \cb_3[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cb_3[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cb_3[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cb_3[7]_i_1\ : label is "soft_lutpair65";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of cb_b0 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cb_g0 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cb_r0 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute HLUTNM : string;
  attribute HLUTNM of \cr_2[0]_i_4\ : label is "lutpair331";
  attribute HLUTNM of \cr_2[0]_i_8\ : label is "lutpair331";
  attribute SOFT_HLUTNM of \cr_3[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cr_3[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cr_3[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cr_3[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cr_3[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cr_3[7]_i_1\ : label is "soft_lutpair64";
  attribute HLUTNM of \cr_b[3]_i_10\ : label is "lutpair309";
  attribute HLUTNM of \cr_b[3]_i_11\ : label is "lutpair307";
  attribute HLUTNM of \cr_b[3]_i_12\ : label is "lutpair306";
  attribute HLUTNM of \cr_b[3]_i_14\ : label is "lutpair308";
  attribute HLUTNM of \cr_b[3]_i_15\ : label is "lutpair307";
  attribute HLUTNM of \cr_b[3]_i_16\ : label is "lutpair306";
  attribute HLUTNM of \cr_b[3]_i_4\ : label is "lutpair310";
  attribute HLUTNM of \cr_b[3]_i_5\ : label is "lutpair309";
  attribute HLUTNM of \cr_b[3]_i_6\ : label is "lutpair308";
  attribute HLUTNM of \cr_b[3]_i_9\ : label is "lutpair310";
  attribute METHODOLOGY_DRC_VIOS of cr_g0 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cr_r0 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute srl_name : string;
  attribute srl_name of en_1_reg_srl2_U0_mod4_inst_en_1_reg_c : label is "\U0/mod6_inst/en_1_reg_srl2_U0_mod4_inst_en_1_reg_c ";
  attribute HLUTNM of \y_2[0]_i_4\ : label is "lutpair299";
  attribute HLUTNM of \y_2[0]_i_8\ : label is "lutpair299";
  attribute SOFT_HLUTNM of \y_3[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \y_3[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \y_3[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \y_3[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \y_3[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \y_3[7]_i_1\ : label is "soft_lutpair66";
  attribute HLUTNM of \y_b[3]_i_10\ : label is "lutpair303";
  attribute HLUTNM of \y_b[3]_i_11\ : label is "lutpair301";
  attribute HLUTNM of \y_b[3]_i_12\ : label is "lutpair300";
  attribute HLUTNM of \y_b[3]_i_14\ : label is "lutpair302";
  attribute HLUTNM of \y_b[3]_i_15\ : label is "lutpair301";
  attribute HLUTNM of \y_b[3]_i_16\ : label is "lutpair300";
  attribute HLUTNM of \y_b[3]_i_3\ : label is "lutpair305";
  attribute HLUTNM of \y_b[3]_i_4\ : label is "lutpair304";
  attribute HLUTNM of \y_b[3]_i_5\ : label is "lutpair303";
  attribute HLUTNM of \y_b[3]_i_6\ : label is "lutpair302";
  attribute HLUTNM of \y_b[3]_i_8\ : label is "lutpair305";
  attribute HLUTNM of \y_b[3]_i_9\ : label is "lutpair304";
  attribute METHODOLOGY_DRC_VIOS of y_g0 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of y_r0 : label is "{SYNTH-12 {cell *THIS*}}";
begin
  en5pvalid <= \^en5pvalid\;
\b_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsB_reg[7]\(0),
      Q => b_0(0)
    );
\b_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsB_reg[7]\(1),
      Q => b_0(1)
    );
\b_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsB_reg[7]\(2),
      Q => b_0(2)
    );
\b_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsB_reg[7]\(3),
      Q => b_0(3)
    );
\b_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsB_reg[7]\(4),
      Q => b_0(4)
    );
\b_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsB_reg[7]\(5),
      Q => b_0(5)
    );
\b_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsB_reg[7]\(6),
      Q => b_0(6)
    );
\b_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsB_reg[7]\(7),
      Q => b_0(7)
    );
\cb_2[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_g0_n_95,
      I1 => \cb_2_reg[8]_i_9\,
      O => cb_g(2)
    );
\cb_2[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_g0_n_96,
      I1 => \cb_2_reg[8]_i_9\,
      O => cb_g(1)
    );
\cb_2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_95,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_95,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_95,
      O => \cb_2[0]_i_2_n_0\
    );
\cb_2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_96,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_96,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_96,
      O => \cb_2[0]_i_3_n_0\
    );
\cb_2[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_97,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_97,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_97,
      O => \cb_2[0]_i_4_n_0\
    );
\cb_2[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \cb_2[0]_i_2_n_0\,
      I1 => \cb_2_reg[8]_i_10\,
      I2 => cb_r0_n_94,
      I3 => cb_g(3),
      I4 => cb_b0_n_94,
      I5 => \cb_2_reg[8]_i_11\,
      O => \cb_2[0]_i_5_n_0\
    );
\cb_2[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \cb_2[0]_i_3_n_0\,
      I1 => \cb_2_reg[8]_i_10\,
      I2 => cb_r0_n_95,
      I3 => cb_g(2),
      I4 => cb_b0_n_95,
      I5 => \cb_2_reg[8]_i_11\,
      O => \cb_2[0]_i_6_n_0\
    );
\cb_2[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \cb_2[0]_i_4_n_0\,
      I1 => \cb_2_reg[8]_i_10\,
      I2 => cb_r0_n_96,
      I3 => cb_g(1),
      I4 => cb_b0_n_96,
      I5 => \cb_2_reg[8]_i_11\,
      O => \cb_2[0]_i_7_n_0\
    );
\cb_2[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_11\,
      I1 => cb_b0_n_97,
      I2 => cb_g0_n_97,
      I3 => \cb_2_reg[8]_i_9\,
      I4 => cb_r0_n_97,
      I5 => \cb_2_reg[8]_i_10\,
      O => \cb_2[0]_i_8_n_0\
    );
\cb_2[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_g0_n_94,
      I1 => \cb_2_reg[8]_i_9\,
      O => cb_g(3)
    );
\cb_2[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_g0_n_90,
      I1 => \cb_2_reg[8]_i_9\,
      O => cb_g(7)
    );
\cb_2[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_g0_n_91,
      I1 => \cb_2_reg[8]_i_9\,
      O => cb_g(6)
    );
\cb_2[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_g0_n_92,
      I1 => \cb_2_reg[8]_i_9\,
      O => cb_g(5)
    );
\cb_2[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_g0_n_93,
      I1 => \cb_2_reg[8]_i_9\,
      O => cb_g(4)
    );
\cb_2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_91,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_91,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_91,
      O => \cb_2[4]_i_2_n_0\
    );
\cb_2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_92,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_92,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_92,
      O => \cb_2[4]_i_3_n_0\
    );
\cb_2[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_93,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_93,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_93,
      O => \cb_2[4]_i_4_n_0\
    );
\cb_2[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_94,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_94,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_94,
      O => \cb_2[4]_i_5_n_0\
    );
\cb_2[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \cb_2[4]_i_2_n_0\,
      I1 => \cb_2_reg[8]_i_10\,
      I2 => cb_r0_n_90,
      I3 => cb_g(7),
      I4 => cb_b0_n_90,
      I5 => \cb_2_reg[8]_i_11\,
      O => \cb_2[4]_i_6_n_0\
    );
\cb_2[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \cb_2[4]_i_3_n_0\,
      I1 => \cb_2_reg[8]_i_10\,
      I2 => cb_r0_n_91,
      I3 => cb_g(6),
      I4 => cb_b0_n_91,
      I5 => \cb_2_reg[8]_i_11\,
      O => \cb_2[4]_i_7_n_0\
    );
\cb_2[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \cb_2[4]_i_4_n_0\,
      I1 => \cb_2_reg[8]_i_10\,
      I2 => cb_r0_n_92,
      I3 => cb_g(5),
      I4 => cb_b0_n_92,
      I5 => \cb_2_reg[8]_i_11\,
      O => \cb_2[4]_i_8_n_0\
    );
\cb_2[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \cb_2[4]_i_5_n_0\,
      I1 => \cb_2_reg[8]_i_10\,
      I2 => cb_r0_n_93,
      I3 => cb_g(4),
      I4 => cb_b0_n_93,
      I5 => \cb_2_reg[8]_i_11\,
      O => \cb_2[4]_i_9_n_0\
    );
\cb_2[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_g0_n_88,
      I1 => \cb_2_reg[8]_i_9\,
      O => cb_g(9)
    );
\cb_2[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_g0_n_89,
      I1 => \cb_2_reg[8]_i_9\,
      O => cb_g(8)
    );
\cb_2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_88,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_88,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_88,
      O => \cb_2[8]_i_2_n_0\
    );
\cb_2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_89,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_89,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_89,
      O => \cb_2[8]_i_3_n_0\
    );
\cb_2[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF077707770777"
    )
        port map (
      I0 => \cb_2_reg[8]_i_9\,
      I1 => cb_g0_n_90,
      I2 => \cb_2_reg[8]_i_10\,
      I3 => cb_r0_n_90,
      I4 => \cb_2_reg[8]_i_11\,
      I5 => cb_b0_n_90,
      O => \cb_2[8]_i_4_n_0\
    );
\cb_2[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"403FBF3F"
    )
        port map (
      I0 => cb_b0_n_87,
      I1 => \cb_2_reg[8]_i_9\,
      I2 => cb_g0_n_87,
      I3 => \cb_2_reg[8]_i_11\,
      I4 => cb_b0_n_86,
      O => \cb_2[8]_i_5_n_0\
    );
\cb_2[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \cb_2[8]_i_2_n_0\,
      I1 => cb_g0_n_87,
      I2 => \cb_2_reg[8]_i_9\,
      I3 => cb_b0_n_87,
      I4 => \cb_2_reg[8]_i_11\,
      O => \cb_2[8]_i_6_n_0\
    );
\cb_2[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \cb_2[8]_i_3_n_0\,
      I1 => \cb_2_reg[8]_i_10\,
      I2 => cb_r0_n_88,
      I3 => cb_g(9),
      I4 => cb_b0_n_88,
      I5 => \cb_2_reg[8]_i_11\,
      O => \cb_2[8]_i_7_n_0\
    );
\cb_2[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \cb_2[8]_i_4_n_0\,
      I1 => \cb_2_reg[8]_i_10\,
      I2 => cb_r0_n_89,
      I3 => cb_g(8),
      I4 => cb_b0_n_89,
      I5 => \cb_2_reg[8]_i_11\,
      O => \cb_2[8]_i_8_n_0\
    );
\cb_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cb_201_out(3),
      Q => cb_round(0)
    );
\cb_2_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cb_2_reg[0]_i_1_n_0\,
      CO(2) => \cb_2_reg[0]_i_1_n_1\,
      CO(1) => \cb_2_reg[0]_i_1_n_2\,
      CO(0) => \cb_2_reg[0]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \cb_2[0]_i_2_n_0\,
      DI(2) => \cb_2[0]_i_3_n_0\,
      DI(1) => \cb_2[0]_i_4_n_0\,
      DI(0) => '1',
      O(3) => cb_201_out(3),
      O(2 downto 0) => \NLW_cb_2_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \cb_2[0]_i_5_n_0\,
      S(2) => \cb_2[0]_i_6_n_0\,
      S(1) => \cb_2[0]_i_7_n_0\,
      S(0) => \cb_2[0]_i_8_n_0\
    );
\cb_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cb_201_out(4),
      Q => p_0_in0_in(0)
    );
\cb_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cb_201_out(5),
      Q => p_0_in0_in(1)
    );
\cb_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cb_201_out(6),
      Q => p_0_in0_in(2)
    );
\cb_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cb_201_out(7),
      Q => p_0_in0_in(3)
    );
\cb_2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cb_2_reg[0]_i_1_n_0\,
      CO(3) => \cb_2_reg[4]_i_1_n_0\,
      CO(2) => \cb_2_reg[4]_i_1_n_1\,
      CO(1) => \cb_2_reg[4]_i_1_n_2\,
      CO(0) => \cb_2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cb_2[4]_i_2_n_0\,
      DI(2) => \cb_2[4]_i_3_n_0\,
      DI(1) => \cb_2[4]_i_4_n_0\,
      DI(0) => \cb_2[4]_i_5_n_0\,
      O(3 downto 0) => cb_201_out(7 downto 4),
      S(3) => \cb_2[4]_i_6_n_0\,
      S(2) => \cb_2[4]_i_7_n_0\,
      S(1) => \cb_2[4]_i_8_n_0\,
      S(0) => \cb_2[4]_i_9_n_0\
    );
\cb_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cb_201_out(8),
      Q => p_0_in0_in(4)
    );
\cb_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cb_201_out(9),
      Q => p_0_in0_in(5)
    );
\cb_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cb_201_out(10),
      Q => p_0_in0_in(6)
    );
\cb_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cb_201_out(11),
      Q => p_0_in0_in(7)
    );
\cb_2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cb_2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_cb_2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cb_2_reg[8]_i_1_n_1\,
      CO(1) => \cb_2_reg[8]_i_1_n_2\,
      CO(0) => \cb_2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cb_2[8]_i_2_n_0\,
      DI(1) => \cb_2[8]_i_3_n_0\,
      DI(0) => \cb_2[8]_i_4_n_0\,
      O(3 downto 0) => cb_201_out(11 downto 8),
      S(3) => \cb_2[8]_i_5_n_0\,
      S(2) => \cb_2[8]_i_6_n_0\,
      S(1) => \cb_2[8]_i_7_n_0\,
      S(0) => \cb_2[8]_i_8_n_0\
    );
\cb_3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => cb_round(0),
      O => \cb_30__0\(0)
    );
\cb_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => cb_round(0),
      I2 => p_0_in0_in(1),
      O => \cb_30__0\(1)
    );
\cb_3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cb_round(0),
      I1 => p_0_in0_in(0),
      I2 => p_0_in0_in(1),
      I3 => p_0_in0_in(2),
      O => \cb_30__0\(2)
    );
\cb_3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_0_in0_in(1),
      I1 => p_0_in0_in(0),
      I2 => cb_round(0),
      I3 => p_0_in0_in(2),
      I4 => p_0_in0_in(3),
      O => \cb_30__0\(3)
    );
\cb_3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => cb_round(0),
      I2 => p_0_in0_in(0),
      I3 => p_0_in0_in(1),
      I4 => p_0_in0_in(3),
      I5 => p_0_in0_in(4),
      O => \cb_30__0\(4)
    );
\cb_3[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cb_3[7]_i_2_n_0\,
      I1 => p_0_in0_in(5),
      O => \cb_30__0\(5)
    );
\cb_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cb_3[7]_i_2_n_0\,
      I1 => p_0_in0_in(5),
      I2 => p_0_in0_in(6),
      O => \cb_30__0\(6)
    );
\cb_3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => \cb_3[7]_i_2_n_0\,
      I2 => p_0_in0_in(6),
      I3 => p_0_in0_in(7),
      O => \cb_3[7]_i_1_n_0\
    );
\cb_3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => p_0_in0_in(2),
      I2 => cb_round(0),
      I3 => p_0_in0_in(0),
      I4 => p_0_in0_in(1),
      I5 => p_0_in0_in(3),
      O => \cb_3[7]_i_2_n_0\
    );
\cb_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cb_30__0\(0),
      Q => cb(0)
    );
\cb_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cb_30__0\(1),
      Q => cb(1)
    );
\cb_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cb_30__0\(2),
      Q => cb(2)
    );
\cb_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cb_30__0\(3),
      Q => cb(3)
    );
\cb_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cb_30__0\(4),
      Q => cb(4)
    );
\cb_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cb_30__0\(5),
      Q => cb(5)
    );
\cb_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cb_30__0\(6),
      Q => cb(6)
    );
\cb_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cb_3[7]_i_1_n_0\,
      Q => cb(7)
    );
cb_b0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => b_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cb_b0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100000101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cb_b0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cb_b0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cb_b0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axis_mm2s_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cb_b0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_cb_b0_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_cb_b0_P_UNCONNECTED(47 downto 20),
      P(19) => cb_b0_n_86,
      P(18) => cb_b0_n_87,
      P(17) => cb_b0_n_88,
      P(16) => cb_b0_n_89,
      P(15) => cb_b0_n_90,
      P(14) => cb_b0_n_91,
      P(13) => cb_b0_n_92,
      P(12) => cb_b0_n_93,
      P(11) => cb_b0_n_94,
      P(10) => cb_b0_n_95,
      P(9) => cb_b0_n_96,
      P(8) => cb_b0_n_97,
      P(7) => cb_b0_n_98,
      P(6) => cb_b0_n_99,
      P(5) => cb_b0_n_100,
      P(4) => cb_b0_n_101,
      P(3) => cb_b0_n_102,
      P(2) => cb_b0_n_103,
      P(1) => cb_b0_n_104,
      P(0) => cb_b0_n_105,
      PATTERNBDETECT => NLW_cb_b0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cb_b0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_cb_b0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cb_b0_UNDERFLOW_UNCONNECTED
    );
cb_g0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => g_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cb_g0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010101101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cb_g0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cb_g0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cb_g0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axis_mm2s_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cb_g0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_cb_g0_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_cb_g0_P_UNCONNECTED(47 downto 19),
      P(18) => cb_g0_n_87,
      P(17) => cb_g0_n_88,
      P(16) => cb_g0_n_89,
      P(15) => cb_g0_n_90,
      P(14) => cb_g0_n_91,
      P(13) => cb_g0_n_92,
      P(12) => cb_g0_n_93,
      P(11) => cb_g0_n_94,
      P(10) => cb_g0_n_95,
      P(9) => cb_g0_n_96,
      P(8) => cb_g0_n_97,
      P(7) => cb_g0_n_98,
      P(6) => cb_g0_n_99,
      P(5) => cb_g0_n_100,
      P(4) => cb_g0_n_101,
      P(3) => cb_g0_n_102,
      P(2) => cb_g0_n_103,
      P(1) => cb_g0_n_104,
      P(0) => cb_g0_n_105,
      PATTERNBDETECT => NLW_cb_g0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cb_g0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_cb_g0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cb_g0_UNDERFLOW_UNCONNECTED
    );
cb_r0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => r_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cb_r0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001011000011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cb_r0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cb_r0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cb_r0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axis_mm2s_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cb_r0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_cb_r0_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_cb_r0_P_UNCONNECTED(47 downto 18),
      P(17) => cb_r0_n_88,
      P(16) => cb_r0_n_89,
      P(15) => cb_r0_n_90,
      P(14) => cb_r0_n_91,
      P(13) => cb_r0_n_92,
      P(12) => cb_r0_n_93,
      P(11) => cb_r0_n_94,
      P(10) => cb_r0_n_95,
      P(9) => cb_r0_n_96,
      P(8) => cb_r0_n_97,
      P(7) => cb_r0_n_98,
      P(6) => cb_r0_n_99,
      P(5) => cb_r0_n_100,
      P(4) => cb_r0_n_101,
      P(3) => cb_r0_n_102,
      P(2) => cb_r0_n_103,
      P(1) => cb_r0_n_104,
      P(0) => cb_r0_n_105,
      PATTERNBDETECT => NLW_cb_r0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cb_r0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_cb_r0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cb_r0_UNDERFLOW_UNCONNECTED
    );
\cr_2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F070707"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_95,
      I2 => cr_b(2),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_95,
      O => \cr_2[0]_i_2_n_0\
    );
\cr_2[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F070707"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_96,
      I2 => cr_b(1),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_96,
      O => \cr_2[0]_i_3_n_0\
    );
\cr_2[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F070707"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_97,
      I2 => cr_b(0),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_97,
      O => \cr_2[0]_i_4_n_0\
    );
\cr_2[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \cr_2[0]_i_2_n_0\,
      I1 => cr_b(3),
      I2 => \cr_2_reg[8]_i_9\,
      I3 => cr_g0_n_94,
      I4 => cr_r0_n_94,
      I5 => \cr_2_reg[8]_i_10\,
      O => \cr_2[0]_i_5_n_0\
    );
\cr_2[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \cr_2[0]_i_3_n_0\,
      I1 => cr_b(2),
      I2 => \cr_2_reg[8]_i_9\,
      I3 => cr_g0_n_95,
      I4 => cr_r0_n_95,
      I5 => \cr_2_reg[8]_i_10\,
      O => \cr_2[0]_i_6_n_0\
    );
\cr_2[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \cr_2[0]_i_4_n_0\,
      I1 => cr_b(1),
      I2 => \cr_2_reg[8]_i_9\,
      I3 => cr_g0_n_96,
      I4 => cr_r0_n_96,
      I5 => \cr_2_reg[8]_i_10\,
      O => \cr_2[0]_i_7_n_0\
    );
\cr_2[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_97,
      I2 => cr_b(0),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_97,
      O => \cr_2[0]_i_8_n_0\
    );
\cr_2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F070707"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_91,
      I2 => cr_b(6),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_91,
      O => \cr_2[4]_i_2_n_0\
    );
\cr_2[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F070707"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_92,
      I2 => cr_b(5),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_92,
      O => \cr_2[4]_i_3_n_0\
    );
\cr_2[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F070707"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_93,
      I2 => cr_b(4),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_93,
      O => \cr_2[4]_i_4_n_0\
    );
\cr_2[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F070707"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_94,
      I2 => cr_b(3),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_94,
      O => \cr_2[4]_i_5_n_0\
    );
\cr_2[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \cr_2[4]_i_2_n_0\,
      I1 => cr_b(7),
      I2 => \cr_2_reg[8]_i_9\,
      I3 => cr_g0_n_90,
      I4 => cr_r0_n_90,
      I5 => \cr_2_reg[8]_i_10\,
      O => \cr_2[4]_i_6_n_0\
    );
\cr_2[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \cr_2[4]_i_3_n_0\,
      I1 => cr_b(6),
      I2 => \cr_2_reg[8]_i_9\,
      I3 => cr_g0_n_91,
      I4 => cr_r0_n_91,
      I5 => \cr_2_reg[8]_i_10\,
      O => \cr_2[4]_i_7_n_0\
    );
\cr_2[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \cr_2[4]_i_4_n_0\,
      I1 => cr_b(5),
      I2 => \cr_2_reg[8]_i_9\,
      I3 => cr_g0_n_92,
      I4 => cr_r0_n_92,
      I5 => \cr_2_reg[8]_i_10\,
      O => \cr_2[4]_i_8_n_0\
    );
\cr_2[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \cr_2[4]_i_5_n_0\,
      I1 => cr_b(4),
      I2 => \cr_2_reg[8]_i_9\,
      I3 => cr_g0_n_93,
      I4 => cr_r0_n_93,
      I5 => \cr_2_reg[8]_i_10\,
      O => \cr_2[4]_i_9_n_0\
    );
\cr_2[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => cr_g0_n_88,
      I1 => \cr_2_reg[8]_i_9\,
      I2 => \cr_2_reg[8]_i_10\,
      I3 => cr_r0_n_88,
      O => \cr_2[8]_i_2_n_0\
    );
\cr_2[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F070707"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_89,
      I2 => cr_b(8),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_89,
      O => \cr_2[8]_i_3_n_0\
    );
\cr_2[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F070707"
    )
        port map (
      I0 => \cr_2_reg[8]_i_9\,
      I1 => cr_g0_n_90,
      I2 => cr_b(7),
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_90,
      O => \cr_2[8]_i_4_n_0\
    );
\cr_2[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"403FBF3F"
    )
        port map (
      I0 => cr_r0_n_87,
      I1 => \cr_2_reg[8]_i_9\,
      I2 => cr_g0_n_87,
      I3 => \cr_2_reg[8]_i_10\,
      I4 => cr_r0_n_86,
      O => \cr_2[8]_i_5_n_0\
    );
\cr_2[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4004BFFC3FFC3FF"
    )
        port map (
      I0 => cr_r0_n_88,
      I1 => cr_g0_n_88,
      I2 => cr_g0_n_87,
      I3 => \cr_2_reg[8]_i_9\,
      I4 => cr_r0_n_87,
      I5 => \cr_2_reg[8]_i_10\,
      O => \cr_2[8]_i_6_n_0\
    );
\cr_2[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \cr_2[8]_i_3_n_0\,
      I1 => cr_g0_n_88,
      I2 => \cr_2_reg[8]_i_9\,
      I3 => cr_r0_n_88,
      I4 => \cr_2_reg[8]_i_10\,
      O => \cr_2[8]_i_7_n_0\
    );
\cr_2[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \cr_2[8]_i_4_n_0\,
      I1 => cr_b(8),
      I2 => \cr_2_reg[8]_i_9\,
      I3 => cr_g0_n_89,
      I4 => cr_r0_n_89,
      I5 => \cr_2_reg[8]_i_10\,
      O => \cr_2[8]_i_8_n_0\
    );
\cr_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_200_out(3),
      Q => cr_2(0)
    );
\cr_2_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cr_2_reg[0]_i_1_n_0\,
      CO(2) => \cr_2_reg[0]_i_1_n_1\,
      CO(1) => \cr_2_reg[0]_i_1_n_2\,
      CO(0) => \cr_2_reg[0]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \cr_2[0]_i_2_n_0\,
      DI(2) => \cr_2[0]_i_3_n_0\,
      DI(1) => \cr_2[0]_i_4_n_0\,
      DI(0) => '1',
      O(3) => cr_200_out(3),
      O(2 downto 0) => \NLW_cr_2_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \cr_2[0]_i_5_n_0\,
      S(2) => \cr_2[0]_i_6_n_0\,
      S(1) => \cr_2[0]_i_7_n_0\,
      S(0) => \cr_2[0]_i_8_n_0\
    );
\cr_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_200_out(4),
      Q => cr_2(1)
    );
\cr_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_200_out(5),
      Q => cr_2(2)
    );
\cr_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_200_out(6),
      Q => cr_2(3)
    );
\cr_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_200_out(7),
      Q => cr_2(4)
    );
\cr_2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_2_reg[0]_i_1_n_0\,
      CO(3) => \cr_2_reg[4]_i_1_n_0\,
      CO(2) => \cr_2_reg[4]_i_1_n_1\,
      CO(1) => \cr_2_reg[4]_i_1_n_2\,
      CO(0) => \cr_2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cr_2[4]_i_2_n_0\,
      DI(2) => \cr_2[4]_i_3_n_0\,
      DI(1) => \cr_2[4]_i_4_n_0\,
      DI(0) => \cr_2[4]_i_5_n_0\,
      O(3 downto 0) => cr_200_out(7 downto 4),
      S(3) => \cr_2[4]_i_6_n_0\,
      S(2) => \cr_2[4]_i_7_n_0\,
      S(1) => \cr_2[4]_i_8_n_0\,
      S(0) => \cr_2[4]_i_9_n_0\
    );
\cr_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_200_out(8),
      Q => cr_2(5)
    );
\cr_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_200_out(9),
      Q => cr_2(6)
    );
\cr_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_200_out(10),
      Q => cr_2(7)
    );
\cr_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_200_out(11),
      Q => cr_2(8)
    );
\cr_2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_cr_2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cr_2_reg[8]_i_1_n_1\,
      CO(1) => \cr_2_reg[8]_i_1_n_2\,
      CO(0) => \cr_2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cr_2[8]_i_2_n_0\,
      DI(1) => \cr_2[8]_i_3_n_0\,
      DI(0) => \cr_2[8]_i_4_n_0\,
      O(3 downto 0) => cr_200_out(11 downto 8),
      S(3) => \cr_2[8]_i_5_n_0\,
      S(2) => \cr_2[8]_i_6_n_0\,
      S(1) => \cr_2[8]_i_7_n_0\,
      S(0) => \cr_2[8]_i_8_n_0\
    );
\cr_3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cr_2(1),
      I1 => cr_2(0),
      O => \cr_30__0\(0)
    );
\cr_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cr_2(1),
      I1 => cr_2(0),
      I2 => cr_2(2),
      O => \cr_30__0\(1)
    );
\cr_3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cr_2(0),
      I1 => cr_2(1),
      I2 => cr_2(2),
      I3 => cr_2(3),
      O => \cr_30__0\(2)
    );
\cr_3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cr_2(2),
      I1 => cr_2(1),
      I2 => cr_2(0),
      I3 => cr_2(3),
      I4 => cr_2(4),
      O => \cr_30__0\(3)
    );
\cr_3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cr_2(3),
      I1 => cr_2(0),
      I2 => cr_2(1),
      I3 => cr_2(2),
      I4 => cr_2(4),
      I5 => cr_2(5),
      O => \cr_30__0\(4)
    );
\cr_3[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cr_3[7]_i_2_n_0\,
      I1 => cr_2(6),
      O => \cr_30__0\(5)
    );
\cr_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cr_3[7]_i_2_n_0\,
      I1 => cr_2(6),
      I2 => cr_2(7),
      O => \cr_30__0\(6)
    );
\cr_3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => cr_2(6),
      I1 => \cr_3[7]_i_2_n_0\,
      I2 => cr_2(7),
      I3 => cr_2(8),
      O => \cr_3[7]_i_1_n_0\
    );
\cr_3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cr_2(5),
      I1 => cr_2(3),
      I2 => cr_2(0),
      I3 => cr_2(1),
      I4 => cr_2(2),
      I5 => cr_2(4),
      O => \cr_3[7]_i_2_n_0\
    );
\cr_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cr_30__0\(0),
      Q => cr(0)
    );
\cr_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cr_30__0\(1),
      Q => cr(1)
    );
\cr_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cr_30__0\(2),
      Q => cr(2)
    );
\cr_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cr_30__0\(3),
      Q => cr(3)
    );
\cr_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cr_30__0\(4),
      Q => cr(4)
    );
\cr_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cr_30__0\(5),
      Q => cr(5)
    );
\cr_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cr_30__0\(6),
      Q => cr(6)
    );
\cr_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \cr_3[7]_i_1_n_0\,
      Q => cr(7)
    );
\cr_b[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cr_b_reg[7]_i_7_n_6\,
      I1 => b_0(4),
      I2 => \cr_b_reg[3]_i_19_n_4\,
      I3 => \cr_b[3]_i_6_n_0\,
      O => \cr_b[3]_i_10_n_0\
    );
\cr_b[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => b_0(0),
      I1 => b_0(2),
      I2 => \cr_b_reg[3]_i_19_n_6\,
      O => \cr_b[3]_i_11_n_0\
    );
\cr_b[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b_0(1),
      I1 => \cr_b_reg[3]_i_19_n_7\,
      O => \cr_b[3]_i_12_n_0\
    );
\cr_b[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cr_b_reg[3]_i_19_n_7\,
      I1 => b_0(1),
      O => \cr_b[3]_i_13_n_0\
    );
\cr_b[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cr_b_reg[3]_i_20_n_7\,
      I1 => b_0(3),
      I2 => \cr_b_reg[3]_i_19_n_5\,
      I3 => \cr_b[3]_i_11_n_0\,
      O => \cr_b[3]_i_14_n_0\
    );
\cr_b[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => b_0(0),
      I1 => b_0(2),
      I2 => \cr_b_reg[3]_i_19_n_6\,
      I3 => \cr_b[3]_i_12_n_0\,
      O => \cr_b[3]_i_15_n_0\
    );
\cr_b[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(1),
      I1 => \cr_b_reg[3]_i_19_n_7\,
      O => \cr_b[3]_i_16_n_0\
    );
\cr_b[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(0),
      I1 => \cr_b_reg[3]_i_20_n_4\,
      O => \cr_b[3]_i_17_n_0\
    );
\cr_b[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(7),
      O => \cr_b[3]_i_21_n_0\
    );
\cr_b[3]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(6),
      O => \cr_b[3]_i_22_n_0\
    );
\cr_b[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(7),
      I1 => b_0(5),
      O => \cr_b[3]_i_23_n_0\
    );
\cr_b[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(6),
      I1 => b_0(4),
      O => \cr_b[3]_i_24_n_0\
    );
\cr_b[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(5),
      I1 => b_0(3),
      O => \cr_b[3]_i_25_n_0\
    );
\cr_b[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(2),
      O => \cr_b[3]_i_26_n_0\
    );
\cr_b[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(3),
      I1 => b_0(1),
      O => \cr_b[3]_i_27_n_0\
    );
\cr_b[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(0),
      O => \cr_b[3]_i_28_n_0\
    );
\cr_b[3]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(1),
      O => \cr_b[3]_i_29_n_0\
    );
\cr_b[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cr_b_reg[7]_i_7_n_4\,
      I1 => b_0(6),
      I2 => \cr_b_reg[3]_i_18_n_2\,
      O => \cr_b[3]_i_3_n_0\
    );
\cr_b[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cr_b_reg[7]_i_7_n_5\,
      I1 => b_0(5),
      I2 => \cr_b_reg[3]_i_18_n_7\,
      O => \cr_b[3]_i_4_n_0\
    );
\cr_b[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cr_b_reg[7]_i_7_n_6\,
      I1 => b_0(4),
      I2 => \cr_b_reg[3]_i_19_n_4\,
      O => \cr_b[3]_i_5_n_0\
    );
\cr_b[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cr_b_reg[3]_i_20_n_7\,
      I1 => b_0(3),
      I2 => \cr_b_reg[3]_i_19_n_5\,
      O => \cr_b[3]_i_6_n_0\
    );
\cr_b[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \cr_b_reg[3]_i_18_n_2\,
      I1 => b_0(6),
      I2 => \cr_b_reg[7]_i_7_n_4\,
      I3 => \cr_b_reg[7]_i_2_n_7\,
      I4 => b_0(7),
      O => \cr_b[3]_i_7_n_0\
    );
\cr_b[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cr_b[3]_i_4_n_0\,
      I1 => b_0(6),
      I2 => \cr_b_reg[7]_i_7_n_4\,
      I3 => \cr_b_reg[3]_i_18_n_2\,
      O => \cr_b[3]_i_8_n_0\
    );
\cr_b[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cr_b_reg[7]_i_7_n_5\,
      I1 => b_0(5),
      I2 => \cr_b_reg[3]_i_18_n_7\,
      I3 => \cr_b[3]_i_5_n_0\,
      O => \cr_b[3]_i_9_n_0\
    );
\cr_b[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(6),
      I1 => b_0(4),
      O => \cr_b[7]_i_10_n_0\
    );
\cr_b[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(5),
      I1 => b_0(3),
      O => \cr_b[7]_i_11_n_0\
    );
\cr_b[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(2),
      O => \cr_b[7]_i_12_n_0\
    );
\cr_b[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(3),
      I1 => b_0(1),
      O => \cr_b[7]_i_13_n_0\
    );
\cr_b[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(0),
      O => \cr_b[7]_i_14_n_0\
    );
\cr_b[7]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(1),
      O => \cr_b[7]_i_15_n_0\
    );
\cr_b[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cr_b_reg[8]_i_3_n_7\,
      O => \cr_b[7]_i_3_n_0\
    );
\cr_b[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cr_b_reg[7]_i_2_n_4\,
      O => \cr_b[7]_i_4_n_0\
    );
\cr_b[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cr_b_reg[7]_i_2_n_5\,
      O => \cr_b[7]_i_5_n_0\
    );
\cr_b[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => b_0(7),
      I1 => \cr_b_reg[7]_i_2_n_7\,
      I2 => \cr_b_reg[7]_i_2_n_6\,
      O => \cr_b[7]_i_6_n_0\
    );
\cr_b[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(6),
      O => \cr_b[7]_i_8_n_0\
    );
\cr_b[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(7),
      I1 => b_0(5),
      O => \cr_b[7]_i_9_n_0\
    );
\cr_b[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cr_b_reg[8]_i_3_n_2\,
      O => \cr_b[8]_i_2_n_0\
    );
\cr_b[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(7),
      O => \cr_b[8]_i_4_n_0\
    );
\cr_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_b0(8),
      Q => cr_b(0)
    );
\cr_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_b0(9),
      Q => cr_b(1)
    );
\cr_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_b0(10),
      Q => cr_b(2)
    );
\cr_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_b0(11),
      Q => cr_b(3)
    );
\cr_b_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_b_reg[3]_i_2_n_0\,
      CO(3) => \cr_b_reg[3]_i_1_n_0\,
      CO(2) => \cr_b_reg[3]_i_1_n_1\,
      CO(1) => \cr_b_reg[3]_i_1_n_2\,
      CO(0) => \cr_b_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cr_b[3]_i_3_n_0\,
      DI(2) => \cr_b[3]_i_4_n_0\,
      DI(1) => \cr_b[3]_i_5_n_0\,
      DI(0) => \cr_b[3]_i_6_n_0\,
      O(3 downto 0) => cr_b0(11 downto 8),
      S(3) => \cr_b[3]_i_7_n_0\,
      S(2) => \cr_b[3]_i_8_n_0\,
      S(1) => \cr_b[3]_i_9_n_0\,
      S(0) => \cr_b[3]_i_10_n_0\
    );
\cr_b_reg[3]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_b_reg[3]_i_19_n_0\,
      CO(3 downto 2) => \NLW_cr_b_reg[3]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cr_b_reg[3]_i_18_n_2\,
      CO(0) => \NLW_cr_b_reg[3]_i_18_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cr_b_reg[3]_i_18_O_UNCONNECTED\(3 downto 1),
      O(0) => \cr_b_reg[3]_i_18_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \cr_b[3]_i_21_n_0\
    );
\cr_b_reg[3]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_b_reg[3]_i_20_n_0\,
      CO(3) => \cr_b_reg[3]_i_19_n_0\,
      CO(2) => \cr_b_reg[3]_i_19_n_1\,
      CO(1) => \cr_b_reg[3]_i_19_n_2\,
      CO(0) => \cr_b_reg[3]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => b_0(7 downto 5),
      O(3) => \cr_b_reg[3]_i_19_n_4\,
      O(2) => \cr_b_reg[3]_i_19_n_5\,
      O(1) => \cr_b_reg[3]_i_19_n_6\,
      O(0) => \cr_b_reg[3]_i_19_n_7\,
      S(3) => \cr_b[3]_i_22_n_0\,
      S(2) => \cr_b[3]_i_23_n_0\,
      S(1) => \cr_b[3]_i_24_n_0\,
      S(0) => \cr_b[3]_i_25_n_0\
    );
\cr_b_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cr_b_reg[3]_i_2_n_0\,
      CO(2) => \cr_b_reg[3]_i_2_n_1\,
      CO(1) => \cr_b_reg[3]_i_2_n_2\,
      CO(0) => \cr_b_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cr_b[3]_i_11_n_0\,
      DI(2) => \cr_b[3]_i_12_n_0\,
      DI(1) => \cr_b[3]_i_13_n_0\,
      DI(0) => b_0(0),
      O(3 downto 0) => \NLW_cr_b_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cr_b[3]_i_14_n_0\,
      S(2) => \cr_b[3]_i_15_n_0\,
      S(1) => \cr_b[3]_i_16_n_0\,
      S(0) => \cr_b[3]_i_17_n_0\
    );
\cr_b_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cr_b_reg[3]_i_20_n_0\,
      CO(2) => \cr_b_reg[3]_i_20_n_1\,
      CO(1) => \cr_b_reg[3]_i_20_n_2\,
      CO(0) => \cr_b_reg[3]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => b_0(4 downto 2),
      DI(0) => '0',
      O(3) => \cr_b_reg[3]_i_20_n_4\,
      O(2 downto 1) => \NLW_cr_b_reg[3]_i_20_O_UNCONNECTED\(2 downto 1),
      O(0) => \cr_b_reg[3]_i_20_n_7\,
      S(3) => \cr_b[3]_i_26_n_0\,
      S(2) => \cr_b[3]_i_27_n_0\,
      S(1) => \cr_b[3]_i_28_n_0\,
      S(0) => \cr_b[3]_i_29_n_0\
    );
\cr_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_b0(12),
      Q => cr_b(4)
    );
\cr_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_b0(13),
      Q => cr_b(5)
    );
\cr_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_b0(14),
      Q => cr_b(6)
    );
\cr_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_b0(15),
      Q => cr_b(7)
    );
\cr_b_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_b_reg[3]_i_1_n_0\,
      CO(3) => \cr_b_reg[7]_i_1_n_0\,
      CO(2) => \cr_b_reg[7]_i_1_n_1\,
      CO(1) => \cr_b_reg[7]_i_1_n_2\,
      CO(0) => \cr_b_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cr_b_reg[7]_i_2_n_6\,
      O(3 downto 0) => cr_b0(15 downto 12),
      S(3) => \cr_b[7]_i_3_n_0\,
      S(2) => \cr_b[7]_i_4_n_0\,
      S(1) => \cr_b[7]_i_5_n_0\,
      S(0) => \cr_b[7]_i_6_n_0\
    );
\cr_b_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_b_reg[7]_i_7_n_0\,
      CO(3) => \cr_b_reg[7]_i_2_n_0\,
      CO(2) => \cr_b_reg[7]_i_2_n_1\,
      CO(1) => \cr_b_reg[7]_i_2_n_2\,
      CO(0) => \cr_b_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => b_0(7 downto 5),
      O(3) => \cr_b_reg[7]_i_2_n_4\,
      O(2) => \cr_b_reg[7]_i_2_n_5\,
      O(1) => \cr_b_reg[7]_i_2_n_6\,
      O(0) => \cr_b_reg[7]_i_2_n_7\,
      S(3) => \cr_b[7]_i_8_n_0\,
      S(2) => \cr_b[7]_i_9_n_0\,
      S(1) => \cr_b[7]_i_10_n_0\,
      S(0) => \cr_b[7]_i_11_n_0\
    );
\cr_b_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cr_b_reg[7]_i_7_n_0\,
      CO(2) => \cr_b_reg[7]_i_7_n_1\,
      CO(1) => \cr_b_reg[7]_i_7_n_2\,
      CO(0) => \cr_b_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => b_0(4 downto 2),
      DI(0) => '0',
      O(3) => \cr_b_reg[7]_i_7_n_4\,
      O(2) => \cr_b_reg[7]_i_7_n_5\,
      O(1) => \cr_b_reg[7]_i_7_n_6\,
      O(0) => \NLW_cr_b_reg[7]_i_7_O_UNCONNECTED\(0),
      S(3) => \cr_b[7]_i_12_n_0\,
      S(2) => \cr_b[7]_i_13_n_0\,
      S(1) => \cr_b[7]_i_14_n_0\,
      S(0) => \cr_b[7]_i_15_n_0\
    );
\cr_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => cr_b0(16),
      Q => cr_b(8)
    );
\cr_b_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_b_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_cr_b_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cr_b_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => cr_b0(16),
      S(3 downto 1) => B"000",
      S(0) => \cr_b[8]_i_2_n_0\
    );
\cr_b_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_b_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_cr_b_reg[8]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cr_b_reg[8]_i_3_n_2\,
      CO(0) => \NLW_cr_b_reg[8]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cr_b_reg[8]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \cr_b_reg[8]_i_3_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \cr_b[8]_i_4_n_0\
    );
cr_g0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => g_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cr_g0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011011011010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cr_g0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cr_g0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cr_g0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axis_mm2s_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cr_g0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_cr_g0_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_cr_g0_P_UNCONNECTED(47 downto 19),
      P(18) => cr_g0_n_87,
      P(17) => cr_g0_n_88,
      P(16) => cr_g0_n_89,
      P(15) => cr_g0_n_90,
      P(14) => cr_g0_n_91,
      P(13) => cr_g0_n_92,
      P(12) => cr_g0_n_93,
      P(11) => cr_g0_n_94,
      P(10) => cr_g0_n_95,
      P(9) => cr_g0_n_96,
      P(8) => cr_g0_n_97,
      P(7) => cr_g0_n_98,
      P(6) => cr_g0_n_99,
      P(5) => cr_g0_n_100,
      P(4) => cr_g0_n_101,
      P(3) => cr_g0_n_102,
      P(2) => cr_g0_n_103,
      P(1) => cr_g0_n_104,
      P(0) => cr_g0_n_105,
      PATTERNBDETECT => NLW_cr_g0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cr_g0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_cr_g0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cr_g0_UNDERFLOW_UNCONNECTED
    );
cr_r0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => r_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cr_r0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100000101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cr_r0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cr_r0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cr_r0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axis_mm2s_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cr_r0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_cr_r0_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_cr_r0_P_UNCONNECTED(47 downto 20),
      P(19) => cr_r0_n_86,
      P(18) => cr_r0_n_87,
      P(17) => cr_r0_n_88,
      P(16) => cr_r0_n_89,
      P(15) => cr_r0_n_90,
      P(14) => cr_r0_n_91,
      P(13) => cr_r0_n_92,
      P(12) => cr_r0_n_93,
      P(11) => cr_r0_n_94,
      P(10) => cr_r0_n_95,
      P(9) => cr_r0_n_96,
      P(8) => cr_r0_n_97,
      P(7) => cr_r0_n_98,
      P(6) => cr_r0_n_99,
      P(5) => cr_r0_n_100,
      P(4) => cr_r0_n_101,
      P(3) => cr_r0_n_102,
      P(2) => cr_r0_n_103,
      P(1) => cr_r0_n_104,
      P(0) => cr_r0_n_105,
      PATTERNBDETECT => NLW_cr_r0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cr_r0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_cr_r0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cr_r0_UNDERFLOW_UNCONNECTED
    );
en_1_reg_srl2_U0_mod4_inst_en_1_reg_c: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => oValid,
      Q => en_1_reg_srl2_U0_mod4_inst_en_1_reg_c_n_0
    );
en_2_reg_U0_mod4_inst_en_2_reg_c: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => en_1_reg_srl2_U0_mod4_inst_en_1_reg_c_n_0,
      Q => en_2_reg_U0_mod4_inst_en_2_reg_c_n_0,
      R => '0'
    );
en_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_2_reg_U0_mod4_inst_en_2_reg_c_n_0,
      I1 => en_2_reg_c,
      O => en_2_reg_gate_n_0
    );
en_3_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => en_2_reg_gate_n_0,
      Q => \^en5pvalid\
    );
\g_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => g_0(0)
    );
\g_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => g_0(1)
    );
\g_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => g_0(2)
    );
\g_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => g_0(3)
    );
\g_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => g_0(4)
    );
\g_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => g_0(5)
    );
\g_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => g_0(6)
    );
\g_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => g_0(7)
    );
mpeg42XBR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^en5pvalid\,
      I1 => mpeg42XBR,
      O => mpeg42XBR_reg
    );
\r_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsR_reg[7]\(0),
      Q => r_0(0)
    );
\r_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsR_reg[7]\(1),
      Q => r_0(1)
    );
\r_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsR_reg[7]\(2),
      Q => r_0(2)
    );
\r_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsR_reg[7]\(3),
      Q => r_0(3)
    );
\r_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsR_reg[7]\(4),
      Q => r_0(4)
    );
\r_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsR_reg[7]\(5),
      Q => r_0(5)
    );
\r_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsR_reg[7]\(6),
      Q => r_0(6)
    );
\r_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \dsR_reg[7]\(7),
      Q => r_0(7)
    );
\y_2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(2),
      I2 => y_b(2),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_95,
      O => \y_2[0]_i_2_n_0\
    );
\y_2[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(1),
      I2 => y_b(1),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_96,
      O => \y_2[0]_i_3_n_0\
    );
\y_2[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(0),
      I2 => y_b(0),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_97,
      O => \y_2[0]_i_4_n_0\
    );
\y_2[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \y_2[0]_i_2_n_0\,
      I1 => y_b(3),
      I2 => \y_2_reg[8]_i_10\,
      I3 => p_0_in(3),
      I4 => y_r0_n_94,
      I5 => \y_2_reg[8]_i_9\,
      O => \y_2[0]_i_5_n_0\
    );
\y_2[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \y_2[0]_i_3_n_0\,
      I1 => y_b(2),
      I2 => \y_2_reg[8]_i_10\,
      I3 => p_0_in(2),
      I4 => y_r0_n_95,
      I5 => \y_2_reg[8]_i_9\,
      O => \y_2[0]_i_6_n_0\
    );
\y_2[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \y_2[0]_i_4_n_0\,
      I1 => y_b(1),
      I2 => \y_2_reg[8]_i_10\,
      I3 => p_0_in(1),
      I4 => y_r0_n_96,
      I5 => \y_2_reg[8]_i_9\,
      O => \y_2[0]_i_7_n_0\
    );
\y_2[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(0),
      I2 => y_b(0),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_97,
      O => \y_2[0]_i_8_n_0\
    );
\y_2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(6),
      I2 => y_b(6),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_91,
      O => \y_2[4]_i_2_n_0\
    );
\y_2[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(5),
      I2 => y_b(5),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_92,
      O => \y_2[4]_i_3_n_0\
    );
\y_2[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(4),
      I2 => y_b(4),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_93,
      O => \y_2[4]_i_4_n_0\
    );
\y_2[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(3),
      I2 => y_b(3),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_94,
      O => \y_2[4]_i_5_n_0\
    );
\y_2[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \y_2[4]_i_2_n_0\,
      I1 => y_b(7),
      I2 => \y_2_reg[8]_i_10\,
      I3 => p_0_in(7),
      I4 => y_r0_n_90,
      I5 => \y_2_reg[8]_i_9\,
      O => \y_2[4]_i_6_n_0\
    );
\y_2[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \y_2[4]_i_3_n_0\,
      I1 => y_b(6),
      I2 => \y_2_reg[8]_i_10\,
      I3 => p_0_in(6),
      I4 => y_r0_n_91,
      I5 => \y_2_reg[8]_i_9\,
      O => \y_2[4]_i_7_n_0\
    );
\y_2[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \y_2[4]_i_4_n_0\,
      I1 => y_b(5),
      I2 => \y_2_reg[8]_i_10\,
      I3 => p_0_in(5),
      I4 => y_r0_n_92,
      I5 => \y_2_reg[8]_i_9\,
      O => \y_2[4]_i_8_n_0\
    );
\y_2[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \y_2[4]_i_5_n_0\,
      I1 => y_b(4),
      I2 => \y_2_reg[8]_i_10\,
      I3 => p_0_in(4),
      I4 => y_r0_n_93,
      I5 => \y_2_reg[8]_i_9\,
      O => \y_2[4]_i_9_n_0\
    );
\y_2[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => y_r0_n_88,
      I1 => \y_2_reg[8]_i_9\,
      I2 => p_0_in(9),
      I3 => \y_2_reg[8]_i_10\,
      O => \y_2[8]_i_2_n_0\
    );
\y_2[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(8),
      I2 => y_b(8),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_89,
      O => \y_2[8]_i_3_n_0\
    );
\y_2[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \y_2_reg[8]_i_10\,
      I1 => p_0_in(7),
      I2 => y_b(7),
      I3 => \y_2_reg[8]_i_9\,
      I4 => y_r0_n_90,
      O => \y_2[8]_i_4_n_0\
    );
\y_2[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => y_r0_n_87,
      I1 => \y_2_reg[8]_i_9\,
      I2 => p_0_in(10),
      I3 => \y_2_reg[8]_i_10\,
      I4 => p_0_in(11),
      O => \y_2[8]_i_5_n_0\
    );
\y_2[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FF7800F000F000"
    )
        port map (
      I0 => y_r0_n_88,
      I1 => p_0_in(9),
      I2 => p_0_in(10),
      I3 => \y_2_reg[8]_i_10\,
      I4 => y_r0_n_87,
      I5 => \y_2_reg[8]_i_9\,
      O => \y_2[8]_i_6_n_0\
    );
\y_2[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \y_2[8]_i_3_n_0\,
      I1 => p_0_in(9),
      I2 => \y_2_reg[8]_i_10\,
      I3 => y_r0_n_88,
      I4 => \y_2_reg[8]_i_9\,
      O => \y_2[8]_i_7_n_0\
    );
\y_2[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \y_2[8]_i_4_n_0\,
      I1 => y_b(8),
      I2 => \y_2_reg[8]_i_10\,
      I3 => p_0_in(8),
      I4 => y_r0_n_89,
      I5 => \y_2_reg[8]_i_9\,
      O => \y_2[8]_i_8_n_0\
    );
\y_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_20(3),
      Q => \y_2_reg_n_0_[0]\
    );
\y_2_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_2_reg[0]_i_1_n_0\,
      CO(2) => \y_2_reg[0]_i_1_n_1\,
      CO(1) => \y_2_reg[0]_i_1_n_2\,
      CO(0) => \y_2_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_2[0]_i_2_n_0\,
      DI(2) => \y_2[0]_i_3_n_0\,
      DI(1) => \y_2[0]_i_4_n_0\,
      DI(0) => '0',
      O(3) => y_20(3),
      O(2 downto 0) => \NLW_y_2_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \y_2[0]_i_5_n_0\,
      S(2) => \y_2[0]_i_6_n_0\,
      S(1) => \y_2[0]_i_7_n_0\,
      S(0) => \y_2[0]_i_8_n_0\
    );
\y_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_20(4),
      Q => p_1_in(0)
    );
\y_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_20(5),
      Q => p_1_in(1)
    );
\y_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_20(6),
      Q => p_1_in(2)
    );
\y_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_20(7),
      Q => p_1_in(3)
    );
\y_2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg[0]_i_1_n_0\,
      CO(3) => \y_2_reg[4]_i_1_n_0\,
      CO(2) => \y_2_reg[4]_i_1_n_1\,
      CO(1) => \y_2_reg[4]_i_1_n_2\,
      CO(0) => \y_2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_2[4]_i_2_n_0\,
      DI(2) => \y_2[4]_i_3_n_0\,
      DI(1) => \y_2[4]_i_4_n_0\,
      DI(0) => \y_2[4]_i_5_n_0\,
      O(3 downto 0) => y_20(7 downto 4),
      S(3) => \y_2[4]_i_6_n_0\,
      S(2) => \y_2[4]_i_7_n_0\,
      S(1) => \y_2[4]_i_8_n_0\,
      S(0) => \y_2[4]_i_9_n_0\
    );
\y_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_20(8),
      Q => p_1_in(4)
    );
\y_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_20(9),
      Q => p_1_in(5)
    );
\y_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_20(10),
      Q => p_1_in(6)
    );
\y_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_20(11),
      Q => p_1_in(7)
    );
\y_2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_y_2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_2_reg[8]_i_1_n_1\,
      CO(1) => \y_2_reg[8]_i_1_n_2\,
      CO(0) => \y_2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y_2[8]_i_2_n_0\,
      DI(1) => \y_2[8]_i_3_n_0\,
      DI(0) => \y_2[8]_i_4_n_0\,
      O(3 downto 0) => y_20(11 downto 8),
      S(3) => \y_2[8]_i_5_n_0\,
      S(2) => \y_2[8]_i_6_n_0\,
      S(1) => \y_2[8]_i_7_n_0\,
      S(0) => \y_2[8]_i_8_n_0\
    );
\y_3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \y_2_reg_n_0_[0]\,
      O => \y_3[0]_i_1_n_0\
    );
\y_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \y_2_reg_n_0_[0]\,
      I2 => p_1_in(1),
      O => \y_3[1]_i_1_n_0\
    );
\y_3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \y_2_reg_n_0_[0]\,
      I1 => p_1_in(0),
      I2 => p_1_in(1),
      I3 => p_1_in(2),
      O => \y_3[2]_i_1_n_0\
    );
\y_3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \y_2_reg_n_0_[0]\,
      I3 => p_1_in(2),
      I4 => p_1_in(3),
      O => \y_3[3]_i_1_n_0\
    );
\y_3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \y_2_reg_n_0_[0]\,
      I2 => p_1_in(0),
      I3 => p_1_in(1),
      I4 => p_1_in(3),
      I5 => p_1_in(4),
      O => \y_3[4]_i_1_n_0\
    );
\y_3[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_3[7]_i_2_n_0\,
      I1 => p_1_in(5),
      O => \y_3[5]_i_1_n_0\
    );
\y_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \y_3[7]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => p_1_in(6),
      O => \y_3[6]_i_1_n_0\
    );
\y_3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \y_3[7]_i_2_n_0\,
      I2 => p_1_in(6),
      I3 => p_1_in(7),
      O => \y_3[7]_i_1_n_0\
    );
\y_3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(2),
      I2 => \y_2_reg_n_0_[0]\,
      I3 => p_1_in(0),
      I4 => p_1_in(1),
      I5 => p_1_in(3),
      O => \y_3[7]_i_2_n_0\
    );
\y_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \y_3[0]_i_1_n_0\,
      Q => y(0)
    );
\y_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \y_3[1]_i_1_n_0\,
      Q => y(1)
    );
\y_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \y_3[2]_i_1_n_0\,
      Q => y(2)
    );
\y_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \y_3[3]_i_1_n_0\,
      Q => y(3)
    );
\y_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \y_3[4]_i_1_n_0\,
      Q => y(4)
    );
\y_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \y_3[5]_i_1_n_0\,
      Q => y(5)
    );
\y_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \y_3[6]_i_1_n_0\,
      Q => y(6)
    );
\y_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \y_3[7]_i_1_n_0\,
      Q => y(7)
    );
\y_b[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_b_reg[3]_i_18_n_5\,
      I1 => b_0(4),
      I2 => \y_b_reg[8]_i_4_n_7\,
      I3 => \y_b[3]_i_6_n_0\,
      O => \y_b[3]_i_10_n_0\
    );
\y_b[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \y_b_reg[3]_i_20_n_7\,
      I1 => b_0(2),
      I2 => \y_b_reg[3]_i_19_n_5\,
      O => \y_b[3]_i_11_n_0\
    );
\y_b[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b_0(1),
      I1 => \y_b_reg[3]_i_19_n_6\,
      O => \y_b[3]_i_12_n_0\
    );
\y_b[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_b_reg[3]_i_19_n_6\,
      I1 => b_0(1),
      O => \y_b[3]_i_13_n_0\
    );
\y_b[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_b_reg[3]_i_18_n_6\,
      I1 => b_0(3),
      I2 => \y_b_reg[3]_i_19_n_4\,
      I3 => \y_b[3]_i_11_n_0\,
      O => \y_b[3]_i_14_n_0\
    );
\y_b[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_b_reg[3]_i_20_n_7\,
      I1 => b_0(2),
      I2 => \y_b_reg[3]_i_19_n_5\,
      I3 => \y_b[3]_i_12_n_0\,
      O => \y_b[3]_i_15_n_0\
    );
\y_b[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(1),
      I1 => \y_b_reg[3]_i_19_n_6\,
      O => \y_b[3]_i_16_n_0\
    );
\y_b[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_0(0),
      I1 => \y_b_reg[3]_i_19_n_7\,
      O => \y_b[3]_i_17_n_0\
    );
\y_b[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(0),
      I1 => b_0(3),
      O => \y_b[3]_i_21_n_0\
    );
\y_b[3]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(2),
      O => \y_b[3]_i_22_n_0\
    );
\y_b[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(1),
      O => \y_b[3]_i_23_n_0\
    );
\y_b[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(0),
      O => \y_b[3]_i_24_n_0\
    );
\y_b[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(5),
      I1 => b_0(7),
      O => \y_b[3]_i_25_n_0\
    );
\y_b[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(6),
      O => \y_b[3]_i_26_n_0\
    );
\y_b[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(3),
      I1 => b_0(5),
      O => \y_b[3]_i_27_n_0\
    );
\y_b[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(4),
      O => \y_b[3]_i_28_n_0\
    );
\y_b[3]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(1),
      I1 => b_0(3),
      O => \y_b[3]_i_29_n_0\
    );
\y_b[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \y_b_reg[7]_i_10_n_7\,
      I1 => b_0(6),
      I2 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[3]_i_3_n_0\
    );
\y_b[3]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(0),
      I1 => b_0(2),
      O => \y_b[3]_i_30_n_0\
    );
\y_b[3]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(1),
      O => \y_b[3]_i_31_n_0\
    );
\y_b[3]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_0(0),
      O => \y_b[3]_i_32_n_0\
    );
\y_b[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \y_b_reg[3]_i_18_n_4\,
      I1 => b_0(5),
      I2 => \y_b_reg[8]_i_4_n_6\,
      O => \y_b[3]_i_4_n_0\
    );
\y_b[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \y_b_reg[3]_i_18_n_5\,
      I1 => b_0(4),
      I2 => \y_b_reg[8]_i_4_n_7\,
      O => \y_b[3]_i_5_n_0\
    );
\y_b[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \y_b_reg[3]_i_18_n_6\,
      I1 => b_0(3),
      I2 => \y_b_reg[3]_i_19_n_4\,
      O => \y_b[3]_i_6_n_0\
    );
\y_b[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_b[3]_i_3_n_0\,
      I1 => b_0(7),
      I2 => \y_b_reg[7]_i_10_n_6\,
      I3 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[3]_i_7_n_0\
    );
\y_b[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_b_reg[7]_i_10_n_7\,
      I1 => b_0(6),
      I2 => \y_b_reg[8]_i_4_n_1\,
      I3 => \y_b[3]_i_4_n_0\,
      O => \y_b[3]_i_8_n_0\
    );
\y_b[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_b_reg[3]_i_18_n_4\,
      I1 => b_0(5),
      I2 => \y_b_reg[8]_i_4_n_6\,
      I3 => \y_b[3]_i_5_n_0\,
      O => \y_b[3]_i_9_n_0\
    );
\y_b[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(4),
      I1 => b_0(7),
      O => \y_b[7]_i_11_n_0\
    );
\y_b[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(3),
      I1 => b_0(6),
      O => \y_b[7]_i_12_n_0\
    );
\y_b[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(2),
      I1 => b_0(5),
      O => \y_b[7]_i_13_n_0\
    );
\y_b[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_0(1),
      I1 => b_0(4),
      O => \y_b[7]_i_14_n_0\
    );
\y_b[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \y_b_reg[8]_i_3_n_7\,
      I1 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[7]_i_2_n_0\
    );
\y_b[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \y_b_reg[7]_i_10_n_4\,
      I1 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[7]_i_3_n_0\
    );
\y_b[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \y_b_reg[7]_i_10_n_5\,
      I1 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[7]_i_4_n_0\
    );
\y_b[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \y_b_reg[7]_i_10_n_6\,
      I1 => b_0(7),
      I2 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[7]_i_5_n_0\
    );
\y_b[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \y_b_reg[8]_i_3_n_7\,
      I1 => \y_b_reg[8]_i_3_n_6\,
      I2 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[7]_i_6_n_0\
    );
\y_b[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \y_b_reg[7]_i_10_n_4\,
      I1 => \y_b_reg[8]_i_3_n_7\,
      I2 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[7]_i_7_n_0\
    );
\y_b[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \y_b_reg[7]_i_10_n_5\,
      I1 => \y_b_reg[7]_i_10_n_4\,
      I2 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[7]_i_8_n_0\
    );
\y_b[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => b_0(7),
      I1 => \y_b_reg[7]_i_10_n_6\,
      I2 => \y_b_reg[7]_i_10_n_5\,
      I3 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[7]_i_9_n_0\
    );
\y_b[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \y_b_reg[8]_i_3_n_6\,
      I1 => \y_b_reg[8]_i_3_n_5\,
      I2 => \y_b_reg[8]_i_4_n_1\,
      O => \y_b[8]_i_2_n_0\
    );
\y_b[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(7),
      O => \y_b[8]_i_5_n_0\
    );
\y_b[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(6),
      O => \y_b[8]_i_6_n_0\
    );
\y_b[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(5),
      O => \y_b[8]_i_7_n_0\
    );
\y_b[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(7),
      O => \y_b[8]_i_8_n_0\
    );
\y_b[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_0(6),
      O => \y_b[8]_i_9_n_0\
    );
\y_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_b0(8),
      Q => y_b(0)
    );
\y_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_b0(9),
      Q => y_b(1)
    );
\y_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_b0(10),
      Q => y_b(2)
    );
\y_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_b0(11),
      Q => y_b(3)
    );
\y_b_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[3]_i_2_n_0\,
      CO(3) => \y_b_reg[3]_i_1_n_0\,
      CO(2) => \y_b_reg[3]_i_1_n_1\,
      CO(1) => \y_b_reg[3]_i_1_n_2\,
      CO(0) => \y_b_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_b[3]_i_3_n_0\,
      DI(2) => \y_b[3]_i_4_n_0\,
      DI(1) => \y_b[3]_i_5_n_0\,
      DI(0) => \y_b[3]_i_6_n_0\,
      O(3 downto 0) => y_b0(11 downto 8),
      S(3) => \y_b[3]_i_7_n_0\,
      S(2) => \y_b[3]_i_8_n_0\,
      S(1) => \y_b[3]_i_9_n_0\,
      S(0) => \y_b[3]_i_10_n_0\
    );
\y_b_reg[3]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_b_reg[3]_i_18_n_0\,
      CO(2) => \y_b_reg[3]_i_18_n_1\,
      CO(1) => \y_b_reg[3]_i_18_n_2\,
      CO(0) => \y_b_reg[3]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => b_0(0),
      DI(2 downto 0) => B"001",
      O(3) => \y_b_reg[3]_i_18_n_4\,
      O(2) => \y_b_reg[3]_i_18_n_5\,
      O(1) => \y_b_reg[3]_i_18_n_6\,
      O(0) => \NLW_y_b_reg[3]_i_18_O_UNCONNECTED\(0),
      S(3) => \y_b[3]_i_21_n_0\,
      S(2) => \y_b[3]_i_22_n_0\,
      S(1) => \y_b[3]_i_23_n_0\,
      S(0) => \y_b[3]_i_24_n_0\
    );
\y_b_reg[3]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[3]_i_20_n_0\,
      CO(3) => \y_b_reg[3]_i_19_n_0\,
      CO(2) => \y_b_reg[3]_i_19_n_1\,
      CO(1) => \y_b_reg[3]_i_19_n_2\,
      CO(0) => \y_b_reg[3]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => b_0(5 downto 2),
      O(3) => \y_b_reg[3]_i_19_n_4\,
      O(2) => \y_b_reg[3]_i_19_n_5\,
      O(1) => \y_b_reg[3]_i_19_n_6\,
      O(0) => \y_b_reg[3]_i_19_n_7\,
      S(3) => \y_b[3]_i_25_n_0\,
      S(2) => \y_b[3]_i_26_n_0\,
      S(1) => \y_b[3]_i_27_n_0\,
      S(0) => \y_b[3]_i_28_n_0\
    );
\y_b_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_b_reg[3]_i_2_n_0\,
      CO(2) => \y_b_reg[3]_i_2_n_1\,
      CO(1) => \y_b_reg[3]_i_2_n_2\,
      CO(0) => \y_b_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \y_b[3]_i_11_n_0\,
      DI(2) => \y_b[3]_i_12_n_0\,
      DI(1) => \y_b[3]_i_13_n_0\,
      DI(0) => b_0(0),
      O(3 downto 0) => \NLW_y_b_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_b[3]_i_14_n_0\,
      S(2) => \y_b[3]_i_15_n_0\,
      S(1) => \y_b[3]_i_16_n_0\,
      S(0) => \y_b[3]_i_17_n_0\
    );
\y_b_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_b_reg[3]_i_20_n_0\,
      CO(2) => \y_b_reg[3]_i_20_n_1\,
      CO(1) => \y_b_reg[3]_i_20_n_2\,
      CO(0) => \y_b_reg[3]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => b_0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \NLW_y_b_reg[3]_i_20_O_UNCONNECTED\(3 downto 1),
      O(0) => \y_b_reg[3]_i_20_n_7\,
      S(3) => \y_b[3]_i_29_n_0\,
      S(2) => \y_b[3]_i_30_n_0\,
      S(1) => \y_b[3]_i_31_n_0\,
      S(0) => \y_b[3]_i_32_n_0\
    );
\y_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_b0(12),
      Q => y_b(4)
    );
\y_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_b0(13),
      Q => y_b(5)
    );
\y_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_b0(14),
      Q => y_b(6)
    );
\y_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_b0(15),
      Q => y_b(7)
    );
\y_b_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[3]_i_1_n_0\,
      CO(3) => \y_b_reg[7]_i_1_n_0\,
      CO(2) => \y_b_reg[7]_i_1_n_1\,
      CO(1) => \y_b_reg[7]_i_1_n_2\,
      CO(0) => \y_b_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_b[7]_i_2_n_0\,
      DI(2) => \y_b[7]_i_3_n_0\,
      DI(1) => \y_b[7]_i_4_n_0\,
      DI(0) => \y_b[7]_i_5_n_0\,
      O(3 downto 0) => y_b0(15 downto 12),
      S(3) => \y_b[7]_i_6_n_0\,
      S(2) => \y_b[7]_i_7_n_0\,
      S(1) => \y_b[7]_i_8_n_0\,
      S(0) => \y_b[7]_i_9_n_0\
    );
\y_b_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[3]_i_18_n_0\,
      CO(3) => \y_b_reg[7]_i_10_n_0\,
      CO(2) => \y_b_reg[7]_i_10_n_1\,
      CO(1) => \y_b_reg[7]_i_10_n_2\,
      CO(0) => \y_b_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => b_0(4 downto 1),
      O(3) => \y_b_reg[7]_i_10_n_4\,
      O(2) => \y_b_reg[7]_i_10_n_5\,
      O(1) => \y_b_reg[7]_i_10_n_6\,
      O(0) => \y_b_reg[7]_i_10_n_7\,
      S(3) => \y_b[7]_i_11_n_0\,
      S(2) => \y_b[7]_i_12_n_0\,
      S(1) => \y_b[7]_i_13_n_0\,
      S(0) => \y_b[7]_i_14_n_0\
    );
\y_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => AR(0),
      D => y_b0(16),
      Q => y_b(8)
    );
\y_b_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_y_b_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y_b_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y_b0(16),
      S(3 downto 1) => B"000",
      S(0) => \y_b[8]_i_2_n_0\
    );
\y_b_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[7]_i_10_n_0\,
      CO(3 downto 2) => \NLW_y_b_reg[8]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_b_reg[8]_i_3_n_2\,
      CO(0) => \y_b_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => b_0(6 downto 5),
      O(3) => \NLW_y_b_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \y_b_reg[8]_i_3_n_5\,
      O(1) => \y_b_reg[8]_i_3_n_6\,
      O(0) => \y_b_reg[8]_i_3_n_7\,
      S(3) => '0',
      S(2) => \y_b[8]_i_5_n_0\,
      S(1) => \y_b[8]_i_6_n_0\,
      S(0) => \y_b[8]_i_7_n_0\
    );
\y_b_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[3]_i_19_n_0\,
      CO(3) => \NLW_y_b_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \y_b_reg[8]_i_4_n_1\,
      CO(1) => \NLW_y_b_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \y_b_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => b_0(7 downto 6),
      O(3 downto 2) => \NLW_y_b_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \y_b_reg[8]_i_4_n_6\,
      O(0) => \y_b_reg[8]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \y_b[8]_i_8_n_0\,
      S(0) => \y_b[8]_i_9_n_0\
    );
y_g0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => g_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_g0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100101100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_g0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_g0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_g0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axis_mm2s_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_g0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_y_g0_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_y_g0_P_UNCONNECTED(47 downto 20),
      P(19 downto 8) => p_0_in(11 downto 0),
      P(7) => y_g0_n_98,
      P(6) => y_g0_n_99,
      P(5) => y_g0_n_100,
      P(4) => y_g0_n_101,
      P(3) => y_g0_n_102,
      P(2) => y_g0_n_103,
      P(1) => y_g0_n_104,
      P(0) => y_g0_n_105,
      PATTERNBDETECT => NLW_y_g0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_g0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_g0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_g0_UNDERFLOW_UNCONNECTED
    );
y_r0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => r_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_r0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010011001001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_r0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_r0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_r0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axis_mm2s_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_r0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_y_r0_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_y_r0_P_UNCONNECTED(47 downto 19),
      P(18) => y_r0_n_87,
      P(17) => y_r0_n_88,
      P(16) => y_r0_n_89,
      P(15) => y_r0_n_90,
      P(14) => y_r0_n_91,
      P(13) => y_r0_n_92,
      P(12) => y_r0_n_93,
      P(11) => y_r0_n_94,
      P(10) => y_r0_n_95,
      P(9) => y_r0_n_96,
      P(8) => y_r0_n_97,
      P(7) => y_r0_n_98,
      P(6) => y_r0_n_99,
      P(5) => y_r0_n_100,
      P(4) => y_r0_n_101,
      P(3) => y_r0_n_102,
      P(2) => y_r0_n_103,
      P(1) => y_r0_n_104,
      P(0) => y_r0_n_105,
      PATTERNBDETECT => NLW_y_r0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_r0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_r0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_r0_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_squareRoot is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[9]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[9]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Green_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Red_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sobel_reg[sqr][30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][30]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][30]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][30]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][30]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][30]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][30]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \configReg6_reg[17]\ : in STD_LOGIC;
    \configReg6_reg[3]\ : in STD_LOGIC;
    \d2B_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d2G_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d2R_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \threshold_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_squareRoot;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_squareRoot is
  signal A : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Red[7]_i_10_n_0\ : STD_LOGIC;
  signal \Red[7]_i_11_n_0\ : STD_LOGIC;
  signal \Red[7]_i_12_n_0\ : STD_LOGIC;
  signal \Red[7]_i_13_n_0\ : STD_LOGIC;
  signal \Red[7]_i_18_n_0\ : STD_LOGIC;
  signal \Red[7]_i_19_n_0\ : STD_LOGIC;
  signal \Red[7]_i_20_n_0\ : STD_LOGIC;
  signal \Red[7]_i_21_n_0\ : STD_LOGIC;
  signal \Red[7]_i_22_n_0\ : STD_LOGIC;
  signal \Red[7]_i_23_n_0\ : STD_LOGIC;
  signal \Red[7]_i_24_n_0\ : STD_LOGIC;
  signal \Red[7]_i_25_n_0\ : STD_LOGIC;
  signal \Red[7]_i_6_n_0\ : STD_LOGIC;
  signal \Red[7]_i_7_n_0\ : STD_LOGIC;
  signal \Red[7]_i_8_n_0\ : STD_LOGIC;
  signal \Red[7]_i_9_n_0\ : STD_LOGIC;
  signal \Red_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Red_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \Red_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Red_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \Red_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \Red_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \Red_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \Red_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_10_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_15_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_10_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_10_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_out_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_out_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \data_out_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \data_out_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \data_out_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_out_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \data_out_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \data_out_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \data_out_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[10]_i_7_n_1\ : STD_LOGIC;
  signal \data_out_reg[10]_i_7_n_2\ : STD_LOGIC;
  signal \data_out_reg[10]_i_7_n_3\ : STD_LOGIC;
  signal \^data_out_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \data_out_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \data_out_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \data_out_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \data_out_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \data_out_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \data_out_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \data_out_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \data_out_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \data_out_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \data_out_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \data_out_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \data_out_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \data_out_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \data_out_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \data_out_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \data_out_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \data_out_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \data_out_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \data_out_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \data_out_reg[11]_i_9_n_6\ : STD_LOGIC;
  signal \data_out_reg[11]_i_9_n_7\ : STD_LOGIC;
  signal \^data_out_reg[12]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \data_out_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \data_out_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \data_out_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \data_out_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \data_out_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \data_out_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \data_out_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \data_out_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \data_out_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[12]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[12]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \data_out_reg[12]_i_5_n_4\ : STD_LOGIC;
  signal \data_out_reg[12]_i_5_n_5\ : STD_LOGIC;
  signal \data_out_reg[12]_i_5_n_6\ : STD_LOGIC;
  signal \data_out_reg[12]_i_5_n_7\ : STD_LOGIC;
  signal \^data_out_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \data_out_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \data_out_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \data_out_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \data_out_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \data_out_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \data_out_reg[13]_i_2_n_4\ : STD_LOGIC;
  signal \data_out_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \data_out_reg[13]_i_2_n_6\ : STD_LOGIC;
  signal \data_out_reg[13]_i_2_n_7\ : STD_LOGIC;
  signal \data_out_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \data_out_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \data_out_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \data_out_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \data_out_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \data_out_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \data_out_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sobel[sbo]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sqrt0 : STD_LOGIC;
  signal \NLW_Red_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Red_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_out_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_data_out_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Blue[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Blue[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Blue[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \Blue[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Blue[4]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Blue[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Blue[6]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Blue[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Green[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \Green[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Green[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Green[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Green[4]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Green[5]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Green[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Green[7]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Red[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Red[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Red[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Red[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \Red[4]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Red[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Red[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Red[7]_i_1\ : label is "soft_lutpair180";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[10]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[10]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[11]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[12]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[13]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[14]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  \data_out_reg[10]_0\(0) <= \^data_out_reg[10]_0\(0);
  \data_out_reg[11]_0\(0) <= \^data_out_reg[11]_0\(0);
  \data_out_reg[12]_0\(0) <= \^data_out_reg[12]_0\(0);
  \data_out_reg[13]_0\(0) <= \^data_out_reg[13]_0\(0);
\Blue[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2B_reg[7]\(0),
      O => D(0)
    );
\Blue[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2B_reg[7]\(1),
      O => D(1)
    );
\Blue[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2B_reg[7]\(2),
      O => D(2)
    );
\Blue[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2B_reg[7]\(3),
      O => D(3)
    );
\Blue[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2B_reg[7]\(4),
      O => D(4)
    );
\Blue[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2B_reg[7]\(5),
      O => D(5)
    );
\Blue[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2B_reg[7]\(6),
      O => D(6)
    );
\Blue[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2B_reg[7]\(7),
      O => D(7)
    );
\Green[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2G_reg[7]\(0),
      O => \Green_reg[7]\(0)
    );
\Green[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2G_reg[7]\(1),
      O => \Green_reg[7]\(1)
    );
\Green[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2G_reg[7]\(2),
      O => \Green_reg[7]\(2)
    );
\Green[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2G_reg[7]\(3),
      O => \Green_reg[7]\(3)
    );
\Green[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2G_reg[7]\(4),
      O => \Green_reg[7]\(4)
    );
\Green[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2G_reg[7]\(5),
      O => \Green_reg[7]\(5)
    );
\Green[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2G_reg[7]\(6),
      O => \Green_reg[7]\(6)
    );
\Green[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2G_reg[7]\(7),
      O => \Green_reg[7]\(7)
    );
\Red[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2R_reg[7]\(0),
      O => \Red_reg[7]\(0)
    );
\Red[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2R_reg[7]\(1),
      O => \Red_reg[7]\(1)
    );
\Red[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2R_reg[7]\(2),
      O => \Red_reg[7]\(2)
    );
\Red[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2R_reg[7]\(3),
      O => \Red_reg[7]\(3)
    );
\Red[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2R_reg[7]\(4),
      O => \Red_reg[7]\(4)
    );
\Red[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2R_reg[7]\(5),
      O => \Red_reg[7]\(5)
    );
\Red[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2R_reg[7]\(6),
      O => \Red_reg[7]\(6)
    );
\Red[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \Red_reg[7]_i_2_n_0\,
      I1 => \configReg6_reg[17]\,
      I2 => \configReg6_reg[3]\,
      I3 => \d2R_reg[7]\(7),
      O => \Red_reg[7]\(7)
    );
\Red[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \threshold_reg[15]\(15),
      I1 => \sobel[sbo]\(15),
      I2 => \threshold_reg[15]\(14),
      I3 => \sobel[sbo]\(14),
      O => \Red[7]_i_10_n_0\
    );
\Red[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \threshold_reg[15]\(13),
      I1 => \sobel[sbo]\(13),
      I2 => \threshold_reg[15]\(12),
      I3 => \sobel[sbo]\(12),
      O => \Red[7]_i_11_n_0\
    );
\Red[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \threshold_reg[15]\(11),
      I1 => \sobel[sbo]\(11),
      I2 => \threshold_reg[15]\(10),
      I3 => \sobel[sbo]\(10),
      O => \Red[7]_i_12_n_0\
    );
\Red[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \threshold_reg[15]\(9),
      I1 => \sobel[sbo]\(9),
      I2 => \threshold_reg[15]\(8),
      I3 => \sobel[sbo]\(8),
      O => \Red[7]_i_13_n_0\
    );
\Red[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sobel[sbo]\(7),
      I1 => \threshold_reg[15]\(7),
      I2 => \sobel[sbo]\(6),
      I3 => \threshold_reg[15]\(6),
      O => \Red[7]_i_18_n_0\
    );
\Red[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sobel[sbo]\(5),
      I1 => \threshold_reg[15]\(5),
      I2 => \sobel[sbo]\(4),
      I3 => \threshold_reg[15]\(4),
      O => \Red[7]_i_19_n_0\
    );
\Red[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sobel[sbo]\(3),
      I1 => \threshold_reg[15]\(3),
      I2 => \sobel[sbo]\(2),
      I3 => \threshold_reg[15]\(2),
      O => \Red[7]_i_20_n_0\
    );
\Red[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sobel[sbo]\(1),
      I1 => \threshold_reg[15]\(1),
      I2 => \sobel[sbo]\(0),
      I3 => \threshold_reg[15]\(0),
      O => \Red[7]_i_21_n_0\
    );
\Red[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \threshold_reg[15]\(7),
      I1 => \sobel[sbo]\(7),
      I2 => \threshold_reg[15]\(6),
      I3 => \sobel[sbo]\(6),
      O => \Red[7]_i_22_n_0\
    );
\Red[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \threshold_reg[15]\(5),
      I1 => \sobel[sbo]\(5),
      I2 => \threshold_reg[15]\(4),
      I3 => \sobel[sbo]\(4),
      O => \Red[7]_i_23_n_0\
    );
\Red[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \threshold_reg[15]\(3),
      I1 => \sobel[sbo]\(3),
      I2 => \threshold_reg[15]\(2),
      I3 => \sobel[sbo]\(2),
      O => \Red[7]_i_24_n_0\
    );
\Red[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \threshold_reg[15]\(1),
      I1 => \sobel[sbo]\(1),
      I2 => \threshold_reg[15]\(0),
      I3 => \sobel[sbo]\(0),
      O => \Red[7]_i_25_n_0\
    );
\Red[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sobel[sbo]\(15),
      I1 => \threshold_reg[15]\(15),
      I2 => \sobel[sbo]\(14),
      I3 => \threshold_reg[15]\(14),
      O => \Red[7]_i_6_n_0\
    );
\Red[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sobel[sbo]\(13),
      I1 => \threshold_reg[15]\(13),
      I2 => \sobel[sbo]\(12),
      I3 => \threshold_reg[15]\(12),
      O => \Red[7]_i_7_n_0\
    );
\Red[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sobel[sbo]\(11),
      I1 => \threshold_reg[15]\(11),
      I2 => \sobel[sbo]\(10),
      I3 => \threshold_reg[15]\(10),
      O => \Red[7]_i_8_n_0\
    );
\Red[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sobel[sbo]\(9),
      I1 => \threshold_reg[15]\(9),
      I2 => \sobel[sbo]\(8),
      I3 => \threshold_reg[15]\(8),
      O => \Red[7]_i_9_n_0\
    );
\Red_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Red_reg[7]_i_5_n_0\,
      CO(3) => \Red_reg[7]_i_2_n_0\,
      CO(2) => \Red_reg[7]_i_2_n_1\,
      CO(1) => \Red_reg[7]_i_2_n_2\,
      CO(0) => \Red_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Red[7]_i_6_n_0\,
      DI(2) => \Red[7]_i_7_n_0\,
      DI(1) => \Red[7]_i_8_n_0\,
      DI(0) => \Red[7]_i_9_n_0\,
      O(3 downto 0) => \NLW_Red_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Red[7]_i_10_n_0\,
      S(2) => \Red[7]_i_11_n_0\,
      S(1) => \Red[7]_i_12_n_0\,
      S(0) => \Red[7]_i_13_n_0\
    );
\Red_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Red_reg[7]_i_5_n_0\,
      CO(2) => \Red_reg[7]_i_5_n_1\,
      CO(1) => \Red_reg[7]_i_5_n_2\,
      CO(0) => \Red_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \Red[7]_i_18_n_0\,
      DI(2) => \Red[7]_i_19_n_0\,
      DI(1) => \Red[7]_i_20_n_0\,
      DI(0) => \Red[7]_i_21_n_0\,
      O(3 downto 0) => \NLW_Red_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \Red[7]_i_22_n_0\,
      S(2) => \Red[7]_i_23_n_0\,
      S(1) => \Red[7]_i_24_n_0\,
      S(0) => \Red[7]_i_25_n_0\
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][30]\(0),
      O => \data_out[0]_i_1_n_0\
    );
\data_out[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[11]_i_4_n_5\,
      I1 => \data_out_reg[11]_i_4_n_4\,
      O => \data_out[10]_i_10_n_0\
    );
\data_out[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[11]_i_4_n_6\,
      I1 => \data_out_reg[11]_i_4_n_5\,
      O => \data_out[10]_i_11_n_0\
    );
\data_out[10]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[11]_i_4_n_7\,
      O => \data_out[10]_i_13_n_0\
    );
\data_out[10]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[11]_i_4_n_7\,
      I1 => \data_out_reg[11]_i_4_n_6\,
      O => \data_out[10]_i_14_n_0\
    );
\data_out[10]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_out_reg[11]_i_4_n_7\,
      I1 => \^data_out_reg[11]_0\(0),
      O => \data_out[10]_i_15_n_0\
    );
\data_out[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => \^data_out_reg[11]_0\(0),
      I3 => \data_out_reg[11]_i_9_n_4\,
      O => \data_out[10]_i_16_n_0\
    );
\data_out[10]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^data_out_reg[11]_0\(0),
      I2 => \data_out_reg[11]_i_9_n_5\,
      O => \data_out[10]_i_17_n_0\
    );
\data_out[10]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out_reg[13]_0\(0),
      I1 => \^data_out_reg[11]_0\(0),
      I2 => \data_out_reg[11]_i_9_n_6\,
      O => \data_out[10]_i_18_n_0\
    );
\data_out[10]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out_reg[12]_0\(0),
      I1 => \^data_out_reg[11]_0\(0),
      I2 => \data_out_reg[11]_i_9_n_7\,
      O => \data_out[10]_i_19_n_0\
    );
\data_out[10]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \data_out[10]_i_20_n_0\
    );
\data_out[10]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \data_out[10]_i_21_n_0\
    );
\data_out[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_out_reg[11]_i_1_n_7\,
      I1 => \^data_out_reg[11]_0\(0),
      O => \data_out[10]_i_3_n_0\
    );
\data_out[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[11]_i_2_n_4\,
      I1 => \data_out_reg[11]_i_1_n_7\,
      O => \data_out[10]_i_4_n_0\
    );
\data_out[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[11]_i_2_n_5\,
      I1 => \data_out_reg[11]_i_2_n_4\,
      O => \data_out[10]_i_5_n_0\
    );
\data_out[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[11]_i_2_n_6\,
      I1 => \data_out_reg[11]_i_2_n_5\,
      O => \data_out[10]_i_6_n_0\
    );
\data_out[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[11]_i_2_n_7\,
      I1 => \data_out_reg[11]_i_2_n_6\,
      O => \data_out[10]_i_8_n_0\
    );
\data_out[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[11]_i_4_n_4\,
      I1 => \data_out_reg[11]_i_2_n_7\,
      O => \data_out[10]_i_9_n_0\
    );
\data_out[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[12]_i_5_n_4\,
      O => \data_out[11]_i_10_n_0\
    );
\data_out[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[12]_i_2_n_7\,
      I1 => \data_out_reg[12]_i_2_n_6\,
      O => \data_out[11]_i_11_n_0\
    );
\data_out[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[12]_i_5_n_4\,
      I1 => \data_out_reg[12]_i_2_n_7\,
      O => \data_out[11]_i_12_n_0\
    );
\data_out[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_out_reg[12]_i_5_n_4\,
      I1 => \^data_out_reg[12]_0\(0),
      O => \data_out[11]_i_13_n_0\
    );
\data_out[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => \^data_out_reg[12]_0\(0),
      I3 => \data_out_reg[12]_i_5_n_5\,
      O => \data_out[11]_i_14_n_0\
    );
\data_out[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^data_out_reg[12]_0\(0),
      I2 => \data_out_reg[12]_i_5_n_6\,
      O => \data_out[11]_i_15_n_0\
    );
\data_out[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out_reg[13]_0\(0),
      I1 => \^data_out_reg[12]_0\(0),
      I2 => \data_out_reg[12]_i_5_n_7\,
      O => \data_out[11]_i_16_n_0\
    );
\data_out[11]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \data_out[11]_i_17_n_0\
    );
\data_out[11]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \data_out[11]_i_18_n_0\
    );
\data_out[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_out_reg[12]_i_1_n_6\,
      I1 => \^data_out_reg[12]_0\(0),
      O => \data_out[11]_i_3_n_0\
    );
\data_out[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[12]_i_1_n_7\,
      I1 => \data_out_reg[12]_i_1_n_6\,
      O => \data_out[11]_i_5_n_0\
    );
\data_out[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[12]_i_2_n_4\,
      I1 => \data_out_reg[12]_i_1_n_7\,
      O => \data_out[11]_i_6_n_0\
    );
\data_out[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[12]_i_2_n_5\,
      I1 => \data_out_reg[12]_i_2_n_4\,
      O => \data_out[11]_i_7_n_0\
    );
\data_out[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[12]_i_2_n_6\,
      I1 => \data_out_reg[12]_i_2_n_5\,
      O => \data_out[11]_i_8_n_0\
    );
\data_out[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_out_reg[13]_i_2_n_5\,
      I1 => \^data_out_reg[13]_0\(0),
      O => \data_out[12]_i_10_n_0\
    );
\data_out[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => \^data_out_reg[13]_0\(0),
      I3 => \data_out_reg[13]_i_2_n_6\,
      O => \data_out[12]_i_11_n_0\
    );
\data_out[12]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^data_out_reg[13]_0\(0),
      I2 => \data_out_reg[13]_i_2_n_7\,
      O => \data_out[12]_i_12_n_0\
    );
\data_out[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \data_out[12]_i_13_n_0\
    );
\data_out[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \data_out[12]_i_14_n_0\
    );
\data_out[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_out_reg[13]_i_1_n_5\,
      I1 => \^data_out_reg[13]_0\(0),
      O => \data_out[12]_i_3_n_0\
    );
\data_out[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[13]_i_1_n_6\,
      I1 => \data_out_reg[13]_i_1_n_5\,
      O => \data_out[12]_i_4_n_0\
    );
\data_out[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[13]_i_2_n_5\,
      O => \data_out[12]_i_6_n_0\
    );
\data_out[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[13]_i_1_n_7\,
      I1 => \data_out_reg[13]_i_1_n_6\,
      O => \data_out[12]_i_7_n_0\
    );
\data_out[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[13]_i_2_n_4\,
      I1 => \data_out_reg[13]_i_1_n_7\,
      O => \data_out[12]_i_8_n_0\
    );
\data_out[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[13]_i_2_n_5\,
      I1 => \data_out_reg[13]_i_2_n_4\,
      O => \data_out[12]_i_9_n_0\
    );
\data_out[13]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \data_out[13]_i_10_n_0\
    );
\data_out[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_out_reg[14]_i_2_n_4\,
      I1 => \^co\(0),
      O => \data_out[13]_i_3_n_0\
    );
\data_out[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[14]_i_2_n_5\,
      I1 => \data_out_reg[14]_i_2_n_4\,
      O => \data_out[13]_i_4_n_0\
    );
\data_out[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_out_reg[14]_i_2_n_6\,
      I1 => \data_out_reg[14]_i_2_n_5\,
      O => \data_out[13]_i_5_n_0\
    );
\data_out[13]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[14]_i_2_n_6\,
      O => \data_out[13]_i_6_n_0\
    );
\data_out[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_out_reg[14]_i_2_n_6\,
      I1 => \^co\(0),
      O => \data_out[13]_i_7_n_0\
    );
\data_out[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => \^co\(0),
      I3 => \data_out_reg[14]_i_2_n_7\,
      O => \data_out[13]_i_8_n_0\
    );
\data_out[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \data_out[13]_i_9_n_0\
    );
\data_out[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      O => A(3)
    );
\data_out[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \data_out[14]_i_4_n_0\
    );
\data_out[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      O => \data_out[14]_i_5_n_0\
    );
\data_out[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      O => \data_out[14]_i_6_n_0\
    );
\data_out[14]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => A(2)
    );
\data_out[14]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \data_out[14]_i_8_n_0\
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => p_1_out(0)
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][30]_6\(0),
      O => sqrt0
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][30]_5\(0),
      O => \data_out[2]_i_1_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][30]_4\(0),
      O => \data_out[3]_i_1_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][30]_3\(0),
      O => \data_out[4]_i_1_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][30]_2\(0),
      O => \data_out[5]_i_1_n_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][30]_1\(0),
      O => \data_out[6]_i_1_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][30]_0\(0),
      O => \data_out[7]_i_1_n_0\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][16]\(0),
      O => \data_out[8]_i_1_n_0\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr][18]\(0),
      O => \data_out[9]_i_1_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \data_out[0]_i_1_n_0\,
      Q => \sobel[sbo]\(0)
    );
\data_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \^data_out_reg[10]_0\(0),
      Q => \sobel[sbo]\(10)
    );
\data_out_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[10]_i_2_n_0\,
      CO(3) => \^data_out_reg[10]_0\(0),
      CO(2) => \data_out_reg[10]_i_1_n_1\,
      CO(1) => \data_out_reg[10]_i_1_n_2\,
      CO(0) => \data_out_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[11]_i_1_n_7\,
      DI(2) => \data_out_reg[11]_i_2_n_4\,
      DI(1) => \data_out_reg[11]_i_2_n_5\,
      DI(0) => \data_out_reg[11]_i_2_n_6\,
      O(3) => \NLW_data_out_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 1) => \data_out_reg[9]_2\(1 downto 0),
      O(0) => \data_out_reg[9]_1\(3),
      S(3) => \data_out[10]_i_3_n_0\,
      S(2) => \data_out[10]_i_4_n_0\,
      S(1) => \data_out[10]_i_5_n_0\,
      S(0) => \data_out[10]_i_6_n_0\
    );
\data_out_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[10]_i_12_n_0\,
      CO(2) => \data_out_reg[10]_i_12_n_1\,
      CO(1) => \data_out_reg[10]_i_12_n_2\,
      CO(0) => \data_out_reg[10]_i_12_n_3\,
      CYINIT => Q(0),
      DI(3) => \data_out_reg[11]_i_9_n_6\,
      DI(2) => \data_out_reg[11]_i_9_n_7\,
      DI(1 downto 0) => B"01",
      O(3 downto 0) => O(3 downto 0),
      S(3) => \data_out[10]_i_18_n_0\,
      S(2) => \data_out[10]_i_19_n_0\,
      S(1) => \data_out[10]_i_20_n_0\,
      S(0) => \data_out[10]_i_21_n_0\
    );
\data_out_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[10]_i_7_n_0\,
      CO(3) => \data_out_reg[10]_i_2_n_0\,
      CO(2) => \data_out_reg[10]_i_2_n_1\,
      CO(1) => \data_out_reg[10]_i_2_n_2\,
      CO(0) => \data_out_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[11]_i_2_n_7\,
      DI(2) => \data_out_reg[11]_i_4_n_4\,
      DI(1) => \data_out_reg[11]_i_4_n_5\,
      DI(0) => \data_out_reg[11]_i_4_n_6\,
      O(3 downto 1) => \data_out_reg[9]_1\(2 downto 0),
      O(0) => DI(3),
      S(3) => \data_out[10]_i_8_n_0\,
      S(2) => \data_out[10]_i_9_n_0\,
      S(1) => \data_out[10]_i_10_n_0\,
      S(0) => \data_out[10]_i_11_n_0\
    );
\data_out_reg[10]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[10]_i_12_n_0\,
      CO(3) => \data_out_reg[10]_i_7_n_0\,
      CO(2) => \data_out_reg[10]_i_7_n_1\,
      CO(1) => \data_out_reg[10]_i_7_n_2\,
      CO(0) => \data_out_reg[10]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[11]_i_4_n_7\,
      DI(2) => \data_out[10]_i_13_n_0\,
      DI(1) => \data_out_reg[11]_i_9_n_4\,
      DI(0) => \data_out_reg[11]_i_9_n_5\,
      O(3 downto 1) => DI(2 downto 0),
      O(0) => \data_out_reg[9]_0\(0),
      S(3) => \data_out[10]_i_14_n_0\,
      S(2) => \data_out[10]_i_15_n_0\,
      S(1) => \data_out[10]_i_16_n_0\,
      S(0) => \data_out[10]_i_17_n_0\
    );
\data_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \^data_out_reg[11]_0\(0),
      Q => \sobel[sbo]\(11)
    );
\data_out_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[11]_i_2_n_0\,
      CO(3 downto 2) => \NLW_data_out_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^data_out_reg[11]_0\(0),
      CO(0) => \NLW_data_out_reg[11]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_out_reg[12]_i_1_n_6\,
      O(3 downto 1) => \NLW_data_out_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \data_out_reg[11]_i_1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \data_out[11]_i_3_n_0\
    );
\data_out_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[11]_i_4_n_0\,
      CO(3) => \data_out_reg[11]_i_2_n_0\,
      CO(2) => \data_out_reg[11]_i_2_n_1\,
      CO(1) => \data_out_reg[11]_i_2_n_2\,
      CO(0) => \data_out_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[12]_i_1_n_7\,
      DI(2) => \data_out_reg[12]_i_2_n_4\,
      DI(1) => \data_out_reg[12]_i_2_n_5\,
      DI(0) => \data_out_reg[12]_i_2_n_6\,
      O(3) => \data_out_reg[11]_i_2_n_4\,
      O(2) => \data_out_reg[11]_i_2_n_5\,
      O(1) => \data_out_reg[11]_i_2_n_6\,
      O(0) => \data_out_reg[11]_i_2_n_7\,
      S(3) => \data_out[11]_i_5_n_0\,
      S(2) => \data_out[11]_i_6_n_0\,
      S(1) => \data_out[11]_i_7_n_0\,
      S(0) => \data_out[11]_i_8_n_0\
    );
\data_out_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[11]_i_9_n_0\,
      CO(3) => \data_out_reg[11]_i_4_n_0\,
      CO(2) => \data_out_reg[11]_i_4_n_1\,
      CO(1) => \data_out_reg[11]_i_4_n_2\,
      CO(0) => \data_out_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[12]_i_2_n_7\,
      DI(2) => \data_out_reg[12]_i_5_n_4\,
      DI(1) => \data_out[11]_i_10_n_0\,
      DI(0) => \data_out_reg[12]_i_5_n_5\,
      O(3) => \data_out_reg[11]_i_4_n_4\,
      O(2) => \data_out_reg[11]_i_4_n_5\,
      O(1) => \data_out_reg[11]_i_4_n_6\,
      O(0) => \data_out_reg[11]_i_4_n_7\,
      S(3) => \data_out[11]_i_11_n_0\,
      S(2) => \data_out[11]_i_12_n_0\,
      S(1) => \data_out[11]_i_13_n_0\,
      S(0) => \data_out[11]_i_14_n_0\
    );
\data_out_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[11]_i_9_n_0\,
      CO(2) => \data_out_reg[11]_i_9_n_1\,
      CO(1) => \data_out_reg[11]_i_9_n_2\,
      CO(0) => \data_out_reg[11]_i_9_n_3\,
      CYINIT => Q(2),
      DI(3) => \data_out_reg[12]_i_5_n_6\,
      DI(2) => \data_out_reg[12]_i_5_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \data_out_reg[11]_i_9_n_4\,
      O(2) => \data_out_reg[11]_i_9_n_5\,
      O(1) => \data_out_reg[11]_i_9_n_6\,
      O(0) => \data_out_reg[11]_i_9_n_7\,
      S(3) => \data_out[11]_i_15_n_0\,
      S(2) => \data_out[11]_i_16_n_0\,
      S(1) => \data_out[11]_i_17_n_0\,
      S(0) => \data_out[11]_i_18_n_0\
    );
\data_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \^data_out_reg[12]_0\(0),
      Q => \sobel[sbo]\(12)
    );
\data_out_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[12]_i_2_n_0\,
      CO(3) => \NLW_data_out_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \^data_out_reg[12]_0\(0),
      CO(1) => \NLW_data_out_reg[12]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_out_reg[13]_i_1_n_5\,
      DI(0) => \data_out_reg[13]_i_1_n_6\,
      O(3 downto 2) => \NLW_data_out_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \data_out_reg[12]_i_1_n_6\,
      O(0) => \data_out_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_out[12]_i_3_n_0\,
      S(0) => \data_out[12]_i_4_n_0\
    );
\data_out_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[12]_i_5_n_0\,
      CO(3) => \data_out_reg[12]_i_2_n_0\,
      CO(2) => \data_out_reg[12]_i_2_n_1\,
      CO(1) => \data_out_reg[12]_i_2_n_2\,
      CO(0) => \data_out_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[13]_i_1_n_7\,
      DI(2) => \data_out_reg[13]_i_2_n_4\,
      DI(1) => \data_out_reg[13]_i_2_n_5\,
      DI(0) => \data_out[12]_i_6_n_0\,
      O(3) => \data_out_reg[12]_i_2_n_4\,
      O(2) => \data_out_reg[12]_i_2_n_5\,
      O(1) => \data_out_reg[12]_i_2_n_6\,
      O(0) => \data_out_reg[12]_i_2_n_7\,
      S(3) => \data_out[12]_i_7_n_0\,
      S(2) => \data_out[12]_i_8_n_0\,
      S(1) => \data_out[12]_i_9_n_0\,
      S(0) => \data_out[12]_i_10_n_0\
    );
\data_out_reg[12]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[12]_i_5_n_0\,
      CO(2) => \data_out_reg[12]_i_5_n_1\,
      CO(1) => \data_out_reg[12]_i_5_n_2\,
      CO(0) => \data_out_reg[12]_i_5_n_3\,
      CYINIT => Q(4),
      DI(3) => \data_out_reg[13]_i_2_n_6\,
      DI(2) => \data_out_reg[13]_i_2_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \data_out_reg[12]_i_5_n_4\,
      O(2) => \data_out_reg[12]_i_5_n_5\,
      O(1) => \data_out_reg[12]_i_5_n_6\,
      O(0) => \data_out_reg[12]_i_5_n_7\,
      S(3) => \data_out[12]_i_11_n_0\,
      S(2) => \data_out[12]_i_12_n_0\,
      S(1) => \data_out[12]_i_13_n_0\,
      S(0) => \data_out[12]_i_14_n_0\
    );
\data_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \^data_out_reg[13]_0\(0),
      Q => \sobel[sbo]\(13)
    );
\data_out_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[13]_i_2_n_0\,
      CO(3) => \^data_out_reg[13]_0\(0),
      CO(2) => \NLW_data_out_reg[13]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \data_out_reg[13]_i_1_n_2\,
      CO(0) => \data_out_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_reg[14]_i_2_n_4\,
      DI(1) => \data_out_reg[14]_i_2_n_5\,
      DI(0) => \data_out_reg[14]_i_2_n_6\,
      O(3) => \NLW_data_out_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2) => \data_out_reg[13]_i_1_n_5\,
      O(1) => \data_out_reg[13]_i_1_n_6\,
      O(0) => \data_out_reg[13]_i_1_n_7\,
      S(3) => '1',
      S(2) => \data_out[13]_i_3_n_0\,
      S(1) => \data_out[13]_i_4_n_0\,
      S(0) => \data_out[13]_i_5_n_0\
    );
\data_out_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[13]_i_2_n_0\,
      CO(2) => \data_out_reg[13]_i_2_n_1\,
      CO(1) => \data_out_reg[13]_i_2_n_2\,
      CO(0) => \data_out_reg[13]_i_2_n_3\,
      CYINIT => Q(6),
      DI(3) => \data_out[13]_i_6_n_0\,
      DI(2) => \data_out_reg[14]_i_2_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \data_out_reg[13]_i_2_n_4\,
      O(2) => \data_out_reg[13]_i_2_n_5\,
      O(1) => \data_out_reg[13]_i_2_n_6\,
      O(0) => \data_out_reg[13]_i_2_n_7\,
      S(3) => \data_out[13]_i_7_n_0\,
      S(2) => \data_out[13]_i_8_n_0\,
      S(1) => \data_out[13]_i_9_n_0\,
      S(0) => \data_out[13]_i_10_n_0\
    );
\data_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \^co\(0),
      Q => \sobel[sbo]\(14)
    );
\data_out_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[14]_i_2_n_0\,
      CO(3 downto 1) => \NLW_data_out_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_out_reg[14]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_out_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[14]_i_2_n_0\,
      CO(2) => \data_out_reg[14]_i_2_n_1\,
      CO(1) => \data_out_reg[14]_i_2_n_2\,
      CO(0) => \data_out_reg[14]_i_2_n_3\,
      CYINIT => Q(8),
      DI(3) => A(3),
      DI(2) => \data_out[14]_i_4_n_0\,
      DI(1 downto 0) => B"01",
      O(3) => \data_out_reg[14]_i_2_n_4\,
      O(2) => \data_out_reg[14]_i_2_n_5\,
      O(1) => \data_out_reg[14]_i_2_n_6\,
      O(0) => \data_out_reg[14]_i_2_n_7\,
      S(3) => \data_out[14]_i_5_n_0\,
      S(2) => \data_out[14]_i_6_n_0\,
      S(1) => A(2),
      S(0) => \data_out[14]_i_8_n_0\
    );
\data_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => p_1_out(0),
      Q => \sobel[sbo]\(15)
    );
\data_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => sqrt0,
      Q => \sobel[sbo]\(1)
    );
\data_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \data_out[2]_i_1_n_0\,
      Q => \sobel[sbo]\(2)
    );
\data_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \data_out[3]_i_1_n_0\,
      Q => \sobel[sbo]\(3)
    );
\data_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \data_out[4]_i_1_n_0\,
      Q => \sobel[sbo]\(4)
    );
\data_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \data_out[5]_i_1_n_0\,
      Q => \sobel[sbo]\(5)
    );
\data_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \data_out[6]_i_1_n_0\,
      Q => \sobel[sbo]\(6)
    );
\data_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \data_out[7]_i_1_n_0\,
      Q => \sobel[sbo]\(7)
    );
\data_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \data_out[8]_i_1_n_0\,
      Q => \sobel[sbo]\(8)
    );
\data_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => m_axis_mm2s_aresetn,
      D => \data_out[9]_i_1_n_0\,
      Q => \sobel[sbo]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    oregister : out STD_LOGIC_VECTOR ( 11 downto 0 );
    w3rchx0_io_reg : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_tvalid : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    oregister_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    oregister_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    odata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    pXcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_axis_xcont_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_data : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer is
  signal \^oregister\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \taps2x[0]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[10]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[11]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[1]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[2]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[3]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[4]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[5]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[6]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[7]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[8]_i_2_n_0\ : STD_LOGIC;
  signal \taps2x[9]_i_2_n_0\ : STD_LOGIC;
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg_0 : label is 49152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg_0 : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_1 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_1 : label is 49152;
  attribute RTL_RAM_NAME of rowbuffer_reg_1 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_1 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_1 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_1 : label is 9;
  attribute bram_slice_end of rowbuffer_reg_1 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \taps2x[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \taps2x[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \taps2x[11]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \taps2x[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \taps2x[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \taps2x[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \taps2x[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \taps2x[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \taps2x[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \taps2x[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \taps2x[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \taps2x[9]_i_1\ : label is "soft_lutpair37";
begin
  oregister(11 downto 0) <= \^oregister\(11 downto 0);
rowbuffer_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => pXcont(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \m_axis_xcont_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => i_data(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => i_data(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^oregister\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^oregister\(8),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
rowbuffer_reg_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => w3rchx0_io_reg,
      I1 => write_chs(1),
      I2 => p_tvalid,
      I3 => write_chs(0),
      O => write_or_enb
    );
rowbuffer_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => pXcont(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \m_axis_xcont_reg[11]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => i_data(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_rowbuffer_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \^oregister\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\taps2x[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[0]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(0),
      O => D(0)
    );
\taps2x[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(0),
      I1 => oregister_1(0),
      I2 => odata(0),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[0]_i_2_n_0\
    );
\taps2x[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[10]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(10),
      O => D(10)
    );
\taps2x[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(10),
      I1 => oregister_1(10),
      I2 => odata(10),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[10]_i_2_n_0\
    );
\taps2x[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[11]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(11),
      O => D(11)
    );
\taps2x[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(11),
      I1 => oregister_1(11),
      I2 => odata(11),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[11]_i_2_n_0\
    );
\taps2x[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[1]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(1),
      O => D(1)
    );
\taps2x[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(1),
      I1 => oregister_1(1),
      I2 => odata(1),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[1]_i_2_n_0\
    );
\taps2x[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[2]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(2),
      O => D(2)
    );
\taps2x[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(2),
      I1 => oregister_1(2),
      I2 => odata(2),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[2]_i_2_n_0\
    );
\taps2x[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[3]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(3),
      O => D(3)
    );
\taps2x[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(3),
      I1 => oregister_1(3),
      I2 => odata(3),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[3]_i_2_n_0\
    );
\taps2x[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[4]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(4),
      O => D(4)
    );
\taps2x[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(4),
      I1 => oregister_1(4),
      I2 => odata(4),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[4]_i_2_n_0\
    );
\taps2x[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[5]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(5),
      O => D(5)
    );
\taps2x[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(5),
      I1 => oregister_1(5),
      I2 => odata(5),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[5]_i_2_n_0\
    );
\taps2x[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[6]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(6),
      O => D(6)
    );
\taps2x[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(6),
      I1 => oregister_1(6),
      I2 => odata(6),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[6]_i_2_n_0\
    );
\taps2x[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[7]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(7),
      O => D(7)
    );
\taps2x[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(7),
      I1 => oregister_1(7),
      I2 => odata(7),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[7]_i_2_n_0\
    );
\taps2x[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[8]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(8),
      O => D(8)
    );
\taps2x[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(8),
      I1 => oregister_1(8),
      I2 => odata(8),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[8]_i_2_n_0\
    );
\taps2x[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[9]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(9),
      O => D(9)
    );
\taps2x[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(9),
      I1 => oregister_1(9),
      I2 => odata(9),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    oregister : out STD_LOGIC_VECTOR ( 11 downto 0 );
    w3rchx3_io_reg : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_tvalid : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    oregister_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    odata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    oregister_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    pXcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_axis_xcont_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_data : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_10 : entity is "tap_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_10 is
  signal \^oregister\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \taps1x[0]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[10]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[11]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[1]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[2]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[3]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[4]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[5]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[6]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[7]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[8]_i_2_n_0\ : STD_LOGIC;
  signal \taps1x[9]_i_2_n_0\ : STD_LOGIC;
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg_0 : label is 49152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg_0 : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_1 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_1 : label is 49152;
  attribute RTL_RAM_NAME of rowbuffer_reg_1 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_1 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_1 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_1 : label is 9;
  attribute bram_slice_end of rowbuffer_reg_1 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \taps1x[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \taps1x[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \taps1x[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \taps1x[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \taps1x[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \taps1x[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \taps1x[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \taps1x[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \taps1x[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \taps1x[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \taps1x[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \taps1x[9]_i_1\ : label is "soft_lutpair46";
begin
  oregister(11 downto 0) <= \^oregister\(11 downto 0);
rowbuffer_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => pXcont(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \m_axis_xcont_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => i_data(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => i_data(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^oregister\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^oregister\(8),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => w3rchx3_io_reg,
      I1 => write_chs(0),
      I2 => write_chs(1),
      I3 => p_tvalid,
      O => write_or_enb
    );
rowbuffer_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => pXcont(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \m_axis_xcont_reg[11]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => i_data(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_rowbuffer_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \^oregister\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\taps1x[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[0]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(0),
      O => D(0)
    );
\taps1x[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(0),
      I1 => odata(0),
      I2 => oregister_1(0),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[0]_i_2_n_0\
    );
\taps1x[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[10]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(10),
      O => D(10)
    );
\taps1x[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(10),
      I1 => odata(10),
      I2 => oregister_1(10),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[10]_i_2_n_0\
    );
\taps1x[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[11]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(11),
      O => D(11)
    );
\taps1x[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(11),
      I1 => odata(11),
      I2 => oregister_1(11),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[11]_i_2_n_0\
    );
\taps1x[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[1]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(1),
      O => D(1)
    );
\taps1x[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(1),
      I1 => odata(1),
      I2 => oregister_1(1),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[1]_i_2_n_0\
    );
\taps1x[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[2]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(2),
      O => D(2)
    );
\taps1x[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(2),
      I1 => odata(2),
      I2 => oregister_1(2),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[2]_i_2_n_0\
    );
\taps1x[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[3]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(3),
      O => D(3)
    );
\taps1x[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(3),
      I1 => odata(3),
      I2 => oregister_1(3),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[3]_i_2_n_0\
    );
\taps1x[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[4]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(4),
      O => D(4)
    );
\taps1x[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(4),
      I1 => odata(4),
      I2 => oregister_1(4),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[4]_i_2_n_0\
    );
\taps1x[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[5]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(5),
      O => D(5)
    );
\taps1x[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(5),
      I1 => odata(5),
      I2 => oregister_1(5),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[5]_i_2_n_0\
    );
\taps1x[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[6]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(6),
      O => D(6)
    );
\taps1x[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(6),
      I1 => odata(6),
      I2 => oregister_1(6),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[6]_i_2_n_0\
    );
\taps1x[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[7]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(7),
      O => D(7)
    );
\taps1x[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(7),
      I1 => odata(7),
      I2 => oregister_1(7),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[7]_i_2_n_0\
    );
\taps1x[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[8]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(8),
      O => D(8)
    );
\taps1x[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(8),
      I1 => odata(8),
      I2 => oregister_1(8),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[8]_i_2_n_0\
    );
\taps1x[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[9]_i_2_n_0\,
      I1 => sel0(3),
      I2 => oregister_0(9),
      O => D(9)
    );
\taps1x[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(9),
      I1 => odata(9),
      I2 => oregister_1(9),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_8 is
  port (
    odata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    write3s_enb : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_tvalid : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    pXcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_axis_xcont_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_data : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_8 : entity is "tap_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_8 is
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg_0 : label is 49152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg_0 : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_1 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_1 : label is 49152;
  attribute RTL_RAM_NAME of rowbuffer_reg_1 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_1 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_1 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_1 : label is 9;
  attribute bram_slice_end of rowbuffer_reg_1 : label is 11;
begin
rowbuffer_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => pXcont(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \m_axis_xcont_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => i_data(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => i_data(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => odata(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => odata(8),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => write3s_enb,
      I1 => write_chs(0),
      I2 => write_chs(1),
      I3 => p_tvalid,
      O => write_or_enb
    );
rowbuffer_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => pXcont(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \m_axis_xcont_reg[11]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => i_data(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_rowbuffer_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => odata(11 downto 9),
      DOPADOP(1 downto 0) => NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    oregister : out STD_LOGIC_VECTOR ( 11 downto 0 );
    w3rchx2_io_reg : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_tvalid : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    odata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    oregister_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    oregister_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    pXcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_axis_xcont_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_data : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_9 : entity is "tap_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_9 is
  signal \^oregister\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \taps0x[0]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[10]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[11]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[1]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[2]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[3]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[4]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[5]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[6]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[7]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[8]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[9]_i_2_n_0\ : STD_LOGIC;
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg_0 : label is 49152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg_0 : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_1 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_1 : label is 49152;
  attribute RTL_RAM_NAME of rowbuffer_reg_1 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_1 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_1 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_1 : label is 9;
  attribute bram_slice_end of rowbuffer_reg_1 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \taps0x[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \taps0x[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \taps0x[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \taps0x[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \taps0x[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \taps0x[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \taps0x[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \taps0x[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \taps0x[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \taps0x[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \taps0x[8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \taps0x[9]_i_1\ : label is "soft_lutpair43";
begin
  oregister(11 downto 0) <= \^oregister\(11 downto 0);
rowbuffer_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => pXcont(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \m_axis_xcont_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => i_data(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => i_data(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^oregister\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^oregister\(8),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => w3rchx2_io_reg,
      I1 => write_chs(0),
      I2 => write_chs(1),
      I3 => p_tvalid,
      O => write_or_enb
    );
rowbuffer_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => pXcont(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \m_axis_xcont_reg[11]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => i_data(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_rowbuffer_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \^oregister\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\taps0x[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[0]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(0),
      O => D(0)
    );
\taps0x[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(0),
      I1 => oregister_0(0),
      I2 => oregister_1(0),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[0]_i_2_n_0\
    );
\taps0x[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[10]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(10),
      O => D(10)
    );
\taps0x[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(10),
      I1 => oregister_0(10),
      I2 => oregister_1(10),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[10]_i_2_n_0\
    );
\taps0x[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[11]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(11),
      O => D(11)
    );
\taps0x[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(11),
      I1 => oregister_0(11),
      I2 => oregister_1(11),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[11]_i_2_n_0\
    );
\taps0x[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[1]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(1),
      O => D(1)
    );
\taps0x[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(1),
      I1 => oregister_0(1),
      I2 => oregister_1(1),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[1]_i_2_n_0\
    );
\taps0x[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[2]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(2),
      O => D(2)
    );
\taps0x[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(2),
      I1 => oregister_0(2),
      I2 => oregister_1(2),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[2]_i_2_n_0\
    );
\taps0x[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[3]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(3),
      O => D(3)
    );
\taps0x[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(3),
      I1 => oregister_0(3),
      I2 => oregister_1(3),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[3]_i_2_n_0\
    );
\taps0x[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[4]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(4),
      O => D(4)
    );
\taps0x[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(4),
      I1 => oregister_0(4),
      I2 => oregister_1(4),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[4]_i_2_n_0\
    );
\taps0x[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[5]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(5),
      O => D(5)
    );
\taps0x[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(5),
      I1 => oregister_0(5),
      I2 => oregister_1(5),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[5]_i_2_n_0\
    );
\taps0x[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[6]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(6),
      O => D(6)
    );
\taps0x[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(6),
      I1 => oregister_0(6),
      I2 => oregister_1(6),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[6]_i_2_n_0\
    );
\taps0x[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[7]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(7),
      O => D(7)
    );
\taps0x[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(7),
      I1 => oregister_0(7),
      I2 => oregister_1(7),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[7]_i_2_n_0\
    );
\taps0x[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[8]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(8),
      O => D(8)
    );
\taps0x[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(8),
      I1 => oregister_0(8),
      I2 => oregister_1(8),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[8]_i_2_n_0\
    );
\taps0x[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[9]_i_2_n_0\,
      I1 => sel0(3),
      I2 => odata(9),
      O => D(9)
    );
\taps0x[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^oregister\(9),
      I1 => oregister_0(9),
      I2 => oregister_1(9),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    w3rchx0_io_reg : in STD_LOGIC;
    qValid : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_chs_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rowbuffer_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rowbuffer_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rowbuffer_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2\ : entity is "tap_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2\ is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \taps2x[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps2x[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps2x[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps2x[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps2x[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps2x[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps2x[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps2x[7]_i_2__0_n_0\ : STD_LOGIC;
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \taps2x[0]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \taps2x[1]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \taps2x[2]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \taps2x[3]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \taps2x[4]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \taps2x[5]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \taps2x[6]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \taps2x[7]_i_1__0\ : label is "soft_lutpair193";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
rowbuffer_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rowbuffer_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
rowbuffer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => w3rchx0_io_reg,
      I1 => qValid,
      I2 => write_chs(0),
      I3 => \write_chs_reg[0]\,
      O => write_or_enb
    );
\taps2x[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[0]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(0),
      O => D(0)
    );
\taps2x[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => rowbuffer_reg_1(0),
      I2 => rowbuffer_reg_2(0),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[0]_i_2__0_n_0\
    );
\taps2x[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[1]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(1),
      O => D(1)
    );
\taps2x[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => rowbuffer_reg_1(1),
      I2 => rowbuffer_reg_2(1),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[1]_i_2__0_n_0\
    );
\taps2x[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[2]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(2),
      O => D(2)
    );
\taps2x[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => rowbuffer_reg_1(2),
      I2 => rowbuffer_reg_2(2),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[2]_i_2__0_n_0\
    );
\taps2x[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[3]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(3),
      O => D(3)
    );
\taps2x[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => rowbuffer_reg_1(3),
      I2 => rowbuffer_reg_2(3),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[3]_i_2__0_n_0\
    );
\taps2x[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[4]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(4),
      O => D(4)
    );
\taps2x[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => rowbuffer_reg_1(4),
      I2 => rowbuffer_reg_2(4),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[4]_i_2__0_n_0\
    );
\taps2x[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[5]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(5),
      O => D(5)
    );
\taps2x[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => rowbuffer_reg_1(5),
      I2 => rowbuffer_reg_2(5),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[5]_i_2__0_n_0\
    );
\taps2x[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[6]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(6),
      O => D(6)
    );
\taps2x[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => rowbuffer_reg_1(6),
      I2 => rowbuffer_reg_2(6),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[6]_i_2__0_n_0\
    );
\taps2x[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps2x[7]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(7),
      O => D(7)
    );
\taps2x[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => rowbuffer_reg_1(7),
      I2 => rowbuffer_reg_2(7),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps2x[7]_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_0\ is
  port (
    \taps0x_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    write3s_enb : in STD_LOGIC;
    \write_chs_reg[0]\ : in STD_LOGIC;
    qValid : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_0\ : entity is "tap_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_0\ is
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg : label is 7;
begin
rowbuffer_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \taps0x_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rowbuffer_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => write3s_enb,
      I1 => \write_chs_reg[0]\,
      I2 => qValid,
      I3 => write_chs(0),
      O => write_or_enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_1\ is
  port (
    \taps1x_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    w3rchx2_io_reg : in STD_LOGIC;
    \write_chs_reg[0]\ : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 0 to 0 );
    qValid : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rowbuffer_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rowbuffer_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_1\ : entity is "tap_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_1\ is
  signal \taps0x[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps0x[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps0x[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps0x[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps0x[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps0x[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps0x[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps0x[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \^taps1x_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \taps0x[0]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \taps0x[1]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \taps0x[2]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \taps0x[3]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \taps0x[4]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \taps0x[5]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \taps0x[6]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \taps0x[7]_i_1__0\ : label is "soft_lutpair197";
begin
  \taps1x_reg[7]\(7 downto 0) <= \^taps1x_reg[7]\(7 downto 0);
rowbuffer_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^taps1x_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rowbuffer_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => w3rchx2_io_reg,
      I1 => \write_chs_reg[0]\,
      I2 => write_chs(0),
      I3 => qValid,
      O => write_or_enb
    );
\taps0x[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[0]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(0),
      O => D(0)
    );
\taps0x[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps1x_reg[7]\(0),
      I1 => DOBDO(0),
      I2 => rowbuffer_reg_1(0),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[0]_i_2__0_n_0\
    );
\taps0x[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[1]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(1),
      O => D(1)
    );
\taps0x[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps1x_reg[7]\(1),
      I1 => DOBDO(1),
      I2 => rowbuffer_reg_1(1),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[1]_i_2__0_n_0\
    );
\taps0x[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[2]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(2),
      O => D(2)
    );
\taps0x[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps1x_reg[7]\(2),
      I1 => DOBDO(2),
      I2 => rowbuffer_reg_1(2),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[2]_i_2__0_n_0\
    );
\taps0x[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[3]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(3),
      O => D(3)
    );
\taps0x[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps1x_reg[7]\(3),
      I1 => DOBDO(3),
      I2 => rowbuffer_reg_1(3),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[3]_i_2__0_n_0\
    );
\taps0x[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[4]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(4),
      O => D(4)
    );
\taps0x[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps1x_reg[7]\(4),
      I1 => DOBDO(4),
      I2 => rowbuffer_reg_1(4),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[4]_i_2__0_n_0\
    );
\taps0x[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[5]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(5),
      O => D(5)
    );
\taps0x[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps1x_reg[7]\(5),
      I1 => DOBDO(5),
      I2 => rowbuffer_reg_1(5),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[5]_i_2__0_n_0\
    );
\taps0x[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[6]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(6),
      O => D(6)
    );
\taps0x[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps1x_reg[7]\(6),
      I1 => DOBDO(6),
      I2 => rowbuffer_reg_1(6),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[6]_i_2__0_n_0\
    );
\taps0x[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps0x[7]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(7),
      O => D(7)
    );
\taps0x[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps1x_reg[7]\(7),
      I1 => DOBDO(7),
      I2 => rowbuffer_reg_1(7),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps0x[7]_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_2\ is
  port (
    \taps2x_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    w3rchx3_io_reg : in STD_LOGIC;
    \write_chs_reg[0]\ : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 0 to 0 );
    qValid : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rowbuffer_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rowbuffer_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_2\ : entity is "tap_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_2\ is
  signal \taps1x[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps1x[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps1x[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps1x[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps1x[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps1x[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps1x[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \taps1x[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \^taps2x_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \taps1x[0]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \taps1x[1]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \taps1x[2]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \taps1x[3]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \taps1x[4]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \taps1x[5]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \taps1x[6]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \taps1x[7]_i_1__0\ : label is "soft_lutpair198";
begin
  \taps2x_reg[7]\(7 downto 0) <= \^taps2x_reg[7]\(7 downto 0);
rowbuffer_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^taps2x_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rowbuffer_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => w3rchx3_io_reg,
      I1 => \write_chs_reg[0]\,
      I2 => write_chs(0),
      I3 => qValid,
      O => write_or_enb
    );
\taps1x[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[0]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(0),
      O => D(0)
    );
\taps1x[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps2x_reg[7]\(0),
      I1 => rowbuffer_reg_1(0),
      I2 => DOBDO(0),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[0]_i_2__0_n_0\
    );
\taps1x[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[1]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(1),
      O => D(1)
    );
\taps1x[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps2x_reg[7]\(1),
      I1 => rowbuffer_reg_1(1),
      I2 => DOBDO(1),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[1]_i_2__0_n_0\
    );
\taps1x[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[2]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(2),
      O => D(2)
    );
\taps1x[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps2x_reg[7]\(2),
      I1 => rowbuffer_reg_1(2),
      I2 => DOBDO(2),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[2]_i_2__0_n_0\
    );
\taps1x[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[3]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(3),
      O => D(3)
    );
\taps1x[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps2x_reg[7]\(3),
      I1 => rowbuffer_reg_1(3),
      I2 => DOBDO(3),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[3]_i_2__0_n_0\
    );
\taps1x[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[4]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(4),
      O => D(4)
    );
\taps1x[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps2x_reg[7]\(4),
      I1 => rowbuffer_reg_1(4),
      I2 => DOBDO(4),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[4]_i_2__0_n_0\
    );
\taps1x[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[5]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(5),
      O => D(5)
    );
\taps1x[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps2x_reg[7]\(5),
      I1 => rowbuffer_reg_1(5),
      I2 => DOBDO(5),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[5]_i_2__0_n_0\
    );
\taps1x[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[6]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(6),
      O => D(6)
    );
\taps1x[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps2x_reg[7]\(6),
      I1 => rowbuffer_reg_1(6),
      I2 => DOBDO(6),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[6]_i_2__0_n_0\
    );
\taps1x[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \taps1x[7]_i_2__0_n_0\,
      I1 => sel0(3),
      I2 => rowbuffer_reg_0(7),
      O => D(7)
    );
\taps1x[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^taps2x_reg[7]\(7),
      I1 => rowbuffer_reg_1(7),
      I2 => DOBDO(7),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \taps1x[7]_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4\ is
  port (
    w2s_address : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \taps2x_reg[0]\ : out STD_LOGIC;
    oregister : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \taps2x_reg[1]\ : out STD_LOGIC;
    \taps2x_reg[2]\ : out STD_LOGIC;
    \taps2x_reg[3]\ : out STD_LOGIC;
    \taps2x_reg[4]\ : out STD_LOGIC;
    \taps2x_reg[5]\ : out STD_LOGIC;
    \taps2x_reg[6]\ : out STD_LOGIC;
    \taps2x_reg[7]\ : out STD_LOGIC;
    \taps2x_reg[8]\ : out STD_LOGIC;
    \taps2x_reg[9]\ : out STD_LOGIC;
    \taps2x_reg[10]\ : out STD_LOGIC;
    \taps2x_reg[11]\ : out STD_LOGIC;
    \taps2x_reg[12]\ : out STD_LOGIC;
    \taps2x_reg[13]\ : out STD_LOGIC;
    \taps2x_reg[14]\ : out STD_LOGIC;
    \taps2x_reg[15]\ : out STD_LOGIC;
    \taps2x_reg[16]\ : out STD_LOGIC;
    \taps2x_reg[17]\ : out STD_LOGIC;
    \taps2x_reg[18]\ : out STD_LOGIC;
    \taps2x_reg[19]\ : out STD_LOGIC;
    \taps2x_reg[20]\ : out STD_LOGIC;
    \taps2x_reg[21]\ : out STD_LOGIC;
    \taps2x_reg[22]\ : out STD_LOGIC;
    \taps2x_reg[23]\ : out STD_LOGIC;
    pXcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    w3rchx0_io_reg : in STD_LOGIC;
    write_chs_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qValid : in STD_LOGIC;
    \write_chs_reg[0]\ : in STD_LOGIC;
    odata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \write_chs_reg[0]_0\ : in STD_LOGIC;
    \write_chs_reg[0]_1\ : in STD_LOGIC;
    oregister_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d2RGB_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4\ : entity is "tap_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4\ is
  signal \^oregister\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_rowbuffer_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg_0 : label is 98304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg_0 : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_1 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_1 : label is 98304;
  attribute RTL_RAM_NAME of rowbuffer_reg_1 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_1 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_1 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_1 : label is 9;
  attribute bram_slice_end of rowbuffer_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_2 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_2 : label is 98304;
  attribute RTL_RAM_NAME of rowbuffer_reg_2 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_2 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_2 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_2 : label is 18;
  attribute bram_slice_end of rowbuffer_reg_2 : label is 23;
begin
  oregister(23 downto 0) <= \^oregister\(23 downto 0);
rowbuffer_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \d2RGB_reg[23]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \d2RGB_reg[23]\(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^oregister\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^oregister\(8),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => w3rchx0_io_reg,
      I1 => write_chs_0(0),
      I2 => write_chs_0(1),
      I3 => qValid,
      O => write_or_enb
    );
rowbuffer_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \d2RGB_reg[23]\(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \d2RGB_reg[23]\(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^oregister\(16 downto 9),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^oregister\(17),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
rowbuffer_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => \d2RGB_reg[23]\(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_rowbuffer_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => \^oregister\(23 downto 18),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rowbuffer_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\taps2x[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(0),
      I1 => \write_chs_reg[0]\,
      I2 => odata(0),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(0),
      O => \taps2x_reg[0]\
    );
\taps2x[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(10),
      I1 => \write_chs_reg[0]\,
      I2 => odata(10),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(10),
      O => \taps2x_reg[10]\
    );
\taps2x[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(11),
      I1 => \write_chs_reg[0]\,
      I2 => odata(11),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(11),
      O => \taps2x_reg[11]\
    );
\taps2x[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(12),
      I1 => \write_chs_reg[0]\,
      I2 => odata(12),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(12),
      O => \taps2x_reg[12]\
    );
\taps2x[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(13),
      I1 => \write_chs_reg[0]\,
      I2 => odata(13),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(13),
      O => \taps2x_reg[13]\
    );
\taps2x[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(14),
      I1 => \write_chs_reg[0]\,
      I2 => odata(14),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(14),
      O => \taps2x_reg[14]\
    );
\taps2x[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(15),
      I1 => \write_chs_reg[0]\,
      I2 => odata(15),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(15),
      O => \taps2x_reg[15]\
    );
\taps2x[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(16),
      I1 => \write_chs_reg[0]\,
      I2 => odata(16),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(16),
      O => \taps2x_reg[16]\
    );
\taps2x[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(17),
      I1 => \write_chs_reg[0]\,
      I2 => odata(17),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(17),
      O => \taps2x_reg[17]\
    );
\taps2x[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(18),
      I1 => \write_chs_reg[0]\,
      I2 => odata(18),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(18),
      O => \taps2x_reg[18]\
    );
\taps2x[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(19),
      I1 => \write_chs_reg[0]\,
      I2 => odata(19),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(19),
      O => \taps2x_reg[19]\
    );
\taps2x[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(1),
      I1 => \write_chs_reg[0]\,
      I2 => odata(1),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(1),
      O => \taps2x_reg[1]\
    );
\taps2x[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(20),
      I1 => \write_chs_reg[0]\,
      I2 => odata(20),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(20),
      O => \taps2x_reg[20]\
    );
\taps2x[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(21),
      I1 => \write_chs_reg[0]\,
      I2 => odata(21),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(21),
      O => \taps2x_reg[21]\
    );
\taps2x[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(22),
      I1 => \write_chs_reg[0]\,
      I2 => odata(22),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(22),
      O => \taps2x_reg[22]\
    );
\taps2x[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(23),
      I1 => \write_chs_reg[0]\,
      I2 => odata(23),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(23),
      O => \taps2x_reg[23]\
    );
\taps2x[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(2),
      I1 => \write_chs_reg[0]\,
      I2 => odata(2),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(2),
      O => \taps2x_reg[2]\
    );
\taps2x[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(3),
      I1 => \write_chs_reg[0]\,
      I2 => odata(3),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(3),
      O => \taps2x_reg[3]\
    );
\taps2x[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(4),
      I1 => \write_chs_reg[0]\,
      I2 => odata(4),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(4),
      O => \taps2x_reg[4]\
    );
\taps2x[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(5),
      I1 => \write_chs_reg[0]\,
      I2 => odata(5),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(5),
      O => \taps2x_reg[5]\
    );
\taps2x[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(6),
      I1 => \write_chs_reg[0]\,
      I2 => odata(6),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(6),
      O => \taps2x_reg[6]\
    );
\taps2x[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(7),
      I1 => \write_chs_reg[0]\,
      I2 => odata(7),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(7),
      O => \taps2x_reg[7]\
    );
\taps2x[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(8),
      I1 => \write_chs_reg[0]\,
      I2 => odata(8),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(8),
      O => \taps2x_reg[8]\
    );
\taps2x[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(9),
      I1 => \write_chs_reg[0]\,
      I2 => odata(9),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_0(9),
      O => \taps2x_reg[9]\
    );
\w2s_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(0),
      Q => w2s_address(0),
      R => '0'
    );
\w2s_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(10),
      Q => w2s_address(10),
      R => '0'
    );
\w2s_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(11),
      Q => w2s_address(11),
      R => '0'
    );
\w2s_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(1),
      Q => w2s_address(1),
      R => '0'
    );
\w2s_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(2),
      Q => w2s_address(2),
      R => '0'
    );
\w2s_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(3),
      Q => w2s_address(3),
      R => '0'
    );
\w2s_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(4),
      Q => w2s_address(4),
      R => '0'
    );
\w2s_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(5),
      Q => w2s_address(5),
      R => '0'
    );
\w2s_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(6),
      Q => w2s_address(6),
      R => '0'
    );
\w2s_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(7),
      Q => w2s_address(7),
      R => '0'
    );
\w2s_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(8),
      Q => w2s_address(8),
      R => '0'
    );
\w2s_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => pXcont(9),
      Q => w2s_address(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    odata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    qValid_reg : in STD_LOGIC;
    rowbuffer_reg_0_0 : in STD_LOGIC;
    rowbuffer_reg_0_1 : in STD_LOGIC;
    rowbuffer_reg_0_2 : in STD_LOGIC;
    rowbuffer_reg_0_3 : in STD_LOGIC;
    rowbuffer_reg_0_4 : in STD_LOGIC;
    rowbuffer_reg_0_5 : in STD_LOGIC;
    rowbuffer_reg_0_6 : in STD_LOGIC;
    rowbuffer_reg_0_7 : in STD_LOGIC;
    rowbuffer_reg_0_8 : in STD_LOGIC;
    rowbuffer_reg_1_0 : in STD_LOGIC;
    rowbuffer_reg_1_1 : in STD_LOGIC;
    rowbuffer_reg_1_2 : in STD_LOGIC;
    rowbuffer_reg_1_3 : in STD_LOGIC;
    rowbuffer_reg_1_4 : in STD_LOGIC;
    rowbuffer_reg_1_5 : in STD_LOGIC;
    rowbuffer_reg_1_6 : in STD_LOGIC;
    rowbuffer_reg_1_7 : in STD_LOGIC;
    rowbuffer_reg_1_8 : in STD_LOGIC;
    rowbuffer_reg_2_0 : in STD_LOGIC;
    rowbuffer_reg_2_1 : in STD_LOGIC;
    rowbuffer_reg_2_2 : in STD_LOGIC;
    rowbuffer_reg_2_3 : in STD_LOGIC;
    rowbuffer_reg_2_4 : in STD_LOGIC;
    rowbuffer_reg_2_5 : in STD_LOGIC;
    write3s_enb : in STD_LOGIC;
    write_chs_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qValid : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d2RGB_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_5\ : entity is "tap_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_5\ is
  signal \^odata\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_rowbuffer_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg_0 : label is 98304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg_0 : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_1 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_1 : label is 98304;
  attribute RTL_RAM_NAME of rowbuffer_reg_1 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_1 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_1 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_1 : label is 9;
  attribute bram_slice_end of rowbuffer_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_2 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_2 : label is 98304;
  attribute RTL_RAM_NAME of rowbuffer_reg_2 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_2 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_2 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_2 : label is 18;
  attribute bram_slice_end of rowbuffer_reg_2 : label is 23;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \taps0x[0]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \taps0x[10]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \taps0x[11]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \taps0x[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \taps0x[13]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \taps0x[14]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \taps0x[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \taps0x[16]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \taps0x[17]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \taps0x[18]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \taps0x[19]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \taps0x[1]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \taps0x[20]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \taps0x[21]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \taps0x[22]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \taps0x[23]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \taps0x[2]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \taps0x[3]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \taps0x[4]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \taps0x[5]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \taps0x[6]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \taps0x[7]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \taps0x[8]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \taps0x[9]_i_1__0\ : label is "soft_lutpair142";
begin
  odata(23 downto 0) <= \^odata\(23 downto 0);
rowbuffer_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \d2RGB_reg[23]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \d2RGB_reg[23]\(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^odata\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^odata\(8),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => write3s_enb,
      I1 => write_chs_0(1),
      I2 => qValid,
      I3 => write_chs_0(0),
      O => write_or_enb
    );
rowbuffer_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \d2RGB_reg[23]\(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \d2RGB_reg[23]\(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^odata\(16 downto 9),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^odata\(17),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
rowbuffer_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => \d2RGB_reg[23]\(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_rowbuffer_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => \^odata\(23 downto 18),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rowbuffer_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\taps0x[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(0),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_0,
      O => D(0)
    );
\taps0x[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(10),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_1,
      O => D(10)
    );
\taps0x[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(11),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_2,
      O => D(11)
    );
\taps0x[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(12),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_3,
      O => D(12)
    );
\taps0x[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(13),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_4,
      O => D(13)
    );
\taps0x[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(14),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_5,
      O => D(14)
    );
\taps0x[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(15),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_6,
      O => D(15)
    );
\taps0x[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(16),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_7,
      O => D(16)
    );
\taps0x[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(17),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_8,
      O => D(17)
    );
\taps0x[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(18),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_0,
      O => D(18)
    );
\taps0x[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(19),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_1,
      O => D(19)
    );
\taps0x[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(1),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_1,
      O => D(1)
    );
\taps0x[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(20),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_2,
      O => D(20)
    );
\taps0x[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(21),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_3,
      O => D(21)
    );
\taps0x[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(22),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_4,
      O => D(22)
    );
\taps0x[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(23),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_5,
      O => D(23)
    );
\taps0x[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(2),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_2,
      O => D(2)
    );
\taps0x[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(3),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_3,
      O => D(3)
    );
\taps0x[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(4),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_4,
      O => D(4)
    );
\taps0x[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(5),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_5,
      O => D(5)
    );
\taps0x[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(6),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_6,
      O => D(6)
    );
\taps0x[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(7),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_7,
      O => D(7)
    );
\taps0x[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(8),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_8,
      O => D(8)
    );
\taps0x[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^odata\(9),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_0,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    oregister : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \taps0x_reg[0]\ : out STD_LOGIC;
    \taps0x_reg[1]\ : out STD_LOGIC;
    \taps0x_reg[2]\ : out STD_LOGIC;
    \taps0x_reg[3]\ : out STD_LOGIC;
    \taps0x_reg[4]\ : out STD_LOGIC;
    \taps0x_reg[5]\ : out STD_LOGIC;
    \taps0x_reg[6]\ : out STD_LOGIC;
    \taps0x_reg[7]\ : out STD_LOGIC;
    \taps0x_reg[8]\ : out STD_LOGIC;
    \taps0x_reg[9]\ : out STD_LOGIC;
    \taps0x_reg[10]\ : out STD_LOGIC;
    \taps0x_reg[11]\ : out STD_LOGIC;
    \taps0x_reg[12]\ : out STD_LOGIC;
    \taps0x_reg[13]\ : out STD_LOGIC;
    \taps0x_reg[14]\ : out STD_LOGIC;
    \taps0x_reg[15]\ : out STD_LOGIC;
    \taps0x_reg[16]\ : out STD_LOGIC;
    \taps0x_reg[17]\ : out STD_LOGIC;
    \taps0x_reg[18]\ : out STD_LOGIC;
    \taps0x_reg[19]\ : out STD_LOGIC;
    \taps0x_reg[20]\ : out STD_LOGIC;
    \taps0x_reg[21]\ : out STD_LOGIC;
    \taps0x_reg[22]\ : out STD_LOGIC;
    \taps0x_reg[23]\ : out STD_LOGIC;
    w2s_address : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    qValid_reg : in STD_LOGIC;
    rowbuffer_reg_0_0 : in STD_LOGIC;
    rowbuffer_reg_0_1 : in STD_LOGIC;
    rowbuffer_reg_0_2 : in STD_LOGIC;
    rowbuffer_reg_0_3 : in STD_LOGIC;
    rowbuffer_reg_0_4 : in STD_LOGIC;
    rowbuffer_reg_0_5 : in STD_LOGIC;
    rowbuffer_reg_0_6 : in STD_LOGIC;
    rowbuffer_reg_0_7 : in STD_LOGIC;
    rowbuffer_reg_0_8 : in STD_LOGIC;
    rowbuffer_reg_1_0 : in STD_LOGIC;
    rowbuffer_reg_1_1 : in STD_LOGIC;
    rowbuffer_reg_1_2 : in STD_LOGIC;
    rowbuffer_reg_1_3 : in STD_LOGIC;
    rowbuffer_reg_1_4 : in STD_LOGIC;
    rowbuffer_reg_1_5 : in STD_LOGIC;
    rowbuffer_reg_1_6 : in STD_LOGIC;
    rowbuffer_reg_1_7 : in STD_LOGIC;
    rowbuffer_reg_1_8 : in STD_LOGIC;
    rowbuffer_reg_2_0 : in STD_LOGIC;
    rowbuffer_reg_2_1 : in STD_LOGIC;
    rowbuffer_reg_2_2 : in STD_LOGIC;
    rowbuffer_reg_2_3 : in STD_LOGIC;
    rowbuffer_reg_2_4 : in STD_LOGIC;
    rowbuffer_reg_2_5 : in STD_LOGIC;
    \write_chs_reg[0]\ : in STD_LOGIC;
    oregister_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \write_chs_reg[0]_0\ : in STD_LOGIC;
    \write_chs_reg[0]_1\ : in STD_LOGIC;
    oregister_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    w3rchx2_io_reg : in STD_LOGIC;
    qValid : in STD_LOGIC;
    write_chs_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d2RGB_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_6\ : entity is "tap_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^oregister\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_rowbuffer_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg_0 : label is 98304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg_0 : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_1 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_1 : label is 98304;
  attribute RTL_RAM_NAME of rowbuffer_reg_1 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_1 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_1 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_1 : label is 9;
  attribute bram_slice_end of rowbuffer_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_2 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_2 : label is 98304;
  attribute RTL_RAM_NAME of rowbuffer_reg_2 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_2 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_2 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_2 : label is 18;
  attribute bram_slice_end of rowbuffer_reg_2 : label is 23;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \taps1x[0]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \taps1x[10]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \taps1x[11]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \taps1x[12]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \taps1x[13]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \taps1x[14]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \taps1x[15]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \taps1x[16]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \taps1x[17]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \taps1x[18]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \taps1x[19]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \taps1x[1]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \taps1x[20]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \taps1x[21]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \taps1x[22]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \taps1x[23]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \taps1x[2]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \taps1x[3]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \taps1x[4]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \taps1x[5]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \taps1x[6]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \taps1x[7]_i_1__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \taps1x[8]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \taps1x[9]_i_1__0\ : label is "soft_lutpair159";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  oregister(23 downto 0) <= \^oregister\(23 downto 0);
rowbuffer_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \^q\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \d2RGB_reg[23]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \d2RGB_reg[23]\(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^oregister\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^oregister\(8),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => w3rchx2_io_reg,
      I1 => qValid,
      I2 => write_chs_0(1),
      I3 => write_chs_0(0),
      O => write_or_enb
    );
rowbuffer_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \^q\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \d2RGB_reg[23]\(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \d2RGB_reg[23]\(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^oregister\(16 downto 9),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^oregister\(17),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
rowbuffer_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \^q\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => \d2RGB_reg[23]\(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_rowbuffer_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => \^oregister\(23 downto 18),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rowbuffer_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\taps0x[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(0),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(0),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(0),
      O => \taps0x_reg[0]\
    );
\taps0x[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(10),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(10),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(10),
      O => \taps0x_reg[10]\
    );
\taps0x[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(11),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(11),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(11),
      O => \taps0x_reg[11]\
    );
\taps0x[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(12),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(12),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(12),
      O => \taps0x_reg[12]\
    );
\taps0x[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(13),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(13),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(13),
      O => \taps0x_reg[13]\
    );
\taps0x[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(14),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(14),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(14),
      O => \taps0x_reg[14]\
    );
\taps0x[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(15),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(15),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(15),
      O => \taps0x_reg[15]\
    );
\taps0x[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(16),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(16),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(16),
      O => \taps0x_reg[16]\
    );
\taps0x[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(17),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(17),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(17),
      O => \taps0x_reg[17]\
    );
\taps0x[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(18),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(18),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(18),
      O => \taps0x_reg[18]\
    );
\taps0x[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(19),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(19),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(19),
      O => \taps0x_reg[19]\
    );
\taps0x[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(1),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(1),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(1),
      O => \taps0x_reg[1]\
    );
\taps0x[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(20),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(20),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(20),
      O => \taps0x_reg[20]\
    );
\taps0x[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(21),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(21),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(21),
      O => \taps0x_reg[21]\
    );
\taps0x[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(22),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(22),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(22),
      O => \taps0x_reg[22]\
    );
\taps0x[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(23),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(23),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(23),
      O => \taps0x_reg[23]\
    );
\taps0x[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(2),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(2),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(2),
      O => \taps0x_reg[2]\
    );
\taps0x[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(3),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(3),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(3),
      O => \taps0x_reg[3]\
    );
\taps0x[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(4),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(4),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(4),
      O => \taps0x_reg[4]\
    );
\taps0x[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(5),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(5),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(5),
      O => \taps0x_reg[5]\
    );
\taps0x[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(6),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(6),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(6),
      O => \taps0x_reg[6]\
    );
\taps0x[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(7),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(7),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(7),
      O => \taps0x_reg[7]\
    );
\taps0x[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(8),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(8),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(8),
      O => \taps0x_reg[8]\
    );
\taps0x[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(9),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(9),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => oregister_1(9),
      O => \taps0x_reg[9]\
    );
\taps1x[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(0),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_0,
      O => D(0)
    );
\taps1x[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(10),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_1,
      O => D(10)
    );
\taps1x[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(11),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_2,
      O => D(11)
    );
\taps1x[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(12),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_3,
      O => D(12)
    );
\taps1x[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(13),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_4,
      O => D(13)
    );
\taps1x[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(14),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_5,
      O => D(14)
    );
\taps1x[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(15),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_6,
      O => D(15)
    );
\taps1x[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(16),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_7,
      O => D(16)
    );
\taps1x[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(17),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_8,
      O => D(17)
    );
\taps1x[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(18),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_0,
      O => D(18)
    );
\taps1x[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(19),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_1,
      O => D(19)
    );
\taps1x[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(1),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_1,
      O => D(1)
    );
\taps1x[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(20),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_2,
      O => D(20)
    );
\taps1x[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(21),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_3,
      O => D(21)
    );
\taps1x[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(22),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_4,
      O => D(22)
    );
\taps1x[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(23),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_5,
      O => D(23)
    );
\taps1x[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(2),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_2,
      O => D(2)
    );
\taps1x[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(3),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_3,
      O => D(3)
    );
\taps1x[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(4),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_4,
      O => D(4)
    );
\taps1x[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(5),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_5,
      O => D(5)
    );
\taps1x[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(6),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_6,
      O => D(6)
    );
\taps1x[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(7),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_7,
      O => D(7)
    );
\taps1x[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(8),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_8,
      O => D(8)
    );
\taps1x[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(9),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_0,
      O => D(9)
    );
\w3s_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(0),
      Q => \^q\(0),
      R => '0'
    );
\w3s_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(10),
      Q => \^q\(10),
      R => '0'
    );
\w3s_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(11),
      Q => \^q\(11),
      R => '0'
    );
\w3s_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(1),
      Q => \^q\(1),
      R => '0'
    );
\w3s_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(2),
      Q => \^q\(2),
      R => '0'
    );
\w3s_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(3),
      Q => \^q\(3),
      R => '0'
    );
\w3s_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(4),
      Q => \^q\(4),
      R => '0'
    );
\w3s_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(5),
      Q => \^q\(5),
      R => '0'
    );
\w3s_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(6),
      Q => \^q\(6),
      R => '0'
    );
\w3s_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(7),
      Q => \^q\(7),
      R => '0'
    );
\w3s_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(8),
      Q => \^q\(8),
      R => '0'
    );
\w3s_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2s_address(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_7\ is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    oregister : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \taps1x_reg[0]\ : out STD_LOGIC;
    \taps1x_reg[1]\ : out STD_LOGIC;
    \taps1x_reg[2]\ : out STD_LOGIC;
    \taps1x_reg[3]\ : out STD_LOGIC;
    \taps1x_reg[4]\ : out STD_LOGIC;
    \taps1x_reg[5]\ : out STD_LOGIC;
    \taps1x_reg[6]\ : out STD_LOGIC;
    \taps1x_reg[7]\ : out STD_LOGIC;
    \taps1x_reg[8]\ : out STD_LOGIC;
    \taps1x_reg[9]\ : out STD_LOGIC;
    \taps1x_reg[10]\ : out STD_LOGIC;
    \taps1x_reg[11]\ : out STD_LOGIC;
    \taps1x_reg[12]\ : out STD_LOGIC;
    \taps1x_reg[13]\ : out STD_LOGIC;
    \taps1x_reg[14]\ : out STD_LOGIC;
    \taps1x_reg[15]\ : out STD_LOGIC;
    \taps1x_reg[16]\ : out STD_LOGIC;
    \taps1x_reg[17]\ : out STD_LOGIC;
    \taps1x_reg[18]\ : out STD_LOGIC;
    \taps1x_reg[19]\ : out STD_LOGIC;
    \taps1x_reg[20]\ : out STD_LOGIC;
    \taps1x_reg[21]\ : out STD_LOGIC;
    \taps1x_reg[22]\ : out STD_LOGIC;
    \taps1x_reg[23]\ : out STD_LOGIC;
    qValid_reg : in STD_LOGIC;
    rowbuffer_reg_0_0 : in STD_LOGIC;
    rowbuffer_reg_0_1 : in STD_LOGIC;
    rowbuffer_reg_0_2 : in STD_LOGIC;
    rowbuffer_reg_0_3 : in STD_LOGIC;
    rowbuffer_reg_0_4 : in STD_LOGIC;
    rowbuffer_reg_0_5 : in STD_LOGIC;
    rowbuffer_reg_0_6 : in STD_LOGIC;
    rowbuffer_reg_0_7 : in STD_LOGIC;
    rowbuffer_reg_0_8 : in STD_LOGIC;
    rowbuffer_reg_1_0 : in STD_LOGIC;
    rowbuffer_reg_1_1 : in STD_LOGIC;
    rowbuffer_reg_1_2 : in STD_LOGIC;
    rowbuffer_reg_1_3 : in STD_LOGIC;
    rowbuffer_reg_1_4 : in STD_LOGIC;
    rowbuffer_reg_1_5 : in STD_LOGIC;
    rowbuffer_reg_1_6 : in STD_LOGIC;
    rowbuffer_reg_1_7 : in STD_LOGIC;
    rowbuffer_reg_1_8 : in STD_LOGIC;
    rowbuffer_reg_2_0 : in STD_LOGIC;
    rowbuffer_reg_2_1 : in STD_LOGIC;
    rowbuffer_reg_2_2 : in STD_LOGIC;
    rowbuffer_reg_2_3 : in STD_LOGIC;
    rowbuffer_reg_2_4 : in STD_LOGIC;
    rowbuffer_reg_2_5 : in STD_LOGIC;
    \write_chs_reg[0]\ : in STD_LOGIC;
    oregister_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \write_chs_reg[0]_0\ : in STD_LOGIC;
    \write_chs_reg[0]_1\ : in STD_LOGIC;
    odata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    write_chs_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qValid : in STD_LOGIC;
    w3rchx3_io_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d2RGB_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_7\ : entity is "tap_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_7\ is
  signal \^oregister\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal write_or_enb : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rowbuffer_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rowbuffer_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rowbuffer_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rowbuffer_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_rowbuffer_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rowbuffer_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rowbuffer_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rowbuffer_reg_0 : label is 98304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rowbuffer_reg_0 : label is "rowbuffer";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rowbuffer_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rowbuffer_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rowbuffer_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_1 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_1 : label is 98304;
  attribute RTL_RAM_NAME of rowbuffer_reg_1 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_1 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_1 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_1 : label is 9;
  attribute bram_slice_end of rowbuffer_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rowbuffer_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of rowbuffer_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of rowbuffer_reg_2 : label is "";
  attribute RTL_RAM_BITS of rowbuffer_reg_2 : label is 98304;
  attribute RTL_RAM_NAME of rowbuffer_reg_2 : label is "rowbuffer";
  attribute bram_addr_begin of rowbuffer_reg_2 : label is 0;
  attribute bram_addr_end of rowbuffer_reg_2 : label is 4095;
  attribute bram_slice_begin of rowbuffer_reg_2 : label is 18;
  attribute bram_slice_end of rowbuffer_reg_2 : label is 23;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \taps2x[0]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \taps2x[10]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \taps2x[11]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \taps2x[12]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \taps2x[13]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \taps2x[14]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \taps2x[15]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \taps2x[16]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \taps2x[17]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \taps2x[18]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \taps2x[19]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \taps2x[1]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \taps2x[20]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \taps2x[21]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \taps2x[22]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \taps2x[23]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \taps2x[2]_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \taps2x[3]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \taps2x[4]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \taps2x[5]_i_1__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \taps2x[6]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \taps2x[7]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \taps2x[8]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \taps2x[9]_i_1__0\ : label is "soft_lutpair171";
begin
  oregister(23 downto 0) <= \^oregister\(23 downto 0);
rowbuffer_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \d2RGB_reg[23]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \d2RGB_reg[23]\(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^oregister\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^oregister\(8),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\rowbuffer_reg_0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => write_chs_0(0),
      I1 => write_chs_0(1),
      I2 => qValid,
      I3 => w3rchx3_io_reg,
      O => write_or_enb
    );
rowbuffer_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \d2RGB_reg[23]\(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \d2RGB_reg[23]\(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_rowbuffer_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^oregister\(16 downto 9),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_rowbuffer_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^oregister\(17),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
rowbuffer_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_rowbuffer_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rowbuffer_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axis_mm2s_aclk,
      CLKBWRCLK => m_axis_mm2s_aclk,
      DBITERR => NLW_rowbuffer_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => \d2RGB_reg[23]\(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_rowbuffer_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_rowbuffer_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => \^oregister\(23 downto 18),
      DOPADOP(3 downto 0) => NLW_rowbuffer_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rowbuffer_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rowbuffer_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => write_or_enb,
      ENBWREN => '1',
      INJECTDBITERR => NLW_rowbuffer_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rowbuffer_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rowbuffer_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rowbuffer_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => write_or_enb,
      WEA(2) => write_or_enb,
      WEA(1) => write_or_enb,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\taps1x[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(0),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(0),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(0),
      O => \taps1x_reg[0]\
    );
\taps1x[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(10),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(10),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(10),
      O => \taps1x_reg[10]\
    );
\taps1x[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(11),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(11),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(11),
      O => \taps1x_reg[11]\
    );
\taps1x[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(12),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(12),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(12),
      O => \taps1x_reg[12]\
    );
\taps1x[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(13),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(13),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(13),
      O => \taps1x_reg[13]\
    );
\taps1x[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(14),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(14),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(14),
      O => \taps1x_reg[14]\
    );
\taps1x[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(15),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(15),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(15),
      O => \taps1x_reg[15]\
    );
\taps1x[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(16),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(16),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(16),
      O => \taps1x_reg[16]\
    );
\taps1x[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(17),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(17),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(17),
      O => \taps1x_reg[17]\
    );
\taps1x[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(18),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(18),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(18),
      O => \taps1x_reg[18]\
    );
\taps1x[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(19),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(19),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(19),
      O => \taps1x_reg[19]\
    );
\taps1x[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(1),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(1),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(1),
      O => \taps1x_reg[1]\
    );
\taps1x[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(20),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(20),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(20),
      O => \taps1x_reg[20]\
    );
\taps1x[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(21),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(21),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(21),
      O => \taps1x_reg[21]\
    );
\taps1x[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(22),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(22),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(22),
      O => \taps1x_reg[22]\
    );
\taps1x[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(23),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(23),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(23),
      O => \taps1x_reg[23]\
    );
\taps1x[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(2),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(2),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(2),
      O => \taps1x_reg[2]\
    );
\taps1x[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(3),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(3),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(3),
      O => \taps1x_reg[3]\
    );
\taps1x[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(4),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(4),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(4),
      O => \taps1x_reg[4]\
    );
\taps1x[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(5),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(5),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(5),
      O => \taps1x_reg[5]\
    );
\taps1x[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(6),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(6),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(6),
      O => \taps1x_reg[6]\
    );
\taps1x[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(7),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(7),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(7),
      O => \taps1x_reg[7]\
    );
\taps1x[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(8),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(8),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(8),
      O => \taps1x_reg[8]\
    );
\taps1x[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \^oregister\(9),
      I1 => \write_chs_reg[0]\,
      I2 => oregister_0(9),
      I3 => \write_chs_reg[0]_0\,
      I4 => \write_chs_reg[0]_1\,
      I5 => odata(9),
      O => \taps1x_reg[9]\
    );
\taps2x[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(0),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_0,
      O => D(0)
    );
\taps2x[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(10),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_1,
      O => D(10)
    );
\taps2x[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(11),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_2,
      O => D(11)
    );
\taps2x[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(12),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_3,
      O => D(12)
    );
\taps2x[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(13),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_4,
      O => D(13)
    );
\taps2x[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(14),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_5,
      O => D(14)
    );
\taps2x[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(15),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_6,
      O => D(15)
    );
\taps2x[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(16),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_7,
      O => D(16)
    );
\taps2x[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(17),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_8,
      O => D(17)
    );
\taps2x[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(18),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_0,
      O => D(18)
    );
\taps2x[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(19),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_1,
      O => D(19)
    );
\taps2x[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(1),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_1,
      O => D(1)
    );
\taps2x[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(20),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_2,
      O => D(20)
    );
\taps2x[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(21),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_3,
      O => D(21)
    );
\taps2x[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(22),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_4,
      O => D(22)
    );
\taps2x[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(23),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_2_5,
      O => D(23)
    );
\taps2x[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(2),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_2,
      O => D(2)
    );
\taps2x[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(3),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_3,
      O => D(3)
    );
\taps2x[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(4),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_4,
      O => D(4)
    );
\taps2x[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(5),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_5,
      O => D(5)
    );
\taps2x[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(6),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_6,
      O => D(6)
    );
\taps2x[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(7),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_7,
      O => D(7)
    );
\taps2x[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(8),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_0_8,
      O => D(8)
    );
\taps2x[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^oregister\(9),
      I1 => qValid_reg,
      I2 => rowbuffer_reg_1_0,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_config_axis is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    config_axis_rvalid : out STD_LOGIC;
    \Red_reg[7]\ : out STD_LOGIC;
    oValid_reg : out STD_LOGIC;
    oValid_reg_0 : out STD_LOGIC;
    \dsR_reg[0]\ : out STD_LOGIC;
    \dsR_reg[0]_0\ : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gh_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bh_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \configReg4R_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \threshold_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_1_Y_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_2_Y_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_3_Y_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_4_Y_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_5_Y_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_6_Y_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_7_Y_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_8_Y_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_9_Y_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernel_9_X_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    config_axis_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    config_axis_bvalid : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    config_axis_arvalid : in STD_LOGIC;
    config_axis_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qValid : in STD_LOGIC;
    oValid : in STD_LOGIC;
    d4en : in STD_LOGIC;
    config_axis_aclk : in STD_LOGIC;
    config_axis_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    config_axis_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    config_axis_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    hours : in STD_LOGIC_VECTOR ( 4 downto 0 );
    minutes : in STD_LOGIC_VECTOR ( 5 downto 0 );
    seconds : in STD_LOGIC_VECTOR ( 5 downto 0 );
    config_axis_awvalid : in STD_LOGIC;
    config_axis_wvalid : in STD_LOGIC;
    config_axis_aresetn : in STD_LOGIC;
    config_axis_bready : in STD_LOGIC;
    config_axis_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_config_axis;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_config_axis is
  signal \Red[7]_i_14_n_0\ : STD_LOGIC;
  signal \Red[7]_i_15_n_0\ : STD_LOGIC;
  signal \Red[7]_i_16_n_0\ : STD_LOGIC;
  signal \Red[7]_i_17_n_0\ : STD_LOGIC;
  signal \Red[7]_i_26_n_0\ : STD_LOGIC;
  signal \Red[7]_i_27_n_0\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \axi_araddr_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal configReg6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^config_axis_bvalid\ : STD_LOGIC;
  signal \^config_axis_rvalid\ : STD_LOGIC;
  signal \dataBuffer_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[10]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[11]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[12]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[13]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[14]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[15]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[16]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[17]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dataBuffer_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[3]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dataBuffer_reg[4]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[5]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dataBuffer_reg[8]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dataBuffer_reg[9]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dsR[7]_i_6_n_0\ : STD_LOGIC;
  signal \dsR[7]_i_7_n_0\ : STD_LOGIC;
  signal \dsR[7]_i_8_n_0\ : STD_LOGIC;
  signal \dsR[7]_i_9_n_0\ : STD_LOGIC;
  signal oValid_i_2_n_0 : STD_LOGIC;
  signal oValid_i_3_n_0 : STD_LOGIC;
  signal \^ovalid_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \reg_data_out__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[31]_i_2_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg10[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg11[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg12[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg13[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg14[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg15[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg16 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg16[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg17 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg17[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg18[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg19 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg19[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg20[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg20[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg20[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg20[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg21 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg21[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg21[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg21[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg21[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg22 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg22[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg22[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg22[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg22[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg23 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg23[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg23[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg23[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg23[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg24 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg24[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg24[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg24[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg24[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg25 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg25[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg25[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg25[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg25[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg26 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg26[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg26[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg26[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg26[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg27 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg27[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg27[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg27[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg27[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg28 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg28[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg28[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg28[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg28[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  signal w2sync_reg_srl2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Red[7]_i_14\ : label is "soft_lutpair88";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep\ : label is "axi_araddr_reg[3]";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dsR[7]_i_8\ : label is "soft_lutpair88";
  attribute srl_name : string;
  attribute srl_name of w2sync_reg_srl2 : label is "\U0/mod9_inst/w2sync_reg_srl2 ";
  attribute SOFT_HLUTNM of w2sync_reg_srl2_i_1 : label is "soft_lutpair89";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  config_axis_bvalid <= \^config_axis_bvalid\;
  config_axis_rvalid <= \^config_axis_rvalid\;
  oValid_reg_0 <= \^ovalid_reg_0\;
\Kernal1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(0),
      Q => \Kernel_1_Y_reg[7]\(0),
      R => '0'
    );
\Kernal1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(10),
      Q => \Kernel_1_Y_reg[7]\(10),
      R => '0'
    );
\Kernal1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(11),
      Q => \Kernel_1_Y_reg[7]\(11),
      R => '0'
    );
\Kernal1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(12),
      Q => \Kernel_1_Y_reg[7]\(12),
      R => '0'
    );
\Kernal1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(13),
      Q => \Kernel_1_Y_reg[7]\(13),
      R => '0'
    );
\Kernal1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(14),
      Q => \Kernel_1_Y_reg[7]\(14),
      R => '0'
    );
\Kernal1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(15),
      Q => \Kernel_1_Y_reg[7]\(15),
      R => '0'
    );
\Kernal1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(1),
      Q => \Kernel_1_Y_reg[7]\(1),
      R => '0'
    );
\Kernal1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(2),
      Q => \Kernel_1_Y_reg[7]\(2),
      R => '0'
    );
\Kernal1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(3),
      Q => \Kernel_1_Y_reg[7]\(3),
      R => '0'
    );
\Kernal1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(4),
      Q => \Kernel_1_Y_reg[7]\(4),
      R => '0'
    );
\Kernal1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(5),
      Q => \Kernel_1_Y_reg[7]\(5),
      R => '0'
    );
\Kernal1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(6),
      Q => \Kernel_1_Y_reg[7]\(6),
      R => '0'
    );
\Kernal1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(7),
      Q => \Kernel_1_Y_reg[7]\(7),
      R => '0'
    );
\Kernal1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(8),
      Q => \Kernel_1_Y_reg[7]\(8),
      R => '0'
    );
\Kernal1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[8]_6\(9),
      Q => \Kernel_1_Y_reg[7]\(9),
      R => '0'
    );
\Kernal2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(0),
      Q => \Kernel_2_Y_reg[7]\(0),
      R => '0'
    );
\Kernal2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(10),
      Q => \Kernel_2_Y_reg[7]\(10),
      R => '0'
    );
\Kernal2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(11),
      Q => \Kernel_2_Y_reg[7]\(11),
      R => '0'
    );
\Kernal2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(12),
      Q => \Kernel_2_Y_reg[7]\(12),
      R => '0'
    );
\Kernal2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(13),
      Q => \Kernel_2_Y_reg[7]\(13),
      R => '0'
    );
\Kernal2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(14),
      Q => \Kernel_2_Y_reg[7]\(14),
      R => '0'
    );
\Kernal2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(15),
      Q => \Kernel_2_Y_reg[7]\(15),
      R => '0'
    );
\Kernal2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(1),
      Q => \Kernel_2_Y_reg[7]\(1),
      R => '0'
    );
\Kernal2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(2),
      Q => \Kernel_2_Y_reg[7]\(2),
      R => '0'
    );
\Kernal2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(3),
      Q => \Kernel_2_Y_reg[7]\(3),
      R => '0'
    );
\Kernal2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(4),
      Q => \Kernel_2_Y_reg[7]\(4),
      R => '0'
    );
\Kernal2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(5),
      Q => \Kernel_2_Y_reg[7]\(5),
      R => '0'
    );
\Kernal2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(6),
      Q => \Kernel_2_Y_reg[7]\(6),
      R => '0'
    );
\Kernal2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(7),
      Q => \Kernel_2_Y_reg[7]\(7),
      R => '0'
    );
\Kernal2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(8),
      Q => \Kernel_2_Y_reg[7]\(8),
      R => '0'
    );
\Kernal2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[9]_7\(9),
      Q => \Kernel_2_Y_reg[7]\(9),
      R => '0'
    );
\Kernal3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(0),
      Q => \Kernel_3_Y_reg[7]\(0),
      R => '0'
    );
\Kernal3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(10),
      Q => \Kernel_3_Y_reg[7]\(10),
      R => '0'
    );
\Kernal3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(11),
      Q => \Kernel_3_Y_reg[7]\(11),
      R => '0'
    );
\Kernal3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(12),
      Q => \Kernel_3_Y_reg[7]\(12),
      R => '0'
    );
\Kernal3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(13),
      Q => \Kernel_3_Y_reg[7]\(13),
      R => '0'
    );
\Kernal3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(14),
      Q => \Kernel_3_Y_reg[7]\(14),
      R => '0'
    );
\Kernal3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(15),
      Q => \Kernel_3_Y_reg[7]\(15),
      R => '0'
    );
\Kernal3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(1),
      Q => \Kernel_3_Y_reg[7]\(1),
      R => '0'
    );
\Kernal3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(2),
      Q => \Kernel_3_Y_reg[7]\(2),
      R => '0'
    );
\Kernal3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(3),
      Q => \Kernel_3_Y_reg[7]\(3),
      R => '0'
    );
\Kernal3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(4),
      Q => \Kernel_3_Y_reg[7]\(4),
      R => '0'
    );
\Kernal3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(5),
      Q => \Kernel_3_Y_reg[7]\(5),
      R => '0'
    );
\Kernal3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(6),
      Q => \Kernel_3_Y_reg[7]\(6),
      R => '0'
    );
\Kernal3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(7),
      Q => \Kernel_3_Y_reg[7]\(7),
      R => '0'
    );
\Kernal3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(8),
      Q => \Kernel_3_Y_reg[7]\(8),
      R => '0'
    );
\Kernal3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[10]_8\(9),
      Q => \Kernel_3_Y_reg[7]\(9),
      R => '0'
    );
\Kernal4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(0),
      Q => \Kernel_4_Y_reg[7]\(0),
      R => '0'
    );
\Kernal4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(10),
      Q => \Kernel_4_Y_reg[7]\(10),
      R => '0'
    );
\Kernal4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(11),
      Q => \Kernel_4_Y_reg[7]\(11),
      R => '0'
    );
\Kernal4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(12),
      Q => \Kernel_4_Y_reg[7]\(12),
      R => '0'
    );
\Kernal4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(13),
      Q => \Kernel_4_Y_reg[7]\(13),
      R => '0'
    );
\Kernal4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(14),
      Q => \Kernel_4_Y_reg[7]\(14),
      R => '0'
    );
\Kernal4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(15),
      Q => \Kernel_4_Y_reg[7]\(15),
      R => '0'
    );
\Kernal4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(1),
      Q => \Kernel_4_Y_reg[7]\(1),
      R => '0'
    );
\Kernal4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(2),
      Q => \Kernel_4_Y_reg[7]\(2),
      R => '0'
    );
\Kernal4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(3),
      Q => \Kernel_4_Y_reg[7]\(3),
      R => '0'
    );
\Kernal4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(4),
      Q => \Kernel_4_Y_reg[7]\(4),
      R => '0'
    );
\Kernal4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(5),
      Q => \Kernel_4_Y_reg[7]\(5),
      R => '0'
    );
\Kernal4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(6),
      Q => \Kernel_4_Y_reg[7]\(6),
      R => '0'
    );
\Kernal4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(7),
      Q => \Kernel_4_Y_reg[7]\(7),
      R => '0'
    );
\Kernal4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(8),
      Q => \Kernel_4_Y_reg[7]\(8),
      R => '0'
    );
\Kernal4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[11]_9\(9),
      Q => \Kernel_4_Y_reg[7]\(9),
      R => '0'
    );
\Kernal5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(0),
      Q => \Kernel_5_Y_reg[7]\(0),
      R => '0'
    );
\Kernal5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(10),
      Q => \Kernel_5_Y_reg[7]\(10),
      R => '0'
    );
\Kernal5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(11),
      Q => \Kernel_5_Y_reg[7]\(11),
      R => '0'
    );
\Kernal5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(12),
      Q => \Kernel_5_Y_reg[7]\(12),
      R => '0'
    );
\Kernal5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(13),
      Q => \Kernel_5_Y_reg[7]\(13),
      R => '0'
    );
\Kernal5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(14),
      Q => \Kernel_5_Y_reg[7]\(14),
      R => '0'
    );
\Kernal5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(15),
      Q => \Kernel_5_Y_reg[7]\(15),
      R => '0'
    );
\Kernal5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(1),
      Q => \Kernel_5_Y_reg[7]\(1),
      R => '0'
    );
\Kernal5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(2),
      Q => \Kernel_5_Y_reg[7]\(2),
      R => '0'
    );
\Kernal5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(3),
      Q => \Kernel_5_Y_reg[7]\(3),
      R => '0'
    );
\Kernal5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(4),
      Q => \Kernel_5_Y_reg[7]\(4),
      R => '0'
    );
\Kernal5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(5),
      Q => \Kernel_5_Y_reg[7]\(5),
      R => '0'
    );
\Kernal5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(6),
      Q => \Kernel_5_Y_reg[7]\(6),
      R => '0'
    );
\Kernal5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(7),
      Q => \Kernel_5_Y_reg[7]\(7),
      R => '0'
    );
\Kernal5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(8),
      Q => \Kernel_5_Y_reg[7]\(8),
      R => '0'
    );
\Kernal5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[12]_10\(9),
      Q => \Kernel_5_Y_reg[7]\(9),
      R => '0'
    );
\Kernal6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(0),
      Q => \Kernel_6_Y_reg[7]\(0),
      R => '0'
    );
\Kernal6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(10),
      Q => \Kernel_6_Y_reg[7]\(10),
      R => '0'
    );
\Kernal6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(11),
      Q => \Kernel_6_Y_reg[7]\(11),
      R => '0'
    );
\Kernal6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(12),
      Q => \Kernel_6_Y_reg[7]\(12),
      R => '0'
    );
\Kernal6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(13),
      Q => \Kernel_6_Y_reg[7]\(13),
      R => '0'
    );
\Kernal6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(14),
      Q => \Kernel_6_Y_reg[7]\(14),
      R => '0'
    );
\Kernal6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(15),
      Q => \Kernel_6_Y_reg[7]\(15),
      R => '0'
    );
\Kernal6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(1),
      Q => \Kernel_6_Y_reg[7]\(1),
      R => '0'
    );
\Kernal6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(2),
      Q => \Kernel_6_Y_reg[7]\(2),
      R => '0'
    );
\Kernal6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(3),
      Q => \Kernel_6_Y_reg[7]\(3),
      R => '0'
    );
\Kernal6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(4),
      Q => \Kernel_6_Y_reg[7]\(4),
      R => '0'
    );
\Kernal6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(5),
      Q => \Kernel_6_Y_reg[7]\(5),
      R => '0'
    );
\Kernal6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(6),
      Q => \Kernel_6_Y_reg[7]\(6),
      R => '0'
    );
\Kernal6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(7),
      Q => \Kernel_6_Y_reg[7]\(7),
      R => '0'
    );
\Kernal6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(8),
      Q => \Kernel_6_Y_reg[7]\(8),
      R => '0'
    );
\Kernal6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[13]_11\(9),
      Q => \Kernel_6_Y_reg[7]\(9),
      R => '0'
    );
\Kernal7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(0),
      Q => \Kernel_7_Y_reg[7]\(0),
      R => '0'
    );
\Kernal7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(10),
      Q => \Kernel_7_Y_reg[7]\(10),
      R => '0'
    );
\Kernal7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(11),
      Q => \Kernel_7_Y_reg[7]\(11),
      R => '0'
    );
\Kernal7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(12),
      Q => \Kernel_7_Y_reg[7]\(12),
      R => '0'
    );
\Kernal7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(13),
      Q => \Kernel_7_Y_reg[7]\(13),
      R => '0'
    );
\Kernal7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(14),
      Q => \Kernel_7_Y_reg[7]\(14),
      R => '0'
    );
\Kernal7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(15),
      Q => \Kernel_7_Y_reg[7]\(15),
      R => '0'
    );
\Kernal7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(1),
      Q => \Kernel_7_Y_reg[7]\(1),
      R => '0'
    );
\Kernal7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(2),
      Q => \Kernel_7_Y_reg[7]\(2),
      R => '0'
    );
\Kernal7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(3),
      Q => \Kernel_7_Y_reg[7]\(3),
      R => '0'
    );
\Kernal7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(4),
      Q => \Kernel_7_Y_reg[7]\(4),
      R => '0'
    );
\Kernal7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(5),
      Q => \Kernel_7_Y_reg[7]\(5),
      R => '0'
    );
\Kernal7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(6),
      Q => \Kernel_7_Y_reg[7]\(6),
      R => '0'
    );
\Kernal7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(7),
      Q => \Kernel_7_Y_reg[7]\(7),
      R => '0'
    );
\Kernal7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(8),
      Q => \Kernel_7_Y_reg[7]\(8),
      R => '0'
    );
\Kernal7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[14]_12\(9),
      Q => \Kernel_7_Y_reg[7]\(9),
      R => '0'
    );
\Kernal8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(0),
      Q => \Kernel_8_Y_reg[7]\(0),
      R => '0'
    );
\Kernal8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(10),
      Q => \Kernel_8_Y_reg[7]\(10),
      R => '0'
    );
\Kernal8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(11),
      Q => \Kernel_8_Y_reg[7]\(11),
      R => '0'
    );
\Kernal8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(12),
      Q => \Kernel_8_Y_reg[7]\(12),
      R => '0'
    );
\Kernal8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(13),
      Q => \Kernel_8_Y_reg[7]\(13),
      R => '0'
    );
\Kernal8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(14),
      Q => \Kernel_8_Y_reg[7]\(14),
      R => '0'
    );
\Kernal8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(15),
      Q => \Kernel_8_Y_reg[7]\(15),
      R => '0'
    );
\Kernal8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(1),
      Q => \Kernel_8_Y_reg[7]\(1),
      R => '0'
    );
\Kernal8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(2),
      Q => \Kernel_8_Y_reg[7]\(2),
      R => '0'
    );
\Kernal8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(3),
      Q => \Kernel_8_Y_reg[7]\(3),
      R => '0'
    );
\Kernal8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(4),
      Q => \Kernel_8_Y_reg[7]\(4),
      R => '0'
    );
\Kernal8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(5),
      Q => \Kernel_8_Y_reg[7]\(5),
      R => '0'
    );
\Kernal8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(6),
      Q => \Kernel_8_Y_reg[7]\(6),
      R => '0'
    );
\Kernal8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(7),
      Q => \Kernel_8_Y_reg[7]\(7),
      R => '0'
    );
\Kernal8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(8),
      Q => \Kernel_8_Y_reg[7]\(8),
      R => '0'
    );
\Kernal8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[15]_13\(9),
      Q => \Kernel_8_Y_reg[7]\(9),
      R => '0'
    );
\Kernal9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(0),
      Q => \Kernel_9_Y_reg[7]\(0),
      R => '0'
    );
\Kernal9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(10),
      Q => \Kernel_9_Y_reg[7]\(10),
      R => '0'
    );
\Kernal9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(11),
      Q => \Kernel_9_Y_reg[7]\(11),
      R => '0'
    );
\Kernal9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(12),
      Q => \Kernel_9_Y_reg[7]\(12),
      R => '0'
    );
\Kernal9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(13),
      Q => \Kernel_9_Y_reg[7]\(13),
      R => '0'
    );
\Kernal9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(14),
      Q => \Kernel_9_Y_reg[7]\(14),
      R => '0'
    );
\Kernal9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(15),
      Q => \Kernel_9_Y_reg[7]\(15),
      R => '0'
    );
\Kernal9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(1),
      Q => \Kernel_9_Y_reg[7]\(1),
      R => '0'
    );
\Kernal9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(2),
      Q => \Kernel_9_Y_reg[7]\(2),
      R => '0'
    );
\Kernal9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(3),
      Q => \Kernel_9_Y_reg[7]\(3),
      R => '0'
    );
\Kernal9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(4),
      Q => \Kernel_9_Y_reg[7]\(4),
      R => '0'
    );
\Kernal9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(5),
      Q => \Kernel_9_Y_reg[7]\(5),
      R => '0'
    );
\Kernal9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(6),
      Q => \Kernel_9_Y_reg[7]\(6),
      R => '0'
    );
\Kernal9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(7),
      Q => \Kernel_9_Y_reg[7]\(7),
      R => '0'
    );
\Kernal9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(8),
      Q => \Kernel_9_Y_reg[7]\(8),
      R => '0'
    );
\Kernal9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[16]_14\(9),
      Q => \Kernel_9_Y_reg[7]\(9),
      R => '0'
    );
\KernalConfig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(0),
      Q => \Kernel_9_X_reg[0]\(0),
      R => '0'
    );
\KernalConfig_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(10),
      Q => \Kernel_9_X_reg[0]\(10),
      R => '0'
    );
\KernalConfig_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(11),
      Q => \Kernel_9_X_reg[0]\(11),
      R => '0'
    );
\KernalConfig_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(12),
      Q => \Kernel_9_X_reg[0]\(12),
      R => '0'
    );
\KernalConfig_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(13),
      Q => \Kernel_9_X_reg[0]\(13),
      R => '0'
    );
\KernalConfig_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(14),
      Q => \Kernel_9_X_reg[0]\(14),
      R => '0'
    );
\KernalConfig_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(15),
      Q => \Kernel_9_X_reg[0]\(15),
      R => '0'
    );
\KernalConfig_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(16),
      Q => \Kernel_9_X_reg[0]\(16),
      R => '0'
    );
\KernalConfig_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(17),
      Q => \Kernel_9_X_reg[0]\(17),
      R => '0'
    );
\KernalConfig_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(18),
      Q => \Kernel_9_X_reg[0]\(18),
      R => '0'
    );
\KernalConfig_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(19),
      Q => \Kernel_9_X_reg[0]\(19),
      R => '0'
    );
\KernalConfig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(1),
      Q => \Kernel_9_X_reg[0]\(1),
      R => '0'
    );
\KernalConfig_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(20),
      Q => \Kernel_9_X_reg[0]\(20),
      R => '0'
    );
\KernalConfig_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(21),
      Q => \Kernel_9_X_reg[0]\(21),
      R => '0'
    );
\KernalConfig_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(22),
      Q => \Kernel_9_X_reg[0]\(22),
      R => '0'
    );
\KernalConfig_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(23),
      Q => \Kernel_9_X_reg[0]\(23),
      R => '0'
    );
\KernalConfig_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(24),
      Q => \Kernel_9_X_reg[0]\(24),
      R => '0'
    );
\KernalConfig_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(25),
      Q => \Kernel_9_X_reg[0]\(25),
      R => '0'
    );
\KernalConfig_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(26),
      Q => \Kernel_9_X_reg[0]\(26),
      R => '0'
    );
\KernalConfig_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(27),
      Q => \Kernel_9_X_reg[0]\(27),
      R => '0'
    );
\KernalConfig_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(28),
      Q => \Kernel_9_X_reg[0]\(28),
      R => '0'
    );
\KernalConfig_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(29),
      Q => \Kernel_9_X_reg[0]\(29),
      R => '0'
    );
\KernalConfig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(2),
      Q => \Kernel_9_X_reg[0]\(2),
      R => '0'
    );
\KernalConfig_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(30),
      Q => \Kernel_9_X_reg[0]\(30),
      R => '0'
    );
\KernalConfig_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(31),
      Q => \Kernel_9_X_reg[0]\(31),
      R => '0'
    );
\KernalConfig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(3),
      Q => \Kernel_9_X_reg[0]\(3),
      R => '0'
    );
\KernalConfig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(4),
      Q => \Kernel_9_X_reg[0]\(4),
      R => '0'
    );
\KernalConfig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(5),
      Q => \Kernel_9_X_reg[0]\(5),
      R => '0'
    );
\KernalConfig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(6),
      Q => \Kernel_9_X_reg[0]\(6),
      R => '0'
    );
\KernalConfig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(7),
      Q => \Kernel_9_X_reg[0]\(7),
      R => '0'
    );
\KernalConfig_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(8),
      Q => \Kernel_9_X_reg[0]\(8),
      R => '0'
    );
\KernalConfig_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[17]_15\(9),
      Q => \Kernel_9_X_reg[0]\(9),
      R => '0'
    );
\Red[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => configReg6(6),
      I1 => configReg6(15),
      I2 => configReg6(5),
      I3 => configReg6(12),
      I4 => \Red[7]_i_26_n_0\,
      O => \Red[7]_i_14_n_0\
    );
\Red[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => configReg6(27),
      I1 => configReg6(26),
      I2 => configReg6(29),
      I3 => configReg6(28),
      O => \Red[7]_i_15_n_0\
    );
\Red[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => configReg6(18),
      I1 => configReg6(21),
      I2 => configReg6(19),
      I3 => configReg6(20),
      I4 => \Red[7]_i_27_n_0\,
      O => \Red[7]_i_16_n_0\
    );
\Red[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => configReg6(9),
      I1 => configReg6(8),
      I2 => configReg6(13),
      I3 => configReg6(10),
      O => \Red[7]_i_17_n_0\
    );
\Red[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => configReg6(14),
      I1 => configReg6(4),
      I2 => configReg6(11),
      I3 => configReg6(7),
      O => \Red[7]_i_26_n_0\
    );
\Red[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => configReg6(23),
      I1 => configReg6(22),
      I2 => configReg6(25),
      I3 => configReg6(24),
      O => \Red[7]_i_27_n_0\
    );
\Red[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Red[7]_i_14_n_0\,
      I1 => configReg6(17),
      I2 => configReg6(16),
      I3 => configReg6(30),
      I4 => configReg6(31),
      I5 => \Red[7]_i_15_n_0\,
      O => \^ovalid_reg_0\
    );
\Red[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \Red[7]_i_16_n_0\,
      I1 => configReg6(3),
      I2 => configReg6(2),
      I3 => configReg6(0),
      I4 => configReg6(1),
      I5 => \Red[7]_i_17_n_0\,
      O => \Red_reg[7]\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => config_axis_aclk,
      CE => axi_arready_i_1_n_0,
      D => config_axis_araddr(0),
      Q => sel0(0),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[2]_rep\: unisim.vcomponents.FDSE
     port map (
      C => config_axis_aclk,
      CE => axi_arready_i_1_n_0,
      D => config_axis_araddr(0),
      Q => \axi_araddr_reg[2]_rep_n_0\,
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => config_axis_aclk,
      CE => axi_arready_i_1_n_0,
      D => config_axis_araddr(1),
      Q => sel0(1),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => config_axis_aclk,
      CE => axi_arready_i_1_n_0,
      D => config_axis_araddr(1),
      Q => \axi_araddr_reg[3]_rep_n_0\,
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => config_axis_aclk,
      CE => axi_arready_i_1_n_0,
      D => config_axis_araddr(2),
      Q => sel0(2),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => config_axis_aclk,
      CE => axi_arready_i_1_n_0,
      D => config_axis_araddr(3),
      Q => sel0(3),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => config_axis_aclk,
      CE => axi_arready_i_1_n_0,
      D => config_axis_araddr(4),
      Q => sel0(4),
      S => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => config_axis_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => axi_awready0,
      D => config_axis_awaddr(0),
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => axi_awready0,
      D => config_axis_awaddr(1),
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => axi_awready0,
      D => config_axis_awaddr(2),
      Q => p_0_in(2),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => axi_awready0,
      D => config_axis_awaddr(3),
      Q => p_0_in(3),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => axi_awready0,
      D => config_axis_awaddr(4),
      Q => p_0_in(4),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_axis_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => config_axis_awvalid,
      I1 => config_axis_wvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => config_axis_bready,
      I1 => \^config_axis_bvalid\,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => config_axis_awvalid,
      I5 => config_axis_wvalid,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^config_axis_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => \axi_rdata_reg[0]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[0]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[0]_i_5_n_0\,
      O => \reg_data_out__0\(0)
    );
\axi_rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(0),
      I1 => slv_reg10(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(0),
      O => \axi_rdata[0]_i_10_n_0\
    );
\axi_rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(0),
      I1 => slv_reg14(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(0),
      O => \axi_rdata[0]_i_11_n_0\
    );
\axi_rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_12_n_0\
    );
\axi_rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(0),
      I1 => slv_reg6(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(0),
      O => \axi_rdata[0]_i_13_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(0),
      I1 => slv_reg26(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(0),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => hours(0),
      I1 => minutes(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => seconds(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg28(0),
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(0),
      I1 => slv_reg18(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(0),
      O => \axi_rdata[0]_i_8_n_0\
    );
\axi_rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(0),
      I1 => slv_reg22(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(0),
      O => \axi_rdata[0]_i_9_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => \axi_rdata_reg[10]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[10]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[10]_i_5_n_0\,
      O => \reg_data_out__0\(10)
    );
\axi_rdata[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(10),
      I1 => slv_reg14(10),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(10),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(10),
      O => \axi_rdata[10]_i_10_n_0\
    );
\axi_rdata[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(10),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_11_n_0\
    );
\axi_rdata[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => slv_reg6(10),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(10),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(10),
      O => \axi_rdata[10]_i_12_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(10),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[10]_i_6_n_0\,
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(10),
      I1 => slv_reg26(10),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(10),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(10),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(10),
      I1 => slv_reg18(10),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(10),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(10),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(10),
      I1 => slv_reg22(10),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(10),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(10),
      O => \axi_rdata[10]_i_8_n_0\
    );
\axi_rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(10),
      I1 => slv_reg10(10),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(10),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(10),
      O => \axi_rdata[10]_i_9_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => \axi_rdata_reg[11]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[11]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[11]_i_5_n_0\,
      O => \reg_data_out__0\(11)
    );
\axi_rdata[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(11),
      I1 => slv_reg14(11),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(11),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(11),
      O => \axi_rdata[11]_i_10_n_0\
    );
\axi_rdata[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(11),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_11_n_0\
    );
\axi_rdata[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => slv_reg6(11),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(11),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(11),
      O => \axi_rdata[11]_i_12_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(11),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[11]_i_6_n_0\,
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(11),
      I1 => slv_reg26(11),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(11),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(11),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(11),
      I1 => slv_reg18(11),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(11),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(11),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(11),
      I1 => slv_reg22(11),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(11),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(11),
      O => \axi_rdata[11]_i_8_n_0\
    );
\axi_rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(11),
      I1 => slv_reg10(11),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(11),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(11),
      O => \axi_rdata[11]_i_9_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => \axi_rdata_reg[12]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[12]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[12]_i_5_n_0\,
      O => \reg_data_out__0\(12)
    );
\axi_rdata[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(12),
      I1 => slv_reg14(12),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(12),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(12),
      O => \axi_rdata[12]_i_10_n_0\
    );
\axi_rdata[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(12),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_11_n_0\
    );
\axi_rdata[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(12),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(12),
      O => \axi_rdata[12]_i_12_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(12),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[12]_i_6_n_0\,
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(12),
      I1 => slv_reg26(12),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(12),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(12),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(12),
      I1 => slv_reg18(12),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(12),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(12),
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(12),
      I1 => slv_reg22(12),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(12),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(12),
      O => \axi_rdata[12]_i_8_n_0\
    );
\axi_rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(12),
      I1 => slv_reg10(12),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(12),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(12),
      O => \axi_rdata[12]_i_9_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => \axi_rdata_reg[13]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[13]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[13]_i_5_n_0\,
      O => \reg_data_out__0\(13)
    );
\axi_rdata[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(13),
      I1 => slv_reg14(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(13),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(13),
      O => \axi_rdata[13]_i_10_n_0\
    );
\axi_rdata[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(13),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(13),
      O => \axi_rdata[13]_i_11_n_0\
    );
\axi_rdata[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(13),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(13),
      O => \axi_rdata[13]_i_12_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[13]_i_6_n_0\,
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(13),
      I1 => slv_reg26(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(13),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(13),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(13),
      I1 => slv_reg18(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(13),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(13),
      O => \axi_rdata[13]_i_7_n_0\
    );
\axi_rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(13),
      I1 => slv_reg22(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(13),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(13),
      O => \axi_rdata[13]_i_8_n_0\
    );
\axi_rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(13),
      I1 => slv_reg10(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(13),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(13),
      O => \axi_rdata[13]_i_9_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => \axi_rdata_reg[14]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[14]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[14]_i_5_n_0\,
      O => \reg_data_out__0\(14)
    );
\axi_rdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(14),
      I1 => slv_reg14(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(14),
      O => \axi_rdata[14]_i_10_n_0\
    );
\axi_rdata[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg2(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(14),
      O => \axi_rdata[14]_i_11_n_0\
    );
\axi_rdata[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(14),
      O => \axi_rdata[14]_i_12_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[14]_i_6_n_0\,
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(14),
      I1 => slv_reg26(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(14),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(14),
      I1 => slv_reg18(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(14),
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(14),
      I1 => slv_reg22(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(14),
      O => \axi_rdata[14]_i_8_n_0\
    );
\axi_rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(14),
      I1 => slv_reg10(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(14),
      O => \axi_rdata[14]_i_9_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => \axi_rdata_reg[15]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[15]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[15]_i_5_n_0\,
      O => \reg_data_out__0\(15)
    );
\axi_rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(15),
      I1 => slv_reg14(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(15),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(15),
      O => \axi_rdata[15]_i_10_n_0\
    );
\axi_rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg2(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(15),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(15),
      O => \axi_rdata[15]_i_11_n_0\
    );
\axi_rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(15),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(15),
      O => \axi_rdata[15]_i_12_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[15]_i_6_n_0\,
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(15),
      I1 => slv_reg26(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(15),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(15),
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(15),
      I1 => slv_reg18(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(15),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(15),
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(15),
      I1 => slv_reg22(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(15),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(15),
      O => \axi_rdata[15]_i_8_n_0\
    );
\axi_rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(15),
      I1 => slv_reg10(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(15),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(15),
      O => \axi_rdata[15]_i_9_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata_reg[16]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[16]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[16]_i_5_n_0\,
      O => \reg_data_out__0\(16)
    );
\axi_rdata[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(16),
      I1 => slv_reg14(16),
      I2 => sel0(1),
      I3 => slv_reg13(16),
      I4 => sel0(0),
      I5 => slv_reg12(16),
      O => \axi_rdata[16]_i_10_n_0\
    );
\axi_rdata[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_11_n_0\
    );
\axi_rdata[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => slv_reg6(16),
      I2 => sel0(1),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      I5 => slv_reg4(16),
      O => \axi_rdata[16]_i_12_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(16),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[16]_i_6_n_0\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(16),
      I1 => slv_reg26(16),
      I2 => sel0(1),
      I3 => slv_reg25(16),
      I4 => sel0(0),
      I5 => slv_reg24(16),
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(16),
      I1 => slv_reg18(16),
      I2 => sel0(1),
      I3 => slv_reg17(16),
      I4 => sel0(0),
      I5 => slv_reg16(16),
      O => \axi_rdata[16]_i_7_n_0\
    );
\axi_rdata[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(16),
      I1 => slv_reg22(16),
      I2 => sel0(1),
      I3 => slv_reg21(16),
      I4 => sel0(0),
      I5 => slv_reg20(16),
      O => \axi_rdata[16]_i_8_n_0\
    );
\axi_rdata[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(16),
      I1 => slv_reg10(16),
      I2 => sel0(1),
      I3 => slv_reg9(16),
      I4 => sel0(0),
      I5 => slv_reg8(16),
      O => \axi_rdata[16]_i_9_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata_reg[17]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[17]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[17]_i_5_n_0\,
      O => \reg_data_out__0\(17)
    );
\axi_rdata[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(17),
      I1 => slv_reg14(17),
      I2 => sel0(1),
      I3 => slv_reg13(17),
      I4 => sel0(0),
      I5 => slv_reg12(17),
      O => \axi_rdata[17]_i_10_n_0\
    );
\axi_rdata[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => sel0(1),
      I3 => slv_reg1(17),
      I4 => sel0(0),
      I5 => slv_reg0(17),
      O => \axi_rdata[17]_i_11_n_0\
    );
\axi_rdata[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => slv_reg6(17),
      I2 => sel0(1),
      I3 => slv_reg5(17),
      I4 => sel0(0),
      I5 => slv_reg4(17),
      O => \axi_rdata[17]_i_12_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(17),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[17]_i_6_n_0\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(17),
      I1 => slv_reg26(17),
      I2 => sel0(1),
      I3 => slv_reg25(17),
      I4 => sel0(0),
      I5 => slv_reg24(17),
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(17),
      I1 => slv_reg18(17),
      I2 => sel0(1),
      I3 => slv_reg17(17),
      I4 => sel0(0),
      I5 => slv_reg16(17),
      O => \axi_rdata[17]_i_7_n_0\
    );
\axi_rdata[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(17),
      I1 => slv_reg22(17),
      I2 => sel0(1),
      I3 => slv_reg21(17),
      I4 => sel0(0),
      I5 => slv_reg20(17),
      O => \axi_rdata[17]_i_8_n_0\
    );
\axi_rdata[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(17),
      I1 => slv_reg10(17),
      I2 => sel0(1),
      I3 => slv_reg9(17),
      I4 => sel0(0),
      I5 => slv_reg8(17),
      O => \axi_rdata[17]_i_9_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata_reg[18]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[18]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[18]_i_5_n_0\,
      O => \reg_data_out__0\(18)
    );
\axi_rdata[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(18),
      I1 => slv_reg14(18),
      I2 => sel0(1),
      I3 => slv_reg13(18),
      I4 => sel0(0),
      I5 => slv_reg12(18),
      O => \axi_rdata[18]_i_10_n_0\
    );
\axi_rdata[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => sel0(1),
      I3 => slv_reg1(18),
      I4 => sel0(0),
      I5 => slv_reg0(18),
      O => \axi_rdata[18]_i_11_n_0\
    );
\axi_rdata[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => slv_reg6(18),
      I2 => sel0(1),
      I3 => slv_reg5(18),
      I4 => sel0(0),
      I5 => slv_reg4(18),
      O => \axi_rdata[18]_i_12_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(18),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[18]_i_6_n_0\,
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(18),
      I1 => slv_reg26(18),
      I2 => sel0(1),
      I3 => slv_reg25(18),
      I4 => sel0(0),
      I5 => slv_reg24(18),
      O => \axi_rdata[18]_i_6_n_0\
    );
\axi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(18),
      I1 => slv_reg18(18),
      I2 => sel0(1),
      I3 => slv_reg17(18),
      I4 => sel0(0),
      I5 => slv_reg16(18),
      O => \axi_rdata[18]_i_7_n_0\
    );
\axi_rdata[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(18),
      I1 => slv_reg22(18),
      I2 => sel0(1),
      I3 => slv_reg21(18),
      I4 => sel0(0),
      I5 => slv_reg20(18),
      O => \axi_rdata[18]_i_8_n_0\
    );
\axi_rdata[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(18),
      I1 => slv_reg10(18),
      I2 => sel0(1),
      I3 => slv_reg9(18),
      I4 => sel0(0),
      I5 => slv_reg8(18),
      O => \axi_rdata[18]_i_9_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata_reg[19]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[19]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[19]_i_5_n_0\,
      O => \reg_data_out__0\(19)
    );
\axi_rdata[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(19),
      I1 => slv_reg14(19),
      I2 => sel0(1),
      I3 => slv_reg13(19),
      I4 => sel0(0),
      I5 => slv_reg12(19),
      O => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => sel0(1),
      I3 => slv_reg1(19),
      I4 => sel0(0),
      I5 => slv_reg0(19),
      O => \axi_rdata[19]_i_11_n_0\
    );
\axi_rdata[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => slv_reg6(19),
      I2 => sel0(1),
      I3 => slv_reg5(19),
      I4 => sel0(0),
      I5 => slv_reg4(19),
      O => \axi_rdata[19]_i_12_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(19),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[19]_i_6_n_0\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(19),
      I1 => slv_reg26(19),
      I2 => sel0(1),
      I3 => slv_reg25(19),
      I4 => sel0(0),
      I5 => slv_reg24(19),
      O => \axi_rdata[19]_i_6_n_0\
    );
\axi_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(19),
      I1 => slv_reg18(19),
      I2 => sel0(1),
      I3 => slv_reg17(19),
      I4 => sel0(0),
      I5 => slv_reg16(19),
      O => \axi_rdata[19]_i_7_n_0\
    );
\axi_rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(19),
      I1 => slv_reg22(19),
      I2 => sel0(1),
      I3 => slv_reg21(19),
      I4 => sel0(0),
      I5 => slv_reg20(19),
      O => \axi_rdata[19]_i_8_n_0\
    );
\axi_rdata[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(19),
      I1 => slv_reg10(19),
      I2 => sel0(1),
      I3 => slv_reg9(19),
      I4 => sel0(0),
      I5 => slv_reg8(19),
      O => \axi_rdata[19]_i_9_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => \axi_rdata_reg[1]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[1]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[1]_i_5_n_0\,
      O => \reg_data_out__0\(1)
    );
\axi_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(1),
      I1 => slv_reg10(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(1),
      O => \axi_rdata[1]_i_10_n_0\
    );
\axi_rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(1),
      I1 => slv_reg14(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(1),
      O => \axi_rdata[1]_i_11_n_0\
    );
\axi_rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_12_n_0\
    );
\axi_rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => slv_reg6(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(1),
      O => \axi_rdata[1]_i_13_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(1),
      I1 => slv_reg26(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(1),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => hours(1),
      I1 => minutes(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => seconds(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg28(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(1),
      I1 => slv_reg18(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(1),
      O => \axi_rdata[1]_i_8_n_0\
    );
\axi_rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(1),
      I1 => slv_reg22(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(1),
      O => \axi_rdata[1]_i_9_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => \axi_rdata_reg[20]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[20]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[20]_i_5_n_0\,
      O => \reg_data_out__0\(20)
    );
\axi_rdata[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(20),
      I1 => slv_reg14(20),
      I2 => sel0(1),
      I3 => slv_reg13(20),
      I4 => sel0(0),
      I5 => slv_reg12(20),
      O => \axi_rdata[20]_i_10_n_0\
    );
\axi_rdata[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => sel0(1),
      I3 => slv_reg1(20),
      I4 => sel0(0),
      I5 => slv_reg0(20),
      O => \axi_rdata[20]_i_11_n_0\
    );
\axi_rdata[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => slv_reg6(20),
      I2 => sel0(1),
      I3 => slv_reg5(20),
      I4 => sel0(0),
      I5 => slv_reg4(20),
      O => \axi_rdata[20]_i_12_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(20),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[20]_i_6_n_0\,
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(20),
      I1 => slv_reg26(20),
      I2 => sel0(1),
      I3 => slv_reg25(20),
      I4 => sel0(0),
      I5 => slv_reg24(20),
      O => \axi_rdata[20]_i_6_n_0\
    );
\axi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(20),
      I1 => slv_reg18(20),
      I2 => sel0(1),
      I3 => slv_reg17(20),
      I4 => sel0(0),
      I5 => slv_reg16(20),
      O => \axi_rdata[20]_i_7_n_0\
    );
\axi_rdata[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(20),
      I1 => slv_reg22(20),
      I2 => sel0(1),
      I3 => slv_reg21(20),
      I4 => sel0(0),
      I5 => slv_reg20(20),
      O => \axi_rdata[20]_i_8_n_0\
    );
\axi_rdata[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(20),
      I1 => slv_reg10(20),
      I2 => sel0(1),
      I3 => slv_reg9(20),
      I4 => sel0(0),
      I5 => slv_reg8(20),
      O => \axi_rdata[20]_i_9_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata_reg[21]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[21]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[21]_i_5_n_0\,
      O => \reg_data_out__0\(21)
    );
\axi_rdata[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(21),
      I1 => slv_reg14(21),
      I2 => sel0(1),
      I3 => slv_reg13(21),
      I4 => sel0(0),
      I5 => slv_reg12(21),
      O => \axi_rdata[21]_i_10_n_0\
    );
\axi_rdata[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => sel0(1),
      I3 => slv_reg1(21),
      I4 => sel0(0),
      I5 => slv_reg0(21),
      O => \axi_rdata[21]_i_11_n_0\
    );
\axi_rdata[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => slv_reg6(21),
      I2 => sel0(1),
      I3 => slv_reg5(21),
      I4 => sel0(0),
      I5 => slv_reg4(21),
      O => \axi_rdata[21]_i_12_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(21),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[21]_i_6_n_0\,
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(21),
      I1 => slv_reg26(21),
      I2 => sel0(1),
      I3 => slv_reg25(21),
      I4 => sel0(0),
      I5 => slv_reg24(21),
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(21),
      I1 => slv_reg18(21),
      I2 => sel0(1),
      I3 => slv_reg17(21),
      I4 => sel0(0),
      I5 => slv_reg16(21),
      O => \axi_rdata[21]_i_7_n_0\
    );
\axi_rdata[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(21),
      I1 => slv_reg22(21),
      I2 => sel0(1),
      I3 => slv_reg21(21),
      I4 => sel0(0),
      I5 => slv_reg20(21),
      O => \axi_rdata[21]_i_8_n_0\
    );
\axi_rdata[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(21),
      I1 => slv_reg10(21),
      I2 => sel0(1),
      I3 => slv_reg9(21),
      I4 => sel0(0),
      I5 => slv_reg8(21),
      O => \axi_rdata[21]_i_9_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_rdata_reg[22]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[22]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[22]_i_5_n_0\,
      O => \reg_data_out__0\(22)
    );
\axi_rdata[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(22),
      I1 => slv_reg14(22),
      I2 => sel0(1),
      I3 => slv_reg13(22),
      I4 => sel0(0),
      I5 => slv_reg12(22),
      O => \axi_rdata[22]_i_10_n_0\
    );
\axi_rdata[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_11_n_0\
    );
\axi_rdata[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => slv_reg6(22),
      I2 => sel0(1),
      I3 => slv_reg5(22),
      I4 => sel0(0),
      I5 => slv_reg4(22),
      O => \axi_rdata[22]_i_12_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(22),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[22]_i_6_n_0\,
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(22),
      I1 => slv_reg26(22),
      I2 => sel0(1),
      I3 => slv_reg25(22),
      I4 => sel0(0),
      I5 => slv_reg24(22),
      O => \axi_rdata[22]_i_6_n_0\
    );
\axi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(22),
      I1 => slv_reg18(22),
      I2 => sel0(1),
      I3 => slv_reg17(22),
      I4 => sel0(0),
      I5 => slv_reg16(22),
      O => \axi_rdata[22]_i_7_n_0\
    );
\axi_rdata[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(22),
      I1 => slv_reg22(22),
      I2 => sel0(1),
      I3 => slv_reg21(22),
      I4 => sel0(0),
      I5 => slv_reg20(22),
      O => \axi_rdata[22]_i_8_n_0\
    );
\axi_rdata[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(22),
      I1 => slv_reg10(22),
      I2 => sel0(1),
      I3 => slv_reg9(22),
      I4 => sel0(0),
      I5 => slv_reg8(22),
      O => \axi_rdata[22]_i_9_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata_reg[23]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[23]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[23]_i_5_n_0\,
      O => \reg_data_out__0\(23)
    );
\axi_rdata[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(23),
      I1 => slv_reg14(23),
      I2 => sel0(1),
      I3 => slv_reg13(23),
      I4 => sel0(0),
      I5 => slv_reg12(23),
      O => \axi_rdata[23]_i_10_n_0\
    );
\axi_rdata[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_11_n_0\
    );
\axi_rdata[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => slv_reg6(23),
      I2 => sel0(1),
      I3 => slv_reg5(23),
      I4 => sel0(0),
      I5 => slv_reg4(23),
      O => \axi_rdata[23]_i_12_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(23),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[23]_i_6_n_0\,
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(23),
      I1 => slv_reg26(23),
      I2 => sel0(1),
      I3 => slv_reg25(23),
      I4 => sel0(0),
      I5 => slv_reg24(23),
      O => \axi_rdata[23]_i_6_n_0\
    );
\axi_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(23),
      I1 => slv_reg18(23),
      I2 => sel0(1),
      I3 => slv_reg17(23),
      I4 => sel0(0),
      I5 => slv_reg16(23),
      O => \axi_rdata[23]_i_7_n_0\
    );
\axi_rdata[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(23),
      I1 => slv_reg22(23),
      I2 => sel0(1),
      I3 => slv_reg21(23),
      I4 => sel0(0),
      I5 => slv_reg20(23),
      O => \axi_rdata[23]_i_8_n_0\
    );
\axi_rdata[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(23),
      I1 => slv_reg10(23),
      I2 => sel0(1),
      I3 => slv_reg9(23),
      I4 => sel0(0),
      I5 => slv_reg8(23),
      O => \axi_rdata[23]_i_9_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata_reg[24]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[24]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[24]_i_5_n_0\,
      O => \reg_data_out__0\(24)
    );
\axi_rdata[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(24),
      I1 => slv_reg14(24),
      I2 => sel0(1),
      I3 => slv_reg13(24),
      I4 => sel0(0),
      I5 => slv_reg12(24),
      O => \axi_rdata[24]_i_10_n_0\
    );
\axi_rdata[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_11_n_0\
    );
\axi_rdata[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => slv_reg6(24),
      I2 => sel0(1),
      I3 => slv_reg5(24),
      I4 => sel0(0),
      I5 => slv_reg4(24),
      O => \axi_rdata[24]_i_12_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(24),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[24]_i_6_n_0\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(24),
      I1 => slv_reg26(24),
      I2 => sel0(1),
      I3 => slv_reg25(24),
      I4 => sel0(0),
      I5 => slv_reg24(24),
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(24),
      I1 => slv_reg18(24),
      I2 => sel0(1),
      I3 => slv_reg17(24),
      I4 => sel0(0),
      I5 => slv_reg16(24),
      O => \axi_rdata[24]_i_7_n_0\
    );
\axi_rdata[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(24),
      I1 => slv_reg22(24),
      I2 => sel0(1),
      I3 => slv_reg21(24),
      I4 => sel0(0),
      I5 => slv_reg20(24),
      O => \axi_rdata[24]_i_8_n_0\
    );
\axi_rdata[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(24),
      I1 => slv_reg10(24),
      I2 => sel0(1),
      I3 => slv_reg9(24),
      I4 => sel0(0),
      I5 => slv_reg8(24),
      O => \axi_rdata[24]_i_9_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata_reg[25]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[25]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[25]_i_5_n_0\,
      O => \reg_data_out__0\(25)
    );
\axi_rdata[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(25),
      I1 => slv_reg14(25),
      I2 => sel0(1),
      I3 => slv_reg13(25),
      I4 => sel0(0),
      I5 => slv_reg12(25),
      O => \axi_rdata[25]_i_10_n_0\
    );
\axi_rdata[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_11_n_0\
    );
\axi_rdata[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => slv_reg6(25),
      I2 => sel0(1),
      I3 => slv_reg5(25),
      I4 => sel0(0),
      I5 => slv_reg4(25),
      O => \axi_rdata[25]_i_12_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(25),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[25]_i_6_n_0\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(25),
      I1 => slv_reg26(25),
      I2 => sel0(1),
      I3 => slv_reg25(25),
      I4 => sel0(0),
      I5 => slv_reg24(25),
      O => \axi_rdata[25]_i_6_n_0\
    );
\axi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(25),
      I1 => slv_reg18(25),
      I2 => sel0(1),
      I3 => slv_reg17(25),
      I4 => sel0(0),
      I5 => slv_reg16(25),
      O => \axi_rdata[25]_i_7_n_0\
    );
\axi_rdata[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(25),
      I1 => slv_reg22(25),
      I2 => sel0(1),
      I3 => slv_reg21(25),
      I4 => sel0(0),
      I5 => slv_reg20(25),
      O => \axi_rdata[25]_i_8_n_0\
    );
\axi_rdata[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(25),
      I1 => slv_reg10(25),
      I2 => sel0(1),
      I3 => slv_reg9(25),
      I4 => sel0(0),
      I5 => slv_reg8(25),
      O => \axi_rdata[25]_i_9_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata_reg[26]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[26]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[26]_i_5_n_0\,
      O => \reg_data_out__0\(26)
    );
\axi_rdata[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(26),
      I1 => slv_reg14(26),
      I2 => sel0(1),
      I3 => slv_reg13(26),
      I4 => sel0(0),
      I5 => slv_reg12(26),
      O => \axi_rdata[26]_i_10_n_0\
    );
\axi_rdata[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_11_n_0\
    );
\axi_rdata[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => slv_reg6(26),
      I2 => sel0(1),
      I3 => slv_reg5(26),
      I4 => sel0(0),
      I5 => slv_reg4(26),
      O => \axi_rdata[26]_i_12_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(26),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[26]_i_6_n_0\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(26),
      I1 => slv_reg26(26),
      I2 => sel0(1),
      I3 => slv_reg25(26),
      I4 => sel0(0),
      I5 => slv_reg24(26),
      O => \axi_rdata[26]_i_6_n_0\
    );
\axi_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(26),
      I1 => slv_reg18(26),
      I2 => sel0(1),
      I3 => slv_reg17(26),
      I4 => sel0(0),
      I5 => slv_reg16(26),
      O => \axi_rdata[26]_i_7_n_0\
    );
\axi_rdata[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(26),
      I1 => slv_reg22(26),
      I2 => sel0(1),
      I3 => slv_reg21(26),
      I4 => sel0(0),
      I5 => slv_reg20(26),
      O => \axi_rdata[26]_i_8_n_0\
    );
\axi_rdata[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(26),
      I1 => slv_reg10(26),
      I2 => sel0(1),
      I3 => slv_reg9(26),
      I4 => sel0(0),
      I5 => slv_reg8(26),
      O => \axi_rdata[26]_i_9_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata_reg[27]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[27]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[27]_i_5_n_0\,
      O => \reg_data_out__0\(27)
    );
\axi_rdata[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(27),
      I1 => slv_reg14(27),
      I2 => sel0(1),
      I3 => slv_reg13(27),
      I4 => sel0(0),
      I5 => slv_reg12(27),
      O => \axi_rdata[27]_i_10_n_0\
    );
\axi_rdata[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => slv_reg6(27),
      I2 => sel0(1),
      I3 => slv_reg5(27),
      I4 => sel0(0),
      I5 => slv_reg4(27),
      O => \axi_rdata[27]_i_12_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(27),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[27]_i_6_n_0\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(27),
      I1 => slv_reg26(27),
      I2 => sel0(1),
      I3 => slv_reg25(27),
      I4 => sel0(0),
      I5 => slv_reg24(27),
      O => \axi_rdata[27]_i_6_n_0\
    );
\axi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(27),
      I1 => slv_reg18(27),
      I2 => sel0(1),
      I3 => slv_reg17(27),
      I4 => sel0(0),
      I5 => slv_reg16(27),
      O => \axi_rdata[27]_i_7_n_0\
    );
\axi_rdata[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(27),
      I1 => slv_reg22(27),
      I2 => sel0(1),
      I3 => slv_reg21(27),
      I4 => sel0(0),
      I5 => slv_reg20(27),
      O => \axi_rdata[27]_i_8_n_0\
    );
\axi_rdata[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(27),
      I1 => slv_reg10(27),
      I2 => sel0(1),
      I3 => slv_reg9(27),
      I4 => sel0(0),
      I5 => slv_reg8(27),
      O => \axi_rdata[27]_i_9_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata_reg[28]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[28]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[28]_i_5_n_0\,
      O => \reg_data_out__0\(28)
    );
\axi_rdata[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(28),
      I1 => slv_reg14(28),
      I2 => sel0(1),
      I3 => slv_reg13(28),
      I4 => sel0(0),
      I5 => slv_reg12(28),
      O => \axi_rdata[28]_i_10_n_0\
    );
\axi_rdata[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_11_n_0\
    );
\axi_rdata[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => slv_reg6(28),
      I2 => sel0(1),
      I3 => slv_reg5(28),
      I4 => sel0(0),
      I5 => slv_reg4(28),
      O => \axi_rdata[28]_i_12_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(28),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[28]_i_6_n_0\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(28),
      I1 => slv_reg26(28),
      I2 => sel0(1),
      I3 => slv_reg25(28),
      I4 => sel0(0),
      I5 => slv_reg24(28),
      O => \axi_rdata[28]_i_6_n_0\
    );
\axi_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(28),
      I1 => slv_reg18(28),
      I2 => sel0(1),
      I3 => slv_reg17(28),
      I4 => sel0(0),
      I5 => slv_reg16(28),
      O => \axi_rdata[28]_i_7_n_0\
    );
\axi_rdata[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(28),
      I1 => slv_reg22(28),
      I2 => sel0(1),
      I3 => slv_reg21(28),
      I4 => sel0(0),
      I5 => slv_reg20(28),
      O => \axi_rdata[28]_i_8_n_0\
    );
\axi_rdata[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(28),
      I1 => slv_reg10(28),
      I2 => sel0(1),
      I3 => slv_reg9(28),
      I4 => sel0(0),
      I5 => slv_reg8(28),
      O => \axi_rdata[28]_i_9_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => \axi_rdata_reg[29]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[29]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[29]_i_5_n_0\,
      O => \reg_data_out__0\(29)
    );
\axi_rdata[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(29),
      I1 => slv_reg14(29),
      I2 => sel0(1),
      I3 => slv_reg13(29),
      I4 => sel0(0),
      I5 => slv_reg12(29),
      O => \axi_rdata[29]_i_10_n_0\
    );
\axi_rdata[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_11_n_0\
    );
\axi_rdata[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => slv_reg6(29),
      I2 => sel0(1),
      I3 => slv_reg5(29),
      I4 => sel0(0),
      I5 => slv_reg4(29),
      O => \axi_rdata[29]_i_12_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(29),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[29]_i_6_n_0\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(29),
      I1 => slv_reg26(29),
      I2 => sel0(1),
      I3 => slv_reg25(29),
      I4 => sel0(0),
      I5 => slv_reg24(29),
      O => \axi_rdata[29]_i_6_n_0\
    );
\axi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(29),
      I1 => slv_reg18(29),
      I2 => sel0(1),
      I3 => slv_reg17(29),
      I4 => sel0(0),
      I5 => slv_reg16(29),
      O => \axi_rdata[29]_i_7_n_0\
    );
\axi_rdata[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(29),
      I1 => slv_reg22(29),
      I2 => sel0(1),
      I3 => slv_reg21(29),
      I4 => sel0(0),
      I5 => slv_reg20(29),
      O => \axi_rdata[29]_i_8_n_0\
    );
\axi_rdata[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(29),
      I1 => slv_reg10(29),
      I2 => sel0(1),
      I3 => slv_reg9(29),
      I4 => sel0(0),
      I5 => slv_reg8(29),
      O => \axi_rdata[29]_i_9_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[2]_i_2_n_0\,
      I1 => \axi_rdata_reg[2]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[2]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[2]_i_5_n_0\,
      O => \reg_data_out__0\(2)
    );
\axi_rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(2),
      I1 => slv_reg10(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(2),
      O => \axi_rdata[2]_i_10_n_0\
    );
\axi_rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(2),
      I1 => slv_reg14(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(2),
      O => \axi_rdata[2]_i_11_n_0\
    );
\axi_rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_12_n_0\
    );
\axi_rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => slv_reg6(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(2),
      O => \axi_rdata[2]_i_13_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(2),
      I1 => slv_reg26(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(2),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => hours(2),
      I1 => minutes(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => seconds(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg28(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(2),
      I1 => slv_reg18(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(2),
      O => \axi_rdata[2]_i_8_n_0\
    );
\axi_rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(2),
      I1 => slv_reg22(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(2),
      O => \axi_rdata[2]_i_9_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata_reg[30]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[30]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[30]_i_5_n_0\,
      O => \reg_data_out__0\(30)
    );
\axi_rdata[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(30),
      I1 => slv_reg14(30),
      I2 => sel0(1),
      I3 => slv_reg13(30),
      I4 => sel0(0),
      I5 => slv_reg12(30),
      O => \axi_rdata[30]_i_10_n_0\
    );
\axi_rdata[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_11_n_0\
    );
\axi_rdata[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => slv_reg6(30),
      I2 => sel0(1),
      I3 => slv_reg5(30),
      I4 => sel0(0),
      I5 => slv_reg4(30),
      O => \axi_rdata[30]_i_12_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(30),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[30]_i_6_n_0\,
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(30),
      I1 => slv_reg26(30),
      I2 => sel0(1),
      I3 => slv_reg25(30),
      I4 => sel0(0),
      I5 => slv_reg24(30),
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(30),
      I1 => slv_reg18(30),
      I2 => sel0(1),
      I3 => slv_reg17(30),
      I4 => sel0(0),
      I5 => slv_reg16(30),
      O => \axi_rdata[30]_i_7_n_0\
    );
\axi_rdata[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(30),
      I1 => slv_reg22(30),
      I2 => sel0(1),
      I3 => slv_reg21(30),
      I4 => sel0(0),
      I5 => slv_reg20(30),
      O => \axi_rdata[30]_i_8_n_0\
    );
\axi_rdata[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(30),
      I1 => slv_reg10(30),
      I2 => sel0(1),
      I3 => slv_reg9(30),
      I4 => sel0(0),
      I5 => slv_reg8(30),
      O => \axi_rdata[30]_i_9_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => config_axis_arvalid,
      I2 => \^config_axis_rvalid\,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(31),
      I1 => slv_reg10(31),
      I2 => sel0(1),
      I3 => slv_reg9(31),
      I4 => sel0(0),
      I5 => slv_reg8(31),
      O => \axi_rdata[31]_i_10_n_0\
    );
\axi_rdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(31),
      I1 => slv_reg14(31),
      I2 => sel0(1),
      I3 => slv_reg13(31),
      I4 => sel0(0),
      I5 => slv_reg12(31),
      O => \axi_rdata[31]_i_11_n_0\
    );
\axi_rdata[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_12_n_0\
    );
\axi_rdata[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => slv_reg6(31),
      I2 => sel0(1),
      I3 => slv_reg5(31),
      I4 => sel0(0),
      I5 => slv_reg4(31),
      O => \axi_rdata[31]_i_13_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata_reg[31]_i_4_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[31]_i_5_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[31]_i_6_n_0\,
      O => \reg_data_out__0\(31)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg28(31),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \axi_rdata[31]_i_7_n_0\,
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(31),
      I1 => slv_reg26(31),
      I2 => sel0(1),
      I3 => slv_reg25(31),
      I4 => sel0(0),
      I5 => slv_reg24(31),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(31),
      I1 => slv_reg18(31),
      I2 => sel0(1),
      I3 => slv_reg17(31),
      I4 => sel0(0),
      I5 => slv_reg16(31),
      O => \axi_rdata[31]_i_8_n_0\
    );
\axi_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(31),
      I1 => slv_reg22(31),
      I2 => sel0(1),
      I3 => slv_reg21(31),
      I4 => sel0(0),
      I5 => slv_reg20(31),
      O => \axi_rdata[31]_i_9_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[3]_i_2_n_0\,
      I1 => \axi_rdata_reg[3]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[3]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[3]_i_5_n_0\,
      O => \reg_data_out__0\(3)
    );
\axi_rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(3),
      I1 => slv_reg10(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(3),
      O => \axi_rdata[3]_i_10_n_0\
    );
\axi_rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(3),
      I1 => slv_reg14(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(3),
      O => \axi_rdata[3]_i_11_n_0\
    );
\axi_rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_12_n_0\
    );
\axi_rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => slv_reg6(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(3),
      O => \axi_rdata[3]_i_13_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(3),
      I1 => slv_reg26(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(3),
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => hours(3),
      I1 => minutes(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => seconds(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg28(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(3),
      I1 => slv_reg18(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(3),
      O => \axi_rdata[3]_i_8_n_0\
    );
\axi_rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(3),
      I1 => slv_reg22(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(3),
      O => \axi_rdata[3]_i_9_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[4]_i_2_n_0\,
      I1 => \axi_rdata_reg[4]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[4]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[4]_i_5_n_0\,
      O => \reg_data_out__0\(4)
    );
\axi_rdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(4),
      I1 => slv_reg10(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(4),
      O => \axi_rdata[4]_i_10_n_0\
    );
\axi_rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(4),
      I1 => slv_reg14(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(4),
      O => \axi_rdata[4]_i_11_n_0\
    );
\axi_rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_12_n_0\
    );
\axi_rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => slv_reg6(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(4),
      O => \axi_rdata[4]_i_13_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(4),
      I1 => slv_reg26(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(4),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => hours(4),
      I1 => minutes(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => seconds(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg28(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(4),
      I1 => slv_reg18(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(4),
      O => \axi_rdata[4]_i_8_n_0\
    );
\axi_rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(4),
      I1 => slv_reg22(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(4),
      O => \axi_rdata[4]_i_9_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[5]_i_2_n_0\,
      I1 => \axi_rdata_reg[5]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[5]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[5]_i_5_n_0\,
      O => \reg_data_out__0\(5)
    );
\axi_rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(5),
      I1 => slv_reg10(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(5),
      O => \axi_rdata[5]_i_10_n_0\
    );
\axi_rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(5),
      I1 => slv_reg14(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(5),
      O => \axi_rdata[5]_i_11_n_0\
    );
\axi_rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_12_n_0\
    );
\axi_rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => slv_reg6(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(5),
      O => \axi_rdata[5]_i_13_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(5),
      I1 => slv_reg26(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(5),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => minutes(5),
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => seconds(5),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => slv_reg28(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(5),
      I1 => slv_reg18(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(5),
      O => \axi_rdata[5]_i_8_n_0\
    );
\axi_rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(5),
      I1 => slv_reg22(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(5),
      O => \axi_rdata[5]_i_9_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => \axi_rdata_reg[6]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[6]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[6]_i_5_n_0\,
      O => \reg_data_out__0\(6)
    );
\axi_rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(6),
      I1 => slv_reg14(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(6),
      O => \axi_rdata[6]_i_10_n_0\
    );
\axi_rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_11_n_0\
    );
\axi_rdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => slv_reg6(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(6),
      O => \axi_rdata[6]_i_12_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[6]_i_6_n_0\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(6),
      I1 => slv_reg26(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(6),
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(6),
      I1 => slv_reg18(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(6),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(6),
      I1 => slv_reg22(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(6),
      O => \axi_rdata[6]_i_8_n_0\
    );
\axi_rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(6),
      I1 => slv_reg10(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(6),
      O => \axi_rdata[6]_i_9_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => \axi_rdata_reg[7]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[7]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[7]_i_5_n_0\,
      O => \reg_data_out__0\(7)
    );
\axi_rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(7),
      I1 => slv_reg14(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(7),
      O => \axi_rdata[7]_i_10_n_0\
    );
\axi_rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_11_n_0\
    );
\axi_rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => slv_reg6(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(7),
      O => \axi_rdata[7]_i_12_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[7]_i_6_n_0\,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(7),
      I1 => slv_reg26(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(7),
      I1 => slv_reg18(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(7),
      I1 => slv_reg22(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(7),
      O => \axi_rdata[7]_i_8_n_0\
    );
\axi_rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(7),
      I1 => slv_reg10(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(7),
      O => \axi_rdata[7]_i_9_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => \axi_rdata_reg[8]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[8]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[8]_i_5_n_0\,
      O => \reg_data_out__0\(8)
    );
\axi_rdata[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(8),
      I1 => slv_reg14(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(8),
      O => \axi_rdata[8]_i_10_n_0\
    );
\axi_rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_11_n_0\
    );
\axi_rdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => slv_reg6(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(8),
      O => \axi_rdata[8]_i_12_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[8]_i_6_n_0\,
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(8),
      I1 => slv_reg26(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(8),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(8),
      I1 => slv_reg18(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(8),
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(8),
      I1 => slv_reg22(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(8),
      O => \axi_rdata[8]_i_8_n_0\
    );
\axi_rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(8),
      I1 => slv_reg10(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(8),
      O => \axi_rdata[8]_i_9_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => \axi_rdata_reg[9]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[9]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[9]_i_5_n_0\,
      O => \reg_data_out__0\(9)
    );
\axi_rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(9),
      I1 => slv_reg14(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg13(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg12(9),
      O => \axi_rdata[9]_i_10_n_0\
    );
\axi_rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg1(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_11_n_0\
    );
\axi_rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => slv_reg6(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg5(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg4(9),
      O => \axi_rdata[9]_i_12_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => slv_reg28(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[9]_i_6_n_0\,
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg27(9),
      I1 => slv_reg26(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg25(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg24(9),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(9),
      I1 => slv_reg18(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg23(9),
      I1 => slv_reg22(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20(9),
      O => \axi_rdata[9]_i_8_n_0\
    );
\axi_rdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(9),
      I1 => slv_reg10(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg9(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg8(9),
      O => \axi_rdata[9]_i_9_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(0),
      Q => config_axis_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_6_n_0\,
      I1 => \axi_rdata[0]_i_7_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_8_n_0\,
      I1 => \axi_rdata[0]_i_9_n_0\,
      O => \axi_rdata_reg[0]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_10_n_0\,
      I1 => \axi_rdata[0]_i_11_n_0\,
      O => \axi_rdata_reg[0]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_12_n_0\,
      I1 => \axi_rdata[0]_i_13_n_0\,
      O => \axi_rdata_reg[0]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(10),
      Q => config_axis_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_7_n_0\,
      I1 => \axi_rdata[10]_i_8_n_0\,
      O => \axi_rdata_reg[10]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_9_n_0\,
      I1 => \axi_rdata[10]_i_10_n_0\,
      O => \axi_rdata_reg[10]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_11_n_0\,
      I1 => \axi_rdata[10]_i_12_n_0\,
      O => \axi_rdata_reg[10]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(11),
      Q => config_axis_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_7_n_0\,
      I1 => \axi_rdata[11]_i_8_n_0\,
      O => \axi_rdata_reg[11]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_9_n_0\,
      I1 => \axi_rdata[11]_i_10_n_0\,
      O => \axi_rdata_reg[11]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_11_n_0\,
      I1 => \axi_rdata[11]_i_12_n_0\,
      O => \axi_rdata_reg[11]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(12),
      Q => config_axis_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_7_n_0\,
      I1 => \axi_rdata[12]_i_8_n_0\,
      O => \axi_rdata_reg[12]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_9_n_0\,
      I1 => \axi_rdata[12]_i_10_n_0\,
      O => \axi_rdata_reg[12]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_11_n_0\,
      I1 => \axi_rdata[12]_i_12_n_0\,
      O => \axi_rdata_reg[12]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(13),
      Q => config_axis_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_7_n_0\,
      I1 => \axi_rdata[13]_i_8_n_0\,
      O => \axi_rdata_reg[13]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_9_n_0\,
      I1 => \axi_rdata[13]_i_10_n_0\,
      O => \axi_rdata_reg[13]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_11_n_0\,
      I1 => \axi_rdata[13]_i_12_n_0\,
      O => \axi_rdata_reg[13]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(14),
      Q => config_axis_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_7_n_0\,
      I1 => \axi_rdata[14]_i_8_n_0\,
      O => \axi_rdata_reg[14]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_9_n_0\,
      I1 => \axi_rdata[14]_i_10_n_0\,
      O => \axi_rdata_reg[14]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_11_n_0\,
      I1 => \axi_rdata[14]_i_12_n_0\,
      O => \axi_rdata_reg[14]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(15),
      Q => config_axis_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_7_n_0\,
      I1 => \axi_rdata[15]_i_8_n_0\,
      O => \axi_rdata_reg[15]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_9_n_0\,
      I1 => \axi_rdata[15]_i_10_n_0\,
      O => \axi_rdata_reg[15]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_11_n_0\,
      I1 => \axi_rdata[15]_i_12_n_0\,
      O => \axi_rdata_reg[15]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(16),
      Q => config_axis_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_7_n_0\,
      I1 => \axi_rdata[16]_i_8_n_0\,
      O => \axi_rdata_reg[16]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_9_n_0\,
      I1 => \axi_rdata[16]_i_10_n_0\,
      O => \axi_rdata_reg[16]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_11_n_0\,
      I1 => \axi_rdata[16]_i_12_n_0\,
      O => \axi_rdata_reg[16]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(17),
      Q => config_axis_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_7_n_0\,
      I1 => \axi_rdata[17]_i_8_n_0\,
      O => \axi_rdata_reg[17]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_9_n_0\,
      I1 => \axi_rdata[17]_i_10_n_0\,
      O => \axi_rdata_reg[17]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_11_n_0\,
      I1 => \axi_rdata[17]_i_12_n_0\,
      O => \axi_rdata_reg[17]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(18),
      Q => config_axis_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_7_n_0\,
      I1 => \axi_rdata[18]_i_8_n_0\,
      O => \axi_rdata_reg[18]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_9_n_0\,
      I1 => \axi_rdata[18]_i_10_n_0\,
      O => \axi_rdata_reg[18]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_11_n_0\,
      I1 => \axi_rdata[18]_i_12_n_0\,
      O => \axi_rdata_reg[18]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(19),
      Q => config_axis_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_7_n_0\,
      I1 => \axi_rdata[19]_i_8_n_0\,
      O => \axi_rdata_reg[19]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_9_n_0\,
      I1 => \axi_rdata[19]_i_10_n_0\,
      O => \axi_rdata_reg[19]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_11_n_0\,
      I1 => \axi_rdata[19]_i_12_n_0\,
      O => \axi_rdata_reg[19]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(1),
      Q => config_axis_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_6_n_0\,
      I1 => \axi_rdata[1]_i_7_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_8_n_0\,
      I1 => \axi_rdata[1]_i_9_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_10_n_0\,
      I1 => \axi_rdata[1]_i_11_n_0\,
      O => \axi_rdata_reg[1]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_12_n_0\,
      I1 => \axi_rdata[1]_i_13_n_0\,
      O => \axi_rdata_reg[1]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(20),
      Q => config_axis_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_7_n_0\,
      I1 => \axi_rdata[20]_i_8_n_0\,
      O => \axi_rdata_reg[20]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_9_n_0\,
      I1 => \axi_rdata[20]_i_10_n_0\,
      O => \axi_rdata_reg[20]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_11_n_0\,
      I1 => \axi_rdata[20]_i_12_n_0\,
      O => \axi_rdata_reg[20]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(21),
      Q => config_axis_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_7_n_0\,
      I1 => \axi_rdata[21]_i_8_n_0\,
      O => \axi_rdata_reg[21]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_9_n_0\,
      I1 => \axi_rdata[21]_i_10_n_0\,
      O => \axi_rdata_reg[21]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_11_n_0\,
      I1 => \axi_rdata[21]_i_12_n_0\,
      O => \axi_rdata_reg[21]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(22),
      Q => config_axis_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_7_n_0\,
      I1 => \axi_rdata[22]_i_8_n_0\,
      O => \axi_rdata_reg[22]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_9_n_0\,
      I1 => \axi_rdata[22]_i_10_n_0\,
      O => \axi_rdata_reg[22]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_11_n_0\,
      I1 => \axi_rdata[22]_i_12_n_0\,
      O => \axi_rdata_reg[22]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(23),
      Q => config_axis_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_7_n_0\,
      I1 => \axi_rdata[23]_i_8_n_0\,
      O => \axi_rdata_reg[23]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_9_n_0\,
      I1 => \axi_rdata[23]_i_10_n_0\,
      O => \axi_rdata_reg[23]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_11_n_0\,
      I1 => \axi_rdata[23]_i_12_n_0\,
      O => \axi_rdata_reg[23]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(24),
      Q => config_axis_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_7_n_0\,
      I1 => \axi_rdata[24]_i_8_n_0\,
      O => \axi_rdata_reg[24]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_9_n_0\,
      I1 => \axi_rdata[24]_i_10_n_0\,
      O => \axi_rdata_reg[24]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_11_n_0\,
      I1 => \axi_rdata[24]_i_12_n_0\,
      O => \axi_rdata_reg[24]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(25),
      Q => config_axis_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_7_n_0\,
      I1 => \axi_rdata[25]_i_8_n_0\,
      O => \axi_rdata_reg[25]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_9_n_0\,
      I1 => \axi_rdata[25]_i_10_n_0\,
      O => \axi_rdata_reg[25]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_11_n_0\,
      I1 => \axi_rdata[25]_i_12_n_0\,
      O => \axi_rdata_reg[25]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(26),
      Q => config_axis_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_7_n_0\,
      I1 => \axi_rdata[26]_i_8_n_0\,
      O => \axi_rdata_reg[26]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_9_n_0\,
      I1 => \axi_rdata[26]_i_10_n_0\,
      O => \axi_rdata_reg[26]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_11_n_0\,
      I1 => \axi_rdata[26]_i_12_n_0\,
      O => \axi_rdata_reg[26]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(27),
      Q => config_axis_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_7_n_0\,
      I1 => \axi_rdata[27]_i_8_n_0\,
      O => \axi_rdata_reg[27]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_9_n_0\,
      I1 => \axi_rdata[27]_i_10_n_0\,
      O => \axi_rdata_reg[27]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_11_n_0\,
      I1 => \axi_rdata[27]_i_12_n_0\,
      O => \axi_rdata_reg[27]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(28),
      Q => config_axis_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_7_n_0\,
      I1 => \axi_rdata[28]_i_8_n_0\,
      O => \axi_rdata_reg[28]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_9_n_0\,
      I1 => \axi_rdata[28]_i_10_n_0\,
      O => \axi_rdata_reg[28]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_11_n_0\,
      I1 => \axi_rdata[28]_i_12_n_0\,
      O => \axi_rdata_reg[28]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(29),
      Q => config_axis_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_7_n_0\,
      I1 => \axi_rdata[29]_i_8_n_0\,
      O => \axi_rdata_reg[29]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_9_n_0\,
      I1 => \axi_rdata[29]_i_10_n_0\,
      O => \axi_rdata_reg[29]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[29]_i_12_n_0\,
      O => \axi_rdata_reg[29]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(2),
      Q => config_axis_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_6_n_0\,
      I1 => \axi_rdata[2]_i_7_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_8_n_0\,
      I1 => \axi_rdata[2]_i_9_n_0\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_10_n_0\,
      I1 => \axi_rdata[2]_i_11_n_0\,
      O => \axi_rdata_reg[2]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_12_n_0\,
      I1 => \axi_rdata[2]_i_13_n_0\,
      O => \axi_rdata_reg[2]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(30),
      Q => config_axis_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_7_n_0\,
      I1 => \axi_rdata[30]_i_8_n_0\,
      O => \axi_rdata_reg[30]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_9_n_0\,
      I1 => \axi_rdata[30]_i_10_n_0\,
      O => \axi_rdata_reg[30]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_11_n_0\,
      I1 => \axi_rdata[30]_i_12_n_0\,
      O => \axi_rdata_reg[30]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(31),
      Q => config_axis_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_8_n_0\,
      I1 => \axi_rdata[31]_i_9_n_0\,
      O => \axi_rdata_reg[31]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_10_n_0\,
      I1 => \axi_rdata[31]_i_11_n_0\,
      O => \axi_rdata_reg[31]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_12_n_0\,
      I1 => \axi_rdata[31]_i_13_n_0\,
      O => \axi_rdata_reg[31]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(3),
      Q => config_axis_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_6_n_0\,
      I1 => \axi_rdata[3]_i_7_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_8_n_0\,
      I1 => \axi_rdata[3]_i_9_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_10_n_0\,
      I1 => \axi_rdata[3]_i_11_n_0\,
      O => \axi_rdata_reg[3]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_12_n_0\,
      I1 => \axi_rdata[3]_i_13_n_0\,
      O => \axi_rdata_reg[3]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(4),
      Q => config_axis_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_6_n_0\,
      I1 => \axi_rdata[4]_i_7_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_8_n_0\,
      I1 => \axi_rdata[4]_i_9_n_0\,
      O => \axi_rdata_reg[4]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_10_n_0\,
      I1 => \axi_rdata[4]_i_11_n_0\,
      O => \axi_rdata_reg[4]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_12_n_0\,
      I1 => \axi_rdata[4]_i_13_n_0\,
      O => \axi_rdata_reg[4]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(5),
      Q => config_axis_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_6_n_0\,
      I1 => \axi_rdata[5]_i_7_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_8_n_0\,
      I1 => \axi_rdata[5]_i_9_n_0\,
      O => \axi_rdata_reg[5]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_10_n_0\,
      I1 => \axi_rdata[5]_i_11_n_0\,
      O => \axi_rdata_reg[5]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_12_n_0\,
      I1 => \axi_rdata[5]_i_13_n_0\,
      O => \axi_rdata_reg[5]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(6),
      Q => config_axis_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_7_n_0\,
      I1 => \axi_rdata[6]_i_8_n_0\,
      O => \axi_rdata_reg[6]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_9_n_0\,
      I1 => \axi_rdata[6]_i_10_n_0\,
      O => \axi_rdata_reg[6]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_11_n_0\,
      I1 => \axi_rdata[6]_i_12_n_0\,
      O => \axi_rdata_reg[6]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(7),
      Q => config_axis_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_7_n_0\,
      I1 => \axi_rdata[7]_i_8_n_0\,
      O => \axi_rdata_reg[7]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_9_n_0\,
      I1 => \axi_rdata[7]_i_10_n_0\,
      O => \axi_rdata_reg[7]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_11_n_0\,
      I1 => \axi_rdata[7]_i_12_n_0\,
      O => \axi_rdata_reg[7]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(8),
      Q => config_axis_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_7_n_0\,
      I1 => \axi_rdata[8]_i_8_n_0\,
      O => \axi_rdata_reg[8]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_9_n_0\,
      I1 => \axi_rdata[8]_i_10_n_0\,
      O => \axi_rdata_reg[8]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_11_n_0\,
      I1 => \axi_rdata[8]_i_12_n_0\,
      O => \axi_rdata_reg[8]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(9),
      Q => config_axis_rdata(9),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_7_n_0\,
      I1 => \axi_rdata[9]_i_8_n_0\,
      O => \axi_rdata_reg[9]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_9_n_0\,
      I1 => \axi_rdata[9]_i_10_n_0\,
      O => \axi_rdata_reg[9]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_11_n_0\,
      I1 => \axi_rdata[9]_i_12_n_0\,
      O => \axi_rdata_reg[9]_i_5_n_0\,
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => config_axis_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^config_axis_rvalid\,
      I3 => config_axis_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^config_axis_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => config_axis_awvalid,
      I1 => config_axis_wvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => axi_awready_i_1_n_0
    );
\configReg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(0),
      Q => Q(0),
      R => '0'
    );
\configReg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(10),
      Q => Q(10),
      R => '0'
    );
\configReg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(11),
      Q => Q(11),
      R => '0'
    );
\configReg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(12),
      Q => Q(12),
      R => '0'
    );
\configReg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(13),
      Q => Q(13),
      R => '0'
    );
\configReg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(14),
      Q => Q(14),
      R => '0'
    );
\configReg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(15),
      Q => Q(15),
      R => '0'
    );
\configReg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(1),
      Q => Q(1),
      R => '0'
    );
\configReg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(2),
      Q => Q(2),
      R => '0'
    );
\configReg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(3),
      Q => Q(3),
      R => '0'
    );
\configReg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(4),
      Q => Q(4),
      R => '0'
    );
\configReg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(5),
      Q => Q(5),
      R => '0'
    );
\configReg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(6),
      Q => Q(6),
      R => '0'
    );
\configReg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(7),
      Q => Q(7),
      R => '0'
    );
\configReg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(8),
      Q => Q(8),
      R => '0'
    );
\configReg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[0]_0\(9),
      Q => Q(9),
      R => '0'
    );
\configReg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(0),
      Q => \gh_reg[7]\(0),
      R => '0'
    );
\configReg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(10),
      Q => \gh_reg[7]\(10),
      R => '0'
    );
\configReg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(11),
      Q => \gh_reg[7]\(11),
      R => '0'
    );
\configReg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(12),
      Q => \gh_reg[7]\(12),
      R => '0'
    );
\configReg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(13),
      Q => \gh_reg[7]\(13),
      R => '0'
    );
\configReg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(14),
      Q => \gh_reg[7]\(14),
      R => '0'
    );
\configReg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(15),
      Q => \gh_reg[7]\(15),
      R => '0'
    );
\configReg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(1),
      Q => \gh_reg[7]\(1),
      R => '0'
    );
\configReg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(2),
      Q => \gh_reg[7]\(2),
      R => '0'
    );
\configReg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(3),
      Q => \gh_reg[7]\(3),
      R => '0'
    );
\configReg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(4),
      Q => \gh_reg[7]\(4),
      R => '0'
    );
\configReg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(5),
      Q => \gh_reg[7]\(5),
      R => '0'
    );
\configReg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(6),
      Q => \gh_reg[7]\(6),
      R => '0'
    );
\configReg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(7),
      Q => \gh_reg[7]\(7),
      R => '0'
    );
\configReg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(8),
      Q => \gh_reg[7]\(8),
      R => '0'
    );
\configReg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[1]_1\(9),
      Q => \gh_reg[7]\(9),
      R => '0'
    );
\configReg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(0),
      Q => \bh_reg[7]\(0),
      R => '0'
    );
\configReg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(10),
      Q => \bh_reg[7]\(10),
      R => '0'
    );
\configReg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(11),
      Q => \bh_reg[7]\(11),
      R => '0'
    );
\configReg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(12),
      Q => \bh_reg[7]\(12),
      R => '0'
    );
\configReg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(13),
      Q => \bh_reg[7]\(13),
      R => '0'
    );
\configReg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(14),
      Q => \bh_reg[7]\(14),
      R => '0'
    );
\configReg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(15),
      Q => \bh_reg[7]\(15),
      R => '0'
    );
\configReg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(1),
      Q => \bh_reg[7]\(1),
      R => '0'
    );
\configReg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(2),
      Q => \bh_reg[7]\(2),
      R => '0'
    );
\configReg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(3),
      Q => \bh_reg[7]\(3),
      R => '0'
    );
\configReg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(4),
      Q => \bh_reg[7]\(4),
      R => '0'
    );
\configReg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(5),
      Q => \bh_reg[7]\(5),
      R => '0'
    );
\configReg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(6),
      Q => \bh_reg[7]\(6),
      R => '0'
    );
\configReg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(7),
      Q => \bh_reg[7]\(7),
      R => '0'
    );
\configReg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(8),
      Q => \bh_reg[7]\(8),
      R => '0'
    );
\configReg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[2]_2\(9),
      Q => \bh_reg[7]\(9),
      R => '0'
    );
\configReg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(0),
      Q => \configReg4R_reg[31]\(0),
      R => '0'
    );
\configReg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(10),
      Q => \configReg4R_reg[31]\(10),
      R => '0'
    );
\configReg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(11),
      Q => \configReg4R_reg[31]\(11),
      R => '0'
    );
\configReg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(12),
      Q => \configReg4R_reg[31]\(12),
      R => '0'
    );
\configReg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(13),
      Q => \configReg4R_reg[31]\(13),
      R => '0'
    );
\configReg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(14),
      Q => \configReg4R_reg[31]\(14),
      R => '0'
    );
\configReg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(15),
      Q => \configReg4R_reg[31]\(15),
      R => '0'
    );
\configReg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(16),
      Q => \configReg4R_reg[31]\(16),
      R => '0'
    );
\configReg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(17),
      Q => \configReg4R_reg[31]\(17),
      R => '0'
    );
\configReg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(18),
      Q => \configReg4R_reg[31]\(18),
      R => '0'
    );
\configReg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(19),
      Q => \configReg4R_reg[31]\(19),
      R => '0'
    );
\configReg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(1),
      Q => \configReg4R_reg[31]\(1),
      R => '0'
    );
\configReg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(20),
      Q => \configReg4R_reg[31]\(20),
      R => '0'
    );
\configReg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(21),
      Q => \configReg4R_reg[31]\(21),
      R => '0'
    );
\configReg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(22),
      Q => \configReg4R_reg[31]\(22),
      R => '0'
    );
\configReg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(23),
      Q => \configReg4R_reg[31]\(23),
      R => '0'
    );
\configReg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(24),
      Q => \configReg4R_reg[31]\(24),
      R => '0'
    );
\configReg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(25),
      Q => \configReg4R_reg[31]\(25),
      R => '0'
    );
\configReg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(26),
      Q => \configReg4R_reg[31]\(26),
      R => '0'
    );
\configReg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(27),
      Q => \configReg4R_reg[31]\(27),
      R => '0'
    );
\configReg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(28),
      Q => \configReg4R_reg[31]\(28),
      R => '0'
    );
\configReg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(29),
      Q => \configReg4R_reg[31]\(29),
      R => '0'
    );
\configReg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(2),
      Q => \configReg4R_reg[31]\(2),
      R => '0'
    );
\configReg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(30),
      Q => \configReg4R_reg[31]\(30),
      R => '0'
    );
\configReg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(31),
      Q => \configReg4R_reg[31]\(31),
      R => '0'
    );
\configReg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(3),
      Q => \configReg4R_reg[31]\(3),
      R => '0'
    );
\configReg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(4),
      Q => \configReg4R_reg[31]\(4),
      R => '0'
    );
\configReg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(5),
      Q => \configReg4R_reg[31]\(5),
      R => '0'
    );
\configReg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(6),
      Q => \configReg4R_reg[31]\(6),
      R => '0'
    );
\configReg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(7),
      Q => \configReg4R_reg[31]\(7),
      R => '0'
    );
\configReg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(8),
      Q => \configReg4R_reg[31]\(8),
      R => '0'
    );
\configReg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[3]_3\(9),
      Q => \configReg4R_reg[31]\(9),
      R => '0'
    );
\configReg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(0),
      Q => \threshold_reg[15]\(0),
      R => '0'
    );
\configReg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(10),
      Q => \threshold_reg[15]\(10),
      R => '0'
    );
\configReg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(11),
      Q => \threshold_reg[15]\(11),
      R => '0'
    );
\configReg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(12),
      Q => \threshold_reg[15]\(12),
      R => '0'
    );
\configReg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(13),
      Q => \threshold_reg[15]\(13),
      R => '0'
    );
\configReg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(14),
      Q => \threshold_reg[15]\(14),
      R => '0'
    );
\configReg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(15),
      Q => \threshold_reg[15]\(15),
      R => '0'
    );
\configReg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(1),
      Q => \threshold_reg[15]\(1),
      R => '0'
    );
\configReg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(2),
      Q => \threshold_reg[15]\(2),
      R => '0'
    );
\configReg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(3),
      Q => \threshold_reg[15]\(3),
      R => '0'
    );
\configReg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(4),
      Q => \threshold_reg[15]\(4),
      R => '0'
    );
\configReg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(5),
      Q => \threshold_reg[15]\(5),
      R => '0'
    );
\configReg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(6),
      Q => \threshold_reg[15]\(6),
      R => '0'
    );
\configReg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(7),
      Q => \threshold_reg[15]\(7),
      R => '0'
    );
\configReg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(8),
      Q => \threshold_reg[15]\(8),
      R => '0'
    );
\configReg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[4]_4\(9),
      Q => \threshold_reg[15]\(9),
      R => '0'
    );
\configReg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(0),
      Q => configReg6(0),
      R => '0'
    );
\configReg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(10),
      Q => configReg6(10),
      R => '0'
    );
\configReg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(11),
      Q => configReg6(11),
      R => '0'
    );
\configReg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(12),
      Q => configReg6(12),
      R => '0'
    );
\configReg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(13),
      Q => configReg6(13),
      R => '0'
    );
\configReg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(14),
      Q => configReg6(14),
      R => '0'
    );
\configReg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(15),
      Q => configReg6(15),
      R => '0'
    );
\configReg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(16),
      Q => configReg6(16),
      R => '0'
    );
\configReg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(17),
      Q => configReg6(17),
      R => '0'
    );
\configReg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(18),
      Q => configReg6(18),
      R => '0'
    );
\configReg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(19),
      Q => configReg6(19),
      R => '0'
    );
\configReg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(1),
      Q => configReg6(1),
      R => '0'
    );
\configReg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(20),
      Q => configReg6(20),
      R => '0'
    );
\configReg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(21),
      Q => configReg6(21),
      R => '0'
    );
\configReg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(22),
      Q => configReg6(22),
      R => '0'
    );
\configReg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(23),
      Q => configReg6(23),
      R => '0'
    );
\configReg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(24),
      Q => configReg6(24),
      R => '0'
    );
\configReg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(25),
      Q => configReg6(25),
      R => '0'
    );
\configReg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(26),
      Q => configReg6(26),
      R => '0'
    );
\configReg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(27),
      Q => configReg6(27),
      R => '0'
    );
\configReg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(28),
      Q => configReg6(28),
      R => '0'
    );
\configReg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(29),
      Q => configReg6(29),
      R => '0'
    );
\configReg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(2),
      Q => configReg6(2),
      R => '0'
    );
\configReg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(30),
      Q => configReg6(30),
      R => '0'
    );
\configReg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(31),
      Q => configReg6(31),
      R => '0'
    );
\configReg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(3),
      Q => configReg6(3),
      R => '0'
    );
\configReg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(4),
      Q => configReg6(4),
      R => '0'
    );
\configReg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(5),
      Q => configReg6(5),
      R => '0'
    );
\configReg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(6),
      Q => configReg6(6),
      R => '0'
    );
\configReg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(7),
      Q => configReg6(7),
      R => '0'
    );
\configReg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(8),
      Q => configReg6(8),
      R => '0'
    );
\configReg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \dataBuffer_reg[5]_5\(9),
      Q => configReg6(9),
      R => '0'
    );
configRegW_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2sync_reg_srl2_n_0,
      Q => E(0),
      R => '0'
    );
\dataBuffer_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(0),
      Q => \dataBuffer_reg[0]_0\(0),
      R => '0'
    );
\dataBuffer_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(10),
      Q => \dataBuffer_reg[0]_0\(10),
      R => '0'
    );
\dataBuffer_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(11),
      Q => \dataBuffer_reg[0]_0\(11),
      R => '0'
    );
\dataBuffer_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(12),
      Q => \dataBuffer_reg[0]_0\(12),
      R => '0'
    );
\dataBuffer_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(13),
      Q => \dataBuffer_reg[0]_0\(13),
      R => '0'
    );
\dataBuffer_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(14),
      Q => \dataBuffer_reg[0]_0\(14),
      R => '0'
    );
\dataBuffer_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(15),
      Q => \dataBuffer_reg[0]_0\(15),
      R => '0'
    );
\dataBuffer_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(1),
      Q => \dataBuffer_reg[0]_0\(1),
      R => '0'
    );
\dataBuffer_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(2),
      Q => \dataBuffer_reg[0]_0\(2),
      R => '0'
    );
\dataBuffer_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(3),
      Q => \dataBuffer_reg[0]_0\(3),
      R => '0'
    );
\dataBuffer_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(4),
      Q => \dataBuffer_reg[0]_0\(4),
      R => '0'
    );
\dataBuffer_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(5),
      Q => \dataBuffer_reg[0]_0\(5),
      R => '0'
    );
\dataBuffer_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(6),
      Q => \dataBuffer_reg[0]_0\(6),
      R => '0'
    );
\dataBuffer_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(7),
      Q => \dataBuffer_reg[0]_0\(7),
      R => '0'
    );
\dataBuffer_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(8),
      Q => \dataBuffer_reg[0]_0\(8),
      R => '0'
    );
\dataBuffer_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg0(9),
      Q => \dataBuffer_reg[0]_0\(9),
      R => '0'
    );
\dataBuffer_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(0),
      Q => \dataBuffer_reg[10]_8\(0),
      R => '0'
    );
\dataBuffer_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(10),
      Q => \dataBuffer_reg[10]_8\(10),
      R => '0'
    );
\dataBuffer_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(11),
      Q => \dataBuffer_reg[10]_8\(11),
      R => '0'
    );
\dataBuffer_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(12),
      Q => \dataBuffer_reg[10]_8\(12),
      R => '0'
    );
\dataBuffer_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(13),
      Q => \dataBuffer_reg[10]_8\(13),
      R => '0'
    );
\dataBuffer_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(14),
      Q => \dataBuffer_reg[10]_8\(14),
      R => '0'
    );
\dataBuffer_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(15),
      Q => \dataBuffer_reg[10]_8\(15),
      R => '0'
    );
\dataBuffer_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(1),
      Q => \dataBuffer_reg[10]_8\(1),
      R => '0'
    );
\dataBuffer_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(2),
      Q => \dataBuffer_reg[10]_8\(2),
      R => '0'
    );
\dataBuffer_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(3),
      Q => \dataBuffer_reg[10]_8\(3),
      R => '0'
    );
\dataBuffer_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(4),
      Q => \dataBuffer_reg[10]_8\(4),
      R => '0'
    );
\dataBuffer_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(5),
      Q => \dataBuffer_reg[10]_8\(5),
      R => '0'
    );
\dataBuffer_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(6),
      Q => \dataBuffer_reg[10]_8\(6),
      R => '0'
    );
\dataBuffer_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(7),
      Q => \dataBuffer_reg[10]_8\(7),
      R => '0'
    );
\dataBuffer_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(8),
      Q => \dataBuffer_reg[10]_8\(8),
      R => '0'
    );
\dataBuffer_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg10(9),
      Q => \dataBuffer_reg[10]_8\(9),
      R => '0'
    );
\dataBuffer_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(0),
      Q => \dataBuffer_reg[11]_9\(0),
      R => '0'
    );
\dataBuffer_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(10),
      Q => \dataBuffer_reg[11]_9\(10),
      R => '0'
    );
\dataBuffer_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(11),
      Q => \dataBuffer_reg[11]_9\(11),
      R => '0'
    );
\dataBuffer_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(12),
      Q => \dataBuffer_reg[11]_9\(12),
      R => '0'
    );
\dataBuffer_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(13),
      Q => \dataBuffer_reg[11]_9\(13),
      R => '0'
    );
\dataBuffer_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(14),
      Q => \dataBuffer_reg[11]_9\(14),
      R => '0'
    );
\dataBuffer_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(15),
      Q => \dataBuffer_reg[11]_9\(15),
      R => '0'
    );
\dataBuffer_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(1),
      Q => \dataBuffer_reg[11]_9\(1),
      R => '0'
    );
\dataBuffer_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(2),
      Q => \dataBuffer_reg[11]_9\(2),
      R => '0'
    );
\dataBuffer_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(3),
      Q => \dataBuffer_reg[11]_9\(3),
      R => '0'
    );
\dataBuffer_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(4),
      Q => \dataBuffer_reg[11]_9\(4),
      R => '0'
    );
\dataBuffer_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(5),
      Q => \dataBuffer_reg[11]_9\(5),
      R => '0'
    );
\dataBuffer_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(6),
      Q => \dataBuffer_reg[11]_9\(6),
      R => '0'
    );
\dataBuffer_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(7),
      Q => \dataBuffer_reg[11]_9\(7),
      R => '0'
    );
\dataBuffer_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(8),
      Q => \dataBuffer_reg[11]_9\(8),
      R => '0'
    );
\dataBuffer_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg11(9),
      Q => \dataBuffer_reg[11]_9\(9),
      R => '0'
    );
\dataBuffer_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(0),
      Q => \dataBuffer_reg[12]_10\(0),
      R => '0'
    );
\dataBuffer_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(10),
      Q => \dataBuffer_reg[12]_10\(10),
      R => '0'
    );
\dataBuffer_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(11),
      Q => \dataBuffer_reg[12]_10\(11),
      R => '0'
    );
\dataBuffer_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(12),
      Q => \dataBuffer_reg[12]_10\(12),
      R => '0'
    );
\dataBuffer_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(13),
      Q => \dataBuffer_reg[12]_10\(13),
      R => '0'
    );
\dataBuffer_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(14),
      Q => \dataBuffer_reg[12]_10\(14),
      R => '0'
    );
\dataBuffer_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(15),
      Q => \dataBuffer_reg[12]_10\(15),
      R => '0'
    );
\dataBuffer_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(1),
      Q => \dataBuffer_reg[12]_10\(1),
      R => '0'
    );
\dataBuffer_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(2),
      Q => \dataBuffer_reg[12]_10\(2),
      R => '0'
    );
\dataBuffer_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(3),
      Q => \dataBuffer_reg[12]_10\(3),
      R => '0'
    );
\dataBuffer_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(4),
      Q => \dataBuffer_reg[12]_10\(4),
      R => '0'
    );
\dataBuffer_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(5),
      Q => \dataBuffer_reg[12]_10\(5),
      R => '0'
    );
\dataBuffer_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(6),
      Q => \dataBuffer_reg[12]_10\(6),
      R => '0'
    );
\dataBuffer_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(7),
      Q => \dataBuffer_reg[12]_10\(7),
      R => '0'
    );
\dataBuffer_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(8),
      Q => \dataBuffer_reg[12]_10\(8),
      R => '0'
    );
\dataBuffer_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg12(9),
      Q => \dataBuffer_reg[12]_10\(9),
      R => '0'
    );
\dataBuffer_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(0),
      Q => \dataBuffer_reg[13]_11\(0),
      R => '0'
    );
\dataBuffer_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(10),
      Q => \dataBuffer_reg[13]_11\(10),
      R => '0'
    );
\dataBuffer_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(11),
      Q => \dataBuffer_reg[13]_11\(11),
      R => '0'
    );
\dataBuffer_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(12),
      Q => \dataBuffer_reg[13]_11\(12),
      R => '0'
    );
\dataBuffer_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(13),
      Q => \dataBuffer_reg[13]_11\(13),
      R => '0'
    );
\dataBuffer_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(14),
      Q => \dataBuffer_reg[13]_11\(14),
      R => '0'
    );
\dataBuffer_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(15),
      Q => \dataBuffer_reg[13]_11\(15),
      R => '0'
    );
\dataBuffer_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(1),
      Q => \dataBuffer_reg[13]_11\(1),
      R => '0'
    );
\dataBuffer_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(2),
      Q => \dataBuffer_reg[13]_11\(2),
      R => '0'
    );
\dataBuffer_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(3),
      Q => \dataBuffer_reg[13]_11\(3),
      R => '0'
    );
\dataBuffer_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(4),
      Q => \dataBuffer_reg[13]_11\(4),
      R => '0'
    );
\dataBuffer_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(5),
      Q => \dataBuffer_reg[13]_11\(5),
      R => '0'
    );
\dataBuffer_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(6),
      Q => \dataBuffer_reg[13]_11\(6),
      R => '0'
    );
\dataBuffer_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(7),
      Q => \dataBuffer_reg[13]_11\(7),
      R => '0'
    );
\dataBuffer_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(8),
      Q => \dataBuffer_reg[13]_11\(8),
      R => '0'
    );
\dataBuffer_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg13(9),
      Q => \dataBuffer_reg[13]_11\(9),
      R => '0'
    );
\dataBuffer_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(0),
      Q => \dataBuffer_reg[14]_12\(0),
      R => '0'
    );
\dataBuffer_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(10),
      Q => \dataBuffer_reg[14]_12\(10),
      R => '0'
    );
\dataBuffer_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(11),
      Q => \dataBuffer_reg[14]_12\(11),
      R => '0'
    );
\dataBuffer_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(12),
      Q => \dataBuffer_reg[14]_12\(12),
      R => '0'
    );
\dataBuffer_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(13),
      Q => \dataBuffer_reg[14]_12\(13),
      R => '0'
    );
\dataBuffer_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(14),
      Q => \dataBuffer_reg[14]_12\(14),
      R => '0'
    );
\dataBuffer_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(15),
      Q => \dataBuffer_reg[14]_12\(15),
      R => '0'
    );
\dataBuffer_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(1),
      Q => \dataBuffer_reg[14]_12\(1),
      R => '0'
    );
\dataBuffer_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(2),
      Q => \dataBuffer_reg[14]_12\(2),
      R => '0'
    );
\dataBuffer_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(3),
      Q => \dataBuffer_reg[14]_12\(3),
      R => '0'
    );
\dataBuffer_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(4),
      Q => \dataBuffer_reg[14]_12\(4),
      R => '0'
    );
\dataBuffer_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(5),
      Q => \dataBuffer_reg[14]_12\(5),
      R => '0'
    );
\dataBuffer_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(6),
      Q => \dataBuffer_reg[14]_12\(6),
      R => '0'
    );
\dataBuffer_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(7),
      Q => \dataBuffer_reg[14]_12\(7),
      R => '0'
    );
\dataBuffer_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(8),
      Q => \dataBuffer_reg[14]_12\(8),
      R => '0'
    );
\dataBuffer_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg14(9),
      Q => \dataBuffer_reg[14]_12\(9),
      R => '0'
    );
\dataBuffer_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(0),
      Q => \dataBuffer_reg[15]_13\(0),
      R => '0'
    );
\dataBuffer_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(10),
      Q => \dataBuffer_reg[15]_13\(10),
      R => '0'
    );
\dataBuffer_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(11),
      Q => \dataBuffer_reg[15]_13\(11),
      R => '0'
    );
\dataBuffer_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(12),
      Q => \dataBuffer_reg[15]_13\(12),
      R => '0'
    );
\dataBuffer_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(13),
      Q => \dataBuffer_reg[15]_13\(13),
      R => '0'
    );
\dataBuffer_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(14),
      Q => \dataBuffer_reg[15]_13\(14),
      R => '0'
    );
\dataBuffer_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(15),
      Q => \dataBuffer_reg[15]_13\(15),
      R => '0'
    );
\dataBuffer_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(1),
      Q => \dataBuffer_reg[15]_13\(1),
      R => '0'
    );
\dataBuffer_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(2),
      Q => \dataBuffer_reg[15]_13\(2),
      R => '0'
    );
\dataBuffer_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(3),
      Q => \dataBuffer_reg[15]_13\(3),
      R => '0'
    );
\dataBuffer_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(4),
      Q => \dataBuffer_reg[15]_13\(4),
      R => '0'
    );
\dataBuffer_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(5),
      Q => \dataBuffer_reg[15]_13\(5),
      R => '0'
    );
\dataBuffer_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(6),
      Q => \dataBuffer_reg[15]_13\(6),
      R => '0'
    );
\dataBuffer_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(7),
      Q => \dataBuffer_reg[15]_13\(7),
      R => '0'
    );
\dataBuffer_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(8),
      Q => \dataBuffer_reg[15]_13\(8),
      R => '0'
    );
\dataBuffer_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg15(9),
      Q => \dataBuffer_reg[15]_13\(9),
      R => '0'
    );
\dataBuffer_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(0),
      Q => \dataBuffer_reg[16]_14\(0),
      R => '0'
    );
\dataBuffer_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(10),
      Q => \dataBuffer_reg[16]_14\(10),
      R => '0'
    );
\dataBuffer_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(11),
      Q => \dataBuffer_reg[16]_14\(11),
      R => '0'
    );
\dataBuffer_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(12),
      Q => \dataBuffer_reg[16]_14\(12),
      R => '0'
    );
\dataBuffer_reg[16][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(13),
      Q => \dataBuffer_reg[16]_14\(13),
      R => '0'
    );
\dataBuffer_reg[16][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(14),
      Q => \dataBuffer_reg[16]_14\(14),
      R => '0'
    );
\dataBuffer_reg[16][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(15),
      Q => \dataBuffer_reg[16]_14\(15),
      R => '0'
    );
\dataBuffer_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(1),
      Q => \dataBuffer_reg[16]_14\(1),
      R => '0'
    );
\dataBuffer_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(2),
      Q => \dataBuffer_reg[16]_14\(2),
      R => '0'
    );
\dataBuffer_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(3),
      Q => \dataBuffer_reg[16]_14\(3),
      R => '0'
    );
\dataBuffer_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(4),
      Q => \dataBuffer_reg[16]_14\(4),
      R => '0'
    );
\dataBuffer_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(5),
      Q => \dataBuffer_reg[16]_14\(5),
      R => '0'
    );
\dataBuffer_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(6),
      Q => \dataBuffer_reg[16]_14\(6),
      R => '0'
    );
\dataBuffer_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(7),
      Q => \dataBuffer_reg[16]_14\(7),
      R => '0'
    );
\dataBuffer_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(8),
      Q => \dataBuffer_reg[16]_14\(8),
      R => '0'
    );
\dataBuffer_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg16(9),
      Q => \dataBuffer_reg[16]_14\(9),
      R => '0'
    );
\dataBuffer_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(0),
      Q => \dataBuffer_reg[17]_15\(0),
      R => '0'
    );
\dataBuffer_reg[17][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(10),
      Q => \dataBuffer_reg[17]_15\(10),
      R => '0'
    );
\dataBuffer_reg[17][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(11),
      Q => \dataBuffer_reg[17]_15\(11),
      R => '0'
    );
\dataBuffer_reg[17][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(12),
      Q => \dataBuffer_reg[17]_15\(12),
      R => '0'
    );
\dataBuffer_reg[17][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(13),
      Q => \dataBuffer_reg[17]_15\(13),
      R => '0'
    );
\dataBuffer_reg[17][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(14),
      Q => \dataBuffer_reg[17]_15\(14),
      R => '0'
    );
\dataBuffer_reg[17][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(15),
      Q => \dataBuffer_reg[17]_15\(15),
      R => '0'
    );
\dataBuffer_reg[17][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(16),
      Q => \dataBuffer_reg[17]_15\(16),
      R => '0'
    );
\dataBuffer_reg[17][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(17),
      Q => \dataBuffer_reg[17]_15\(17),
      R => '0'
    );
\dataBuffer_reg[17][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(18),
      Q => \dataBuffer_reg[17]_15\(18),
      R => '0'
    );
\dataBuffer_reg[17][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(19),
      Q => \dataBuffer_reg[17]_15\(19),
      R => '0'
    );
\dataBuffer_reg[17][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(1),
      Q => \dataBuffer_reg[17]_15\(1),
      R => '0'
    );
\dataBuffer_reg[17][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(20),
      Q => \dataBuffer_reg[17]_15\(20),
      R => '0'
    );
\dataBuffer_reg[17][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(21),
      Q => \dataBuffer_reg[17]_15\(21),
      R => '0'
    );
\dataBuffer_reg[17][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(22),
      Q => \dataBuffer_reg[17]_15\(22),
      R => '0'
    );
\dataBuffer_reg[17][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(23),
      Q => \dataBuffer_reg[17]_15\(23),
      R => '0'
    );
\dataBuffer_reg[17][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(24),
      Q => \dataBuffer_reg[17]_15\(24),
      R => '0'
    );
\dataBuffer_reg[17][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(25),
      Q => \dataBuffer_reg[17]_15\(25),
      R => '0'
    );
\dataBuffer_reg[17][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(26),
      Q => \dataBuffer_reg[17]_15\(26),
      R => '0'
    );
\dataBuffer_reg[17][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(27),
      Q => \dataBuffer_reg[17]_15\(27),
      R => '0'
    );
\dataBuffer_reg[17][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(28),
      Q => \dataBuffer_reg[17]_15\(28),
      R => '0'
    );
\dataBuffer_reg[17][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(29),
      Q => \dataBuffer_reg[17]_15\(29),
      R => '0'
    );
\dataBuffer_reg[17][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(2),
      Q => \dataBuffer_reg[17]_15\(2),
      R => '0'
    );
\dataBuffer_reg[17][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(30),
      Q => \dataBuffer_reg[17]_15\(30),
      R => '0'
    );
\dataBuffer_reg[17][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(31),
      Q => \dataBuffer_reg[17]_15\(31),
      R => '0'
    );
\dataBuffer_reg[17][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(3),
      Q => \dataBuffer_reg[17]_15\(3),
      R => '0'
    );
\dataBuffer_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(4),
      Q => \dataBuffer_reg[17]_15\(4),
      R => '0'
    );
\dataBuffer_reg[17][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(5),
      Q => \dataBuffer_reg[17]_15\(5),
      R => '0'
    );
\dataBuffer_reg[17][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(6),
      Q => \dataBuffer_reg[17]_15\(6),
      R => '0'
    );
\dataBuffer_reg[17][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(7),
      Q => \dataBuffer_reg[17]_15\(7),
      R => '0'
    );
\dataBuffer_reg[17][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(8),
      Q => \dataBuffer_reg[17]_15\(8),
      R => '0'
    );
\dataBuffer_reg[17][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg17(9),
      Q => \dataBuffer_reg[17]_15\(9),
      R => '0'
    );
\dataBuffer_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(0),
      Q => \dataBuffer_reg[1]_1\(0),
      R => '0'
    );
\dataBuffer_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(10),
      Q => \dataBuffer_reg[1]_1\(10),
      R => '0'
    );
\dataBuffer_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(11),
      Q => \dataBuffer_reg[1]_1\(11),
      R => '0'
    );
\dataBuffer_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(12),
      Q => \dataBuffer_reg[1]_1\(12),
      R => '0'
    );
\dataBuffer_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(13),
      Q => \dataBuffer_reg[1]_1\(13),
      R => '0'
    );
\dataBuffer_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(14),
      Q => \dataBuffer_reg[1]_1\(14),
      R => '0'
    );
\dataBuffer_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(15),
      Q => \dataBuffer_reg[1]_1\(15),
      R => '0'
    );
\dataBuffer_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(1),
      Q => \dataBuffer_reg[1]_1\(1),
      R => '0'
    );
\dataBuffer_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(2),
      Q => \dataBuffer_reg[1]_1\(2),
      R => '0'
    );
\dataBuffer_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(3),
      Q => \dataBuffer_reg[1]_1\(3),
      R => '0'
    );
\dataBuffer_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(4),
      Q => \dataBuffer_reg[1]_1\(4),
      R => '0'
    );
\dataBuffer_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(5),
      Q => \dataBuffer_reg[1]_1\(5),
      R => '0'
    );
\dataBuffer_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(6),
      Q => \dataBuffer_reg[1]_1\(6),
      R => '0'
    );
\dataBuffer_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(7),
      Q => \dataBuffer_reg[1]_1\(7),
      R => '0'
    );
\dataBuffer_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(8),
      Q => \dataBuffer_reg[1]_1\(8),
      R => '0'
    );
\dataBuffer_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg1(9),
      Q => \dataBuffer_reg[1]_1\(9),
      R => '0'
    );
\dataBuffer_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(0),
      Q => \dataBuffer_reg[2]_2\(0),
      R => '0'
    );
\dataBuffer_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(10),
      Q => \dataBuffer_reg[2]_2\(10),
      R => '0'
    );
\dataBuffer_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(11),
      Q => \dataBuffer_reg[2]_2\(11),
      R => '0'
    );
\dataBuffer_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(12),
      Q => \dataBuffer_reg[2]_2\(12),
      R => '0'
    );
\dataBuffer_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(13),
      Q => \dataBuffer_reg[2]_2\(13),
      R => '0'
    );
\dataBuffer_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(14),
      Q => \dataBuffer_reg[2]_2\(14),
      R => '0'
    );
\dataBuffer_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(15),
      Q => \dataBuffer_reg[2]_2\(15),
      R => '0'
    );
\dataBuffer_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(1),
      Q => \dataBuffer_reg[2]_2\(1),
      R => '0'
    );
\dataBuffer_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(2),
      Q => \dataBuffer_reg[2]_2\(2),
      R => '0'
    );
\dataBuffer_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(3),
      Q => \dataBuffer_reg[2]_2\(3),
      R => '0'
    );
\dataBuffer_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(4),
      Q => \dataBuffer_reg[2]_2\(4),
      R => '0'
    );
\dataBuffer_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(5),
      Q => \dataBuffer_reg[2]_2\(5),
      R => '0'
    );
\dataBuffer_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(6),
      Q => \dataBuffer_reg[2]_2\(6),
      R => '0'
    );
\dataBuffer_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(7),
      Q => \dataBuffer_reg[2]_2\(7),
      R => '0'
    );
\dataBuffer_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(8),
      Q => \dataBuffer_reg[2]_2\(8),
      R => '0'
    );
\dataBuffer_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg2(9),
      Q => \dataBuffer_reg[2]_2\(9),
      R => '0'
    );
\dataBuffer_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(0),
      Q => \dataBuffer_reg[3]_3\(0),
      R => '0'
    );
\dataBuffer_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(10),
      Q => \dataBuffer_reg[3]_3\(10),
      R => '0'
    );
\dataBuffer_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(11),
      Q => \dataBuffer_reg[3]_3\(11),
      R => '0'
    );
\dataBuffer_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(12),
      Q => \dataBuffer_reg[3]_3\(12),
      R => '0'
    );
\dataBuffer_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(13),
      Q => \dataBuffer_reg[3]_3\(13),
      R => '0'
    );
\dataBuffer_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(14),
      Q => \dataBuffer_reg[3]_3\(14),
      R => '0'
    );
\dataBuffer_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(15),
      Q => \dataBuffer_reg[3]_3\(15),
      R => '0'
    );
\dataBuffer_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(16),
      Q => \dataBuffer_reg[3]_3\(16),
      R => '0'
    );
\dataBuffer_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(17),
      Q => \dataBuffer_reg[3]_3\(17),
      R => '0'
    );
\dataBuffer_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(18),
      Q => \dataBuffer_reg[3]_3\(18),
      R => '0'
    );
\dataBuffer_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(19),
      Q => \dataBuffer_reg[3]_3\(19),
      R => '0'
    );
\dataBuffer_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(1),
      Q => \dataBuffer_reg[3]_3\(1),
      R => '0'
    );
\dataBuffer_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(20),
      Q => \dataBuffer_reg[3]_3\(20),
      R => '0'
    );
\dataBuffer_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(21),
      Q => \dataBuffer_reg[3]_3\(21),
      R => '0'
    );
\dataBuffer_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(22),
      Q => \dataBuffer_reg[3]_3\(22),
      R => '0'
    );
\dataBuffer_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(23),
      Q => \dataBuffer_reg[3]_3\(23),
      R => '0'
    );
\dataBuffer_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(24),
      Q => \dataBuffer_reg[3]_3\(24),
      R => '0'
    );
\dataBuffer_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(25),
      Q => \dataBuffer_reg[3]_3\(25),
      R => '0'
    );
\dataBuffer_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(26),
      Q => \dataBuffer_reg[3]_3\(26),
      R => '0'
    );
\dataBuffer_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(27),
      Q => \dataBuffer_reg[3]_3\(27),
      R => '0'
    );
\dataBuffer_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(28),
      Q => \dataBuffer_reg[3]_3\(28),
      R => '0'
    );
\dataBuffer_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(29),
      Q => \dataBuffer_reg[3]_3\(29),
      R => '0'
    );
\dataBuffer_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(2),
      Q => \dataBuffer_reg[3]_3\(2),
      R => '0'
    );
\dataBuffer_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(30),
      Q => \dataBuffer_reg[3]_3\(30),
      R => '0'
    );
\dataBuffer_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(31),
      Q => \dataBuffer_reg[3]_3\(31),
      R => '0'
    );
\dataBuffer_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(3),
      Q => \dataBuffer_reg[3]_3\(3),
      R => '0'
    );
\dataBuffer_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(4),
      Q => \dataBuffer_reg[3]_3\(4),
      R => '0'
    );
\dataBuffer_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(5),
      Q => \dataBuffer_reg[3]_3\(5),
      R => '0'
    );
\dataBuffer_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(6),
      Q => \dataBuffer_reg[3]_3\(6),
      R => '0'
    );
\dataBuffer_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(7),
      Q => \dataBuffer_reg[3]_3\(7),
      R => '0'
    );
\dataBuffer_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(8),
      Q => \dataBuffer_reg[3]_3\(8),
      R => '0'
    );
\dataBuffer_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg3(9),
      Q => \dataBuffer_reg[3]_3\(9),
      R => '0'
    );
\dataBuffer_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(0),
      Q => \dataBuffer_reg[4]_4\(0),
      R => '0'
    );
\dataBuffer_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(10),
      Q => \dataBuffer_reg[4]_4\(10),
      R => '0'
    );
\dataBuffer_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(11),
      Q => \dataBuffer_reg[4]_4\(11),
      R => '0'
    );
\dataBuffer_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(12),
      Q => \dataBuffer_reg[4]_4\(12),
      R => '0'
    );
\dataBuffer_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(13),
      Q => \dataBuffer_reg[4]_4\(13),
      R => '0'
    );
\dataBuffer_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(14),
      Q => \dataBuffer_reg[4]_4\(14),
      R => '0'
    );
\dataBuffer_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(15),
      Q => \dataBuffer_reg[4]_4\(15),
      R => '0'
    );
\dataBuffer_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(1),
      Q => \dataBuffer_reg[4]_4\(1),
      R => '0'
    );
\dataBuffer_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(2),
      Q => \dataBuffer_reg[4]_4\(2),
      R => '0'
    );
\dataBuffer_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(3),
      Q => \dataBuffer_reg[4]_4\(3),
      R => '0'
    );
\dataBuffer_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(4),
      Q => \dataBuffer_reg[4]_4\(4),
      R => '0'
    );
\dataBuffer_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(5),
      Q => \dataBuffer_reg[4]_4\(5),
      R => '0'
    );
\dataBuffer_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(6),
      Q => \dataBuffer_reg[4]_4\(6),
      R => '0'
    );
\dataBuffer_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(7),
      Q => \dataBuffer_reg[4]_4\(7),
      R => '0'
    );
\dataBuffer_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(8),
      Q => \dataBuffer_reg[4]_4\(8),
      R => '0'
    );
\dataBuffer_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg4(9),
      Q => \dataBuffer_reg[4]_4\(9),
      R => '0'
    );
\dataBuffer_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(0),
      Q => \dataBuffer_reg[5]_5\(0),
      R => '0'
    );
\dataBuffer_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(10),
      Q => \dataBuffer_reg[5]_5\(10),
      R => '0'
    );
\dataBuffer_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(11),
      Q => \dataBuffer_reg[5]_5\(11),
      R => '0'
    );
\dataBuffer_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(12),
      Q => \dataBuffer_reg[5]_5\(12),
      R => '0'
    );
\dataBuffer_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(13),
      Q => \dataBuffer_reg[5]_5\(13),
      R => '0'
    );
\dataBuffer_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(14),
      Q => \dataBuffer_reg[5]_5\(14),
      R => '0'
    );
\dataBuffer_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(15),
      Q => \dataBuffer_reg[5]_5\(15),
      R => '0'
    );
\dataBuffer_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(16),
      Q => \dataBuffer_reg[5]_5\(16),
      R => '0'
    );
\dataBuffer_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(17),
      Q => \dataBuffer_reg[5]_5\(17),
      R => '0'
    );
\dataBuffer_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(18),
      Q => \dataBuffer_reg[5]_5\(18),
      R => '0'
    );
\dataBuffer_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(19),
      Q => \dataBuffer_reg[5]_5\(19),
      R => '0'
    );
\dataBuffer_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(1),
      Q => \dataBuffer_reg[5]_5\(1),
      R => '0'
    );
\dataBuffer_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(20),
      Q => \dataBuffer_reg[5]_5\(20),
      R => '0'
    );
\dataBuffer_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(21),
      Q => \dataBuffer_reg[5]_5\(21),
      R => '0'
    );
\dataBuffer_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(22),
      Q => \dataBuffer_reg[5]_5\(22),
      R => '0'
    );
\dataBuffer_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(23),
      Q => \dataBuffer_reg[5]_5\(23),
      R => '0'
    );
\dataBuffer_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(24),
      Q => \dataBuffer_reg[5]_5\(24),
      R => '0'
    );
\dataBuffer_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(25),
      Q => \dataBuffer_reg[5]_5\(25),
      R => '0'
    );
\dataBuffer_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(26),
      Q => \dataBuffer_reg[5]_5\(26),
      R => '0'
    );
\dataBuffer_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(27),
      Q => \dataBuffer_reg[5]_5\(27),
      R => '0'
    );
\dataBuffer_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(28),
      Q => \dataBuffer_reg[5]_5\(28),
      R => '0'
    );
\dataBuffer_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(29),
      Q => \dataBuffer_reg[5]_5\(29),
      R => '0'
    );
\dataBuffer_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(2),
      Q => \dataBuffer_reg[5]_5\(2),
      R => '0'
    );
\dataBuffer_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(30),
      Q => \dataBuffer_reg[5]_5\(30),
      R => '0'
    );
\dataBuffer_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(31),
      Q => \dataBuffer_reg[5]_5\(31),
      R => '0'
    );
\dataBuffer_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(3),
      Q => \dataBuffer_reg[5]_5\(3),
      R => '0'
    );
\dataBuffer_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(4),
      Q => \dataBuffer_reg[5]_5\(4),
      R => '0'
    );
\dataBuffer_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(5),
      Q => \dataBuffer_reg[5]_5\(5),
      R => '0'
    );
\dataBuffer_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(6),
      Q => \dataBuffer_reg[5]_5\(6),
      R => '0'
    );
\dataBuffer_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(7),
      Q => \dataBuffer_reg[5]_5\(7),
      R => '0'
    );
\dataBuffer_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(8),
      Q => \dataBuffer_reg[5]_5\(8),
      R => '0'
    );
\dataBuffer_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg5(9),
      Q => \dataBuffer_reg[5]_5\(9),
      R => '0'
    );
\dataBuffer_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(0),
      Q => \dataBuffer_reg[8]_6\(0),
      R => '0'
    );
\dataBuffer_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(10),
      Q => \dataBuffer_reg[8]_6\(10),
      R => '0'
    );
\dataBuffer_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(11),
      Q => \dataBuffer_reg[8]_6\(11),
      R => '0'
    );
\dataBuffer_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(12),
      Q => \dataBuffer_reg[8]_6\(12),
      R => '0'
    );
\dataBuffer_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(13),
      Q => \dataBuffer_reg[8]_6\(13),
      R => '0'
    );
\dataBuffer_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(14),
      Q => \dataBuffer_reg[8]_6\(14),
      R => '0'
    );
\dataBuffer_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(15),
      Q => \dataBuffer_reg[8]_6\(15),
      R => '0'
    );
\dataBuffer_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(1),
      Q => \dataBuffer_reg[8]_6\(1),
      R => '0'
    );
\dataBuffer_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(2),
      Q => \dataBuffer_reg[8]_6\(2),
      R => '0'
    );
\dataBuffer_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(3),
      Q => \dataBuffer_reg[8]_6\(3),
      R => '0'
    );
\dataBuffer_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(4),
      Q => \dataBuffer_reg[8]_6\(4),
      R => '0'
    );
\dataBuffer_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(5),
      Q => \dataBuffer_reg[8]_6\(5),
      R => '0'
    );
\dataBuffer_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(6),
      Q => \dataBuffer_reg[8]_6\(6),
      R => '0'
    );
\dataBuffer_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(7),
      Q => \dataBuffer_reg[8]_6\(7),
      R => '0'
    );
\dataBuffer_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(8),
      Q => \dataBuffer_reg[8]_6\(8),
      R => '0'
    );
\dataBuffer_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg8(9),
      Q => \dataBuffer_reg[8]_6\(9),
      R => '0'
    );
\dataBuffer_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(0),
      Q => \dataBuffer_reg[9]_7\(0),
      R => '0'
    );
\dataBuffer_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(10),
      Q => \dataBuffer_reg[9]_7\(10),
      R => '0'
    );
\dataBuffer_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(11),
      Q => \dataBuffer_reg[9]_7\(11),
      R => '0'
    );
\dataBuffer_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(12),
      Q => \dataBuffer_reg[9]_7\(12),
      R => '0'
    );
\dataBuffer_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(13),
      Q => \dataBuffer_reg[9]_7\(13),
      R => '0'
    );
\dataBuffer_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(14),
      Q => \dataBuffer_reg[9]_7\(14),
      R => '0'
    );
\dataBuffer_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(15),
      Q => \dataBuffer_reg[9]_7\(15),
      R => '0'
    );
\dataBuffer_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(1),
      Q => \dataBuffer_reg[9]_7\(1),
      R => '0'
    );
\dataBuffer_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(2),
      Q => \dataBuffer_reg[9]_7\(2),
      R => '0'
    );
\dataBuffer_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(3),
      Q => \dataBuffer_reg[9]_7\(3),
      R => '0'
    );
\dataBuffer_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(4),
      Q => \dataBuffer_reg[9]_7\(4),
      R => '0'
    );
\dataBuffer_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(5),
      Q => \dataBuffer_reg[9]_7\(5),
      R => '0'
    );
\dataBuffer_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(6),
      Q => \dataBuffer_reg[9]_7\(6),
      R => '0'
    );
\dataBuffer_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(7),
      Q => \dataBuffer_reg[9]_7\(7),
      R => '0'
    );
\dataBuffer_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(8),
      Q => \dataBuffer_reg[9]_7\(8),
      R => '0'
    );
\dataBuffer_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => config_axis_aclk,
      CE => '1',
      D => slv_reg9(9),
      Q => \dataBuffer_reg[9]_7\(9),
      R => '0'
    );
\dsR[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \dsR[7]_i_6_n_0\,
      I1 => \Red[7]_i_15_n_0\,
      I2 => configReg6(1),
      I3 => configReg6(31),
      I4 => configReg6(30),
      I5 => \Red[7]_i_16_n_0\,
      O => \dsR_reg[0]_0\
    );
\dsR[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001101"
    )
        port map (
      I0 => \dsR[7]_i_6_n_0\,
      I1 => \Red[7]_i_15_n_0\,
      I2 => configReg6(1),
      I3 => configReg6(0),
      I4 => \dsR[7]_i_7_n_0\,
      I5 => \Red[7]_i_16_n_0\,
      O => \dsR_reg[0]\
    );
\dsR[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Red[7]_i_26_n_0\,
      I1 => \dsR[7]_i_8_n_0\,
      I2 => configReg6(17),
      I3 => configReg6(16),
      I4 => \dsR[7]_i_9_n_0\,
      I5 => \Red[7]_i_17_n_0\,
      O => \dsR[7]_i_6_n_0\
    );
\dsR[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => configReg6(31),
      I1 => configReg6(30),
      O => \dsR[7]_i_7_n_0\
    );
\dsR[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => configReg6(12),
      I1 => configReg6(5),
      I2 => configReg6(15),
      I3 => configReg6(6),
      O => \dsR[7]_i_8_n_0\
    );
\dsR[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => configReg6(2),
      I1 => configReg6(3),
      O => \dsR[7]_i_9_n_0\
    );
oValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB8AAFFAAB8AA00"
    )
        port map (
      I0 => qValid,
      I1 => oValid_i_2_n_0,
      I2 => oValid,
      I3 => \^ovalid_reg_0\,
      I4 => oValid_i_3_n_0,
      I5 => d4en,
      O => oValid_reg
    );
oValid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \Red[7]_i_16_n_0\,
      I1 => configReg6(3),
      I2 => configReg6(2),
      I3 => configReg6(0),
      I4 => configReg6(1),
      I5 => \Red[7]_i_17_n_0\,
      O => oValid_i_2_n_0
    );
oValid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \Red[7]_i_16_n_0\,
      I1 => configReg6(3),
      I2 => configReg6(2),
      I3 => configReg6(0),
      I4 => configReg6(1),
      I5 => \Red[7]_i_17_n_0\,
      O => oValid_i_3_n_0
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => config_axis_wvalid,
      I1 => config_axis_awvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(2),
      O => \slv_reg0[31]_i_2_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(7),
      D => config_axis_wdata(0),
      Q => slv_reg0(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(15),
      D => config_axis_wdata(10),
      Q => slv_reg0(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(15),
      D => config_axis_wdata(11),
      Q => slv_reg0(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(15),
      D => config_axis_wdata(12),
      Q => slv_reg0(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(15),
      D => config_axis_wdata(13),
      Q => slv_reg0(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(15),
      D => config_axis_wdata(14),
      Q => slv_reg0(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(15),
      D => config_axis_wdata(15),
      Q => slv_reg0(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(23),
      D => config_axis_wdata(16),
      Q => slv_reg0(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(23),
      D => config_axis_wdata(17),
      Q => slv_reg0(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(23),
      D => config_axis_wdata(18),
      Q => slv_reg0(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(23),
      D => config_axis_wdata(19),
      Q => slv_reg0(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(7),
      D => config_axis_wdata(1),
      Q => slv_reg0(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(23),
      D => config_axis_wdata(20),
      Q => slv_reg0(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(23),
      D => config_axis_wdata(21),
      Q => slv_reg0(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(23),
      D => config_axis_wdata(22),
      Q => slv_reg0(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(23),
      D => config_axis_wdata(23),
      Q => slv_reg0(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(31),
      D => config_axis_wdata(24),
      Q => slv_reg0(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(31),
      D => config_axis_wdata(25),
      Q => slv_reg0(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(31),
      D => config_axis_wdata(26),
      Q => slv_reg0(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(31),
      D => config_axis_wdata(27),
      Q => slv_reg0(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(31),
      D => config_axis_wdata(28),
      Q => slv_reg0(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(31),
      D => config_axis_wdata(29),
      Q => slv_reg0(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(7),
      D => config_axis_wdata(2),
      Q => slv_reg0(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(31),
      D => config_axis_wdata(30),
      Q => slv_reg0(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(31),
      D => config_axis_wdata(31),
      Q => slv_reg0(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(7),
      D => config_axis_wdata(3),
      Q => slv_reg0(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(7),
      D => config_axis_wdata(4),
      Q => slv_reg0(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(7),
      D => config_axis_wdata(5),
      Q => slv_reg0(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(7),
      D => config_axis_wdata(6),
      Q => slv_reg0(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(7),
      D => config_axis_wdata(7),
      Q => slv_reg0(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(15),
      D => config_axis_wdata(8),
      Q => slv_reg0(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => p_1_in(15),
      D => config_axis_wdata(9),
      Q => slv_reg0(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg10[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(1),
      O => \slv_reg10[15]_i_1_n_0\
    );
\slv_reg10[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(2),
      O => \slv_reg10[23]_i_1_n_0\
    );
\slv_reg10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(3),
      O => \slv_reg10[31]_i_1_n_0\
    );
\slv_reg10[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(0),
      O => \slv_reg10[7]_i_1_n_0\
    );
\slv_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg10(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg10(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg10(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg10(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg10(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg10(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg10(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg10(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg10(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg10(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg10(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg10(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg10(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg10(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg10(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg10(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg10(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg10(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg10(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg10(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg10(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg10(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg10(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg10(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg10(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg10(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg10(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg10(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg10(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg10(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg10(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg10(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg11[15]_i_1_n_0\
    );
\slv_reg11[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg11[23]_i_1_n_0\
    );
\slv_reg11[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg11[31]_i_1_n_0\
    );
\slv_reg11[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg11[7]_i_1_n_0\
    );
\slv_reg11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg11(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg11(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg11(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg11(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg11(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg11(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg11(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg11(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg11(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg11(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg11(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg11(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg11(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg11(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg11(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg11(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg11(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg11(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg11(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg11(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg11(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg11(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg11(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg11(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg11(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg11(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg11(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg11(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg11(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg11(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg11(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg11(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg12[15]_i_1_n_0\
    );
\slv_reg12[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg12[23]_i_1_n_0\
    );
\slv_reg12[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg12[31]_i_1_n_0\
    );
\slv_reg12[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg12[7]_i_1_n_0\
    );
\slv_reg12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg12(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg12(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg12(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg12(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg12(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg12(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg12(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg12(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg12(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg12(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg12(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg12(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg12(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg12(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg12(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg12(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg12(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg12(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg12(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg12(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg12(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg12(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg12(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg12(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg12(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg12(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg12(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg12(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg12(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg12(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg12(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg12(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg4[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg13[15]_i_1_n_0\
    );
\slv_reg13[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg4[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg13[23]_i_1_n_0\
    );
\slv_reg13[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg4[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg13[31]_i_1_n_0\
    );
\slv_reg13[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg4[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg13[7]_i_1_n_0\
    );
\slv_reg13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg13(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg13(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg13(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg13(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg13(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg13(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg13(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg13(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg13(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg13(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg13(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg13(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg13(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg13(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg13(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg13(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg13(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg13(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg13(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg13(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg13(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg13(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg13(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg13(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg13(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg13(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg13(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg13(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg13(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg13(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg13(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg13(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg14[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(1),
      O => \slv_reg14[15]_i_1_n_0\
    );
\slv_reg14[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(2),
      O => \slv_reg14[23]_i_1_n_0\
    );
\slv_reg14[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(3),
      O => \slv_reg14[31]_i_1_n_0\
    );
\slv_reg14[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(0),
      O => \slv_reg14[7]_i_1_n_0\
    );
\slv_reg14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg14(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg14(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg14(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg14(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg14(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg14(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg14(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg14(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg14(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg14(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg14(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg14(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg14(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg14(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg14(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg14(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg14(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg14(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg14(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg14(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg14(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg14(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg14(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg14(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg14(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg14(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg14(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg14(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg14(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg14(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg14(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg14(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg15[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg4[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg15[15]_i_1_n_0\
    );
\slv_reg15[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg4[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg15[23]_i_1_n_0\
    );
\slv_reg15[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg4[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg15[31]_i_1_n_0\
    );
\slv_reg15[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg4[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg15[7]_i_1_n_0\
    );
\slv_reg15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg15(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg15(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg15(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg15(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg15(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg15(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg15(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg15(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg15(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg15(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg15(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg15(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg15(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg15(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg15(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg15(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg15(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg15(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg15(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg15(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg15(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg15(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg15(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg15(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg15(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg15(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg15(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg15(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg15(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg15(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg15(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg15(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg16[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg16[15]_i_1_n_0\
    );
\slv_reg16[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg16[23]_i_1_n_0\
    );
\slv_reg16[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg16[31]_i_1_n_0\
    );
\slv_reg16[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg16[7]_i_1_n_0\
    );
\slv_reg16_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg16(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg16(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg16(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg16(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg16(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg16(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg16(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg16(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg16(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg16(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg16(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg16(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg16(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg16(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg16(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg16(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg16(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg16(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg16(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg16(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg16(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg16(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg16(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg16(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg16(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg16(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg16(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg16(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg16(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg16(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg16(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg16(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg17[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(1),
      O => \slv_reg17[15]_i_1_n_0\
    );
\slv_reg17[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(2),
      O => \slv_reg17[23]_i_1_n_0\
    );
\slv_reg17[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(3),
      O => \slv_reg17[31]_i_1_n_0\
    );
\slv_reg17[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(0),
      O => \slv_reg17[7]_i_1_n_0\
    );
\slv_reg17_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg17(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg17(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg17(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg17(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg17(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg17(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg17(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg17(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg17(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg17(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg17(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg17(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg17(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg17(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg17(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg17(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg17(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg17(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg17(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg17(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg17(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg17(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg17(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg17(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg17(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg17(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg17(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg17(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg17(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg17(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg17(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg17(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg18[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(1),
      O => \slv_reg18[15]_i_1_n_0\
    );
\slv_reg18[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(2),
      O => \slv_reg18[23]_i_1_n_0\
    );
\slv_reg18[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(3),
      O => \slv_reg18[31]_i_1_n_0\
    );
\slv_reg18[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(0),
      O => \slv_reg18[7]_i_1_n_0\
    );
\slv_reg18_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg18(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg18(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg18(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg18(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg18(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg18(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg18(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg18(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg18(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg18(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg18(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg18(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg18(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg18(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg18(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg18(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg18(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg18(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg18(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg18(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg18(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg18(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg18(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg18(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg18(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg18(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg18(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg18(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg18(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg18(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg18(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg18(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg19[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg19[15]_i_1_n_0\
    );
\slv_reg19[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg19[23]_i_1_n_0\
    );
\slv_reg19[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg19[31]_i_1_n_0\
    );
\slv_reg19[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg19[7]_i_1_n_0\
    );
\slv_reg19_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg19(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg19(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg19(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg19(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg19(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg19(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg19(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg19(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg19(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg19(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg19(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg19(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg19(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg19(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg19(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg19(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg19(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg19(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg19(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg19(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg19(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg19(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg19(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg19(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg19(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg19(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg19(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg19(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg19(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg19(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg19(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg19(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => config_axis_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => config_axis_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => config_axis_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => config_axis_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg1(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg1(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg1(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg1(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg1(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg1(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg1(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg1(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg1(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg1(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg1(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg1(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg1(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg1(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg1(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg1(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg1(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg1(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg1(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg1(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg1(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg1(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg1(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg1(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg1(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg20[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg20[15]_i_1_n_0\
    );
\slv_reg20[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg20[23]_i_1_n_0\
    );
\slv_reg20[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg20[31]_i_1_n_0\
    );
\slv_reg20[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg20[7]_i_1_n_0\
    );
\slv_reg20_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg20(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg20(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg20(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg20(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg20(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg20(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg20(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg20(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg20(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg20(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg20(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg20(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg20(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg20(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg20(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg20(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg20(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg20(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg20(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg20(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg20(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg20(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg20(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg20(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg20(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg20(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg20(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg20(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg20(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg20(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg20(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg20_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg20(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg21[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(1),
      O => \slv_reg21[15]_i_1_n_0\
    );
\slv_reg21[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(2),
      O => \slv_reg21[23]_i_1_n_0\
    );
\slv_reg21[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(3),
      O => \slv_reg21[31]_i_1_n_0\
    );
\slv_reg21[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(0),
      O => \slv_reg21[7]_i_1_n_0\
    );
\slv_reg21_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg21(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg21(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg21(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg21(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg21(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg21(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg21(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg21(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg21(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg21(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg21(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg21(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg21(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg21(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg21(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg21(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg21(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg21(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg21(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg21(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg21(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg21(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg21(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg21(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg21(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg21(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg21(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg21(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg21(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg21(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg21(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg21_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg21(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg22[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(1),
      O => \slv_reg22[15]_i_1_n_0\
    );
\slv_reg22[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(2),
      O => \slv_reg22[23]_i_1_n_0\
    );
\slv_reg22[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(3),
      O => \slv_reg22[31]_i_1_n_0\
    );
\slv_reg22[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(0),
      O => \slv_reg22[7]_i_1_n_0\
    );
\slv_reg22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg22(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg22(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg22(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg22(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg22(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg22(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg22(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg22(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg22(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg22(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg22(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg22(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg22(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg22(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg22(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg22(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg22(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg22(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg22(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg22(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg22(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg22(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg22(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg22(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg22(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg22(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg22(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg22(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg22(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg22(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg22(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg22(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg23[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg23[15]_i_1_n_0\
    );
\slv_reg23[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg23[23]_i_1_n_0\
    );
\slv_reg23[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg23[31]_i_1_n_0\
    );
\slv_reg23[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg23[7]_i_1_n_0\
    );
\slv_reg23_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg23(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg23(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg23(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg23(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg23(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg23(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg23(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg23(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg23(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg23(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg23(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg23(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg23(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg23(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg23(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg23(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg23(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg23(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg23(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg23(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg23(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg23(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg23(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg23(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg23(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg23(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg23(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg23(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg23(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg23(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg23(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg23_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg23(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg24[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg24[15]_i_1_n_0\
    );
\slv_reg24[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg24[23]_i_1_n_0\
    );
\slv_reg24[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg24[31]_i_1_n_0\
    );
\slv_reg24[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg24[7]_i_1_n_0\
    );
\slv_reg24_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg24(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg24(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg24(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg24(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg24(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg24(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg24(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg24(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg24(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg24(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg24(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg24(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg24(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg24(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg24(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg24(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg24(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg24(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg24(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg24(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg24(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg24(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg24(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg24(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg24(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg24(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg24(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg24(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg24(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg24(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg24(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg24(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg25[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(1),
      O => \slv_reg25[15]_i_1_n_0\
    );
\slv_reg25[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(2),
      O => \slv_reg25[23]_i_1_n_0\
    );
\slv_reg25[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(3),
      O => \slv_reg25[31]_i_1_n_0\
    );
\slv_reg25[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(0),
      O => \slv_reg25[7]_i_1_n_0\
    );
\slv_reg25_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg25(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg25(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg25(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg25(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg25(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg25(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg25(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg25(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg25(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg25(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg25(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg25(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg25(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg25(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg25(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg25(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg25(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg25(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg25(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg25(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg25(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg25(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg25(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg25(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg25(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg25(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg25(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg25(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg25(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg25(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg25(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg25_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg25(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg26[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(1),
      O => \slv_reg26[15]_i_1_n_0\
    );
\slv_reg26[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(2),
      O => \slv_reg26[23]_i_1_n_0\
    );
\slv_reg26[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(3),
      O => \slv_reg26[31]_i_1_n_0\
    );
\slv_reg26[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => config_axis_wstrb(0),
      O => \slv_reg26[7]_i_1_n_0\
    );
\slv_reg26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg26(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg26(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg26(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg26(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg26(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg26(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg26(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg26(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg26(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg26(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg26(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg26(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg26(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg26(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg26(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg26(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg26(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg26(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg26(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg26(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg26(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg26(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg26(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg26(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg26(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg26(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg26(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg26(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg26(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg26(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg26(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg26_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg26(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg27[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg27[15]_i_1_n_0\
    );
\slv_reg27[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg27[23]_i_1_n_0\
    );
\slv_reg27[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg27[31]_i_1_n_0\
    );
\slv_reg27[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg27[7]_i_1_n_0\
    );
\slv_reg27_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg27(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg27(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg27(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg27(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg27(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg27(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg27(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg27(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg27(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg27(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg27(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg27(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg27(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg27(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg27(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg27(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg27(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg27(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg27(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg27(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg27(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg27(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg27(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg27(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg27(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg27(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg27(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg27(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg27(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg27(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg27(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg27_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg27(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg28[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg28[15]_i_1_n_0\
    );
\slv_reg28[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg28[23]_i_1_n_0\
    );
\slv_reg28[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg28[31]_i_1_n_0\
    );
\slv_reg28[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg28[7]_i_1_n_0\
    );
\slv_reg28_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg28(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg28(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg28(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg28(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg28(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg28(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg28(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg28(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg28(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg28(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg28(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg28(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg28(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg28(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg28(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg28(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg28(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg28(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg28(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg28(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg28(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg28(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg28(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg28(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg28(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg28(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg28(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg28(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg28(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg28(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg28(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg28_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg28(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(2),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(3),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg2(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg2(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg2(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg2(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg2(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg2(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg2(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg2(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg2(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg2(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg2(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg2(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg2(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg2(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg2(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg2(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg2(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg2(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg2(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg2(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg2(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg2(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg2(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg2(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg2(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg2(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg2(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg2(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg2(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg2(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg2(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg2(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => config_axis_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => config_axis_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => config_axis_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg0[31]_i_2_n_0\,
      I3 => config_axis_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg3(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg3(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg3(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg3(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg3(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg3(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg3(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg3(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg3(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg3(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg3(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg3(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg3(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg3(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg3(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg3(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg3(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg3(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg3(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg3(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg3(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg3(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg3(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg3(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg3(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg3(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg3(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg3(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg3(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg3(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg3(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg3(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => config_axis_wvalid,
      I1 => config_axis_awvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(2),
      O => \slv_reg4[31]_i_2_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg4(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg4(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg4(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg4(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg4(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg4(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg4(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg4(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg4(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg4(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg4(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg4(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg4(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg4(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg4(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg4(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg4(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg4(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg4(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg4(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg4(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg4(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg4(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg4(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg4(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg4(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg4(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg4(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg4(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg4(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg4(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg4(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => config_axis_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => config_axis_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => config_axis_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => config_axis_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg5(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg5(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg5(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg5(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg5(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg5(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg5(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg5(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg5(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg5(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg5(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg5(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg5(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg5(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg5(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg5(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg5(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg5(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg5(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg5(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg5(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg5(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg5(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg5(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg5(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg5(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg5(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg5(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg5(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg5(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg5(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg5(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(1),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(2),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(3),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg4[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => config_axis_wstrb(0),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg6(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg6(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg6(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg6(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg6(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg6(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg6(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg6(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg6(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg6(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg6(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg6(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg6(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg6(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg6(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg6(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg6(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg6(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg6(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg6(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg6(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg6(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg6(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg6(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg6(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg6(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg6(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg6(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg6(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg6(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg6(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg6(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => config_axis_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => config_axis_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => config_axis_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \slv_reg4[31]_i_2_n_0\,
      I3 => config_axis_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg7(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg7(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg7(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg7(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg7(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg7(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg7(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg7(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg7(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg7(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg7(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg7(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg7(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg7(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg7(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg7(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg7(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg7(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg7(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg7(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg7(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg7(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg7(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg7(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg7(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg7(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg7(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg7(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg7(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg7(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg7(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg7(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(1),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(2),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(3),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => config_axis_wstrb(0),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg8(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg8(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg8(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg8(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg8(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg8(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg8(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg8(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg8(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg8(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg8(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg8(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg8(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg8(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg8(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg8(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg8(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg8(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg8(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg8(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg8(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg8(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg8(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg8(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg8(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg8(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg8(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg8(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg8(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg8(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg8(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg8(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \slv_reg0[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => config_axis_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => config_axis_wdata(0),
      Q => slv_reg9(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => config_axis_wdata(10),
      Q => slv_reg9(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => config_axis_wdata(11),
      Q => slv_reg9(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => config_axis_wdata(12),
      Q => slv_reg9(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => config_axis_wdata(13),
      Q => slv_reg9(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => config_axis_wdata(14),
      Q => slv_reg9(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => config_axis_wdata(15),
      Q => slv_reg9(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => config_axis_wdata(16),
      Q => slv_reg9(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => config_axis_wdata(17),
      Q => slv_reg9(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => config_axis_wdata(18),
      Q => slv_reg9(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => config_axis_wdata(19),
      Q => slv_reg9(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => config_axis_wdata(1),
      Q => slv_reg9(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => config_axis_wdata(20),
      Q => slv_reg9(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => config_axis_wdata(21),
      Q => slv_reg9(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => config_axis_wdata(22),
      Q => slv_reg9(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => config_axis_wdata(23),
      Q => slv_reg9(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => config_axis_wdata(24),
      Q => slv_reg9(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => config_axis_wdata(25),
      Q => slv_reg9(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => config_axis_wdata(26),
      Q => slv_reg9(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => config_axis_wdata(27),
      Q => slv_reg9(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => config_axis_wdata(28),
      Q => slv_reg9(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => config_axis_wdata(29),
      Q => slv_reg9(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => config_axis_wdata(2),
      Q => slv_reg9(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => config_axis_wdata(30),
      Q => slv_reg9(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => config_axis_wdata(31),
      Q => slv_reg9(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => config_axis_wdata(3),
      Q => slv_reg9(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => config_axis_wdata(4),
      Q => slv_reg9(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => config_axis_wdata(5),
      Q => slv_reg9(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => config_axis_wdata(6),
      Q => slv_reg9(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => config_axis_wdata(7),
      Q => slv_reg9(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => config_axis_wdata(8),
      Q => slv_reg9(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => config_axis_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => config_axis_wdata(9),
      Q => slv_reg9(9),
      R => axi_awready_i_1_n_0
    );
w2sync_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => slv_reg_wren,
      Q => w2sync_reg_srl2_n_0
    );
w2sync_reg_srl2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => config_axis_awvalid,
      I3 => config_axis_wvalid,
      O => slv_reg_wren
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_m_axis_mm2s is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    pixel_locations_address : out STD_LOGIC;
    rx_axis_tready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rgb_m_axis_aclk : in STD_LOGIC;
    rx_axis_tuser : in STD_LOGIC;
    rx_axis_tlast_reg : in STD_LOGIC;
    rx_axis_tlast : in STD_LOGIC;
    rgb_m_axis_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_m_axis_mm2s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_m_axis_mm2s is
  signal axis_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_tlast : STD_LOGIC;
  signal axis_tlast_i_1_n_0 : STD_LOGIC;
  signal axis_tuser : STD_LOGIC;
  signal m_axis_mm2s_tvalid_i_1_n_0 : STD_LOGIC;
  signal maxis_mm2s_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \maxis_mm2s_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal maxis_mm2s_tuser : STD_LOGIC;
  signal maxis_mm2s_tvalid_i_1_n_0 : STD_LOGIC;
  signal maxis_mm2s_tvalid_reg_n_0 : STD_LOGIC;
  signal maxis_mmss_tvalid : STD_LOGIC;
  signal \^pixel_locations_address\ : STD_LOGIC;
  signal \rgb_s_axis_tready_i_1__0_n_0\ : STD_LOGIC;
  signal \^rx_axis_tready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axis_tlast_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of maxis_mm2s_tvalid_i_1 : label is "soft_lutpair87";
begin
  pixel_locations_address <= \^pixel_locations_address\;
  rx_axis_tready <= \^rx_axis_tready\;
\axis_tdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(0),
      Q => axis_tdata(0),
      R => '0'
    );
\axis_tdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(10),
      Q => axis_tdata(10),
      R => '0'
    );
\axis_tdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(11),
      Q => axis_tdata(11),
      R => '0'
    );
\axis_tdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(12),
      Q => axis_tdata(12),
      R => '0'
    );
\axis_tdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(13),
      Q => axis_tdata(13),
      R => '0'
    );
\axis_tdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(14),
      Q => axis_tdata(14),
      R => '0'
    );
\axis_tdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(15),
      Q => axis_tdata(15),
      R => '0'
    );
\axis_tdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(1),
      Q => axis_tdata(1),
      R => '0'
    );
\axis_tdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(2),
      Q => axis_tdata(2),
      R => '0'
    );
\axis_tdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(3),
      Q => axis_tdata(3),
      R => '0'
    );
\axis_tdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(4),
      Q => axis_tdata(4),
      R => '0'
    );
\axis_tdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(5),
      Q => axis_tdata(5),
      R => '0'
    );
\axis_tdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(6),
      Q => axis_tdata(6),
      R => '0'
    );
\axis_tdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(7),
      Q => axis_tdata(7),
      R => '0'
    );
\axis_tdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(8),
      Q => axis_tdata(8),
      R => '0'
    );
\axis_tdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => D(9),
      Q => axis_tdata(9),
      R => '0'
    );
axis_tlast_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAA"
    )
        port map (
      I0 => axis_tlast,
      I1 => rx_axis_tlast,
      I2 => \^pixel_locations_address\,
      I3 => rgb_m_axis_aresetn,
      O => axis_tlast_i_1_n_0
    );
axis_tlast_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => axis_tlast_i_1_n_0,
      Q => axis_tlast,
      R => '0'
    );
axis_tuser_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => rx_axis_tuser,
      Q => axis_tuser,
      R => '0'
    );
\m_axis_mm2s_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(0),
      Q => m_axis_mm2s_tdata(0),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(10),
      Q => m_axis_mm2s_tdata(10),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(11),
      Q => m_axis_mm2s_tdata(11),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(12),
      Q => m_axis_mm2s_tdata(12),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(13),
      Q => m_axis_mm2s_tdata(13),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(14),
      Q => m_axis_mm2s_tdata(14),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(15),
      Q => m_axis_mm2s_tdata(15),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(1),
      Q => m_axis_mm2s_tdata(1),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(2),
      Q => m_axis_mm2s_tdata(2),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(3),
      Q => m_axis_mm2s_tdata(3),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(4),
      Q => m_axis_mm2s_tdata(4),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(5),
      Q => m_axis_mm2s_tdata(5),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(6),
      Q => m_axis_mm2s_tdata(6),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(7),
      Q => m_axis_mm2s_tdata(7),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(8),
      Q => m_axis_mm2s_tdata(8),
      R => '0'
    );
\m_axis_mm2s_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tdata(9),
      Q => m_axis_mm2s_tdata(9),
      R => '0'
    );
m_axis_mm2s_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => axis_tlast,
      Q => m_axis_mm2s_tlast,
      R => '0'
    );
m_axis_mm2s_tuser_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tuser,
      Q => m_axis_mm2s_tuser,
      R => '0'
    );
m_axis_mm2s_tvalid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => maxis_mm2s_tvalid_reg_n_0,
      I1 => maxis_mmss_tvalid,
      O => m_axis_mm2s_tvalid_i_1_n_0
    );
m_axis_mm2s_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => m_axis_mm2s_tvalid_i_1_n_0,
      Q => m_axis_mm2s_tvalid,
      R => '0'
    );
\maxis_mm2s_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rgb_m_axis_aresetn,
      I1 => \^pixel_locations_address\,
      O => \maxis_mm2s_tdata[15]_i_1_n_0\
    );
\maxis_mm2s_tdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(0),
      Q => maxis_mm2s_tdata(0),
      R => '0'
    );
\maxis_mm2s_tdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(10),
      Q => maxis_mm2s_tdata(10),
      R => '0'
    );
\maxis_mm2s_tdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(11),
      Q => maxis_mm2s_tdata(11),
      R => '0'
    );
\maxis_mm2s_tdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(12),
      Q => maxis_mm2s_tdata(12),
      R => '0'
    );
\maxis_mm2s_tdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(13),
      Q => maxis_mm2s_tdata(13),
      R => '0'
    );
\maxis_mm2s_tdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(14),
      Q => maxis_mm2s_tdata(14),
      R => '0'
    );
\maxis_mm2s_tdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(15),
      Q => maxis_mm2s_tdata(15),
      R => '0'
    );
\maxis_mm2s_tdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(1),
      Q => maxis_mm2s_tdata(1),
      R => '0'
    );
\maxis_mm2s_tdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(2),
      Q => maxis_mm2s_tdata(2),
      R => '0'
    );
\maxis_mm2s_tdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(3),
      Q => maxis_mm2s_tdata(3),
      R => '0'
    );
\maxis_mm2s_tdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(4),
      Q => maxis_mm2s_tdata(4),
      R => '0'
    );
\maxis_mm2s_tdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(5),
      Q => maxis_mm2s_tdata(5),
      R => '0'
    );
\maxis_mm2s_tdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(6),
      Q => maxis_mm2s_tdata(6),
      R => '0'
    );
\maxis_mm2s_tdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(7),
      Q => maxis_mm2s_tdata(7),
      R => '0'
    );
\maxis_mm2s_tdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(8),
      Q => maxis_mm2s_tdata(8),
      R => '0'
    );
\maxis_mm2s_tdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tdata(9),
      Q => maxis_mm2s_tdata(9),
      R => '0'
    );
maxis_mm2s_tuser_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => \maxis_mm2s_tdata[15]_i_1_n_0\,
      D => axis_tuser,
      Q => maxis_mm2s_tuser,
      R => '0'
    );
maxis_mm2s_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03AA"
    )
        port map (
      I0 => maxis_mm2s_tvalid_reg_n_0,
      I1 => \^pixel_locations_address\,
      I2 => rx_axis_tlast,
      I3 => rgb_m_axis_aresetn,
      O => maxis_mm2s_tvalid_i_1_n_0
    );
maxis_mm2s_tvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tvalid_i_1_n_0,
      Q => maxis_mm2s_tvalid_reg_n_0,
      R => '0'
    );
maxis_mmss_tvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => maxis_mm2s_tvalid_reg_n_0,
      Q => maxis_mmss_tvalid,
      R => '0'
    );
pixel_locations_address_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => rx_axis_tlast_reg,
      Q => \^pixel_locations_address\,
      R => '0'
    );
\rgb_s_axis_tready_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^rx_axis_tready\,
      I1 => \^pixel_locations_address\,
      I2 => rgb_m_axis_aresetn,
      O => \rgb_s_axis_tready_i_1__0_n_0\
    );
rgb_s_axis_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_m_axis_aclk,
      CE => '1',
      D => \rgb_s_axis_tready_i_1__0_n_0\,
      Q => \^rx_axis_tready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_rgb_m_axis is
  port (
    mpeg42XBR : out STD_LOGIC;
    rx_axis_tuser : out STD_LOGIC;
    rx_axis_tlast : out STD_LOGIC;
    rgb_m_axis_tvalid : out STD_LOGIC;
    rgb_m_axis_tlast : out STD_LOGIC;
    rgb_m_axis_tuser : out STD_LOGIC;
    rgb_s_axis_tready : out STD_LOGIC;
    pixel_locations_address_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rgb_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    en_3_reg : in STD_LOGIC;
    rgb_s_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_locations_address : in STD_LOGIC;
    rgb_m_axis_aresetn : in STD_LOGIC;
    \oYcont_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rgb_s_axis_aresetn : in STD_LOGIC;
    y : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rgb_s_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rgb_s_axis_tlast : in STD_LOGIC;
    rgb_s_axis_tuser : in STD_LOGIC;
    rgb_s_axis_tvalid : in STD_LOGIC;
    en5pvalid : in STD_LOGIC;
    rx_axis_tready : in STD_LOGIC;
    configReg4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \oYcont_reg[1]\ : in STD_LOGIC;
    eqOp : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_rgb_m_axis;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_rgb_m_axis is
  signal \FSM_sequential_VIDEO_STATES[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_VIDEO_STATES[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_VIDEO_STATES[2]_i_1_n_0\ : STD_LOGIC;
  signal VIDEO_STATES : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of VIDEO_STATES : signal is "yes";
  signal axis_sof_i_1_n_0 : STD_LOGIC;
  signal axis_sof_reg_n_0 : STD_LOGIC;
  signal \configReg4R_reg_n_0_[0]\ : STD_LOGIC;
  signal \configReg4R_reg_n_0_[1]\ : STD_LOGIC;
  signal configReg4Rr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal configRegW1r : STD_LOGIC;
  signal configRegW2r : STD_LOGIC;
  signal \^mpeg42xbr\ : STD_LOGIC;
  signal mpeg42XBR1 : STD_LOGIC;
  signal mpeg42XCR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpeg42XXX : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rgb_m_axis_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \^rgb_s_axis_tready\ : STD_LOGIC;
  signal rgb_s_axis_tready_i_1_n_0 : STD_LOGIC;
  signal rgb_s_axis_tready_i_2_n_0 : STD_LOGIC;
  signal rgb_s_axis_tready_i_3_n_0 : STD_LOGIC;
  signal rgb_s_axis_tready_i_4_n_0 : STD_LOGIC;
  signal rgb_s_axis_tready_i_5_n_0 : STD_LOGIC;
  signal rgb_s_axis_tready_i_6_n_0 : STD_LOGIC;
  signal rgb_s_axis_tready_i_7_n_0 : STD_LOGIC;
  signal rgb_s_axis_tready_i_8_n_0 : STD_LOGIC;
  signal rgb_s_axis_tready_i_9_n_0 : STD_LOGIC;
  signal \^rx_axis_tlast\ : STD_LOGIC;
  signal rx_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal rx_axis_tuser_i_1_n_0 : STD_LOGIC;
  signal rx_axis_tvalid : STD_LOGIC;
  signal rx_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal tx_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tx_axis_tdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \tx_axis_tdata[9]_i_2_n_0\ : STD_LOGIC;
  signal tx_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal tx_axis_tlast_reg_n_0 : STD_LOGIC;
  signal tx_axis_tuser : STD_LOGIC;
  signal tx_axis_tuser_i_1_n_0 : STD_LOGIC;
  signal tx_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal tx_axis_tvalid_reg_n_0 : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_VIDEO_STATES_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_VIDEO_STATES_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_VIDEO_STATES_reg[2]\ : label is "yes";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[18]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[19]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[20]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[21]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[22]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[23]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[24]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[25]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[26]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[27]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[28]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[29]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[30]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[31]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \configReg4Rr_reg[9]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rgb_s_axis_tready_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of rgb_s_axis_tready_i_3 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of rgb_s_axis_tready_i_4 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rx_axis_tdata[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rx_axis_tdata[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rx_axis_tdata[11]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rx_axis_tdata[12]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rx_axis_tdata[13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rx_axis_tdata[14]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rx_axis_tdata[15]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rx_axis_tdata[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rx_axis_tdata[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rx_axis_tdata[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rx_axis_tdata[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rx_axis_tdata[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rx_axis_tdata[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rx_axis_tdata[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rx_axis_tdata[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rx_axis_tdata[9]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of rx_axis_tlast_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of rx_axis_tuser_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tx_axis_tdata[11]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tx_axis_tdata[11]_i_5\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tx_axis_tdata[15]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tx_axis_tdata[7]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tx_axis_tdata[7]_i_4\ : label is "soft_lutpair74";
begin
  mpeg42XBR <= \^mpeg42xbr\;
  rgb_s_axis_tready <= \^rgb_s_axis_tready\;
  rx_axis_tlast <= \^rx_axis_tlast\;
\FSM_sequential_VIDEO_STATES[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010B1F50010A0E4"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => VIDEO_STATES(0),
      I2 => en5pvalid,
      I3 => \oYcont_reg[1]\,
      I4 => VIDEO_STATES(2),
      I5 => eqOp,
      O => \FSM_sequential_VIDEO_STATES[0]_i_1_n_0\
    );
\FSM_sequential_VIDEO_STATES[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E161C04"
    )
        port map (
      I0 => VIDEO_STATES(0),
      I1 => VIDEO_STATES(1),
      I2 => VIDEO_STATES(2),
      I3 => en5pvalid,
      I4 => \oYcont_reg[1]\,
      O => \FSM_sequential_VIDEO_STATES[1]_i_1_n_0\
    );
\FSM_sequential_VIDEO_STATES[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100004"
    )
        port map (
      I0 => en5pvalid,
      I1 => VIDEO_STATES(2),
      I2 => VIDEO_STATES(1),
      I3 => \oYcont_reg[1]\,
      I4 => VIDEO_STATES(0),
      O => \FSM_sequential_VIDEO_STATES[2]_i_1_n_0\
    );
\FSM_sequential_VIDEO_STATES_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => \FSM_sequential_VIDEO_STATES[0]_i_1_n_0\,
      Q => VIDEO_STATES(0),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\FSM_sequential_VIDEO_STATES_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => \FSM_sequential_VIDEO_STATES[1]_i_1_n_0\,
      Q => VIDEO_STATES(1),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\FSM_sequential_VIDEO_STATES_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => \FSM_sequential_VIDEO_STATES[2]_i_1_n_0\,
      Q => VIDEO_STATES(2),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
axis_sof_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5FF500000080"
    )
        port map (
      I0 => rgb_s_axis_aresetn,
      I1 => en5pvalid,
      I2 => VIDEO_STATES(1),
      I3 => VIDEO_STATES(0),
      I4 => VIDEO_STATES(2),
      I5 => axis_sof_reg_n_0,
      O => axis_sof_i_1_n_0
    );
axis_sof_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => axis_sof_i_1_n_0,
      Q => axis_sof_reg_n_0,
      R => '0'
    );
\configReg4R_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(0),
      Q => \configReg4R_reg_n_0_[0]\,
      R => '0'
    );
\configReg4R_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(10),
      Q => p_0_in(21),
      R => '0'
    );
\configReg4R_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(11),
      Q => p_0_in(20),
      R => '0'
    );
\configReg4R_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(12),
      Q => p_0_in(19),
      R => '0'
    );
\configReg4R_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(13),
      Q => p_0_in(18),
      R => '0'
    );
\configReg4R_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(14),
      Q => p_0_in(17),
      R => '0'
    );
\configReg4R_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(15),
      Q => p_0_in(16),
      R => '0'
    );
\configReg4R_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(16),
      Q => p_0_in(15),
      R => '0'
    );
\configReg4R_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(17),
      Q => p_0_in(14),
      R => '0'
    );
\configReg4R_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(18),
      Q => p_0_in(13),
      R => '0'
    );
\configReg4R_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(19),
      Q => p_0_in(12),
      R => '0'
    );
\configReg4R_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(1),
      Q => \configReg4R_reg_n_0_[1]\,
      R => '0'
    );
\configReg4R_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(20),
      Q => p_0_in(11),
      R => '0'
    );
\configReg4R_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(21),
      Q => p_0_in(10),
      R => '0'
    );
\configReg4R_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(22),
      Q => p_0_in(9),
      R => '0'
    );
\configReg4R_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(23),
      Q => p_0_in(8),
      R => '0'
    );
\configReg4R_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(24),
      Q => p_0_in(7),
      R => '0'
    );
\configReg4R_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(25),
      Q => p_0_in(6),
      R => '0'
    );
\configReg4R_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(26),
      Q => p_0_in(5),
      R => '0'
    );
\configReg4R_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(27),
      Q => p_0_in(4),
      R => '0'
    );
\configReg4R_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(28),
      Q => p_0_in(3),
      R => '0'
    );
\configReg4R_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(29),
      Q => p_0_in(2),
      R => '0'
    );
\configReg4R_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(2),
      Q => p_0_in(29),
      R => '0'
    );
\configReg4R_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(30),
      Q => p_0_in(1),
      R => '0'
    );
\configReg4R_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(31),
      Q => p_0_in(0),
      R => '0'
    );
\configReg4R_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(3),
      Q => p_0_in(28),
      R => '0'
    );
\configReg4R_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(4),
      Q => p_0_in(27),
      R => '0'
    );
\configReg4R_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(5),
      Q => p_0_in(26),
      R => '0'
    );
\configReg4R_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(6),
      Q => p_0_in(25),
      R => '0'
    );
\configReg4R_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(7),
      Q => p_0_in(24),
      R => '0'
    );
\configReg4R_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(8),
      Q => p_0_in(23),
      R => '0'
    );
\configReg4R_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configReg4Rr(9),
      Q => p_0_in(22),
      R => '0'
    );
\configReg4Rr_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(0),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(0)
    );
\configReg4Rr_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(10),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(10)
    );
\configReg4Rr_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(11),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(11)
    );
\configReg4Rr_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(12),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(12)
    );
\configReg4Rr_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(13),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(13)
    );
\configReg4Rr_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(14),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(14)
    );
\configReg4Rr_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(15),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(15)
    );
\configReg4Rr_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(16),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(16)
    );
\configReg4Rr_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(17),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(17)
    );
\configReg4Rr_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(18),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(18)
    );
\configReg4Rr_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(19),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(19)
    );
\configReg4Rr_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(1),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(1)
    );
\configReg4Rr_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(20),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(20)
    );
\configReg4Rr_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(21),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(21)
    );
\configReg4Rr_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(22),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(22)
    );
\configReg4Rr_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(23),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(23)
    );
\configReg4Rr_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(24),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(24)
    );
\configReg4Rr_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(25),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(25)
    );
\configReg4Rr_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(26),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(26)
    );
\configReg4Rr_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(27),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(27)
    );
\configReg4Rr_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(28),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(28)
    );
\configReg4Rr_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(29),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(29)
    );
\configReg4Rr_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(2),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(2)
    );
\configReg4Rr_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(30),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(30)
    );
\configReg4Rr_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(31),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(31)
    );
\configReg4Rr_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(3),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(3)
    );
\configReg4Rr_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(4),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(4)
    );
\configReg4Rr_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(5),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(5)
    );
\configReg4Rr_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(6),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(6)
    );
\configReg4Rr_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(7),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(7)
    );
\configReg4Rr_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(8),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(8)
    );
\configReg4Rr_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => configReg4(9),
      G => configRegW2r,
      GE => '1',
      Q => configReg4Rr(9)
    );
configRegW1r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => E(0),
      Q => configRegW1r,
      R => '0'
    );
configRegW2r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => configRegW1r,
      Q => configRegW2r,
      R => '0'
    );
mpeg42XBR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => en_3_reg,
      Q => \^mpeg42xbr\,
      R => '0'
    );
\mpeg42XCR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => D(0),
      Q => mpeg42XCR(0),
      R => '0'
    );
\mpeg42XCR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => D(1),
      Q => mpeg42XCR(1),
      R => '0'
    );
\mpeg42XCR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => D(2),
      Q => mpeg42XCR(2),
      R => '0'
    );
\mpeg42XCR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => D(3),
      Q => mpeg42XCR(3),
      R => '0'
    );
\mpeg42XCR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => D(4),
      Q => mpeg42XCR(4),
      R => '0'
    );
\mpeg42XCR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => D(5),
      Q => mpeg42XCR(5),
      R => '0'
    );
\mpeg42XCR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => D(6),
      Q => mpeg42XCR(6),
      R => '0'
    );
\mpeg42XCR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => D(7),
      Q => mpeg42XCR(7),
      R => '0'
    );
mpeg42XXX_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mpeg42xbr\,
      O => mpeg42XBR1
    );
mpeg42XXX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => mpeg42XBR1,
      Q => mpeg42XXX,
      R => '0'
    );
pixel_locations_address_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EFF"
    )
        port map (
      I0 => \^rx_axis_tlast\,
      I1 => pixel_locations_address,
      I2 => rx_axis_tvalid,
      I3 => rgb_m_axis_aresetn,
      O => pixel_locations_address_reg
    );
\rgb_m_axis_tdata[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rgb_s_axis_aresetn,
      O => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(0),
      Q => rgb_m_axis_tdata(0),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(10),
      Q => rgb_m_axis_tdata(10),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(11),
      Q => rgb_m_axis_tdata(11),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(12),
      Q => rgb_m_axis_tdata(12),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(13),
      Q => rgb_m_axis_tdata(13),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(14),
      Q => rgb_m_axis_tdata(14),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(15),
      Q => rgb_m_axis_tdata(15),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(1),
      Q => rgb_m_axis_tdata(1),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(2),
      Q => rgb_m_axis_tdata(2),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(3),
      Q => rgb_m_axis_tdata(3),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(4),
      Q => rgb_m_axis_tdata(4),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(5),
      Q => rgb_m_axis_tdata(5),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(6),
      Q => rgb_m_axis_tdata(6),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(7),
      Q => rgb_m_axis_tdata(7),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(8),
      Q => rgb_m_axis_tdata(8),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rgb_m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tdata(9),
      Q => rgb_m_axis_tdata(9),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
rgb_m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tlast_reg_n_0,
      Q => rgb_m_axis_tlast,
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
rgb_m_axis_tuser_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tuser,
      Q => rgb_m_axis_tuser,
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
rgb_m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tvalid_reg_n_0,
      Q => rgb_m_axis_tvalid,
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
rgb_s_axis_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => rx_axis_tready,
      I1 => rgb_s_axis_aresetn,
      I2 => rgb_s_axis_tready_i_2_n_0,
      I3 => \^rgb_s_axis_tready\,
      O => rgb_s_axis_tready_i_1_n_0
    );
rgb_s_axis_tready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \configReg4R_reg_n_0_[0]\,
      I1 => rgb_s_axis_tready_i_3_n_0,
      I2 => rgb_s_axis_tready_i_4_n_0,
      I3 => rgb_s_axis_tready_i_5_n_0,
      I4 => \configReg4R_reg_n_0_[1]\,
      O => rgb_s_axis_tready_i_2_n_0
    );
rgb_s_axis_tready_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_0_in(16),
      I2 => p_0_in(19),
      I3 => p_0_in(18),
      I4 => rgb_s_axis_tready_i_6_n_0,
      O => rgb_s_axis_tready_i_3_n_0
    );
rgb_s_axis_tready_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_0_in(24),
      I2 => p_0_in(27),
      I3 => p_0_in(26),
      I4 => rgb_s_axis_tready_i_7_n_0,
      O => rgb_s_axis_tready_i_4_n_0
    );
rgb_s_axis_tready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rgb_s_axis_tready_i_8_n_0,
      I1 => p_0_in(10),
      I2 => p_0_in(11),
      I3 => p_0_in(8),
      I4 => p_0_in(9),
      I5 => rgb_s_axis_tready_i_9_n_0,
      O => rgb_s_axis_tready_i_5_n_0
    );
rgb_s_axis_tready_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(15),
      I2 => p_0_in(12),
      I3 => p_0_in(13),
      O => rgb_s_axis_tready_i_6_n_0
    );
rgb_s_axis_tready_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(22),
      I1 => p_0_in(23),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      O => rgb_s_axis_tready_i_7_n_0
    );
rgb_s_axis_tready_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(4),
      I3 => p_0_in(5),
      O => rgb_s_axis_tready_i_8_n_0
    );
rgb_s_axis_tready_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => rgb_s_axis_tready_i_9_n_0
    );
rgb_s_axis_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => rgb_s_axis_tready_i_1_n_0,
      Q => \^rgb_s_axis_tready\,
      R => '0'
    );
\rx_axis_tdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(0),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(0),
      O => p_1_in(0)
    );
\rx_axis_tdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(10),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(10),
      O => p_1_in(10)
    );
\rx_axis_tdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(11),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(11),
      O => p_1_in(11)
    );
\rx_axis_tdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(12),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(12),
      O => p_1_in(12)
    );
\rx_axis_tdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(13),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(13),
      O => p_1_in(13)
    );
\rx_axis_tdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(14),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(14),
      O => p_1_in(14)
    );
\rx_axis_tdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(15),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(15),
      O => p_1_in(15)
    );
\rx_axis_tdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(1),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(1),
      O => p_1_in(1)
    );
\rx_axis_tdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(2),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(2),
      O => p_1_in(2)
    );
\rx_axis_tdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(3),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(3),
      O => p_1_in(3)
    );
\rx_axis_tdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(4),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(4),
      O => p_1_in(4)
    );
\rx_axis_tdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(5),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(5),
      O => p_1_in(5)
    );
\rx_axis_tdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(6),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(6),
      O => p_1_in(6)
    );
\rx_axis_tdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(7),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(7),
      O => p_1_in(7)
    );
\rx_axis_tdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(8),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(8),
      O => p_1_in(8)
    );
\rx_axis_tdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tdata(9),
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tdata(9),
      O => p_1_in(9)
    );
\rx_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(0),
      Q => Q(0),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(10),
      Q => Q(10),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(11),
      Q => Q(11),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(12),
      Q => Q(12),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(13),
      Q => Q(13),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(14),
      Q => Q(14),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(15),
      Q => Q(15),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(1),
      Q => Q(1),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(2),
      Q => Q(2),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(3),
      Q => Q(3),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(4),
      Q => Q(4),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(5),
      Q => Q(5),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(6),
      Q => Q(6),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(7),
      Q => Q(7),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(8),
      Q => Q(8),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\rx_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => p_1_in(9),
      Q => Q(9),
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
rx_axis_tlast_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tlast_reg_n_0,
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tlast,
      O => rx_axis_tlast_i_1_n_0
    );
rx_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => rx_axis_tlast_i_1_n_0,
      Q => \^rx_axis_tlast\,
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
rx_axis_tuser_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tuser,
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tuser,
      O => rx_axis_tuser_i_1_n_0
    );
rx_axis_tuser_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => rx_axis_tuser_i_1_n_0,
      Q => rx_axis_tuser,
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
rx_axis_tvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_axis_tvalid_reg_n_0,
      I1 => rgb_s_axis_tready_i_2_n_0,
      I2 => rgb_s_axis_tvalid,
      O => rx_axis_tvalid_i_1_n_0
    );
rx_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => rx_axis_tvalid_i_1_n_0,
      Q => rx_axis_tvalid,
      R => \rgb_m_axis_tdata[15]_i_1_n_0\
    );
\tx_axis_tdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[7]_i_2_n_0\,
      I2 => \oYcont_reg[15]\(0),
      I3 => \tx_axis_tdata[0]_i_2_n_0\,
      I4 => ADDRBWRADDR(0),
      I5 => \tx_axis_tdata[7]_i_4_n_0\,
      O => \tx_axis_tdata[0]_i_1_n_0\
    );
\tx_axis_tdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_3_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => y(0),
      O => \tx_axis_tdata[0]_i_2_n_0\
    );
\tx_axis_tdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A8888888A888"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[10]_i_2_n_0\,
      I2 => mpeg42XCR(2),
      I3 => \tx_axis_tdata[15]_i_3_n_0\,
      I4 => mpeg42XXX,
      I5 => cb(2),
      O => \tx_axis_tdata[10]_i_1_n_0\
    );
\tx_axis_tdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \oYcont_reg[15]\(10),
      I1 => ADDRBWRADDR(10),
      I2 => \configReg4R_reg_n_0_[1]\,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => rgb_s_axis_tready_i_5_n_0,
      I5 => \tx_axis_tdata[11]_i_3_n_0\,
      O => \tx_axis_tdata[10]_i_2_n_0\
    );
\tx_axis_tdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A8888888A888"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[11]_i_2_n_0\,
      I2 => mpeg42XCR(3),
      I3 => \tx_axis_tdata[15]_i_3_n_0\,
      I4 => mpeg42XXX,
      I5 => cb(3),
      O => \tx_axis_tdata[11]_i_1_n_0\
    );
\tx_axis_tdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \oYcont_reg[15]\(11),
      I1 => ADDRBWRADDR(11),
      I2 => \configReg4R_reg_n_0_[1]\,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => rgb_s_axis_tready_i_5_n_0,
      I5 => \tx_axis_tdata[11]_i_3_n_0\,
      O => \tx_axis_tdata[11]_i_2_n_0\
    );
\tx_axis_tdata[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rgb_s_axis_tready_i_7_n_0,
      I1 => \tx_axis_tdata[11]_i_4_n_0\,
      I2 => rgb_s_axis_tready_i_6_n_0,
      I3 => \tx_axis_tdata[11]_i_5_n_0\,
      O => \tx_axis_tdata[11]_i_3_n_0\
    );
\tx_axis_tdata[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(26),
      I1 => p_0_in(27),
      I2 => p_0_in(24),
      I3 => p_0_in(25),
      O => \tx_axis_tdata[11]_i_4_n_0\
    );
\tx_axis_tdata[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(16),
      I3 => p_0_in(17),
      O => \tx_axis_tdata[11]_i_5_n_0\
    );
\tx_axis_tdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA0208000"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => mpeg42XXX,
      I2 => \tx_axis_tdata[15]_i_3_n_0\,
      I3 => cb(4),
      I4 => mpeg42XCR(4),
      I5 => \tx_axis_tdata[12]_i_2_n_0\,
      O => \tx_axis_tdata[12]_i_1_n_0\
    );
\tx_axis_tdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_5_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_3_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => \oYcont_reg[15]\(12),
      O => \tx_axis_tdata[12]_i_2_n_0\
    );
\tx_axis_tdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA0208000"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => mpeg42XXX,
      I2 => \tx_axis_tdata[15]_i_3_n_0\,
      I3 => cb(5),
      I4 => mpeg42XCR(5),
      I5 => \tx_axis_tdata[13]_i_2_n_0\,
      O => \tx_axis_tdata[13]_i_1_n_0\
    );
\tx_axis_tdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_5_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_3_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => \oYcont_reg[15]\(13),
      O => \tx_axis_tdata[13]_i_2_n_0\
    );
\tx_axis_tdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA0208000"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => mpeg42XXX,
      I2 => \tx_axis_tdata[15]_i_3_n_0\,
      I3 => cb(6),
      I4 => mpeg42XCR(6),
      I5 => \tx_axis_tdata[14]_i_2_n_0\,
      O => \tx_axis_tdata[14]_i_1_n_0\
    );
\tx_axis_tdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_5_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_3_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => \oYcont_reg[15]\(14),
      O => \tx_axis_tdata[14]_i_2_n_0\
    );
\tx_axis_tdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => rgb_s_axis_aresetn,
      I1 => VIDEO_STATES(1),
      I2 => VIDEO_STATES(0),
      I3 => VIDEO_STATES(2),
      O => \tx_axis_tdata[15]_i_1_n_0\
    );
\tx_axis_tdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA0208000"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => mpeg42XXX,
      I2 => \tx_axis_tdata[15]_i_3_n_0\,
      I3 => cb(7),
      I4 => mpeg42XCR(7),
      I5 => \tx_axis_tdata[15]_i_4_n_0\,
      O => \tx_axis_tdata[15]_i_2_n_0\
    );
\tx_axis_tdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => \configReg4R_reg_n_0_[1]\,
      I1 => \configReg4R_reg_n_0_[0]\,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => rgb_s_axis_tready_i_4_n_0,
      I4 => rgb_s_axis_tready_i_3_n_0,
      O => \tx_axis_tdata[15]_i_3_n_0\
    );
\tx_axis_tdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_5_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_3_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => \oYcont_reg[15]\(15),
      O => \tx_axis_tdata[15]_i_4_n_0\
    );
\tx_axis_tdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[7]_i_2_n_0\,
      I2 => \oYcont_reg[15]\(1),
      I3 => \tx_axis_tdata[1]_i_2_n_0\,
      I4 => ADDRBWRADDR(1),
      I5 => \tx_axis_tdata[7]_i_4_n_0\,
      O => \tx_axis_tdata[1]_i_1_n_0\
    );
\tx_axis_tdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_3_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => y(1),
      O => \tx_axis_tdata[1]_i_2_n_0\
    );
\tx_axis_tdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[7]_i_2_n_0\,
      I2 => \oYcont_reg[15]\(2),
      I3 => \tx_axis_tdata[2]_i_2_n_0\,
      I4 => ADDRBWRADDR(2),
      I5 => \tx_axis_tdata[7]_i_4_n_0\,
      O => \tx_axis_tdata[2]_i_1_n_0\
    );
\tx_axis_tdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_3_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => y(2),
      O => \tx_axis_tdata[2]_i_2_n_0\
    );
\tx_axis_tdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[7]_i_2_n_0\,
      I2 => \oYcont_reg[15]\(3),
      I3 => \tx_axis_tdata[3]_i_2_n_0\,
      I4 => ADDRBWRADDR(3),
      I5 => \tx_axis_tdata[7]_i_4_n_0\,
      O => \tx_axis_tdata[3]_i_1_n_0\
    );
\tx_axis_tdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_3_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => y(3),
      O => \tx_axis_tdata[3]_i_2_n_0\
    );
\tx_axis_tdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[7]_i_2_n_0\,
      I2 => \oYcont_reg[15]\(4),
      I3 => \tx_axis_tdata[4]_i_2_n_0\,
      I4 => ADDRBWRADDR(4),
      I5 => \tx_axis_tdata[7]_i_4_n_0\,
      O => \tx_axis_tdata[4]_i_1_n_0\
    );
\tx_axis_tdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_3_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => y(4),
      O => \tx_axis_tdata[4]_i_2_n_0\
    );
\tx_axis_tdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[7]_i_2_n_0\,
      I2 => \oYcont_reg[15]\(5),
      I3 => \tx_axis_tdata[5]_i_2_n_0\,
      I4 => ADDRBWRADDR(5),
      I5 => \tx_axis_tdata[7]_i_4_n_0\,
      O => \tx_axis_tdata[5]_i_1_n_0\
    );
\tx_axis_tdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_3_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => y(5),
      O => \tx_axis_tdata[5]_i_2_n_0\
    );
\tx_axis_tdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[7]_i_2_n_0\,
      I2 => \oYcont_reg[15]\(6),
      I3 => \tx_axis_tdata[6]_i_2_n_0\,
      I4 => ADDRBWRADDR(6),
      I5 => \tx_axis_tdata[7]_i_4_n_0\,
      O => \tx_axis_tdata[6]_i_1_n_0\
    );
\tx_axis_tdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_3_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => y(6),
      O => \tx_axis_tdata[6]_i_2_n_0\
    );
\tx_axis_tdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[7]_i_2_n_0\,
      I2 => \oYcont_reg[15]\(7),
      I3 => \tx_axis_tdata[7]_i_3_n_0\,
      I4 => ADDRBWRADDR(7),
      I5 => \tx_axis_tdata[7]_i_4_n_0\,
      O => \tx_axis_tdata[7]_i_1_n_0\
    );
\tx_axis_tdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \configReg4R_reg_n_0_[1]\,
      I1 => \configReg4R_reg_n_0_[0]\,
      I2 => rgb_s_axis_tready_i_3_n_0,
      I3 => rgb_s_axis_tready_i_4_n_0,
      I4 => rgb_s_axis_tready_i_5_n_0,
      O => \tx_axis_tdata[7]_i_2_n_0\
    );
\tx_axis_tdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => rgb_s_axis_tready_i_3_n_0,
      I1 => rgb_s_axis_tready_i_4_n_0,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => \configReg4R_reg_n_0_[1]\,
      I5 => y(7),
      O => \tx_axis_tdata[7]_i_3_n_0\
    );
\tx_axis_tdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \configReg4R_reg_n_0_[1]\,
      I1 => \configReg4R_reg_n_0_[0]\,
      I2 => rgb_s_axis_tready_i_5_n_0,
      I3 => rgb_s_axis_tready_i_4_n_0,
      I4 => rgb_s_axis_tready_i_3_n_0,
      O => \tx_axis_tdata[7]_i_4_n_0\
    );
\tx_axis_tdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A8888888A888"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[8]_i_2_n_0\,
      I2 => mpeg42XCR(0),
      I3 => \tx_axis_tdata[15]_i_3_n_0\,
      I4 => mpeg42XXX,
      I5 => cb(0),
      O => \tx_axis_tdata[8]_i_1_n_0\
    );
\tx_axis_tdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \oYcont_reg[15]\(8),
      I1 => ADDRBWRADDR(8),
      I2 => \configReg4R_reg_n_0_[1]\,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => rgb_s_axis_tready_i_5_n_0,
      I5 => \tx_axis_tdata[11]_i_3_n_0\,
      O => \tx_axis_tdata[8]_i_2_n_0\
    );
\tx_axis_tdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A8888888A888"
    )
        port map (
      I0 => VIDEO_STATES(1),
      I1 => \tx_axis_tdata[9]_i_2_n_0\,
      I2 => mpeg42XCR(1),
      I3 => \tx_axis_tdata[15]_i_3_n_0\,
      I4 => mpeg42XXX,
      I5 => cb(1),
      O => \tx_axis_tdata[9]_i_1_n_0\
    );
\tx_axis_tdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \oYcont_reg[15]\(9),
      I1 => ADDRBWRADDR(9),
      I2 => \configReg4R_reg_n_0_[1]\,
      I3 => \configReg4R_reg_n_0_[0]\,
      I4 => rgb_s_axis_tready_i_5_n_0,
      I5 => \tx_axis_tdata[11]_i_3_n_0\,
      O => \tx_axis_tdata[9]_i_2_n_0\
    );
\tx_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[0]_i_1_n_0\,
      Q => tx_axis_tdata(0),
      R => '0'
    );
\tx_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[10]_i_1_n_0\,
      Q => tx_axis_tdata(10),
      R => '0'
    );
\tx_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[11]_i_1_n_0\,
      Q => tx_axis_tdata(11),
      R => '0'
    );
\tx_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[12]_i_1_n_0\,
      Q => tx_axis_tdata(12),
      R => '0'
    );
\tx_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[13]_i_1_n_0\,
      Q => tx_axis_tdata(13),
      R => '0'
    );
\tx_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[14]_i_1_n_0\,
      Q => tx_axis_tdata(14),
      R => '0'
    );
\tx_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[15]_i_2_n_0\,
      Q => tx_axis_tdata(15),
      R => '0'
    );
\tx_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[1]_i_1_n_0\,
      Q => tx_axis_tdata(1),
      R => '0'
    );
\tx_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[2]_i_1_n_0\,
      Q => tx_axis_tdata(2),
      R => '0'
    );
\tx_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[3]_i_1_n_0\,
      Q => tx_axis_tdata(3),
      R => '0'
    );
\tx_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[4]_i_1_n_0\,
      Q => tx_axis_tdata(4),
      R => '0'
    );
\tx_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[5]_i_1_n_0\,
      Q => tx_axis_tdata(5),
      R => '0'
    );
\tx_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[6]_i_1_n_0\,
      Q => tx_axis_tdata(6),
      R => '0'
    );
\tx_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[7]_i_1_n_0\,
      Q => tx_axis_tdata(7),
      R => '0'
    );
\tx_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[8]_i_1_n_0\,
      Q => tx_axis_tdata(8),
      R => '0'
    );
\tx_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => \tx_axis_tdata[15]_i_1_n_0\,
      D => \tx_axis_tdata[9]_i_1_n_0\,
      Q => tx_axis_tdata(9),
      R => '0'
    );
tx_axis_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF373F300004000"
    )
        port map (
      I0 => en5pvalid,
      I1 => rgb_s_axis_aresetn,
      I2 => VIDEO_STATES(1),
      I3 => VIDEO_STATES(0),
      I4 => VIDEO_STATES(2),
      I5 => tx_axis_tlast_reg_n_0,
      O => tx_axis_tlast_i_1_n_0
    );
tx_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tlast_i_1_n_0,
      Q => tx_axis_tlast_reg_n_0,
      R => '0'
    );
tx_axis_tuser_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axis_sof_reg_n_0,
      I1 => rgb_s_axis_aresetn,
      I2 => tx_axis_tuser,
      O => tx_axis_tuser_i_1_n_0
    );
tx_axis_tuser_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tuser_i_1_n_0,
      Q => tx_axis_tuser,
      R => '0'
    );
tx_axis_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD0080"
    )
        port map (
      I0 => rgb_s_axis_aresetn,
      I1 => VIDEO_STATES(1),
      I2 => VIDEO_STATES(0),
      I3 => VIDEO_STATES(2),
      I4 => tx_axis_tvalid_reg_n_0,
      O => tx_axis_tvalid_i_1_n_0
    );
tx_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => rgb_s_axis_aclk,
      CE => '1',
      D => tx_axis_tvalid_i_1_n_0,
      Q => tx_axis_tvalid_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \rgreen_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tap1_d1_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \rblue_reg[4]\ : out STD_LOGIC;
    \tap2_d1_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \rblue_reg[5]\ : out STD_LOGIC;
    \rblue_reg[6]\ : out STD_LOGIC;
    \rblue_reg[7]\ : out STD_LOGIC;
    \rblue_reg[8]\ : out STD_LOGIC;
    \rblue_reg[9]\ : out STD_LOGIC;
    \rblue_reg[10]\ : out STD_LOGIC;
    \rblue_reg[11]\ : out STD_LOGIC;
    data1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_tvalid : in STD_LOGIC;
    \tap1_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tap2_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_ycont_reg[8]\ : in STD_LOGIC;
    \m_axis_xcont_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_axis_ycont_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tap0_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tap0_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    pXcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_data : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal int_line_d0_n_0 : STD_LOGIC;
  signal int_line_d0_n_1 : STD_LOGIC;
  signal int_line_d0_n_10 : STD_LOGIC;
  signal int_line_d0_n_11 : STD_LOGIC;
  signal int_line_d0_n_2 : STD_LOGIC;
  signal int_line_d0_n_3 : STD_LOGIC;
  signal int_line_d0_n_4 : STD_LOGIC;
  signal int_line_d0_n_5 : STD_LOGIC;
  signal int_line_d0_n_6 : STD_LOGIC;
  signal int_line_d0_n_7 : STD_LOGIC;
  signal int_line_d0_n_8 : STD_LOGIC;
  signal int_line_d0_n_9 : STD_LOGIC;
  signal int_line_d2_n_0 : STD_LOGIC;
  signal int_line_d2_n_1 : STD_LOGIC;
  signal int_line_d2_n_10 : STD_LOGIC;
  signal int_line_d2_n_11 : STD_LOGIC;
  signal int_line_d2_n_2 : STD_LOGIC;
  signal int_line_d2_n_3 : STD_LOGIC;
  signal int_line_d2_n_4 : STD_LOGIC;
  signal int_line_d2_n_5 : STD_LOGIC;
  signal int_line_d2_n_6 : STD_LOGIC;
  signal int_line_d2_n_7 : STD_LOGIC;
  signal int_line_d2_n_8 : STD_LOGIC;
  signal int_line_d2_n_9 : STD_LOGIC;
  signal int_line_d3_n_0 : STD_LOGIC;
  signal int_line_d3_n_1 : STD_LOGIC;
  signal int_line_d3_n_10 : STD_LOGIC;
  signal int_line_d3_n_11 : STD_LOGIC;
  signal int_line_d3_n_2 : STD_LOGIC;
  signal int_line_d3_n_3 : STD_LOGIC;
  signal int_line_d3_n_4 : STD_LOGIC;
  signal int_line_d3_n_5 : STD_LOGIC;
  signal int_line_d3_n_6 : STD_LOGIC;
  signal int_line_d3_n_7 : STD_LOGIC;
  signal int_line_d3_n_8 : STD_LOGIC;
  signal int_line_d3_n_9 : STD_LOGIC;
  signal odata : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal oregister : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal oregister_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal oregister_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rgreen[11]_i_21_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_22_n_0\ : STD_LOGIC;
  signal \rgreen[11]_i_23_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_20_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_21_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_22_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_23_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_37_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_38_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_39_n_0\ : STD_LOGIC;
  signal \rgreen[7]_i_40_n_0\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \rgreen_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_19_n_1\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_19_n_2\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_19_n_3\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \rgreen_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tap1_d1_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^tap2_d1_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal w1rchx0_io_i_1_n_0 : STD_LOGIC;
  signal w1rchx0_io_reg_n_0 : STD_LOGIC;
  signal \w1rchx1_io_i_1__1_n_0\ : STD_LOGIC;
  signal w1rchx2_io_reg_n_0 : STD_LOGIC;
  signal w1rchx3_io_reg_n_0 : STD_LOGIC;
  signal w2rchx0_io_reg_n_0 : STD_LOGIC;
  signal w2rchx2_io_reg_n_0 : STD_LOGIC;
  signal w2rchx3_io_reg_n_0 : STD_LOGIC;
  signal w3rchx0_io_reg_n_0 : STD_LOGIC;
  signal w3rchx2_io_reg_n_0 : STD_LOGIC;
  signal w3rchx3_io_reg_n_0 : STD_LOGIC;
  signal write1s_enb : STD_LOGIC;
  signal write2s_enb : STD_LOGIC;
  signal write3s_enb : STD_LOGIC;
  signal write_chs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_chs[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_chs[1]_i_1_n_0\ : STD_LOGIC;
  signal write_enb : STD_LOGIC;
  signal write_enb0_in : STD_LOGIC;
  signal write_s : STD_LOGIC;
  signal \NLW_rgreen_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rgreen_reg[7]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgreen_reg[7]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of w1rchx0_io_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \w1rchx1_io_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of w1rchx2_io_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of w1rchx3_io_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \write_chs[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \write_chs[1]_i_1\ : label is "soft_lutpair51";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \tap1_d1_reg[11]\(11 downto 0) <= \^tap1_d1_reg[11]\(11 downto 0);
  \tap2_d1_reg[11]\(11 downto 0) <= \^tap2_d1_reg[11]\(11 downto 0);
int_line_d0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer
     port map (
      D(11) => int_line_d0_n_0,
      D(10) => int_line_d0_n_1,
      D(9) => int_line_d0_n_2,
      D(8) => int_line_d0_n_3,
      D(7) => int_line_d0_n_4,
      D(6) => int_line_d0_n_5,
      D(5) => int_line_d0_n_6,
      D(4) => int_line_d0_n_7,
      D(3) => int_line_d0_n_8,
      D(2) => int_line_d0_n_9,
      D(1) => int_line_d0_n_10,
      D(0) => int_line_d0_n_11,
      i_data(11 downto 0) => i_data(11 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \m_axis_xcont_reg[11]\(11 downto 0) => \m_axis_xcont_reg[11]\(11 downto 0),
      odata(11 downto 0) => odata(11 downto 0),
      oregister(11 downto 0) => oregister(11 downto 0),
      oregister_0(11 downto 0) => oregister_1(11 downto 0),
      oregister_1(11 downto 0) => oregister_0(11 downto 0),
      pXcont(11 downto 0) => pXcont(11 downto 0),
      p_tvalid => p_tvalid,
      sel0(3 downto 0) => sel0(3 downto 0),
      w3rchx0_io_reg => w3rchx0_io_reg_n_0,
      write_chs(1 downto 0) => write_chs(1 downto 0)
    );
int_line_d1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_8
     port map (
      i_data(11 downto 0) => i_data(11 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \m_axis_xcont_reg[11]\(11 downto 0) => \m_axis_xcont_reg[11]\(11 downto 0),
      odata(11 downto 0) => odata(11 downto 0),
      pXcont(11 downto 0) => pXcont(11 downto 0),
      p_tvalid => p_tvalid,
      write3s_enb => write3s_enb,
      write_chs(1 downto 0) => write_chs(1 downto 0)
    );
int_line_d2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_9
     port map (
      D(11) => int_line_d2_n_0,
      D(10) => int_line_d2_n_1,
      D(9) => int_line_d2_n_2,
      D(8) => int_line_d2_n_3,
      D(7) => int_line_d2_n_4,
      D(6) => int_line_d2_n_5,
      D(5) => int_line_d2_n_6,
      D(4) => int_line_d2_n_7,
      D(3) => int_line_d2_n_8,
      D(2) => int_line_d2_n_9,
      D(1) => int_line_d2_n_10,
      D(0) => int_line_d2_n_11,
      i_data(11 downto 0) => i_data(11 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \m_axis_xcont_reg[11]\(11 downto 0) => \m_axis_xcont_reg[11]\(11 downto 0),
      odata(11 downto 0) => odata(11 downto 0),
      oregister(11 downto 0) => oregister_0(11 downto 0),
      oregister_0(11 downto 0) => oregister(11 downto 0),
      oregister_1(11 downto 0) => oregister_1(11 downto 0),
      pXcont(11 downto 0) => pXcont(11 downto 0),
      p_tvalid => p_tvalid,
      sel0(3 downto 0) => sel0(3 downto 0),
      w3rchx2_io_reg => w3rchx2_io_reg_n_0,
      write_chs(1 downto 0) => write_chs(1 downto 0)
    );
int_line_d3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer_10
     port map (
      D(11) => int_line_d3_n_0,
      D(10) => int_line_d3_n_1,
      D(9) => int_line_d3_n_2,
      D(8) => int_line_d3_n_3,
      D(7) => int_line_d3_n_4,
      D(6) => int_line_d3_n_5,
      D(5) => int_line_d3_n_6,
      D(4) => int_line_d3_n_7,
      D(3) => int_line_d3_n_8,
      D(2) => int_line_d3_n_9,
      D(1) => int_line_d3_n_10,
      D(0) => int_line_d3_n_11,
      i_data(11 downto 0) => i_data(11 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \m_axis_xcont_reg[11]\(11 downto 0) => \m_axis_xcont_reg[11]\(11 downto 0),
      odata(11 downto 0) => odata(11 downto 0),
      oregister(11 downto 0) => oregister_1(11 downto 0),
      oregister_0(11 downto 0) => oregister_0(11 downto 0),
      oregister_1(11 downto 0) => oregister(11 downto 0),
      pXcont(11 downto 0) => pXcont(11 downto 0),
      p_tvalid => p_tvalid,
      sel0(3 downto 0) => sel0(3 downto 0),
      w3rchx3_io_reg => w3rchx3_io_reg_n_0,
      write_chs(1 downto 0) => write_chs(1 downto 0)
    );
\rblue[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000AAAA0000"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(10),
      I1 => \^q\(10),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^tap2_d1_reg[11]\(10),
      I4 => \m_axis_xcont_reg[11]\(0),
      I5 => \m_axis_ycont_reg[0]\(0),
      O => \rblue_reg[10]\
    );
\rblue[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000AAAA0000"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(11),
      I1 => \^q\(11),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^tap2_d1_reg[11]\(11),
      I4 => \m_axis_xcont_reg[11]\(0),
      I5 => \m_axis_ycont_reg[0]\(0),
      O => \rblue_reg[11]\
    );
\rblue[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000AAAA0000"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(4),
      I1 => \^q\(4),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^tap2_d1_reg[11]\(4),
      I4 => \m_axis_xcont_reg[11]\(0),
      I5 => \m_axis_ycont_reg[0]\(0),
      O => \rblue_reg[4]\
    );
\rblue[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000AAAA0000"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(5),
      I1 => \^q\(5),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^tap2_d1_reg[11]\(5),
      I4 => \m_axis_xcont_reg[11]\(0),
      I5 => \m_axis_ycont_reg[0]\(0),
      O => \rblue_reg[5]\
    );
\rblue[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000AAAA0000"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(6),
      I1 => \^q\(6),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^tap2_d1_reg[11]\(6),
      I4 => \m_axis_xcont_reg[11]\(0),
      I5 => \m_axis_ycont_reg[0]\(0),
      O => \rblue_reg[6]\
    );
\rblue[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000AAAA0000"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(7),
      I1 => \^q\(7),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^tap2_d1_reg[11]\(7),
      I4 => \m_axis_xcont_reg[11]\(0),
      I5 => \m_axis_ycont_reg[0]\(0),
      O => \rblue_reg[7]\
    );
\rblue[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000AAAA0000"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(8),
      I1 => \^q\(8),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^tap2_d1_reg[11]\(8),
      I4 => \m_axis_xcont_reg[11]\(0),
      I5 => \m_axis_ycont_reg[0]\(0),
      O => \rblue_reg[8]\
    );
\rblue[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000AAAA0000"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(9),
      I1 => \^q\(9),
      I2 => \m_axis_ycont_reg[8]\,
      I3 => \^tap2_d1_reg[11]\(9),
      I4 => \m_axis_xcont_reg[11]\(0),
      I5 => \m_axis_ycont_reg[0]\(0),
      O => \rblue_reg[9]\
    );
\rgreen[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \tap1_d1_reg[11]_0\(0),
      O => S(0)
    );
\rgreen[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(10),
      I1 => \tap0_d1_reg[10]\(10),
      O => \rgreen[11]_i_21_n_0\
    );
\rgreen[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(9),
      I1 => \tap0_d1_reg[10]\(9),
      O => \rgreen[11]_i_22_n_0\
    );
\rgreen[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(8),
      I1 => \tap0_d1_reg[10]\(8),
      O => \rgreen[11]_i_23_n_0\
    );
\rgreen[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(11),
      I1 => \tap2_d1_reg[11]_0\(0),
      O => \rgreen_reg[11]\(0)
    );
\rgreen[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(7),
      I1 => \tap0_d1_reg[10]\(7),
      O => \rgreen[7]_i_20_n_0\
    );
\rgreen[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(6),
      I1 => \tap0_d1_reg[10]\(6),
      O => \rgreen[7]_i_21_n_0\
    );
\rgreen[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(5),
      I1 => \tap0_d1_reg[10]\(5),
      O => \rgreen[7]_i_22_n_0\
    );
\rgreen[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(4),
      I1 => \tap0_d1_reg[10]\(4),
      O => \rgreen[7]_i_23_n_0\
    );
\rgreen[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(3),
      I1 => \tap0_d1_reg[10]\(3),
      O => \rgreen[7]_i_37_n_0\
    );
\rgreen[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(2),
      I1 => \tap0_d1_reg[10]\(2),
      O => \rgreen[7]_i_38_n_0\
    );
\rgreen[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(1),
      I1 => \tap0_d1_reg[10]\(1),
      O => \rgreen[7]_i_39_n_0\
    );
\rgreen[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tap1_d1_reg[11]\(0),
      I1 => \tap0_d1_reg[10]\(0),
      O => \rgreen[7]_i_40_n_0\
    );
\rgreen_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgreen_reg[7]_i_7_n_0\,
      CO(3) => \NLW_rgreen_reg[11]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \rgreen_reg[11]_i_8_n_1\,
      CO(1) => \rgreen_reg[11]_i_8_n_2\,
      CO(0) => \rgreen_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^tap1_d1_reg[11]\(10 downto 8),
      O(3 downto 0) => data1(6 downto 3),
      S(3) => \tap0_d1_reg[11]\(0),
      S(2) => \rgreen[11]_i_21_n_0\,
      S(1) => \rgreen[11]_i_22_n_0\,
      S(0) => \rgreen[11]_i_23_n_0\
    );
\rgreen_reg[7]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgreen_reg[7]_i_19_n_0\,
      CO(2) => \rgreen_reg[7]_i_19_n_1\,
      CO(1) => \rgreen_reg[7]_i_19_n_2\,
      CO(0) => \rgreen_reg[7]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tap1_d1_reg[11]\(3 downto 0),
      O(3 downto 0) => \NLW_rgreen_reg[7]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgreen[7]_i_37_n_0\,
      S(2) => \rgreen[7]_i_38_n_0\,
      S(1) => \rgreen[7]_i_39_n_0\,
      S(0) => \rgreen[7]_i_40_n_0\
    );
\rgreen_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgreen_reg[7]_i_19_n_0\,
      CO(3) => \rgreen_reg[7]_i_7_n_0\,
      CO(2) => \rgreen_reg[7]_i_7_n_1\,
      CO(1) => \rgreen_reg[7]_i_7_n_2\,
      CO(0) => \rgreen_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tap1_d1_reg[11]\(7 downto 4),
      O(3 downto 1) => data1(2 downto 0),
      O(0) => \NLW_rgreen_reg[7]_i_7_O_UNCONNECTED\(0),
      S(3) => \rgreen[7]_i_20_n_0\,
      S(2) => \rgreen[7]_i_21_n_0\,
      S(1) => \rgreen[7]_i_22_n_0\,
      S(0) => \rgreen[7]_i_23_n_0\
    );
\taps0x[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAABA"
    )
        port map (
      I0 => w3rchx0_io_reg_n_0,
      I1 => write_chs(1),
      I2 => p_tvalid,
      I3 => write_chs(0),
      I4 => w2rchx0_io_reg_n_0,
      I5 => w1rchx0_io_reg_n_0,
      O => sel0(3)
    );
\taps0x[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEAA"
    )
        port map (
      I0 => write3s_enb,
      I1 => write_chs(0),
      I2 => write_chs(1),
      I3 => p_tvalid,
      I4 => write2s_enb,
      I5 => write1s_enb,
      O => sel0(2)
    );
\taps0x[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => w3rchx3_io_reg_n_0,
      I1 => write_chs(0),
      I2 => write_chs(1),
      I3 => p_tvalid,
      I4 => w2rchx3_io_reg_n_0,
      I5 => w1rchx3_io_reg_n_0,
      O => sel0(0)
    );
\taps0x[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => w3rchx2_io_reg_n_0,
      I1 => write_chs(0),
      I2 => write_chs(1),
      I3 => p_tvalid,
      I4 => w2rchx2_io_reg_n_0,
      I5 => w1rchx2_io_reg_n_0,
      O => sel0(1)
    );
\taps0x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_11,
      Q => \^q\(0),
      R => '0'
    );
\taps0x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_1,
      Q => \^q\(10),
      R => '0'
    );
\taps0x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_0,
      Q => \^q\(11),
      R => '0'
    );
\taps0x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_10,
      Q => \^q\(1),
      R => '0'
    );
\taps0x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_9,
      Q => \^q\(2),
      R => '0'
    );
\taps0x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_8,
      Q => \^q\(3),
      R => '0'
    );
\taps0x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_7,
      Q => \^q\(4),
      R => '0'
    );
\taps0x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_6,
      Q => \^q\(5),
      R => '0'
    );
\taps0x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_5,
      Q => \^q\(6),
      R => '0'
    );
\taps0x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_4,
      Q => \^q\(7),
      R => '0'
    );
\taps0x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_3,
      Q => \^q\(8),
      R => '0'
    );
\taps0x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_2,
      Q => \^q\(9),
      R => '0'
    );
\taps1x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_11,
      Q => \^tap1_d1_reg[11]\(0),
      R => '0'
    );
\taps1x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_1,
      Q => \^tap1_d1_reg[11]\(10),
      R => '0'
    );
\taps1x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_0,
      Q => \^tap1_d1_reg[11]\(11),
      R => '0'
    );
\taps1x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_10,
      Q => \^tap1_d1_reg[11]\(1),
      R => '0'
    );
\taps1x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_9,
      Q => \^tap1_d1_reg[11]\(2),
      R => '0'
    );
\taps1x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_8,
      Q => \^tap1_d1_reg[11]\(3),
      R => '0'
    );
\taps1x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_7,
      Q => \^tap1_d1_reg[11]\(4),
      R => '0'
    );
\taps1x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_6,
      Q => \^tap1_d1_reg[11]\(5),
      R => '0'
    );
\taps1x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_5,
      Q => \^tap1_d1_reg[11]\(6),
      R => '0'
    );
\taps1x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_4,
      Q => \^tap1_d1_reg[11]\(7),
      R => '0'
    );
\taps1x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_3,
      Q => \^tap1_d1_reg[11]\(8),
      R => '0'
    );
\taps1x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_2,
      Q => \^tap1_d1_reg[11]\(9),
      R => '0'
    );
\taps2x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_11,
      Q => \^tap2_d1_reg[11]\(0),
      R => '0'
    );
\taps2x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_1,
      Q => \^tap2_d1_reg[11]\(10),
      R => '0'
    );
\taps2x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_0,
      Q => \^tap2_d1_reg[11]\(11),
      R => '0'
    );
\taps2x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_10,
      Q => \^tap2_d1_reg[11]\(1),
      R => '0'
    );
\taps2x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_9,
      Q => \^tap2_d1_reg[11]\(2),
      R => '0'
    );
\taps2x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_8,
      Q => \^tap2_d1_reg[11]\(3),
      R => '0'
    );
\taps2x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_7,
      Q => \^tap2_d1_reg[11]\(4),
      R => '0'
    );
\taps2x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_6,
      Q => \^tap2_d1_reg[11]\(5),
      R => '0'
    );
\taps2x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_5,
      Q => \^tap2_d1_reg[11]\(6),
      R => '0'
    );
\taps2x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_4,
      Q => \^tap2_d1_reg[11]\(7),
      R => '0'
    );
\taps2x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_3,
      Q => \^tap2_d1_reg[11]\(8),
      R => '0'
    );
\taps2x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_2,
      Q => \^tap2_d1_reg[11]\(9),
      R => '0'
    );
w1rchx0_io_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => write_chs(1),
      I1 => p_tvalid,
      I2 => write_chs(0),
      O => w1rchx0_io_i_1_n_0
    );
w1rchx0_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx0_io_i_1_n_0,
      Q => w1rchx0_io_reg_n_0,
      R => '0'
    );
\w1rchx1_io_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_chs(0),
      I1 => write_chs(1),
      I2 => p_tvalid,
      O => \w1rchx1_io_i_1__1_n_0\
    );
w1rchx1_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \w1rchx1_io_i_1__1_n_0\,
      Q => write1s_enb,
      R => '0'
    );
w1rchx2_io_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => write_chs(0),
      I1 => write_chs(1),
      I2 => p_tvalid,
      O => write_enb0_in
    );
w1rchx2_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write_enb0_in,
      Q => w1rchx2_io_reg_n_0,
      R => '0'
    );
w1rchx3_io_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => write_chs(0),
      I1 => write_chs(1),
      I2 => p_tvalid,
      O => write_enb
    );
w1rchx3_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write_enb,
      Q => w1rchx3_io_reg_n_0,
      R => '0'
    );
w2rchx0_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx0_io_reg_n_0,
      Q => w2rchx0_io_reg_n_0,
      R => '0'
    );
w2rchx1_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write1s_enb,
      Q => write2s_enb,
      R => '0'
    );
w2rchx2_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx2_io_reg_n_0,
      Q => w2rchx2_io_reg_n_0,
      R => '0'
    );
w2rchx3_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx3_io_reg_n_0,
      Q => w2rchx3_io_reg_n_0,
      R => '0'
    );
w3rchx0_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2rchx0_io_reg_n_0,
      Q => w3rchx0_io_reg_n_0,
      R => '0'
    );
w3rchx1_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write2s_enb,
      Q => write3s_enb,
      R => '0'
    );
w3rchx2_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2rchx2_io_reg_n_0,
      Q => w3rchx2_io_reg_n_0,
      R => '0'
    );
w3rchx3_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2rchx3_io_reg_n_0,
      Q => w3rchx3_io_reg_n_0,
      R => '0'
    );
\write_chs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => write_s,
      I1 => p_tvalid,
      I2 => write_chs(0),
      O => \write_chs[0]_i_1_n_0\
    );
\write_chs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => write_chs(0),
      I1 => write_s,
      I2 => p_tvalid,
      I3 => write_chs(1),
      O => \write_chs[1]_i_1_n_0\
    );
\write_chs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \write_chs[0]_i_1_n_0\,
      Q => write_chs(0),
      R => '0'
    );
\write_chs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \write_chs[1]_i_1_n_0\,
      Q => write_chs(1),
      R => '0'
    );
write_s_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_tvalid,
      Q => write_s,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized1\ is
  port (
    rowbuffer_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tpd1_reg[vTap0x][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tpd1_reg[vTap1x][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tpd1_reg[vTap2x][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    en_datao : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    write_s_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qValid : in STD_LOGIC;
    write_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized1\ : entity is "buffer_controller";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized1\ is
  signal int_line_d0_n_10 : STD_LOGIC;
  signal int_line_d0_n_11 : STD_LOGIC;
  signal int_line_d0_n_12 : STD_LOGIC;
  signal int_line_d0_n_13 : STD_LOGIC;
  signal int_line_d0_n_14 : STD_LOGIC;
  signal int_line_d0_n_15 : STD_LOGIC;
  signal int_line_d0_n_8 : STD_LOGIC;
  signal int_line_d0_n_9 : STD_LOGIC;
  signal int_line_d2_n_10 : STD_LOGIC;
  signal int_line_d2_n_11 : STD_LOGIC;
  signal int_line_d2_n_12 : STD_LOGIC;
  signal int_line_d2_n_13 : STD_LOGIC;
  signal int_line_d2_n_14 : STD_LOGIC;
  signal int_line_d2_n_15 : STD_LOGIC;
  signal int_line_d2_n_8 : STD_LOGIC;
  signal int_line_d2_n_9 : STD_LOGIC;
  signal int_line_d3_n_10 : STD_LOGIC;
  signal int_line_d3_n_11 : STD_LOGIC;
  signal int_line_d3_n_12 : STD_LOGIC;
  signal int_line_d3_n_13 : STD_LOGIC;
  signal int_line_d3_n_14 : STD_LOGIC;
  signal int_line_d3_n_15 : STD_LOGIC;
  signal int_line_d3_n_8 : STD_LOGIC;
  signal int_line_d3_n_9 : STD_LOGIC;
  signal odata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal oregister : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal oregister_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal oregister_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rowbuffer_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \w1rchx0_io_i_1__1_n_0\ : STD_LOGIC;
  signal w1rchx0_io_reg_n_0 : STD_LOGIC;
  signal w1rchx2_io_reg_n_0 : STD_LOGIC;
  signal w1rchx3_io_reg_n_0 : STD_LOGIC;
  signal w2rchx0_io_reg_n_0 : STD_LOGIC;
  signal w2rchx2_io_reg_n_0 : STD_LOGIC;
  signal w2rchx3_io_reg_n_0 : STD_LOGIC;
  signal w3rchx0_io_reg_n_0 : STD_LOGIC;
  signal w3rchx2_io_reg_n_0 : STD_LOGIC;
  signal w3rchx3_io_reg_n_0 : STD_LOGIC;
  signal write1s_enb : STD_LOGIC;
  signal write2s_enb : STD_LOGIC;
  signal write3s_enb : STD_LOGIC;
  signal write_chs : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \write_chs[1]_i_1__0_n_0\ : STD_LOGIC;
  signal write_enb : STD_LOGIC;
  signal write_enb0_in : STD_LOGIC;
  signal write_enb2_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \w1rchx0_io_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of w1rchx1_io_i_1 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \w1rchx3_io_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \write_chs[1]_i_1__0\ : label is "soft_lutpair202";
begin
  rowbuffer_reg(0) <= \^rowbuffer_reg\(0);
d2en_reg_srl2_U0_mod4_inst_en_1_reg_c_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => w3rchx3_io_reg_n_0,
      I1 => w3rchx0_io_reg_n_0,
      I2 => w3rchx2_io_reg_n_0,
      I3 => write3s_enb,
      O => en_datao
    );
int_line_d0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      D(7) => int_line_d0_n_8,
      D(6) => int_line_d0_n_9,
      D(5) => int_line_d0_n_10,
      D(4) => int_line_d0_n_11,
      D(3) => int_line_d0_n_12,
      D(2) => int_line_d0_n_13,
      D(1) => int_line_d0_n_14,
      D(0) => int_line_d0_n_15,
      DOBDO(7 downto 0) => oregister(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      qValid => qValid,
      rowbuffer_reg_0(7 downto 0) => oregister_1(7 downto 0),
      rowbuffer_reg_1(7 downto 0) => oregister_0(7 downto 0),
      rowbuffer_reg_2(7 downto 0) => odata(7 downto 0),
      sel0(3 downto 0) => sel0(3 downto 0),
      w3rchx0_io_reg => w3rchx0_io_reg_n_0,
      write_chs(0) => write_chs(1),
      \write_chs_reg[0]\ => \^rowbuffer_reg\(0)
    );
int_line_d1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_0\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      qValid => qValid,
      \taps0x_reg[7]\(7 downto 0) => odata(7 downto 0),
      write3s_enb => write3s_enb,
      write_chs(0) => write_chs(1),
      \write_chs_reg[0]\ => \^rowbuffer_reg\(0)
    );
int_line_d2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_1\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      D(7) => int_line_d2_n_8,
      D(6) => int_line_d2_n_9,
      D(5) => int_line_d2_n_10,
      D(4) => int_line_d2_n_11,
      D(3) => int_line_d2_n_12,
      D(2) => int_line_d2_n_13,
      D(1) => int_line_d2_n_14,
      D(0) => int_line_d2_n_15,
      DOBDO(7 downto 0) => oregister(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      qValid => qValid,
      rowbuffer_reg_0(7 downto 0) => odata(7 downto 0),
      rowbuffer_reg_1(7 downto 0) => oregister_1(7 downto 0),
      sel0(3 downto 0) => sel0(3 downto 0),
      \taps1x_reg[7]\(7 downto 0) => oregister_0(7 downto 0),
      w3rchx2_io_reg => w3rchx2_io_reg_n_0,
      write_chs(0) => write_chs(1),
      \write_chs_reg[0]\ => \^rowbuffer_reg\(0)
    );
int_line_d3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized2_2\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      D(7) => int_line_d3_n_8,
      D(6) => int_line_d3_n_9,
      D(5) => int_line_d3_n_10,
      D(4) => int_line_d3_n_11,
      D(3) => int_line_d3_n_12,
      D(2) => int_line_d3_n_13,
      D(1) => int_line_d3_n_14,
      D(0) => int_line_d3_n_15,
      DOBDO(7 downto 0) => oregister(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      qValid => qValid,
      rowbuffer_reg_0(7 downto 0) => oregister_0(7 downto 0),
      rowbuffer_reg_1(7 downto 0) => odata(7 downto 0),
      sel0(3 downto 0) => sel0(3 downto 0),
      \taps2x_reg[7]\(7 downto 0) => oregister_1(7 downto 0),
      w3rchx3_io_reg => w3rchx3_io_reg_n_0,
      write_chs(0) => write_chs(1),
      \write_chs_reg[0]\ => \^rowbuffer_reg\(0)
    );
\taps0x[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAAE"
    )
        port map (
      I0 => w3rchx0_io_reg_n_0,
      I1 => qValid,
      I2 => write_chs(1),
      I3 => \^rowbuffer_reg\(0),
      I4 => w2rchx0_io_reg_n_0,
      I5 => w1rchx0_io_reg_n_0,
      O => sel0(3)
    );
\taps0x[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => write3s_enb,
      I1 => \^rowbuffer_reg\(0),
      I2 => qValid,
      I3 => write_chs(1),
      I4 => write2s_enb,
      I5 => write1s_enb,
      O => sel0(2)
    );
\taps0x[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => w3rchx3_io_reg_n_0,
      I1 => \^rowbuffer_reg\(0),
      I2 => write_chs(1),
      I3 => qValid,
      I4 => w2rchx3_io_reg_n_0,
      I5 => w1rchx3_io_reg_n_0,
      O => sel0(0)
    );
\taps0x[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => w3rchx2_io_reg_n_0,
      I1 => \^rowbuffer_reg\(0),
      I2 => write_chs(1),
      I3 => qValid,
      I4 => w2rchx2_io_reg_n_0,
      I5 => w1rchx2_io_reg_n_0,
      O => sel0(1)
    );
\taps0x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_15,
      Q => \tpd1_reg[vTap0x][7]\(0),
      R => '0'
    );
\taps0x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_14,
      Q => \tpd1_reg[vTap0x][7]\(1),
      R => '0'
    );
\taps0x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_13,
      Q => \tpd1_reg[vTap0x][7]\(2),
      R => '0'
    );
\taps0x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_12,
      Q => \tpd1_reg[vTap0x][7]\(3),
      R => '0'
    );
\taps0x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_11,
      Q => \tpd1_reg[vTap0x][7]\(4),
      R => '0'
    );
\taps0x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_10,
      Q => \tpd1_reg[vTap0x][7]\(5),
      R => '0'
    );
\taps0x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_9,
      Q => \tpd1_reg[vTap0x][7]\(6),
      R => '0'
    );
\taps0x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_8,
      Q => \tpd1_reg[vTap0x][7]\(7),
      R => '0'
    );
\taps1x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_15,
      Q => \tpd1_reg[vTap1x][7]\(0),
      R => '0'
    );
\taps1x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_14,
      Q => \tpd1_reg[vTap1x][7]\(1),
      R => '0'
    );
\taps1x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_13,
      Q => \tpd1_reg[vTap1x][7]\(2),
      R => '0'
    );
\taps1x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_12,
      Q => \tpd1_reg[vTap1x][7]\(3),
      R => '0'
    );
\taps1x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_11,
      Q => \tpd1_reg[vTap1x][7]\(4),
      R => '0'
    );
\taps1x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_10,
      Q => \tpd1_reg[vTap1x][7]\(5),
      R => '0'
    );
\taps1x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_9,
      Q => \tpd1_reg[vTap1x][7]\(6),
      R => '0'
    );
\taps1x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_8,
      Q => \tpd1_reg[vTap1x][7]\(7),
      R => '0'
    );
\taps2x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_15,
      Q => \tpd1_reg[vTap2x][7]\(0),
      R => '0'
    );
\taps2x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_14,
      Q => \tpd1_reg[vTap2x][7]\(1),
      R => '0'
    );
\taps2x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_13,
      Q => \tpd1_reg[vTap2x][7]\(2),
      R => '0'
    );
\taps2x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_12,
      Q => \tpd1_reg[vTap2x][7]\(3),
      R => '0'
    );
\taps2x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_11,
      Q => \tpd1_reg[vTap2x][7]\(4),
      R => '0'
    );
\taps2x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_10,
      Q => \tpd1_reg[vTap2x][7]\(5),
      R => '0'
    );
\taps2x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_9,
      Q => \tpd1_reg[vTap2x][7]\(6),
      R => '0'
    );
\taps2x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d0_n_8,
      Q => \tpd1_reg[vTap2x][7]\(7),
      R => '0'
    );
\w1rchx0_io_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => qValid,
      I1 => write_chs(1),
      I2 => \^rowbuffer_reg\(0),
      O => \w1rchx0_io_i_1__1_n_0\
    );
w1rchx0_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \w1rchx0_io_i_1__1_n_0\,
      Q => w1rchx0_io_reg_n_0,
      R => '0'
    );
w1rchx1_io_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^rowbuffer_reg\(0),
      I1 => qValid,
      I2 => write_chs(1),
      O => write_enb2_in
    );
w1rchx1_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write_enb2_in,
      Q => write1s_enb,
      R => '0'
    );
\w1rchx2_io_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rowbuffer_reg\(0),
      I1 => write_chs(1),
      I2 => qValid,
      O => write_enb0_in
    );
w1rchx2_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write_enb0_in,
      Q => w1rchx2_io_reg_n_0,
      R => '0'
    );
\w1rchx3_io_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rowbuffer_reg\(0),
      I1 => write_chs(1),
      I2 => qValid,
      O => write_enb
    );
w1rchx3_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write_enb,
      Q => w1rchx3_io_reg_n_0,
      R => '0'
    );
w2rchx0_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx0_io_reg_n_0,
      Q => w2rchx0_io_reg_n_0,
      R => '0'
    );
w2rchx1_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write1s_enb,
      Q => write2s_enb,
      R => '0'
    );
w2rchx2_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx2_io_reg_n_0,
      Q => w2rchx2_io_reg_n_0,
      R => '0'
    );
w2rchx3_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx3_io_reg_n_0,
      Q => w2rchx3_io_reg_n_0,
      R => '0'
    );
w3rchx0_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2rchx0_io_reg_n_0,
      Q => w3rchx0_io_reg_n_0,
      R => '0'
    );
w3rchx1_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write2s_enb,
      Q => write3s_enb,
      R => '0'
    );
w3rchx2_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2rchx2_io_reg_n_0,
      Q => w3rchx2_io_reg_n_0,
      R => '0'
    );
w3rchx3_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2rchx3_io_reg_n_0,
      Q => w3rchx3_io_reg_n_0,
      R => '0'
    );
\write_chs[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^rowbuffer_reg\(0),
      I1 => write_s,
      I2 => qValid,
      I3 => write_chs(1),
      O => \write_chs[1]_i_1__0_n_0\
    );
\write_chs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write_s_reg,
      Q => \^rowbuffer_reg\(0),
      R => '0'
    );
\write_chs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \write_chs[1]_i_1__0_n_0\,
      Q => write_chs(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \write_chs_reg[0]_0\ : out STD_LOGIC;
    \write_chs_reg[0]_1\ : out STD_LOGIC;
    \vTapRGB2x_reg[0]\ : out STD_LOGIC;
    \vTapRGB0x_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \vTapRGB1x_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \vTapRGB2x_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    enable : out STD_LOGIC;
    pXcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    qValid : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aresetn : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d2RGB_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized3\ : entity is "buffer_controller";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal int_line_d0_n_12 : STD_LOGIC;
  signal int_line_d0_n_37 : STD_LOGIC;
  signal int_line_d0_n_38 : STD_LOGIC;
  signal int_line_d0_n_39 : STD_LOGIC;
  signal int_line_d0_n_40 : STD_LOGIC;
  signal int_line_d0_n_41 : STD_LOGIC;
  signal int_line_d0_n_42 : STD_LOGIC;
  signal int_line_d0_n_43 : STD_LOGIC;
  signal int_line_d0_n_44 : STD_LOGIC;
  signal int_line_d0_n_45 : STD_LOGIC;
  signal int_line_d0_n_46 : STD_LOGIC;
  signal int_line_d0_n_47 : STD_LOGIC;
  signal int_line_d0_n_48 : STD_LOGIC;
  signal int_line_d0_n_49 : STD_LOGIC;
  signal int_line_d0_n_50 : STD_LOGIC;
  signal int_line_d0_n_51 : STD_LOGIC;
  signal int_line_d0_n_52 : STD_LOGIC;
  signal int_line_d0_n_53 : STD_LOGIC;
  signal int_line_d0_n_54 : STD_LOGIC;
  signal int_line_d0_n_55 : STD_LOGIC;
  signal int_line_d0_n_56 : STD_LOGIC;
  signal int_line_d0_n_57 : STD_LOGIC;
  signal int_line_d0_n_58 : STD_LOGIC;
  signal int_line_d0_n_59 : STD_LOGIC;
  signal int_line_d1_n_0 : STD_LOGIC;
  signal int_line_d1_n_1 : STD_LOGIC;
  signal int_line_d1_n_10 : STD_LOGIC;
  signal int_line_d1_n_11 : STD_LOGIC;
  signal int_line_d1_n_12 : STD_LOGIC;
  signal int_line_d1_n_13 : STD_LOGIC;
  signal int_line_d1_n_14 : STD_LOGIC;
  signal int_line_d1_n_15 : STD_LOGIC;
  signal int_line_d1_n_16 : STD_LOGIC;
  signal int_line_d1_n_17 : STD_LOGIC;
  signal int_line_d1_n_18 : STD_LOGIC;
  signal int_line_d1_n_19 : STD_LOGIC;
  signal int_line_d1_n_2 : STD_LOGIC;
  signal int_line_d1_n_20 : STD_LOGIC;
  signal int_line_d1_n_21 : STD_LOGIC;
  signal int_line_d1_n_22 : STD_LOGIC;
  signal int_line_d1_n_23 : STD_LOGIC;
  signal int_line_d1_n_3 : STD_LOGIC;
  signal int_line_d1_n_4 : STD_LOGIC;
  signal int_line_d1_n_5 : STD_LOGIC;
  signal int_line_d1_n_6 : STD_LOGIC;
  signal int_line_d1_n_7 : STD_LOGIC;
  signal int_line_d1_n_8 : STD_LOGIC;
  signal int_line_d1_n_9 : STD_LOGIC;
  signal int_line_d2_n_12 : STD_LOGIC;
  signal int_line_d2_n_13 : STD_LOGIC;
  signal int_line_d2_n_14 : STD_LOGIC;
  signal int_line_d2_n_15 : STD_LOGIC;
  signal int_line_d2_n_16 : STD_LOGIC;
  signal int_line_d2_n_17 : STD_LOGIC;
  signal int_line_d2_n_18 : STD_LOGIC;
  signal int_line_d2_n_19 : STD_LOGIC;
  signal int_line_d2_n_20 : STD_LOGIC;
  signal int_line_d2_n_21 : STD_LOGIC;
  signal int_line_d2_n_22 : STD_LOGIC;
  signal int_line_d2_n_23 : STD_LOGIC;
  signal int_line_d2_n_24 : STD_LOGIC;
  signal int_line_d2_n_25 : STD_LOGIC;
  signal int_line_d2_n_26 : STD_LOGIC;
  signal int_line_d2_n_27 : STD_LOGIC;
  signal int_line_d2_n_28 : STD_LOGIC;
  signal int_line_d2_n_29 : STD_LOGIC;
  signal int_line_d2_n_30 : STD_LOGIC;
  signal int_line_d2_n_31 : STD_LOGIC;
  signal int_line_d2_n_32 : STD_LOGIC;
  signal int_line_d2_n_33 : STD_LOGIC;
  signal int_line_d2_n_34 : STD_LOGIC;
  signal int_line_d2_n_35 : STD_LOGIC;
  signal int_line_d2_n_60 : STD_LOGIC;
  signal int_line_d2_n_61 : STD_LOGIC;
  signal int_line_d2_n_62 : STD_LOGIC;
  signal int_line_d2_n_63 : STD_LOGIC;
  signal int_line_d2_n_64 : STD_LOGIC;
  signal int_line_d2_n_65 : STD_LOGIC;
  signal int_line_d2_n_66 : STD_LOGIC;
  signal int_line_d2_n_67 : STD_LOGIC;
  signal int_line_d2_n_68 : STD_LOGIC;
  signal int_line_d2_n_69 : STD_LOGIC;
  signal int_line_d2_n_70 : STD_LOGIC;
  signal int_line_d2_n_71 : STD_LOGIC;
  signal int_line_d2_n_72 : STD_LOGIC;
  signal int_line_d2_n_73 : STD_LOGIC;
  signal int_line_d2_n_74 : STD_LOGIC;
  signal int_line_d2_n_75 : STD_LOGIC;
  signal int_line_d2_n_76 : STD_LOGIC;
  signal int_line_d2_n_77 : STD_LOGIC;
  signal int_line_d2_n_78 : STD_LOGIC;
  signal int_line_d2_n_79 : STD_LOGIC;
  signal int_line_d2_n_80 : STD_LOGIC;
  signal int_line_d2_n_81 : STD_LOGIC;
  signal int_line_d2_n_82 : STD_LOGIC;
  signal int_line_d2_n_83 : STD_LOGIC;
  signal int_line_d3_n_0 : STD_LOGIC;
  signal int_line_d3_n_1 : STD_LOGIC;
  signal int_line_d3_n_10 : STD_LOGIC;
  signal int_line_d3_n_11 : STD_LOGIC;
  signal int_line_d3_n_12 : STD_LOGIC;
  signal int_line_d3_n_13 : STD_LOGIC;
  signal int_line_d3_n_14 : STD_LOGIC;
  signal int_line_d3_n_15 : STD_LOGIC;
  signal int_line_d3_n_16 : STD_LOGIC;
  signal int_line_d3_n_17 : STD_LOGIC;
  signal int_line_d3_n_18 : STD_LOGIC;
  signal int_line_d3_n_19 : STD_LOGIC;
  signal int_line_d3_n_2 : STD_LOGIC;
  signal int_line_d3_n_20 : STD_LOGIC;
  signal int_line_d3_n_21 : STD_LOGIC;
  signal int_line_d3_n_22 : STD_LOGIC;
  signal int_line_d3_n_23 : STD_LOGIC;
  signal int_line_d3_n_3 : STD_LOGIC;
  signal int_line_d3_n_4 : STD_LOGIC;
  signal int_line_d3_n_48 : STD_LOGIC;
  signal int_line_d3_n_49 : STD_LOGIC;
  signal int_line_d3_n_5 : STD_LOGIC;
  signal int_line_d3_n_50 : STD_LOGIC;
  signal int_line_d3_n_51 : STD_LOGIC;
  signal int_line_d3_n_52 : STD_LOGIC;
  signal int_line_d3_n_53 : STD_LOGIC;
  signal int_line_d3_n_54 : STD_LOGIC;
  signal int_line_d3_n_55 : STD_LOGIC;
  signal int_line_d3_n_56 : STD_LOGIC;
  signal int_line_d3_n_57 : STD_LOGIC;
  signal int_line_d3_n_58 : STD_LOGIC;
  signal int_line_d3_n_59 : STD_LOGIC;
  signal int_line_d3_n_6 : STD_LOGIC;
  signal int_line_d3_n_60 : STD_LOGIC;
  signal int_line_d3_n_61 : STD_LOGIC;
  signal int_line_d3_n_62 : STD_LOGIC;
  signal int_line_d3_n_63 : STD_LOGIC;
  signal int_line_d3_n_64 : STD_LOGIC;
  signal int_line_d3_n_65 : STD_LOGIC;
  signal int_line_d3_n_66 : STD_LOGIC;
  signal int_line_d3_n_67 : STD_LOGIC;
  signal int_line_d3_n_68 : STD_LOGIC;
  signal int_line_d3_n_69 : STD_LOGIC;
  signal int_line_d3_n_7 : STD_LOGIC;
  signal int_line_d3_n_70 : STD_LOGIC;
  signal int_line_d3_n_71 : STD_LOGIC;
  signal int_line_d3_n_8 : STD_LOGIC;
  signal int_line_d3_n_9 : STD_LOGIC;
  signal odata : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal oregister : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal oregister_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal oregister_1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \taps0x[23]_i_2_n_0\ : STD_LOGIC;
  signal \taps0x[23]_i_4_n_0\ : STD_LOGIC;
  signal \taps0x[23]_i_5_n_0\ : STD_LOGIC;
  signal \taps0x[23]_i_6_n_0\ : STD_LOGIC;
  signal \w1rchx0_io_i_1__0_n_0\ : STD_LOGIC;
  signal w1rchx0_io_reg_n_0 : STD_LOGIC;
  signal \w1rchx2_io_i_1__1_n_0\ : STD_LOGIC;
  signal w1rchx2_io_reg_n_0 : STD_LOGIC;
  signal w1rchx3_io_reg_n_0 : STD_LOGIC;
  signal w2rchx0_io_reg_n_0 : STD_LOGIC;
  signal w2rchx2_io_reg_n_0 : STD_LOGIC;
  signal w2rchx3_io_reg_n_0 : STD_LOGIC;
  signal w2s_address : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal w3rchx0_io_reg_n_0 : STD_LOGIC;
  signal w3rchx2_io_reg_n_0 : STD_LOGIC;
  signal w3rchx3_io_reg_n_0 : STD_LOGIC;
  signal write1s_enb : STD_LOGIC;
  signal write2s_enb : STD_LOGIC;
  signal write3s_enb : STD_LOGIC;
  signal \write_chs[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \write_chs[1]_i_1__1_n_0\ : STD_LOGIC;
  signal write_chs_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^write_chs_reg[0]_0\ : STD_LOGIC;
  signal write_enb : STD_LOGIC;
  signal write_enb2_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d1en_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \vTapRGB0x[23]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \w1rchx0_io_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \w1rchx1_io_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \w1rchx2_io_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \write_chs[0]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \write_chs[0]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \write_chs[1]_i_1__1\ : label is "soft_lutpair175";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \write_chs_reg[0]_0\ <= \^write_chs_reg[0]_0\;
d1en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => write3s_enb,
      I1 => w3rchx3_io_reg_n_0,
      I2 => w3rchx2_io_reg_n_0,
      I3 => w3rchx0_io_reg_n_0,
      O => enable
    );
int_line_d0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4\
     port map (
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      \d2RGB_reg[23]\(23 downto 0) => \d2RGB_reg[23]\(23 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      odata(23 downto 0) => odata(23 downto 0),
      oregister(23 downto 0) => oregister(23 downto 0),
      oregister_0(23 downto 0) => oregister_0(23 downto 0),
      pXcont(11 downto 0) => pXcont(11 downto 0),
      qValid => qValid,
      \taps2x_reg[0]\ => int_line_d0_n_12,
      \taps2x_reg[10]\ => int_line_d0_n_46,
      \taps2x_reg[11]\ => int_line_d0_n_47,
      \taps2x_reg[12]\ => int_line_d0_n_48,
      \taps2x_reg[13]\ => int_line_d0_n_49,
      \taps2x_reg[14]\ => int_line_d0_n_50,
      \taps2x_reg[15]\ => int_line_d0_n_51,
      \taps2x_reg[16]\ => int_line_d0_n_52,
      \taps2x_reg[17]\ => int_line_d0_n_53,
      \taps2x_reg[18]\ => int_line_d0_n_54,
      \taps2x_reg[19]\ => int_line_d0_n_55,
      \taps2x_reg[1]\ => int_line_d0_n_37,
      \taps2x_reg[20]\ => int_line_d0_n_56,
      \taps2x_reg[21]\ => int_line_d0_n_57,
      \taps2x_reg[22]\ => int_line_d0_n_58,
      \taps2x_reg[23]\ => int_line_d0_n_59,
      \taps2x_reg[2]\ => int_line_d0_n_38,
      \taps2x_reg[3]\ => int_line_d0_n_39,
      \taps2x_reg[4]\ => int_line_d0_n_40,
      \taps2x_reg[5]\ => int_line_d0_n_41,
      \taps2x_reg[6]\ => int_line_d0_n_42,
      \taps2x_reg[7]\ => int_line_d0_n_43,
      \taps2x_reg[8]\ => int_line_d0_n_44,
      \taps2x_reg[9]\ => int_line_d0_n_45,
      w2s_address(11 downto 0) => w2s_address(11 downto 0),
      w3rchx0_io_reg => w3rchx0_io_reg_n_0,
      write_chs_0(1 downto 0) => write_chs_0(1 downto 0),
      \write_chs_reg[0]\ => \taps0x[23]_i_4_n_0\,
      \write_chs_reg[0]_0\ => \taps0x[23]_i_5_n_0\,
      \write_chs_reg[0]_1\ => \taps0x[23]_i_6_n_0\
    );
int_line_d1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_5\
     port map (
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      D(23) => int_line_d1_n_0,
      D(22) => int_line_d1_n_1,
      D(21) => int_line_d1_n_2,
      D(20) => int_line_d1_n_3,
      D(19) => int_line_d1_n_4,
      D(18) => int_line_d1_n_5,
      D(17) => int_line_d1_n_6,
      D(16) => int_line_d1_n_7,
      D(15) => int_line_d1_n_8,
      D(14) => int_line_d1_n_9,
      D(13) => int_line_d1_n_10,
      D(12) => int_line_d1_n_11,
      D(11) => int_line_d1_n_12,
      D(10) => int_line_d1_n_13,
      D(9) => int_line_d1_n_14,
      D(8) => int_line_d1_n_15,
      D(7) => int_line_d1_n_16,
      D(6) => int_line_d1_n_17,
      D(5) => int_line_d1_n_18,
      D(4) => int_line_d1_n_19,
      D(3) => int_line_d1_n_20,
      D(2) => int_line_d1_n_21,
      D(1) => int_line_d1_n_22,
      D(0) => int_line_d1_n_23,
      Q(11 downto 0) => \^q\(11 downto 0),
      \d2RGB_reg[23]\(23 downto 0) => \d2RGB_reg[23]\(23 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      odata(23 downto 0) => odata(23 downto 0),
      qValid => qValid,
      qValid_reg => \taps0x[23]_i_2_n_0\,
      rowbuffer_reg_0_0 => int_line_d2_n_60,
      rowbuffer_reg_0_1 => int_line_d2_n_61,
      rowbuffer_reg_0_2 => int_line_d2_n_62,
      rowbuffer_reg_0_3 => int_line_d2_n_63,
      rowbuffer_reg_0_4 => int_line_d2_n_64,
      rowbuffer_reg_0_5 => int_line_d2_n_65,
      rowbuffer_reg_0_6 => int_line_d2_n_66,
      rowbuffer_reg_0_7 => int_line_d2_n_67,
      rowbuffer_reg_0_8 => int_line_d2_n_68,
      rowbuffer_reg_1_0 => int_line_d2_n_69,
      rowbuffer_reg_1_1 => int_line_d2_n_70,
      rowbuffer_reg_1_2 => int_line_d2_n_71,
      rowbuffer_reg_1_3 => int_line_d2_n_72,
      rowbuffer_reg_1_4 => int_line_d2_n_73,
      rowbuffer_reg_1_5 => int_line_d2_n_74,
      rowbuffer_reg_1_6 => int_line_d2_n_75,
      rowbuffer_reg_1_7 => int_line_d2_n_76,
      rowbuffer_reg_1_8 => int_line_d2_n_77,
      rowbuffer_reg_2_0 => int_line_d2_n_78,
      rowbuffer_reg_2_1 => int_line_d2_n_79,
      rowbuffer_reg_2_2 => int_line_d2_n_80,
      rowbuffer_reg_2_3 => int_line_d2_n_81,
      rowbuffer_reg_2_4 => int_line_d2_n_82,
      rowbuffer_reg_2_5 => int_line_d2_n_83,
      write3s_enb => write3s_enb,
      write_chs_0(1 downto 0) => write_chs_0(1 downto 0)
    );
int_line_d2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_6\
     port map (
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      D(23) => int_line_d2_n_12,
      D(22) => int_line_d2_n_13,
      D(21) => int_line_d2_n_14,
      D(20) => int_line_d2_n_15,
      D(19) => int_line_d2_n_16,
      D(18) => int_line_d2_n_17,
      D(17) => int_line_d2_n_18,
      D(16) => int_line_d2_n_19,
      D(15) => int_line_d2_n_20,
      D(14) => int_line_d2_n_21,
      D(13) => int_line_d2_n_22,
      D(12) => int_line_d2_n_23,
      D(11) => int_line_d2_n_24,
      D(10) => int_line_d2_n_25,
      D(9) => int_line_d2_n_26,
      D(8) => int_line_d2_n_27,
      D(7) => int_line_d2_n_28,
      D(6) => int_line_d2_n_29,
      D(5) => int_line_d2_n_30,
      D(4) => int_line_d2_n_31,
      D(3) => int_line_d2_n_32,
      D(2) => int_line_d2_n_33,
      D(1) => int_line_d2_n_34,
      D(0) => int_line_d2_n_35,
      Q(11 downto 0) => \^q\(11 downto 0),
      \d2RGB_reg[23]\(23 downto 0) => \d2RGB_reg[23]\(23 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      oregister(23 downto 0) => oregister_0(23 downto 0),
      oregister_0(23 downto 0) => oregister_1(23 downto 0),
      oregister_1(23 downto 0) => oregister(23 downto 0),
      qValid => qValid,
      qValid_reg => \taps0x[23]_i_2_n_0\,
      rowbuffer_reg_0_0 => int_line_d3_n_48,
      rowbuffer_reg_0_1 => int_line_d3_n_49,
      rowbuffer_reg_0_2 => int_line_d3_n_50,
      rowbuffer_reg_0_3 => int_line_d3_n_51,
      rowbuffer_reg_0_4 => int_line_d3_n_52,
      rowbuffer_reg_0_5 => int_line_d3_n_53,
      rowbuffer_reg_0_6 => int_line_d3_n_54,
      rowbuffer_reg_0_7 => int_line_d3_n_55,
      rowbuffer_reg_0_8 => int_line_d3_n_56,
      rowbuffer_reg_1_0 => int_line_d3_n_57,
      rowbuffer_reg_1_1 => int_line_d3_n_58,
      rowbuffer_reg_1_2 => int_line_d3_n_59,
      rowbuffer_reg_1_3 => int_line_d3_n_60,
      rowbuffer_reg_1_4 => int_line_d3_n_61,
      rowbuffer_reg_1_5 => int_line_d3_n_62,
      rowbuffer_reg_1_6 => int_line_d3_n_63,
      rowbuffer_reg_1_7 => int_line_d3_n_64,
      rowbuffer_reg_1_8 => int_line_d3_n_65,
      rowbuffer_reg_2_0 => int_line_d3_n_66,
      rowbuffer_reg_2_1 => int_line_d3_n_67,
      rowbuffer_reg_2_2 => int_line_d3_n_68,
      rowbuffer_reg_2_3 => int_line_d3_n_69,
      rowbuffer_reg_2_4 => int_line_d3_n_70,
      rowbuffer_reg_2_5 => int_line_d3_n_71,
      \taps0x_reg[0]\ => int_line_d2_n_60,
      \taps0x_reg[10]\ => int_line_d2_n_70,
      \taps0x_reg[11]\ => int_line_d2_n_71,
      \taps0x_reg[12]\ => int_line_d2_n_72,
      \taps0x_reg[13]\ => int_line_d2_n_73,
      \taps0x_reg[14]\ => int_line_d2_n_74,
      \taps0x_reg[15]\ => int_line_d2_n_75,
      \taps0x_reg[16]\ => int_line_d2_n_76,
      \taps0x_reg[17]\ => int_line_d2_n_77,
      \taps0x_reg[18]\ => int_line_d2_n_78,
      \taps0x_reg[19]\ => int_line_d2_n_79,
      \taps0x_reg[1]\ => int_line_d2_n_61,
      \taps0x_reg[20]\ => int_line_d2_n_80,
      \taps0x_reg[21]\ => int_line_d2_n_81,
      \taps0x_reg[22]\ => int_line_d2_n_82,
      \taps0x_reg[23]\ => int_line_d2_n_83,
      \taps0x_reg[2]\ => int_line_d2_n_62,
      \taps0x_reg[3]\ => int_line_d2_n_63,
      \taps0x_reg[4]\ => int_line_d2_n_64,
      \taps0x_reg[5]\ => int_line_d2_n_65,
      \taps0x_reg[6]\ => int_line_d2_n_66,
      \taps0x_reg[7]\ => int_line_d2_n_67,
      \taps0x_reg[8]\ => int_line_d2_n_68,
      \taps0x_reg[9]\ => int_line_d2_n_69,
      w2s_address(11 downto 0) => w2s_address(11 downto 0),
      w3rchx2_io_reg => w3rchx2_io_reg_n_0,
      write_chs_0(1 downto 0) => write_chs_0(1 downto 0),
      \write_chs_reg[0]\ => \taps0x[23]_i_4_n_0\,
      \write_chs_reg[0]_0\ => \taps0x[23]_i_5_n_0\,
      \write_chs_reg[0]_1\ => \taps0x[23]_i_6_n_0\
    );
int_line_d3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tap_buffer__parameterized4_7\
     port map (
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      D(23) => int_line_d3_n_0,
      D(22) => int_line_d3_n_1,
      D(21) => int_line_d3_n_2,
      D(20) => int_line_d3_n_3,
      D(19) => int_line_d3_n_4,
      D(18) => int_line_d3_n_5,
      D(17) => int_line_d3_n_6,
      D(16) => int_line_d3_n_7,
      D(15) => int_line_d3_n_8,
      D(14) => int_line_d3_n_9,
      D(13) => int_line_d3_n_10,
      D(12) => int_line_d3_n_11,
      D(11) => int_line_d3_n_12,
      D(10) => int_line_d3_n_13,
      D(9) => int_line_d3_n_14,
      D(8) => int_line_d3_n_15,
      D(7) => int_line_d3_n_16,
      D(6) => int_line_d3_n_17,
      D(5) => int_line_d3_n_18,
      D(4) => int_line_d3_n_19,
      D(3) => int_line_d3_n_20,
      D(2) => int_line_d3_n_21,
      D(1) => int_line_d3_n_22,
      D(0) => int_line_d3_n_23,
      Q(11 downto 0) => \^q\(11 downto 0),
      \d2RGB_reg[23]\(23 downto 0) => \d2RGB_reg[23]\(23 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      odata(23 downto 0) => odata(23 downto 0),
      oregister(23 downto 0) => oregister_1(23 downto 0),
      oregister_0(23 downto 0) => oregister(23 downto 0),
      qValid => qValid,
      qValid_reg => \taps0x[23]_i_2_n_0\,
      rowbuffer_reg_0_0 => int_line_d0_n_12,
      rowbuffer_reg_0_1 => int_line_d0_n_37,
      rowbuffer_reg_0_2 => int_line_d0_n_38,
      rowbuffer_reg_0_3 => int_line_d0_n_39,
      rowbuffer_reg_0_4 => int_line_d0_n_40,
      rowbuffer_reg_0_5 => int_line_d0_n_41,
      rowbuffer_reg_0_6 => int_line_d0_n_42,
      rowbuffer_reg_0_7 => int_line_d0_n_43,
      rowbuffer_reg_0_8 => int_line_d0_n_44,
      rowbuffer_reg_1_0 => int_line_d0_n_45,
      rowbuffer_reg_1_1 => int_line_d0_n_46,
      rowbuffer_reg_1_2 => int_line_d0_n_47,
      rowbuffer_reg_1_3 => int_line_d0_n_48,
      rowbuffer_reg_1_4 => int_line_d0_n_49,
      rowbuffer_reg_1_5 => int_line_d0_n_50,
      rowbuffer_reg_1_6 => int_line_d0_n_51,
      rowbuffer_reg_1_7 => int_line_d0_n_52,
      rowbuffer_reg_1_8 => int_line_d0_n_53,
      rowbuffer_reg_2_0 => int_line_d0_n_54,
      rowbuffer_reg_2_1 => int_line_d0_n_55,
      rowbuffer_reg_2_2 => int_line_d0_n_56,
      rowbuffer_reg_2_3 => int_line_d0_n_57,
      rowbuffer_reg_2_4 => int_line_d0_n_58,
      rowbuffer_reg_2_5 => int_line_d0_n_59,
      \taps1x_reg[0]\ => int_line_d3_n_48,
      \taps1x_reg[10]\ => int_line_d3_n_58,
      \taps1x_reg[11]\ => int_line_d3_n_59,
      \taps1x_reg[12]\ => int_line_d3_n_60,
      \taps1x_reg[13]\ => int_line_d3_n_61,
      \taps1x_reg[14]\ => int_line_d3_n_62,
      \taps1x_reg[15]\ => int_line_d3_n_63,
      \taps1x_reg[16]\ => int_line_d3_n_64,
      \taps1x_reg[17]\ => int_line_d3_n_65,
      \taps1x_reg[18]\ => int_line_d3_n_66,
      \taps1x_reg[19]\ => int_line_d3_n_67,
      \taps1x_reg[1]\ => int_line_d3_n_49,
      \taps1x_reg[20]\ => int_line_d3_n_68,
      \taps1x_reg[21]\ => int_line_d3_n_69,
      \taps1x_reg[22]\ => int_line_d3_n_70,
      \taps1x_reg[23]\ => int_line_d3_n_71,
      \taps1x_reg[2]\ => int_line_d3_n_50,
      \taps1x_reg[3]\ => int_line_d3_n_51,
      \taps1x_reg[4]\ => int_line_d3_n_52,
      \taps1x_reg[5]\ => int_line_d3_n_53,
      \taps1x_reg[6]\ => int_line_d3_n_54,
      \taps1x_reg[7]\ => int_line_d3_n_55,
      \taps1x_reg[8]\ => int_line_d3_n_56,
      \taps1x_reg[9]\ => int_line_d3_n_57,
      w3rchx3_io_reg => w3rchx3_io_reg_n_0,
      write_chs_0(1 downto 0) => write_chs_0(1 downto 0),
      \write_chs_reg[0]\ => \taps0x[23]_i_4_n_0\,
      \write_chs_reg[0]_0\ => \taps0x[23]_i_5_n_0\,
      \write_chs_reg[0]_1\ => \taps0x[23]_i_6_n_0\
    );
\taps0x[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF02"
    )
        port map (
      I0 => qValid,
      I1 => write_chs_0(1),
      I2 => write_chs_0(0),
      I3 => w3rchx0_io_reg_n_0,
      I4 => w1rchx0_io_reg_n_0,
      I5 => w2rchx0_io_reg_n_0,
      O => \taps0x[23]_i_2_n_0\
    );
\taps0x[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF08"
    )
        port map (
      I0 => write_chs_0(0),
      I1 => qValid,
      I2 => write_chs_0(1),
      I3 => write3s_enb,
      I4 => write1s_enb,
      I5 => write2s_enb,
      O => \taps0x[23]_i_4_n_0\
    );
\taps0x[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => write_chs_0(0),
      I1 => write_chs_0(1),
      I2 => qValid,
      I3 => w3rchx2_io_reg_n_0,
      I4 => w1rchx2_io_reg_n_0,
      I5 => w2rchx2_io_reg_n_0,
      O => \taps0x[23]_i_5_n_0\
    );
\taps0x[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000007F"
    )
        port map (
      I0 => write_chs_0(0),
      I1 => write_chs_0(1),
      I2 => qValid,
      I3 => w3rchx3_io_reg_n_0,
      I4 => w1rchx3_io_reg_n_0,
      I5 => w2rchx3_io_reg_n_0,
      O => \taps0x[23]_i_6_n_0\
    );
\taps0x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_23,
      Q => \vTapRGB0x_reg[23]\(0),
      R => '0'
    );
\taps0x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_13,
      Q => \vTapRGB0x_reg[23]\(10),
      R => '0'
    );
\taps0x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_12,
      Q => \vTapRGB0x_reg[23]\(11),
      R => '0'
    );
\taps0x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_11,
      Q => \vTapRGB0x_reg[23]\(12),
      R => '0'
    );
\taps0x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_10,
      Q => \vTapRGB0x_reg[23]\(13),
      R => '0'
    );
\taps0x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_9,
      Q => \vTapRGB0x_reg[23]\(14),
      R => '0'
    );
\taps0x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_8,
      Q => \vTapRGB0x_reg[23]\(15),
      R => '0'
    );
\taps0x_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_7,
      Q => \vTapRGB0x_reg[23]\(16),
      R => '0'
    );
\taps0x_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_6,
      Q => \vTapRGB0x_reg[23]\(17),
      R => '0'
    );
\taps0x_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_5,
      Q => \vTapRGB0x_reg[23]\(18),
      R => '0'
    );
\taps0x_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_4,
      Q => \vTapRGB0x_reg[23]\(19),
      R => '0'
    );
\taps0x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_22,
      Q => \vTapRGB0x_reg[23]\(1),
      R => '0'
    );
\taps0x_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_3,
      Q => \vTapRGB0x_reg[23]\(20),
      R => '0'
    );
\taps0x_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_2,
      Q => \vTapRGB0x_reg[23]\(21),
      R => '0'
    );
\taps0x_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_1,
      Q => \vTapRGB0x_reg[23]\(22),
      R => '0'
    );
\taps0x_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_0,
      Q => \vTapRGB0x_reg[23]\(23),
      R => '0'
    );
\taps0x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_21,
      Q => \vTapRGB0x_reg[23]\(2),
      R => '0'
    );
\taps0x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_20,
      Q => \vTapRGB0x_reg[23]\(3),
      R => '0'
    );
\taps0x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_19,
      Q => \vTapRGB0x_reg[23]\(4),
      R => '0'
    );
\taps0x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_18,
      Q => \vTapRGB0x_reg[23]\(5),
      R => '0'
    );
\taps0x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_17,
      Q => \vTapRGB0x_reg[23]\(6),
      R => '0'
    );
\taps0x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_16,
      Q => \vTapRGB0x_reg[23]\(7),
      R => '0'
    );
\taps0x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_15,
      Q => \vTapRGB0x_reg[23]\(8),
      R => '0'
    );
\taps0x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d1_n_14,
      Q => \vTapRGB0x_reg[23]\(9),
      R => '0'
    );
\taps1x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_35,
      Q => \vTapRGB1x_reg[23]\(0),
      R => '0'
    );
\taps1x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_25,
      Q => \vTapRGB1x_reg[23]\(10),
      R => '0'
    );
\taps1x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_24,
      Q => \vTapRGB1x_reg[23]\(11),
      R => '0'
    );
\taps1x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_23,
      Q => \vTapRGB1x_reg[23]\(12),
      R => '0'
    );
\taps1x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_22,
      Q => \vTapRGB1x_reg[23]\(13),
      R => '0'
    );
\taps1x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_21,
      Q => \vTapRGB1x_reg[23]\(14),
      R => '0'
    );
\taps1x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_20,
      Q => \vTapRGB1x_reg[23]\(15),
      R => '0'
    );
\taps1x_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_19,
      Q => \vTapRGB1x_reg[23]\(16),
      R => '0'
    );
\taps1x_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_18,
      Q => \vTapRGB1x_reg[23]\(17),
      R => '0'
    );
\taps1x_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_17,
      Q => \vTapRGB1x_reg[23]\(18),
      R => '0'
    );
\taps1x_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_16,
      Q => \vTapRGB1x_reg[23]\(19),
      R => '0'
    );
\taps1x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_34,
      Q => \vTapRGB1x_reg[23]\(1),
      R => '0'
    );
\taps1x_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_15,
      Q => \vTapRGB1x_reg[23]\(20),
      R => '0'
    );
\taps1x_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_14,
      Q => \vTapRGB1x_reg[23]\(21),
      R => '0'
    );
\taps1x_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_13,
      Q => \vTapRGB1x_reg[23]\(22),
      R => '0'
    );
\taps1x_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_12,
      Q => \vTapRGB1x_reg[23]\(23),
      R => '0'
    );
\taps1x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_33,
      Q => \vTapRGB1x_reg[23]\(2),
      R => '0'
    );
\taps1x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_32,
      Q => \vTapRGB1x_reg[23]\(3),
      R => '0'
    );
\taps1x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_31,
      Q => \vTapRGB1x_reg[23]\(4),
      R => '0'
    );
\taps1x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_30,
      Q => \vTapRGB1x_reg[23]\(5),
      R => '0'
    );
\taps1x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_29,
      Q => \vTapRGB1x_reg[23]\(6),
      R => '0'
    );
\taps1x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_28,
      Q => \vTapRGB1x_reg[23]\(7),
      R => '0'
    );
\taps1x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_27,
      Q => \vTapRGB1x_reg[23]\(8),
      R => '0'
    );
\taps1x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d2_n_26,
      Q => \vTapRGB1x_reg[23]\(9),
      R => '0'
    );
\taps2x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_23,
      Q => \vTapRGB2x_reg[23]\(0),
      R => '0'
    );
\taps2x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_13,
      Q => \vTapRGB2x_reg[23]\(10),
      R => '0'
    );
\taps2x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_12,
      Q => \vTapRGB2x_reg[23]\(11),
      R => '0'
    );
\taps2x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_11,
      Q => \vTapRGB2x_reg[23]\(12),
      R => '0'
    );
\taps2x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_10,
      Q => \vTapRGB2x_reg[23]\(13),
      R => '0'
    );
\taps2x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_9,
      Q => \vTapRGB2x_reg[23]\(14),
      R => '0'
    );
\taps2x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_8,
      Q => \vTapRGB2x_reg[23]\(15),
      R => '0'
    );
\taps2x_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_7,
      Q => \vTapRGB2x_reg[23]\(16),
      R => '0'
    );
\taps2x_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_6,
      Q => \vTapRGB2x_reg[23]\(17),
      R => '0'
    );
\taps2x_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_5,
      Q => \vTapRGB2x_reg[23]\(18),
      R => '0'
    );
\taps2x_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_4,
      Q => \vTapRGB2x_reg[23]\(19),
      R => '0'
    );
\taps2x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_22,
      Q => \vTapRGB2x_reg[23]\(1),
      R => '0'
    );
\taps2x_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_3,
      Q => \vTapRGB2x_reg[23]\(20),
      R => '0'
    );
\taps2x_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_2,
      Q => \vTapRGB2x_reg[23]\(21),
      R => '0'
    );
\taps2x_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_1,
      Q => \vTapRGB2x_reg[23]\(22),
      R => '0'
    );
\taps2x_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_0,
      Q => \vTapRGB2x_reg[23]\(23),
      R => '0'
    );
\taps2x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_21,
      Q => \vTapRGB2x_reg[23]\(2),
      R => '0'
    );
\taps2x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_20,
      Q => \vTapRGB2x_reg[23]\(3),
      R => '0'
    );
\taps2x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_19,
      Q => \vTapRGB2x_reg[23]\(4),
      R => '0'
    );
\taps2x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_18,
      Q => \vTapRGB2x_reg[23]\(5),
      R => '0'
    );
\taps2x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_17,
      Q => \vTapRGB2x_reg[23]\(6),
      R => '0'
    );
\taps2x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_16,
      Q => \vTapRGB2x_reg[23]\(7),
      R => '0'
    );
\taps2x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_15,
      Q => \vTapRGB2x_reg[23]\(8),
      R => '0'
    );
\taps2x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => int_line_d3_n_14,
      Q => \vTapRGB2x_reg[23]\(9),
      R => '0'
    );
\vTapRGB0x[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => write3s_enb,
      I1 => w3rchx3_io_reg_n_0,
      I2 => w3rchx2_io_reg_n_0,
      I3 => w3rchx0_io_reg_n_0,
      I4 => m_axis_mm2s_aresetn,
      O => \vTapRGB2x_reg[0]\
    );
\w1rchx0_io_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => qValid,
      I1 => write_chs_0(1),
      I2 => write_chs_0(0),
      O => \w1rchx0_io_i_1__0_n_0\
    );
w1rchx0_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \w1rchx0_io_i_1__0_n_0\,
      Q => w1rchx0_io_reg_n_0,
      R => '0'
    );
\w1rchx1_io_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => write_chs_0(0),
      I1 => qValid,
      I2 => write_chs_0(1),
      O => write_enb2_in
    );
w1rchx1_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write_enb2_in,
      Q => write1s_enb,
      R => '0'
    );
\w1rchx2_io_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => write_chs_0(0),
      I1 => write_chs_0(1),
      I2 => qValid,
      O => \w1rchx2_io_i_1__1_n_0\
    );
w1rchx2_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \w1rchx2_io_i_1__1_n_0\,
      Q => w1rchx2_io_reg_n_0,
      R => '0'
    );
\w1rchx3_io_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => write_chs_0(0),
      I1 => write_chs_0(1),
      I2 => qValid,
      O => write_enb
    );
w1rchx3_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write_enb,
      Q => w1rchx3_io_reg_n_0,
      R => '0'
    );
w2rchx0_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx0_io_reg_n_0,
      Q => w2rchx0_io_reg_n_0,
      R => '0'
    );
w2rchx1_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write1s_enb,
      Q => write2s_enb,
      R => '0'
    );
w2rchx2_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx2_io_reg_n_0,
      Q => w2rchx2_io_reg_n_0,
      R => '0'
    );
w2rchx3_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w1rchx3_io_reg_n_0,
      Q => w2rchx3_io_reg_n_0,
      R => '0'
    );
w3rchx0_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2rchx0_io_reg_n_0,
      Q => w3rchx0_io_reg_n_0,
      R => '0'
    );
w3rchx1_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => write2s_enb,
      Q => write3s_enb,
      R => '0'
    );
w3rchx2_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2rchx2_io_reg_n_0,
      Q => w3rchx2_io_reg_n_0,
      R => '0'
    );
w3rchx3_io_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => w2rchx3_io_reg_n_0,
      Q => w3rchx3_io_reg_n_0,
      R => '0'
    );
\write_chs[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^write_chs_reg[0]_0\,
      I1 => qValid,
      I2 => write_chs(0),
      O => \write_chs_reg[0]_1\
    );
\write_chs[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => qValid,
      I1 => \^write_chs_reg[0]_0\,
      I2 => write_chs_0(0),
      O => \write_chs[0]_i_1__1_n_0\
    );
\write_chs[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => write_chs_0(0),
      I1 => \^write_chs_reg[0]_0\,
      I2 => qValid,
      I3 => write_chs_0(1),
      O => \write_chs[1]_i_1__1_n_0\
    );
\write_chs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \write_chs[0]_i_1__1_n_0\,
      Q => write_chs_0(0),
      R => '0'
    );
\write_chs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \write_chs[1]_i_1__1_n_0\,
      Q => write_chs_0(1),
      R => '0'
    );
write_s_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => qValid,
      Q => \^write_chs_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageFilter is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    write_s : out STD_LOGIC;
    \o1Data_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dsG_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dsB_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \write_chs_reg[0]\ : out STD_LOGIC;
    oValid_reg_0 : out STD_LOGIC;
    pXcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    qValid : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    \d_R_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Red_reg[0]\ : in STD_LOGIC;
    \configReg6_reg[1]\ : in STD_LOGIC;
    \configReg6_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Red_reg[1]\ : in STD_LOGIC;
    \Red_reg[2]\ : in STD_LOGIC;
    \Red_reg[3]\ : in STD_LOGIC;
    \Red_reg[4]\ : in STD_LOGIC;
    \Red_reg[5]\ : in STD_LOGIC;
    \Red_reg[6]\ : in STD_LOGIC;
    \Red_reg[7]\ : in STD_LOGIC;
    \d_G_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Green_reg[0]\ : in STD_LOGIC;
    \Green_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Green_reg[1]\ : in STD_LOGIC;
    \Green_reg[2]\ : in STD_LOGIC;
    \Green_reg[3]\ : in STD_LOGIC;
    \Green_reg[4]\ : in STD_LOGIC;
    \Green_reg[5]\ : in STD_LOGIC;
    \Green_reg[6]\ : in STD_LOGIC;
    \Green_reg[7]_0\ : in STD_LOGIC;
    \d_B_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Blue_reg[0]\ : in STD_LOGIC;
    \Blue_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Blue_reg[1]\ : in STD_LOGIC;
    \Blue_reg[2]\ : in STD_LOGIC;
    \Blue_reg[3]\ : in STD_LOGIC;
    \Blue_reg[4]\ : in STD_LOGIC;
    \Blue_reg[5]\ : in STD_LOGIC;
    \Blue_reg[6]\ : in STD_LOGIC;
    \Blue_reg[7]_0\ : in STD_LOGIC;
    write_chs : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageFilter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageFilter is
  signal RGB_inst_n_14 : STD_LOGIC;
  signal d1B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d1G : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d1R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d1en : STD_LOGIC;
  signal d2RGB : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal d2en : STD_LOGIC;
  signal enable : STD_LOGIC;
  signal \^o1data_reg[0]\ : STD_LOGIC;
  signal taps0x : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal taps1x : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal taps2x : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal vTap0x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vTap1x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vTap2x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vTapRGB0x_reg_n_0_[0]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[10]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[11]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[12]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[13]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[14]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[15]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[1]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[2]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[3]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[4]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[5]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[6]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[7]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[8]\ : STD_LOGIC;
  signal \vTapRGB0x_reg_n_0_[9]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[0]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[10]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[11]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[12]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[13]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[14]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[15]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[1]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[2]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[3]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[4]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[5]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[6]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[7]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[8]\ : STD_LOGIC;
  signal \vTapRGB1x_reg_n_0_[9]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[0]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[10]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[11]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[12]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[13]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[14]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[15]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[1]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[2]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[3]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[4]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[5]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[6]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[7]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[8]\ : STD_LOGIC;
  signal \vTapRGB2x_reg_n_0_[9]\ : STD_LOGIC;
begin
  \o1Data_reg[0]\ <= \^o1data_reg[0]\;
MAC_B_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac
     port map (
      \Blue_reg[0]\ => \Blue_reg[0]\,
      \Blue_reg[1]\ => \Blue_reg[1]\,
      \Blue_reg[2]\ => \Blue_reg[2]\,
      \Blue_reg[3]\ => \Blue_reg[3]\,
      \Blue_reg[4]\ => \Blue_reg[4]\,
      \Blue_reg[5]\ => \Blue_reg[5]\,
      \Blue_reg[6]\ => \Blue_reg[6]\,
      \Blue_reg[7]\(7 downto 0) => \Blue_reg[7]\(7 downto 0),
      \Blue_reg[7]_0\ => \Blue_reg[7]_0\,
      \configReg6_reg[1]\ => \configReg6_reg[1]\,
      \configReg6_reg[1]_0\ => \configReg6_reg[1]_0\,
      \d_B_reg[7]\(7 downto 0) => \d_B_reg[7]\(7 downto 0),
      \dsB_reg[7]\(7 downto 0) => \dsB_reg[7]\(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      \o1Data_reg[0]_0\ => \^o1data_reg[0]\,
      vTap0x(7) => \vTapRGB0x_reg_n_0_[7]\,
      vTap0x(6) => \vTapRGB0x_reg_n_0_[6]\,
      vTap0x(5) => \vTapRGB0x_reg_n_0_[5]\,
      vTap0x(4) => \vTapRGB0x_reg_n_0_[4]\,
      vTap0x(3) => \vTapRGB0x_reg_n_0_[3]\,
      vTap0x(2) => \vTapRGB0x_reg_n_0_[2]\,
      vTap0x(1) => \vTapRGB0x_reg_n_0_[1]\,
      vTap0x(0) => \vTapRGB0x_reg_n_0_[0]\,
      vTap1x(7) => \vTapRGB1x_reg_n_0_[7]\,
      vTap1x(6) => \vTapRGB1x_reg_n_0_[6]\,
      vTap1x(5) => \vTapRGB1x_reg_n_0_[5]\,
      vTap1x(4) => \vTapRGB1x_reg_n_0_[4]\,
      vTap1x(3) => \vTapRGB1x_reg_n_0_[3]\,
      vTap1x(2) => \vTapRGB1x_reg_n_0_[2]\,
      vTap1x(1) => \vTapRGB1x_reg_n_0_[1]\,
      vTap1x(0) => \vTapRGB1x_reg_n_0_[0]\,
      vTap2x(7) => \vTapRGB2x_reg_n_0_[7]\,
      vTap2x(6) => \vTapRGB2x_reg_n_0_[6]\,
      vTap2x(5) => \vTapRGB2x_reg_n_0_[5]\,
      vTap2x(4) => \vTapRGB2x_reg_n_0_[4]\,
      vTap2x(3) => \vTapRGB2x_reg_n_0_[3]\,
      vTap2x(2) => \vTapRGB2x_reg_n_0_[2]\,
      vTap2x(1) => \vTapRGB2x_reg_n_0_[1]\,
      vTap2x(0) => \vTapRGB2x_reg_n_0_[0]\
    );
MAC_G_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_3
     port map (
      \Green_reg[0]\ => \Green_reg[0]\,
      \Green_reg[1]\ => \Green_reg[1]\,
      \Green_reg[2]\ => \Green_reg[2]\,
      \Green_reg[3]\ => \Green_reg[3]\,
      \Green_reg[4]\ => \Green_reg[4]\,
      \Green_reg[5]\ => \Green_reg[5]\,
      \Green_reg[6]\ => \Green_reg[6]\,
      \Green_reg[7]\(7 downto 0) => \Green_reg[7]\(7 downto 0),
      \Green_reg[7]_0\ => \Green_reg[7]_0\,
      \configReg6_reg[1]\ => \configReg6_reg[1]\,
      \configReg6_reg[1]_0\ => \configReg6_reg[1]_0\,
      \d_G_reg[7]\(7 downto 0) => \d_G_reg[7]\(7 downto 0),
      \dsG_reg[7]\(7 downto 0) => \dsG_reg[7]\(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => \^o1data_reg[0]\,
      vTap0x(7) => \vTapRGB0x_reg_n_0_[15]\,
      vTap0x(6) => \vTapRGB0x_reg_n_0_[14]\,
      vTap0x(5) => \vTapRGB0x_reg_n_0_[13]\,
      vTap0x(4) => \vTapRGB0x_reg_n_0_[12]\,
      vTap0x(3) => \vTapRGB0x_reg_n_0_[11]\,
      vTap0x(2) => \vTapRGB0x_reg_n_0_[10]\,
      vTap0x(1) => \vTapRGB0x_reg_n_0_[9]\,
      vTap0x(0) => \vTapRGB0x_reg_n_0_[8]\,
      vTap1x(7) => \vTapRGB1x_reg_n_0_[15]\,
      vTap1x(6) => \vTapRGB1x_reg_n_0_[14]\,
      vTap1x(5) => \vTapRGB1x_reg_n_0_[13]\,
      vTap1x(4) => \vTapRGB1x_reg_n_0_[12]\,
      vTap1x(3) => \vTapRGB1x_reg_n_0_[11]\,
      vTap1x(2) => \vTapRGB1x_reg_n_0_[10]\,
      vTap1x(1) => \vTapRGB1x_reg_n_0_[9]\,
      vTap1x(0) => \vTapRGB1x_reg_n_0_[8]\,
      vTap2x(7) => \vTapRGB2x_reg_n_0_[15]\,
      vTap2x(6) => \vTapRGB2x_reg_n_0_[14]\,
      vTap2x(5) => \vTapRGB2x_reg_n_0_[13]\,
      vTap2x(4) => \vTapRGB2x_reg_n_0_[12]\,
      vTap2x(3) => \vTapRGB2x_reg_n_0_[11]\,
      vTap2x(2) => \vTapRGB2x_reg_n_0_[10]\,
      vTap2x(1) => \vTapRGB2x_reg_n_0_[9]\,
      vTap2x(0) => \vTapRGB2x_reg_n_0_[8]\
    );
MAC_R_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageRGBmac_4
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \Red_reg[0]\ => \Red_reg[0]\,
      \Red_reg[1]\ => \Red_reg[1]\,
      \Red_reg[2]\ => \Red_reg[2]\,
      \Red_reg[3]\ => \Red_reg[3]\,
      \Red_reg[4]\ => \Red_reg[4]\,
      \Red_reg[5]\ => \Red_reg[5]\,
      \Red_reg[6]\ => \Red_reg[6]\,
      \Red_reg[7]\ => \Red_reg[7]\,
      \configReg6_reg[1]\ => \configReg6_reg[1]\,
      \configReg6_reg[1]_0\ => \configReg6_reg[1]_0\,
      \d_R_reg[7]\(7 downto 0) => \d_R_reg[7]\(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => \^o1data_reg[0]\,
      vTap0x(7 downto 0) => vTap0x(7 downto 0),
      vTap1x(7 downto 0) => vTap1x(7 downto 0),
      vTap2x(7 downto 0) => vTap2x(7 downto 0)
    );
RGB_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized3\
     port map (
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      Q(11 downto 0) => ADDRARDADDR(11 downto 0),
      \d2RGB_reg[23]\(23 downto 0) => d2RGB(23 downto 0),
      enable => enable,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      pXcont(11 downto 0) => pXcont(11 downto 0),
      qValid => qValid,
      \vTapRGB0x_reg[23]\(23 downto 0) => taps0x(23 downto 0),
      \vTapRGB1x_reg[23]\(23 downto 0) => taps1x(23 downto 0),
      \vTapRGB2x_reg[0]\ => RGB_inst_n_14,
      \vTapRGB2x_reg[23]\(23 downto 0) => taps2x(23 downto 0),
      write_chs(0) => write_chs(0),
      \write_chs_reg[0]_0\ => write_s,
      \write_chs_reg[0]_1\ => \write_chs_reg[0]\
    );
\d1B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_B_reg[7]\(0),
      Q => d1B(0),
      R => '0'
    );
\d1B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_B_reg[7]\(1),
      Q => d1B(1),
      R => '0'
    );
\d1B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_B_reg[7]\(2),
      Q => d1B(2),
      R => '0'
    );
\d1B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_B_reg[7]\(3),
      Q => d1B(3),
      R => '0'
    );
\d1B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_B_reg[7]\(4),
      Q => d1B(4),
      R => '0'
    );
\d1B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_B_reg[7]\(5),
      Q => d1B(5),
      R => '0'
    );
\d1B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_B_reg[7]\(6),
      Q => d1B(6),
      R => '0'
    );
\d1B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_B_reg[7]\(7),
      Q => d1B(7),
      R => '0'
    );
\d1G_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_G_reg[7]\(0),
      Q => d1G(0),
      R => '0'
    );
\d1G_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_G_reg[7]\(1),
      Q => d1G(1),
      R => '0'
    );
\d1G_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_G_reg[7]\(2),
      Q => d1G(2),
      R => '0'
    );
\d1G_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_G_reg[7]\(3),
      Q => d1G(3),
      R => '0'
    );
\d1G_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_G_reg[7]\(4),
      Q => d1G(4),
      R => '0'
    );
\d1G_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_G_reg[7]\(5),
      Q => d1G(5),
      R => '0'
    );
\d1G_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_G_reg[7]\(6),
      Q => d1G(6),
      R => '0'
    );
\d1G_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_G_reg[7]\(7),
      Q => d1G(7),
      R => '0'
    );
\d1R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_R_reg[7]\(0),
      Q => d1R(0),
      R => '0'
    );
\d1R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_R_reg[7]\(1),
      Q => d1R(1),
      R => '0'
    );
\d1R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_R_reg[7]\(2),
      Q => d1R(2),
      R => '0'
    );
\d1R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_R_reg[7]\(3),
      Q => d1R(3),
      R => '0'
    );
\d1R_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_R_reg[7]\(4),
      Q => d1R(4),
      R => '0'
    );
\d1R_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_R_reg[7]\(5),
      Q => d1R(5),
      R => '0'
    );
\d1R_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_R_reg[7]\(6),
      Q => d1R(6),
      R => '0'
    );
\d1R_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => \d_R_reg[7]\(7),
      Q => d1R(7),
      R => '0'
    );
d1en_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]\,
      D => enable,
      Q => d1en
    );
\d2RGB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1B(0),
      Q => d2RGB(0),
      R => '0'
    );
\d2RGB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1G(2),
      Q => d2RGB(10),
      R => '0'
    );
\d2RGB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1G(3),
      Q => d2RGB(11),
      R => '0'
    );
\d2RGB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1G(4),
      Q => d2RGB(12),
      R => '0'
    );
\d2RGB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1G(5),
      Q => d2RGB(13),
      R => '0'
    );
\d2RGB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1G(6),
      Q => d2RGB(14),
      R => '0'
    );
\d2RGB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1G(7),
      Q => d2RGB(15),
      R => '0'
    );
\d2RGB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1R(0),
      Q => d2RGB(16),
      R => '0'
    );
\d2RGB_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1R(1),
      Q => d2RGB(17),
      R => '0'
    );
\d2RGB_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1R(2),
      Q => d2RGB(18),
      R => '0'
    );
\d2RGB_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1R(3),
      Q => d2RGB(19),
      R => '0'
    );
\d2RGB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1B(1),
      Q => d2RGB(1),
      R => '0'
    );
\d2RGB_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1R(4),
      Q => d2RGB(20),
      R => '0'
    );
\d2RGB_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1R(5),
      Q => d2RGB(21),
      R => '0'
    );
\d2RGB_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1R(6),
      Q => d2RGB(22),
      R => '0'
    );
\d2RGB_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1R(7),
      Q => d2RGB(23),
      R => '0'
    );
\d2RGB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1B(2),
      Q => d2RGB(2),
      R => '0'
    );
\d2RGB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1B(3),
      Q => d2RGB(3),
      R => '0'
    );
\d2RGB_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1B(4),
      Q => d2RGB(4),
      R => '0'
    );
\d2RGB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1B(5),
      Q => d2RGB(5),
      R => '0'
    );
\d2RGB_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1B(6),
      Q => d2RGB(6),
      R => '0'
    );
\d2RGB_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1B(7),
      Q => d2RGB(7),
      R => '0'
    );
\d2RGB_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1G(0),
      Q => d2RGB(8),
      R => '0'
    );
\d2RGB_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d1G(1),
      Q => d2RGB(9),
      R => '0'
    );
d2en_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^o1data_reg[0]\,
      D => d1en,
      Q => d2en
    );
oValid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => d2en,
      Q => oValid_reg_0,
      R => '0'
    );
\vTapRGB0x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(0),
      Q => \vTapRGB0x_reg_n_0_[0]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(10),
      Q => \vTapRGB0x_reg_n_0_[10]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(11),
      Q => \vTapRGB0x_reg_n_0_[11]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(12),
      Q => \vTapRGB0x_reg_n_0_[12]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(13),
      Q => \vTapRGB0x_reg_n_0_[13]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(14),
      Q => \vTapRGB0x_reg_n_0_[14]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(15),
      Q => \vTapRGB0x_reg_n_0_[15]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(16),
      Q => vTap0x(0),
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(17),
      Q => vTap0x(1),
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(18),
      Q => vTap0x(2),
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(19),
      Q => vTap0x(3),
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(1),
      Q => \vTapRGB0x_reg_n_0_[1]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(20),
      Q => vTap0x(4),
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(21),
      Q => vTap0x(5),
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(22),
      Q => vTap0x(6),
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(23),
      Q => vTap0x(7),
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(2),
      Q => \vTapRGB0x_reg_n_0_[2]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(3),
      Q => \vTapRGB0x_reg_n_0_[3]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(4),
      Q => \vTapRGB0x_reg_n_0_[4]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(5),
      Q => \vTapRGB0x_reg_n_0_[5]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(6),
      Q => \vTapRGB0x_reg_n_0_[6]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(7),
      Q => \vTapRGB0x_reg_n_0_[7]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(8),
      Q => \vTapRGB0x_reg_n_0_[8]\,
      R => RGB_inst_n_14
    );
\vTapRGB0x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps0x(9),
      Q => \vTapRGB0x_reg_n_0_[9]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(0),
      Q => \vTapRGB1x_reg_n_0_[0]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(10),
      Q => \vTapRGB1x_reg_n_0_[10]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(11),
      Q => \vTapRGB1x_reg_n_0_[11]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(12),
      Q => \vTapRGB1x_reg_n_0_[12]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(13),
      Q => \vTapRGB1x_reg_n_0_[13]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(14),
      Q => \vTapRGB1x_reg_n_0_[14]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(15),
      Q => \vTapRGB1x_reg_n_0_[15]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(16),
      Q => vTap1x(0),
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(17),
      Q => vTap1x(1),
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(18),
      Q => vTap1x(2),
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(19),
      Q => vTap1x(3),
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(1),
      Q => \vTapRGB1x_reg_n_0_[1]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(20),
      Q => vTap1x(4),
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(21),
      Q => vTap1x(5),
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(22),
      Q => vTap1x(6),
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(23),
      Q => vTap1x(7),
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(2),
      Q => \vTapRGB1x_reg_n_0_[2]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(3),
      Q => \vTapRGB1x_reg_n_0_[3]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(4),
      Q => \vTapRGB1x_reg_n_0_[4]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(5),
      Q => \vTapRGB1x_reg_n_0_[5]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(6),
      Q => \vTapRGB1x_reg_n_0_[6]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(7),
      Q => \vTapRGB1x_reg_n_0_[7]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(8),
      Q => \vTapRGB1x_reg_n_0_[8]\,
      R => RGB_inst_n_14
    );
\vTapRGB1x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps1x(9),
      Q => \vTapRGB1x_reg_n_0_[9]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(0),
      Q => \vTapRGB2x_reg_n_0_[0]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(10),
      Q => \vTapRGB2x_reg_n_0_[10]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(11),
      Q => \vTapRGB2x_reg_n_0_[11]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(12),
      Q => \vTapRGB2x_reg_n_0_[12]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(13),
      Q => \vTapRGB2x_reg_n_0_[13]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(14),
      Q => \vTapRGB2x_reg_n_0_[14]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(15),
      Q => \vTapRGB2x_reg_n_0_[15]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(16),
      Q => vTap2x(0),
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(17),
      Q => vTap2x(1),
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(18),
      Q => vTap2x(2),
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(19),
      Q => vTap2x(3),
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(1),
      Q => \vTapRGB2x_reg_n_0_[1]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(20),
      Q => vTap2x(4),
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(21),
      Q => vTap2x(5),
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(22),
      Q => vTap2x(6),
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(23),
      Q => vTap2x(7),
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(2),
      Q => \vTapRGB2x_reg_n_0_[2]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(3),
      Q => \vTapRGB2x_reg_n_0_[3]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(4),
      Q => \vTapRGB2x_reg_n_0_[4]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(5),
      Q => \vTapRGB2x_reg_n_0_[5]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(6),
      Q => \vTapRGB2x_reg_n_0_[6]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(7),
      Q => \vTapRGB2x_reg_n_0_[7]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(8),
      Q => \vTapRGB2x_reg_n_0_[8]\,
      R => RGB_inst_n_14
    );
\vTapRGB2x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => taps2x(9),
      Q => \vTapRGB2x_reg_n_0_[9]\,
      R => RGB_inst_n_14
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel is
  port (
    d4en : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    oValid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[8]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[6]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[5]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[5]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[4]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[4]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[3]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[2]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \g_0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \b_0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oValid_reg_0 : out STD_LOGIC;
    pXcont : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    qValid : in STD_LOGIC;
    en_2_reg_c : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    qValid_reg : in STD_LOGIC;
    \sobel_reg[sqr][20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][28]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][18]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][18]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][18]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][28]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][16]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][16]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][14]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][14]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][30]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][12]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][30]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][10]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][28]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][30]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][28]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][24]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][4]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][24]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][30]_14\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][28]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \configReg6_reg[17]\ : in STD_LOGIC;
    \configReg6_reg[3]\ : in STD_LOGIC;
    \sobel_reg[sxy][31]_i_9\ : in STD_LOGIC;
    \d_R_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \configReg6_reg[1]\ : in STD_LOGIC;
    \configReg6_reg[1]_0\ : in STD_LOGIC;
    \d_G_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_B_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pDetect : in STD_LOGIC;
    \KernalConfig_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Kernal5_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernal4_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernal6_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernal2_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernal1_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernal3_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernal8_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernal7_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Kernal9_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sobel_reg[sxy][31]_i_10\ : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Blue_reg_n_0_[0]\ : STD_LOGIC;
  signal \Blue_reg_n_0_[1]\ : STD_LOGIC;
  signal \Blue_reg_n_0_[2]\ : STD_LOGIC;
  signal \Blue_reg_n_0_[3]\ : STD_LOGIC;
  signal \Blue_reg_n_0_[4]\ : STD_LOGIC;
  signal \Blue_reg_n_0_[5]\ : STD_LOGIC;
  signal \Blue_reg_n_0_[6]\ : STD_LOGIC;
  signal \Blue_reg_n_0_[7]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Green_reg_n_0_[0]\ : STD_LOGIC;
  signal \Green_reg_n_0_[1]\ : STD_LOGIC;
  signal \Green_reg_n_0_[2]\ : STD_LOGIC;
  signal \Green_reg_n_0_[3]\ : STD_LOGIC;
  signal \Green_reg_n_0_[4]\ : STD_LOGIC;
  signal \Green_reg_n_0_[5]\ : STD_LOGIC;
  signal \Green_reg_n_0_[6]\ : STD_LOGIC;
  signal \Green_reg_n_0_[7]\ : STD_LOGIC;
  signal Kernel_1_X : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Kernel_1_Y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Kernel_2_X_reg_n_0_[0]\ : STD_LOGIC;
  signal \Kernel_2_X_reg_n_0_[1]\ : STD_LOGIC;
  signal \Kernel_2_X_reg_n_0_[2]\ : STD_LOGIC;
  signal \Kernel_2_X_reg_n_0_[3]\ : STD_LOGIC;
  signal \Kernel_2_X_reg_n_0_[4]\ : STD_LOGIC;
  signal \Kernel_2_X_reg_n_0_[5]\ : STD_LOGIC;
  signal \Kernel_2_X_reg_n_0_[6]\ : STD_LOGIC;
  signal \Kernel_2_X_reg_n_0_[7]\ : STD_LOGIC;
  signal Kernel_2_Y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Kernel_3_X : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Kernel_3_Y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Kernel_4_X : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Kernel_4_Y_reg_n_0_[0]\ : STD_LOGIC;
  signal \Kernel_4_Y_reg_n_0_[1]\ : STD_LOGIC;
  signal \Kernel_4_Y_reg_n_0_[2]\ : STD_LOGIC;
  signal \Kernel_4_Y_reg_n_0_[3]\ : STD_LOGIC;
  signal \Kernel_4_Y_reg_n_0_[4]\ : STD_LOGIC;
  signal \Kernel_4_Y_reg_n_0_[5]\ : STD_LOGIC;
  signal \Kernel_4_Y_reg_n_0_[6]\ : STD_LOGIC;
  signal \Kernel_4_Y_reg_n_0_[7]\ : STD_LOGIC;
  signal \Kernel_5_X_reg_n_0_[0]\ : STD_LOGIC;
  signal \Kernel_5_X_reg_n_0_[1]\ : STD_LOGIC;
  signal \Kernel_5_X_reg_n_0_[2]\ : STD_LOGIC;
  signal \Kernel_5_X_reg_n_0_[3]\ : STD_LOGIC;
  signal \Kernel_5_X_reg_n_0_[4]\ : STD_LOGIC;
  signal \Kernel_5_X_reg_n_0_[5]\ : STD_LOGIC;
  signal \Kernel_5_X_reg_n_0_[6]\ : STD_LOGIC;
  signal \Kernel_5_X_reg_n_0_[7]\ : STD_LOGIC;
  signal \Kernel_5_Y[7]_i_1_n_0\ : STD_LOGIC;
  signal \Kernel_5_Y[7]_i_2_n_0\ : STD_LOGIC;
  signal \Kernel_5_Y[7]_i_3_n_0\ : STD_LOGIC;
  signal \Kernel_5_Y[7]_i_4_n_0\ : STD_LOGIC;
  signal \Kernel_5_Y[7]_i_5_n_0\ : STD_LOGIC;
  signal \Kernel_5_Y[7]_i_6_n_0\ : STD_LOGIC;
  signal \Kernel_5_Y[7]_i_7_n_0\ : STD_LOGIC;
  signal \Kernel_5_Y_reg_n_0_[0]\ : STD_LOGIC;
  signal \Kernel_5_Y_reg_n_0_[1]\ : STD_LOGIC;
  signal \Kernel_5_Y_reg_n_0_[2]\ : STD_LOGIC;
  signal \Kernel_5_Y_reg_n_0_[3]\ : STD_LOGIC;
  signal \Kernel_5_Y_reg_n_0_[4]\ : STD_LOGIC;
  signal \Kernel_5_Y_reg_n_0_[5]\ : STD_LOGIC;
  signal \Kernel_5_Y_reg_n_0_[6]\ : STD_LOGIC;
  signal \Kernel_5_Y_reg_n_0_[7]\ : STD_LOGIC;
  signal Kernel_6_X : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Kernel_6_Y_reg_n_0_[0]\ : STD_LOGIC;
  signal \Kernel_6_Y_reg_n_0_[1]\ : STD_LOGIC;
  signal \Kernel_6_Y_reg_n_0_[2]\ : STD_LOGIC;
  signal \Kernel_6_Y_reg_n_0_[3]\ : STD_LOGIC;
  signal \Kernel_6_Y_reg_n_0_[4]\ : STD_LOGIC;
  signal \Kernel_6_Y_reg_n_0_[5]\ : STD_LOGIC;
  signal \Kernel_6_Y_reg_n_0_[6]\ : STD_LOGIC;
  signal \Kernel_6_Y_reg_n_0_[7]\ : STD_LOGIC;
  signal Kernel_7_X : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Kernel_7_Y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Kernel_8_X_reg_n_0_[0]\ : STD_LOGIC;
  signal \Kernel_8_X_reg_n_0_[1]\ : STD_LOGIC;
  signal \Kernel_8_X_reg_n_0_[2]\ : STD_LOGIC;
  signal \Kernel_8_X_reg_n_0_[3]\ : STD_LOGIC;
  signal \Kernel_8_X_reg_n_0_[4]\ : STD_LOGIC;
  signal \Kernel_8_X_reg_n_0_[5]\ : STD_LOGIC;
  signal \Kernel_8_X_reg_n_0_[6]\ : STD_LOGIC;
  signal \Kernel_8_X_reg_n_0_[7]\ : STD_LOGIC;
  signal Kernel_8_Y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Kernel_9_X : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Kernel_9_Y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RGB_inst/int_line_d2/w3s_address\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \RGB_inst/write_s\ : STD_LOGIC;
  signal \Red_reg_n_0_[0]\ : STD_LOGIC;
  signal \Red_reg_n_0_[1]\ : STD_LOGIC;
  signal \Red_reg_n_0_[2]\ : STD_LOGIC;
  signal \Red_reg_n_0_[3]\ : STD_LOGIC;
  signal \Red_reg_n_0_[4]\ : STD_LOGIC;
  signal \Red_reg_n_0_[5]\ : STD_LOGIC;
  signal \Red_reg_n_0_[6]\ : STD_LOGIC;
  signal \Red_reg_n_0_[7]\ : STD_LOGIC;
  signal SHARP_inst_n_22 : STD_LOGIC;
  signal SHARP_inst_n_23 : STD_LOGIC;
  signal SHARP_inst_n_24 : STD_LOGIC;
  signal SHARP_inst_n_25 : STD_LOGIC;
  signal SHARP_inst_n_26 : STD_LOGIC;
  signal SHARP_inst_n_27 : STD_LOGIC;
  signal SHARP_inst_n_28 : STD_LOGIC;
  signal SHARP_inst_n_29 : STD_LOGIC;
  signal SHARP_inst_n_30 : STD_LOGIC;
  signal SHARP_inst_n_31 : STD_LOGIC;
  signal SHARP_inst_n_32 : STD_LOGIC;
  signal SHARP_inst_n_33 : STD_LOGIC;
  signal SHARP_inst_n_34 : STD_LOGIC;
  signal SHARP_inst_n_35 : STD_LOGIC;
  signal SHARP_inst_n_36 : STD_LOGIC;
  signal SHARP_inst_n_37 : STD_LOGIC;
  signal SHARP_inst_n_38 : STD_LOGIC;
  signal d1B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d1G : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d1R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d2B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d2G : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d2R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d2en_reg_srl2_U0_mod4_inst_en_1_reg_c_n_0 : STD_LOGIC;
  signal d3en_reg_U0_mod4_inst_en_2_reg_c_n_0 : STD_LOGIC;
  signal d3en_reg_gate_n_0 : STD_LOGIC;
  signal \data_out[0]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_24_n_0\ : STD_LOGIC;
  signal \^data_out_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out_reg[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out_reg[0]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^data_out_reg[0]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_out_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \data_out_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \^data_out_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out_reg[1]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[1]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[1]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[1]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[1]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \data_out_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \data_out_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal \data_out_reg[1]_i_5_n_7\ : STD_LOGIC;
  signal \^data_out_reg[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[2]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[2]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_out_reg[2]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[2]_i_10_n_4\ : STD_LOGIC;
  signal \data_out_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[2]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[2]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \data_out_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[2]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \data_out_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \^data_out_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[3]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[3]_i_10_n_5\ : STD_LOGIC;
  signal \data_out_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[3]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \data_out_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \data_out_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \^data_out_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^data_out_reg[4]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out_reg[4]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \data_out_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[4]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[4]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[4]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[4]_i_5_n_3\ : STD_LOGIC;
  signal \data_out_reg[4]_i_5_n_5\ : STD_LOGIC;
  signal \data_out_reg[4]_i_5_n_7\ : STD_LOGIC;
  signal \^data_out_reg[5]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[5]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_out_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[5]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[5]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[5]_i_10_n_4\ : STD_LOGIC;
  signal \data_out_reg[5]_i_10_n_7\ : STD_LOGIC;
  signal \data_out_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[5]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[5]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \data_out_reg[5]_i_5_n_6\ : STD_LOGIC;
  signal \^data_out_reg[6]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[6]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_out_reg[6]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out_reg[6]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[6]_i_10_n_5\ : STD_LOGIC;
  signal \data_out_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[6]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[6]_i_15_n_4\ : STD_LOGIC;
  signal \data_out_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[6]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \data_out_reg[6]_i_5_n_7\ : STD_LOGIC;
  signal \^data_out_reg[7]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_out_reg[7]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_out_reg[7]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_out_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \data_out_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \data_out_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[7]_i_15_n_5\ : STD_LOGIC;
  signal \data_out_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \^data_out_reg[8]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^data_out_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out_reg[8]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_out_reg[8]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_out_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[8]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[8]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \data_out_reg[8]_i_10_n_7\ : STD_LOGIC;
  signal \data_out_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[8]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[8]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[8]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[8]_i_15_n_6\ : STD_LOGIC;
  signal \data_out_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \^data_out_reg[9]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_out_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[9]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[9]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[9]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[9]_i_10_n_6\ : STD_LOGIC;
  signal \data_out_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[9]_i_15_n_1\ : STD_LOGIC;
  signal \data_out_reg[9]_i_15_n_2\ : STD_LOGIC;
  signal \data_out_reg[9]_i_15_n_3\ : STD_LOGIC;
  signal \data_out_reg[9]_i_15_n_4\ : STD_LOGIC;
  signal \data_out_reg[9]_i_15_n_7\ : STD_LOGIC;
  signal \data_out_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[9]_i_3_n_1\ : STD_LOGIC;
  signal \data_out_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \data_out_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \data_out_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[9]_i_5_n_1\ : STD_LOGIC;
  signal \data_out_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \data_out_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \dsB[0]_i_3_n_0\ : STD_LOGIC;
  signal \dsB[1]_i_3_n_0\ : STD_LOGIC;
  signal \dsB[2]_i_3_n_0\ : STD_LOGIC;
  signal \dsB[3]_i_3_n_0\ : STD_LOGIC;
  signal \dsB[4]_i_3_n_0\ : STD_LOGIC;
  signal \dsB[5]_i_3_n_0\ : STD_LOGIC;
  signal \dsB[6]_i_3_n_0\ : STD_LOGIC;
  signal \dsB[7]_i_3_n_0\ : STD_LOGIC;
  signal \dsG[0]_i_3_n_0\ : STD_LOGIC;
  signal \dsG[1]_i_3_n_0\ : STD_LOGIC;
  signal \dsG[2]_i_3_n_0\ : STD_LOGIC;
  signal \dsG[3]_i_3_n_0\ : STD_LOGIC;
  signal \dsG[4]_i_3_n_0\ : STD_LOGIC;
  signal \dsG[5]_i_3_n_0\ : STD_LOGIC;
  signal \dsG[6]_i_3_n_0\ : STD_LOGIC;
  signal \dsG[7]_i_3_n_0\ : STD_LOGIC;
  signal \dsR[0]_i_3_n_0\ : STD_LOGIC;
  signal \dsR[1]_i_3_n_0\ : STD_LOGIC;
  signal \dsR[2]_i_3_n_0\ : STD_LOGIC;
  signal \dsR[3]_i_3_n_0\ : STD_LOGIC;
  signal \dsR[4]_i_3_n_0\ : STD_LOGIC;
  signal \dsR[5]_i_3_n_0\ : STD_LOGIC;
  signal \dsR[6]_i_3_n_0\ : STD_LOGIC;
  signal \dsR[7]_i_3_n_0\ : STD_LOGIC;
  signal en_datao : STD_LOGIC;
  signal inst_squareRoot_n_1 : STD_LOGIC;
  signal inst_squareRoot_n_12 : STD_LOGIC;
  signal inst_squareRoot_n_17 : STD_LOGIC;
  signal inst_squareRoot_n_20 : STD_LOGIC;
  signal inst_squareRoot_n_21 : STD_LOGIC;
  signal inst_squareRoot_n_22 : STD_LOGIC;
  signal inst_squareRoot_n_23 : STD_LOGIC;
  signal inst_squareRoot_n_24 : STD_LOGIC;
  signal inst_squareRoot_n_25 : STD_LOGIC;
  signal inst_squareRoot_n_26 : STD_LOGIC;
  signal inst_squareRoot_n_27 : STD_LOGIC;
  signal inst_squareRoot_n_28 : STD_LOGIC;
  signal inst_squareRoot_n_29 : STD_LOGIC;
  signal inst_squareRoot_n_30 : STD_LOGIC;
  signal inst_squareRoot_n_31 : STD_LOGIC;
  signal inst_squareRoot_n_32 : STD_LOGIC;
  signal inst_squareRoot_n_33 : STD_LOGIC;
  signal inst_squareRoot_n_34 : STD_LOGIC;
  signal inst_squareRoot_n_35 : STD_LOGIC;
  signal inst_squareRoot_n_36 : STD_LOGIC;
  signal inst_squareRoot_n_37 : STD_LOGIC;
  signal inst_squareRoot_n_38 : STD_LOGIC;
  signal inst_squareRoot_n_39 : STD_LOGIC;
  signal inst_squareRoot_n_4 : STD_LOGIC;
  signal inst_squareRoot_n_40 : STD_LOGIC;
  signal inst_squareRoot_n_41 : STD_LOGIC;
  signal inst_squareRoot_n_42 : STD_LOGIC;
  signal inst_squareRoot_n_43 : STD_LOGIC;
  signal inst_squareRoot_n_5 : STD_LOGIC;
  signal inst_squareRoot_n_6 : STD_LOGIC;
  signal inst_squareRoot_n_7 : STD_LOGIC;
  signal \mac1X[m1][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m1][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m1][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m1][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m1][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m1][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m1][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m1][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m1][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m1][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m1][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m1][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m1][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m1][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m1][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m1][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m1][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m1][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m1][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m2][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m2][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m2][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m2][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m2][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m3][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m3][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m3][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m3][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m3][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m3][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m3][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m3][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m3][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m3][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[m3][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[m3][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[m3][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[m3][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[m3][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[m3][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[m3][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[m3][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[mac][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[mac][11]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[mac][11]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[mac][11]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[mac][11]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[mac][11]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[mac][11]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[mac][11]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[mac][15]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[mac][15]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[mac][15]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[mac][15]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[mac][15]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[mac][15]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[mac][15]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[mac][15]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X[mac][16]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[mac][3]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[mac][3]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[mac][3]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[mac][3]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[mac][3]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[mac][3]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[mac][3]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[mac][7]_i_2_n_0\ : STD_LOGIC;
  signal \mac1X[mac][7]_i_3_n_0\ : STD_LOGIC;
  signal \mac1X[mac][7]_i_4_n_0\ : STD_LOGIC;
  signal \mac1X[mac][7]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X[mac][7]_i_6_n_0\ : STD_LOGIC;
  signal \mac1X[mac][7]_i_7_n_0\ : STD_LOGIC;
  signal \mac1X[mac][7]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X[mac][7]_i_9_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1X_reg[m1][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m1][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m1][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m1][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m1][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m1][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m1][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m1][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m1]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1X_reg[m2]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1X_reg[m2][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m2][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m2][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m2][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m2][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m2][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m2][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m2][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1X_reg[m3][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac1X_reg[m3][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac1X_reg[m3][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m3][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac1X_reg[m3][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[m3][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[m3][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[m3][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[m3]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][10]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][12]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][13]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][14]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][15]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][16]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][8]\ : STD_LOGIC;
  signal \mac1X_reg[m_n_0_2][9]\ : STD_LOGIC;
  signal \mac1X_reg[mac]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1X_reg[mac][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[mac][11]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[mac][11]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[mac][11]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[mac][11]_i_1_n_4\ : STD_LOGIC;
  signal \mac1X_reg[mac][11]_i_1_n_5\ : STD_LOGIC;
  signal \mac1X_reg[mac][11]_i_1_n_6\ : STD_LOGIC;
  signal \mac1X_reg[mac][11]_i_1_n_7\ : STD_LOGIC;
  signal \mac1X_reg[mac][15]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[mac][15]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[mac][15]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[mac][15]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[mac][15]_i_1_n_4\ : STD_LOGIC;
  signal \mac1X_reg[mac][15]_i_1_n_5\ : STD_LOGIC;
  signal \mac1X_reg[mac][15]_i_1_n_6\ : STD_LOGIC;
  signal \mac1X_reg[mac][15]_i_1_n_7\ : STD_LOGIC;
  signal \mac1X_reg[mac][16]_i_1_n_7\ : STD_LOGIC;
  signal \mac1X_reg[mac][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[mac][3]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[mac][3]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[mac][3]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[mac][3]_i_1_n_4\ : STD_LOGIC;
  signal \mac1X_reg[mac][3]_i_1_n_5\ : STD_LOGIC;
  signal \mac1X_reg[mac][3]_i_1_n_6\ : STD_LOGIC;
  signal \mac1X_reg[mac][3]_i_1_n_7\ : STD_LOGIC;
  signal \mac1X_reg[mac][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac1X_reg[mac][7]_i_1_n_1\ : STD_LOGIC;
  signal \mac1X_reg[mac][7]_i_1_n_2\ : STD_LOGIC;
  signal \mac1X_reg[mac][7]_i_1_n_3\ : STD_LOGIC;
  signal \mac1X_reg[mac][7]_i_1_n_4\ : STD_LOGIC;
  signal \mac1X_reg[mac][7]_i_1_n_5\ : STD_LOGIC;
  signal \mac1X_reg[mac][7]_i_1_n_6\ : STD_LOGIC;
  signal \mac1X_reg[mac][7]_i_1_n_7\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m1][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m2][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[m3][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][11]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][11]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][11]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][11]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][11]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][11]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][11]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][15]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][15]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][15]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][15]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][15]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][15]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][15]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][15]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][16]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][3]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][3]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][3]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][3]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][3]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][3]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][3]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][7]_i_2_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][7]_i_3_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][7]_i_4_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][7]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][7]_i_6_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][7]_i_7_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][7]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y[mac][7]_i_9_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1Y_reg[m1][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m1][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m1][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m1][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m1][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m1][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m1][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m1][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m1]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1Y_reg[m2]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1Y_reg[m2][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m2][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m2][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m2][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m2][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m2][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m2][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m2][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1Y_reg[m3][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[m3][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[m3][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m3][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[m3][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[m3][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[m3][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[m3][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[m3]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac1Y_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][10]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][12]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][13]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][14]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][15]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][16]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][8]\ : STD_LOGIC;
  signal \mac1Y_reg[m_n_0_2][9]\ : STD_LOGIC;
  signal \mac1Y_reg[mac][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[mac][11]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[mac][11]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[mac][11]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[mac][11]_i_1_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[mac][11]_i_1_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[mac][11]_i_1_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[mac][11]_i_1_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[mac][15]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[mac][15]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[mac][15]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[mac][15]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[mac][15]_i_1_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[mac][15]_i_1_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[mac][15]_i_1_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[mac][15]_i_1_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[mac][16]_i_1_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[mac][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[mac][3]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[mac][3]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[mac][3]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[mac][3]_i_1_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[mac][3]_i_1_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[mac][3]_i_1_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[mac][3]_i_1_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[mac][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac1Y_reg[mac][7]_i_1_n_1\ : STD_LOGIC;
  signal \mac1Y_reg[mac][7]_i_1_n_2\ : STD_LOGIC;
  signal \mac1Y_reg[mac][7]_i_1_n_3\ : STD_LOGIC;
  signal \mac1Y_reg[mac][7]_i_1_n_4\ : STD_LOGIC;
  signal \mac1Y_reg[mac][7]_i_1_n_5\ : STD_LOGIC;
  signal \mac1Y_reg[mac][7]_i_1_n_6\ : STD_LOGIC;
  signal \mac1Y_reg[mac][7]_i_1_n_7\ : STD_LOGIC;
  signal \mac1Y_reg[mac]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2X[m1][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m1][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m1][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m1][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m1][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m1][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m2][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m2][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m2][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m2][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m2][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m2][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m2][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m2][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m2][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m2][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m2][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m2][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m2][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m2][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m2][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m2][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m2][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m2][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m3][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m3][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m3][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[m3][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[m3][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[mac][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[mac][11]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[mac][11]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[mac][11]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[mac][11]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[mac][11]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[mac][11]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[mac][11]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[mac][15]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[mac][15]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[mac][15]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[mac][15]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[mac][15]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[mac][15]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[mac][15]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[mac][15]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X[mac][16]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[mac][3]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[mac][3]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[mac][3]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[mac][3]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[mac][3]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[mac][3]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[mac][3]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[mac][7]_i_2_n_0\ : STD_LOGIC;
  signal \mac2X[mac][7]_i_3_n_0\ : STD_LOGIC;
  signal \mac2X[mac][7]_i_4_n_0\ : STD_LOGIC;
  signal \mac2X[mac][7]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X[mac][7]_i_6_n_0\ : STD_LOGIC;
  signal \mac2X[mac][7]_i_7_n_0\ : STD_LOGIC;
  signal \mac2X[mac][7]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X[mac][7]_i_9_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2X_reg[m1]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2X_reg[m1][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m1][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m1][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m1][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m1][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m1][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m1][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m1][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m1][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2X_reg[m2][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m2][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m2][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m2][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m2][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m2][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m2][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2X_reg[m3]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2X_reg[m3][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac2X_reg[m3][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac2X_reg[m3][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m3][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m3][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac2X_reg[m3][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[m3][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[m3][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[m3][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][10]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][12]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][13]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][14]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][15]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][16]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][8]\ : STD_LOGIC;
  signal \mac2X_reg[m_n_0_2][9]\ : STD_LOGIC;
  signal \mac2X_reg[mac]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2X_reg[mac][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac][11]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac][11]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac][11]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac][11]_i_1_n_4\ : STD_LOGIC;
  signal \mac2X_reg[mac][11]_i_1_n_5\ : STD_LOGIC;
  signal \mac2X_reg[mac][11]_i_1_n_6\ : STD_LOGIC;
  signal \mac2X_reg[mac][11]_i_1_n_7\ : STD_LOGIC;
  signal \mac2X_reg[mac][15]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac][15]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac][15]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac][15]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac][15]_i_1_n_4\ : STD_LOGIC;
  signal \mac2X_reg[mac][15]_i_1_n_5\ : STD_LOGIC;
  signal \mac2X_reg[mac][15]_i_1_n_6\ : STD_LOGIC;
  signal \mac2X_reg[mac][15]_i_1_n_7\ : STD_LOGIC;
  signal \mac2X_reg[mac][16]_i_1_n_7\ : STD_LOGIC;
  signal \mac2X_reg[mac][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac][3]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac][3]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac][3]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac][3]_i_1_n_4\ : STD_LOGIC;
  signal \mac2X_reg[mac][3]_i_1_n_5\ : STD_LOGIC;
  signal \mac2X_reg[mac][3]_i_1_n_6\ : STD_LOGIC;
  signal \mac2X_reg[mac][3]_i_1_n_7\ : STD_LOGIC;
  signal \mac2X_reg[mac][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac2X_reg[mac][7]_i_1_n_1\ : STD_LOGIC;
  signal \mac2X_reg[mac][7]_i_1_n_2\ : STD_LOGIC;
  signal \mac2X_reg[mac][7]_i_1_n_3\ : STD_LOGIC;
  signal \mac2X_reg[mac][7]_i_1_n_4\ : STD_LOGIC;
  signal \mac2X_reg[mac][7]_i_1_n_5\ : STD_LOGIC;
  signal \mac2X_reg[mac][7]_i_1_n_6\ : STD_LOGIC;
  signal \mac2X_reg[mac][7]_i_1_n_7\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m1][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m2][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[m3][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][11]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][11]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][11]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][11]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][11]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][11]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][11]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][15]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][15]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][15]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][15]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][15]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][15]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][15]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][15]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][16]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][3]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][3]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][3]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][3]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][3]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][3]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][3]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][7]_i_2_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][7]_i_3_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][7]_i_4_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][7]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][7]_i_6_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][7]_i_7_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][7]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y[mac][7]_i_9_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2Y_reg[m1][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m1][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m1][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m1][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m1][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m1][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m1][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m1][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m1]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2Y_reg[m2]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2Y_reg[m2][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m2][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m2][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m2][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m2][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m2][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m2][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m2][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2Y_reg[m3][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[m3][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[m3][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m3][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[m3][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[m3][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[m3][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[m3][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[m3]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac2Y_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][10]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][12]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][13]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][14]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][15]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][16]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][8]\ : STD_LOGIC;
  signal \mac2Y_reg[m_n_0_2][9]\ : STD_LOGIC;
  signal \mac2Y_reg[mac][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[mac][11]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[mac][11]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[mac][11]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[mac][11]_i_1_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[mac][11]_i_1_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[mac][11]_i_1_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[mac][11]_i_1_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[mac][15]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[mac][15]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[mac][15]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[mac][15]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[mac][15]_i_1_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[mac][15]_i_1_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[mac][15]_i_1_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[mac][15]_i_1_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[mac][16]_i_1_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[mac][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[mac][3]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[mac][3]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[mac][3]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[mac][3]_i_1_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[mac][3]_i_1_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[mac][3]_i_1_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[mac][3]_i_1_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[mac][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac2Y_reg[mac][7]_i_1_n_1\ : STD_LOGIC;
  signal \mac2Y_reg[mac][7]_i_1_n_2\ : STD_LOGIC;
  signal \mac2Y_reg[mac][7]_i_1_n_3\ : STD_LOGIC;
  signal \mac2Y_reg[mac][7]_i_1_n_4\ : STD_LOGIC;
  signal \mac2Y_reg[mac][7]_i_1_n_5\ : STD_LOGIC;
  signal \mac2Y_reg[mac][7]_i_1_n_6\ : STD_LOGIC;
  signal \mac2Y_reg[mac][7]_i_1_n_7\ : STD_LOGIC;
  signal \mac2Y_reg[mac]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3X[m1][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m1][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m1][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m1][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m1][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m1][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m1][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m1][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m1][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m1][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m1][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m1][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m1][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m1][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m1][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m1][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m1][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m1][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m1][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m2][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m2][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m2][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m2][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m2][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m3][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m3][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m3][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m3][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m3][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m3][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m3][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m3][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m3][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m3][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[m3][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[m3][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[m3][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[m3][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[m3][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[m3][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[m3][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[m3][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[mac][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[mac][11]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[mac][11]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[mac][11]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[mac][11]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[mac][11]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[mac][11]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[mac][11]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[mac][15]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[mac][15]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[mac][15]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[mac][15]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[mac][15]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[mac][15]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[mac][15]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[mac][15]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X[mac][16]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[mac][3]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[mac][3]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[mac][3]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[mac][3]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[mac][3]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[mac][3]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[mac][3]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[mac][7]_i_2_n_0\ : STD_LOGIC;
  signal \mac3X[mac][7]_i_3_n_0\ : STD_LOGIC;
  signal \mac3X[mac][7]_i_4_n_0\ : STD_LOGIC;
  signal \mac3X[mac][7]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X[mac][7]_i_6_n_0\ : STD_LOGIC;
  signal \mac3X[mac][7]_i_7_n_0\ : STD_LOGIC;
  signal \mac3X[mac][7]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X[mac][7]_i_9_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3X_reg[m1][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m1][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m1][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m1][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m1][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m1][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m1][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m1][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m1]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3X_reg[m2]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3X_reg[m2][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m2][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m2][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m2][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m2][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m2][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m2][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m2][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3X_reg[m3][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac3X_reg[m3][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac3X_reg[m3][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m3][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac3X_reg[m3][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[m3][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[m3][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[m3][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[m3]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3X_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][10]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][12]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][13]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][14]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][15]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][16]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][8]\ : STD_LOGIC;
  signal \mac3X_reg[m_n_0_2][9]\ : STD_LOGIC;
  signal \mac3X_reg[mac]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3X_reg[mac][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[mac][11]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[mac][11]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[mac][11]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[mac][11]_i_1_n_4\ : STD_LOGIC;
  signal \mac3X_reg[mac][11]_i_1_n_5\ : STD_LOGIC;
  signal \mac3X_reg[mac][11]_i_1_n_6\ : STD_LOGIC;
  signal \mac3X_reg[mac][11]_i_1_n_7\ : STD_LOGIC;
  signal \mac3X_reg[mac][15]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[mac][15]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[mac][15]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[mac][15]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[mac][15]_i_1_n_4\ : STD_LOGIC;
  signal \mac3X_reg[mac][15]_i_1_n_5\ : STD_LOGIC;
  signal \mac3X_reg[mac][15]_i_1_n_6\ : STD_LOGIC;
  signal \mac3X_reg[mac][15]_i_1_n_7\ : STD_LOGIC;
  signal \mac3X_reg[mac][16]_i_1_n_7\ : STD_LOGIC;
  signal \mac3X_reg[mac][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[mac][3]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[mac][3]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[mac][3]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[mac][3]_i_1_n_4\ : STD_LOGIC;
  signal \mac3X_reg[mac][3]_i_1_n_5\ : STD_LOGIC;
  signal \mac3X_reg[mac][3]_i_1_n_6\ : STD_LOGIC;
  signal \mac3X_reg[mac][3]_i_1_n_7\ : STD_LOGIC;
  signal \mac3X_reg[mac][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac3X_reg[mac][7]_i_1_n_1\ : STD_LOGIC;
  signal \mac3X_reg[mac][7]_i_1_n_2\ : STD_LOGIC;
  signal \mac3X_reg[mac][7]_i_1_n_3\ : STD_LOGIC;
  signal \mac3X_reg[mac][7]_i_1_n_4\ : STD_LOGIC;
  signal \mac3X_reg[mac][7]_i_1_n_5\ : STD_LOGIC;
  signal \mac3X_reg[mac][7]_i_1_n_6\ : STD_LOGIC;
  signal \mac3X_reg[mac][7]_i_1_n_7\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m1][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m2][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_12_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_13_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_14_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_15_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_16_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_17_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_18_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_19_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_20_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_21_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_22_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_23_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_24_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_25_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_26_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_27_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_28_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_29_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_30_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_31_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][10]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_13_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_14_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_15_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_16_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_17_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_18_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_19_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_20_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_21_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_22_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_23_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_24_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_25_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_26_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_27_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_28_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_29_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_30_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_31_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_32_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_33_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_34_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_35_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_36_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_37_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][14]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_10_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_11_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_12_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_13_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_14_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_15_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_16_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_17_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_18_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_19_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_20_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_21_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_22_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][16]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][2]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][2]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][2]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][2]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][2]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][2]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][2]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][2]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][6]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][6]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][6]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][6]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][6]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][6]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[m3][6]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][11]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][11]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][11]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][11]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][11]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][11]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][11]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][11]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][15]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][15]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][15]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][15]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][15]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][15]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][15]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][15]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][16]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][3]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][3]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][3]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][3]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][3]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][3]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][3]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][7]_i_2_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][7]_i_3_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][7]_i_4_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][7]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][7]_i_6_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][7]_i_7_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][7]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y[mac][7]_i_9_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3Y_reg[m1][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m1][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m1][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m1][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m1][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m1][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m1][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m1][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m1]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3Y_reg[m2]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3Y_reg[m2][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m2][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m2][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m2][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m2][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m2][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m2][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m2][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3]0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3Y_reg[m3][10]_i_10_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_10_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_10_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_10_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_10_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_10_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_10_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_10_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_11_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_11_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_11_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_11_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_11_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_11_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_11_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_11_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][10]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_10_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_10_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_10_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_10_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_10_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_10_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_11_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_11_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_11_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_11_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_11_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_11_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_11_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_11_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_12_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_12_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_12_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_12_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_12_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_12_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_12_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_12_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][14]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_2_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_2_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_2_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_5_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_5_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_5_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_5_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_5_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_5_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_5_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_5_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_8_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_8_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_8_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_8_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_8_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[m3][16]_i_8_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[m3][2]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][2]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m3][2]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][2]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3][2]_i_1_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[m3][6]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[m3][6]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[m3][6]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[m3][6]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[m3]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \mac3Y_reg[m_n_0_2][0]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][10]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][11]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][12]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][13]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][14]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][15]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][16]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][1]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][2]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][3]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][4]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][5]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][6]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][7]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][8]\ : STD_LOGIC;
  signal \mac3Y_reg[m_n_0_2][9]\ : STD_LOGIC;
  signal \mac3Y_reg[mac][11]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[mac][11]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[mac][11]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[mac][11]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[mac][11]_i_1_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[mac][11]_i_1_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[mac][11]_i_1_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[mac][11]_i_1_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[mac][15]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[mac][15]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[mac][15]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[mac][15]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[mac][15]_i_1_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[mac][15]_i_1_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[mac][15]_i_1_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[mac][15]_i_1_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[mac][16]_i_1_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[mac][3]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[mac][3]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[mac][3]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[mac][3]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[mac][3]_i_1_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[mac][3]_i_1_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[mac][3]_i_1_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[mac][3]_i_1_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[mac][7]_i_1_n_0\ : STD_LOGIC;
  signal \mac3Y_reg[mac][7]_i_1_n_1\ : STD_LOGIC;
  signal \mac3Y_reg[mac][7]_i_1_n_2\ : STD_LOGIC;
  signal \mac3Y_reg[mac][7]_i_1_n_3\ : STD_LOGIC;
  signal \mac3Y_reg[mac][7]_i_1_n_4\ : STD_LOGIC;
  signal \mac3Y_reg[mac][7]_i_1_n_5\ : STD_LOGIC;
  signal \mac3Y_reg[mac][7]_i_1_n_6\ : STD_LOGIC;
  signal \mac3Y_reg[mac][7]_i_1_n_7\ : STD_LOGIC;
  signal \mac3Y_reg[mac]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sobel[pax][11]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pax][11]_i_3_n_0\ : STD_LOGIC;
  signal \sobel[pax][11]_i_4_n_0\ : STD_LOGIC;
  signal \sobel[pax][11]_i_5_n_0\ : STD_LOGIC;
  signal \sobel[pax][11]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[pax][11]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[pax][11]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[pax][11]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[pax][15]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pax][15]_i_3_n_0\ : STD_LOGIC;
  signal \sobel[pax][15]_i_4_n_0\ : STD_LOGIC;
  signal \sobel[pax][15]_i_5_n_0\ : STD_LOGIC;
  signal \sobel[pax][15]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[pax][15]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[pax][15]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[pax][15]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[pax][16]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pax][3]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pax][3]_i_3_n_0\ : STD_LOGIC;
  signal \sobel[pax][3]_i_4_n_0\ : STD_LOGIC;
  signal \sobel[pax][3]_i_5_n_0\ : STD_LOGIC;
  signal \sobel[pax][3]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[pax][3]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[pax][3]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[pax][7]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pax][7]_i_3_n_0\ : STD_LOGIC;
  signal \sobel[pax][7]_i_4_n_0\ : STD_LOGIC;
  signal \sobel[pax][7]_i_5_n_0\ : STD_LOGIC;
  signal \sobel[pax][7]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[pax][7]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[pax][7]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[pax][7]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[pay][11]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pay][11]_i_3_n_0\ : STD_LOGIC;
  signal \sobel[pay][11]_i_4_n_0\ : STD_LOGIC;
  signal \sobel[pay][11]_i_5_n_0\ : STD_LOGIC;
  signal \sobel[pay][11]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[pay][11]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[pay][11]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[pay][11]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[pay][15]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pay][15]_i_3_n_0\ : STD_LOGIC;
  signal \sobel[pay][15]_i_4_n_0\ : STD_LOGIC;
  signal \sobel[pay][15]_i_5_n_0\ : STD_LOGIC;
  signal \sobel[pay][15]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[pay][15]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[pay][15]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[pay][15]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[pay][16]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pay][3]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pay][3]_i_3_n_0\ : STD_LOGIC;
  signal \sobel[pay][3]_i_4_n_0\ : STD_LOGIC;
  signal \sobel[pay][3]_i_5_n_0\ : STD_LOGIC;
  signal \sobel[pay][3]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[pay][3]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[pay][3]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[pay][7]_i_2_n_0\ : STD_LOGIC;
  signal \sobel[pay][7]_i_3_n_0\ : STD_LOGIC;
  signal \sobel[pay][7]_i_4_n_0\ : STD_LOGIC;
  signal \sobel[pay][7]_i_5_n_0\ : STD_LOGIC;
  signal \sobel[pay][7]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[pay][7]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[pay][7]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[pay][7]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[sxy][11]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[sxy][11]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[sxy][11]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[sxy][11]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[sxy][15]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[sxy][15]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[sxy][15]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[sxy][15]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[sxy][19]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[sxy][19]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[sxy][19]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[sxy][19]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[sxy][23]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[sxy][23]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[sxy][23]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[sxy][23]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[sxy][27]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[sxy][27]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[sxy][27]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[sxy][27]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[sxy][31]_i_5_n_0\ : STD_LOGIC;
  signal \sobel[sxy][31]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[sxy][31]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[sxy][31]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[sxy][3]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[sxy][3]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[sxy][3]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[sxy][3]_i_9_n_0\ : STD_LOGIC;
  signal \sobel[sxy][7]_i_6_n_0\ : STD_LOGIC;
  signal \sobel[sxy][7]_i_7_n_0\ : STD_LOGIC;
  signal \sobel[sxy][7]_i_8_n_0\ : STD_LOGIC;
  signal \sobel[sxy][7]_i_9_n_0\ : STD_LOGIC;
  signal \sobel_reg[mx]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sobel_reg[mx]0_n_100\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_101\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_102\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_103\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_104\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_105\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_72\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_73\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_74\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_75\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_76\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_77\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_78\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_79\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_80\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_81\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_82\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_83\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_84\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_85\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_86\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_87\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_88\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_89\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_90\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_91\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_92\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_93\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_94\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_95\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_96\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_97\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_98\ : STD_LOGIC;
  signal \sobel_reg[mx]0_n_99\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_100\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_101\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_102\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_103\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_104\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_105\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_72\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_73\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_74\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_75\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_76\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_77\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_78\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_79\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_80\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_81\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_82\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_83\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_84\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_85\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_86\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_87\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_88\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_89\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_90\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_91\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_92\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_93\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_94\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_95\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_96\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_97\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_98\ : STD_LOGIC;
  signal \sobel_reg[my]0_n_99\ : STD_LOGIC;
  signal \sobel_reg[pax][11]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[pax][11]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[pax][11]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[pax][11]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[pax][11]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[pax][11]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[pax][11]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[pax][11]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pax][15]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[pax][15]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[pax][15]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[pax][15]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[pax][15]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[pax][15]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[pax][15]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[pax][15]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pax][16]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pax][3]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[pax][3]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[pax][3]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[pax][3]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[pax][3]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[pax][3]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[pax][3]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[pax][3]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pax][7]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[pax][7]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[pax][7]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[pax][7]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[pax][7]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[pax][7]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[pax][7]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[pax][7]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pax]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \sobel_reg[pay][11]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[pay][11]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[pay][11]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[pay][11]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[pay][11]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[pay][11]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[pay][11]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[pay][11]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pay][15]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[pay][15]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[pay][15]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[pay][15]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[pay][15]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[pay][15]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[pay][15]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[pay][15]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pay][16]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pay][3]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[pay][3]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[pay][3]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[pay][3]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[pay][3]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[pay][3]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[pay][3]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[pay][3]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pay][7]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[pay][7]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[pay][7]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[pay][7]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[pay][7]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[pay][7]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[pay][7]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[pay][7]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[pay]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \sobel_reg[sqr_n_0_][0]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][10]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][11]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][12]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][13]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][14]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][15]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][16]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][17]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][18]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][19]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][1]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][20]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][21]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][22]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][23]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][24]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][25]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][26]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][27]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][28]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][29]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][2]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][30]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][31]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][3]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][4]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][5]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][6]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][7]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][8]\ : STD_LOGIC;
  signal \sobel_reg[sqr_n_0_][9]\ : STD_LOGIC;
  signal \sobel_reg[sxy][11]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[sxy][11]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[sxy][11]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[sxy][11]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[sxy][11]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[sxy][11]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[sxy][11]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[sxy][11]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[sxy][15]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[sxy][15]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[sxy][15]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[sxy][15]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[sxy][15]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[sxy][15]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[sxy][15]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[sxy][15]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[sxy][19]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[sxy][19]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[sxy][19]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[sxy][19]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[sxy][19]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[sxy][19]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[sxy][19]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[sxy][19]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[sxy][23]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[sxy][23]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[sxy][23]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[sxy][23]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[sxy][23]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[sxy][23]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[sxy][23]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[sxy][23]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[sxy][27]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[sxy][27]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[sxy][27]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[sxy][27]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[sxy][27]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[sxy][27]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[sxy][27]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[sxy][27]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[sxy][31]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[sxy][31]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[sxy][31]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[sxy][31]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[sxy][31]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[sxy][31]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[sxy][31]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[sxy][3]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[sxy][3]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[sxy][3]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[sxy][3]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[sxy][3]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[sxy][3]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[sxy][3]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[sxy][3]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[sxy][7]_i_1_n_0\ : STD_LOGIC;
  signal \sobel_reg[sxy][7]_i_1_n_1\ : STD_LOGIC;
  signal \sobel_reg[sxy][7]_i_1_n_2\ : STD_LOGIC;
  signal \sobel_reg[sxy][7]_i_1_n_3\ : STD_LOGIC;
  signal \sobel_reg[sxy][7]_i_1_n_4\ : STD_LOGIC;
  signal \sobel_reg[sxy][7]_i_1_n_5\ : STD_LOGIC;
  signal \sobel_reg[sxy][7]_i_1_n_6\ : STD_LOGIC;
  signal \sobel_reg[sxy][7]_i_1_n_7\ : STD_LOGIC;
  signal \sobel_reg[sxy]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tpd1_reg[vTap0x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd1_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd1_reg[vTap2x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd2_reg[vTap0x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd2_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd2_reg[vTap2x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd3_reg[vTap0x]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd3_reg[vTap1x]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpd3_reg[vTap2x]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vTap0x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vTap1x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vTap2x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal write_chs : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_out_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1X_reg[m1][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1X_reg[m1][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1X_reg[m1][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1X_reg[m1][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1X_reg[m1][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1X_reg[m1][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1X_reg[m1][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1X_reg[m1][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1X_reg[m2][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1X_reg[m2][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1X_reg[m2][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1X_reg[m2][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1X_reg[m2][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1X_reg[m2][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1X_reg[m2][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1X_reg[m2][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1X_reg[m3][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1X_reg[m3][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1X_reg[m3][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1X_reg[m3][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1X_reg[m3][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1X_reg[m3][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1X_reg[m3][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1X_reg[m3][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1X_reg[mac][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mac1X_reg[mac][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1Y_reg[m1][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1Y_reg[m1][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1Y_reg[m1][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1Y_reg[m1][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1Y_reg[m1][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1Y_reg[m1][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1Y_reg[m1][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1Y_reg[m1][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1Y_reg[m2][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1Y_reg[m2][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1Y_reg[m2][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1Y_reg[m2][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1Y_reg[m2][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1Y_reg[m2][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1Y_reg[m2][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1Y_reg[m2][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1Y_reg[m3][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1Y_reg[m3][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1Y_reg[m3][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1Y_reg[m3][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1Y_reg[m3][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac1Y_reg[m3][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac1Y_reg[m3][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac1Y_reg[m3][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac1Y_reg[mac][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mac1Y_reg[mac][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m1][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2X_reg[m1][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2X_reg[m1][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m1][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2X_reg[m1][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m1][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2X_reg[m1][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2X_reg[m1][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2X_reg[m2][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2X_reg[m2][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2X_reg[m2][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m2][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2X_reg[m2][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m2][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2X_reg[m2][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2X_reg[m2][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2X_reg[m3][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2X_reg[m3][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2X_reg[m3][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m3][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2X_reg[m3][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2X_reg[m3][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2X_reg[m3][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2X_reg[m3][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2X_reg[mac][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mac2X_reg[mac][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2Y_reg[m1][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2Y_reg[m1][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2Y_reg[m1][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2Y_reg[m1][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2Y_reg[m1][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2Y_reg[m1][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2Y_reg[m1][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2Y_reg[m1][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2Y_reg[m2][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2Y_reg[m2][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2Y_reg[m2][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2Y_reg[m2][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2Y_reg[m2][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2Y_reg[m2][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2Y_reg[m2][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2Y_reg[m2][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2Y_reg[m3][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2Y_reg[m3][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2Y_reg[m3][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2Y_reg[m3][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2Y_reg[m3][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac2Y_reg[m3][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac2Y_reg[m3][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac2Y_reg[m3][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac2Y_reg[mac][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mac2Y_reg[mac][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3X_reg[m1][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3X_reg[m1][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3X_reg[m1][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3X_reg[m1][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3X_reg[m1][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3X_reg[m1][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3X_reg[m1][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3X_reg[m1][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3X_reg[m2][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3X_reg[m2][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3X_reg[m2][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3X_reg[m2][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3X_reg[m2][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3X_reg[m2][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3X_reg[m2][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3X_reg[m2][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3X_reg[m3][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3X_reg[m3][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3X_reg[m3][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3X_reg[m3][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3X_reg[m3][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3X_reg[m3][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3X_reg[m3][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3X_reg[m3][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3X_reg[mac][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mac3X_reg[mac][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3Y_reg[m1][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3Y_reg[m1][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3Y_reg[m1][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3Y_reg[m1][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3Y_reg[m1][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3Y_reg[m1][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3Y_reg[m1][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3Y_reg[m1][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3Y_reg[m2][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3Y_reg[m2][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3Y_reg[m2][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3Y_reg[m2][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3Y_reg[m2][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3Y_reg[m2][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3Y_reg[m2][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3Y_reg[m2][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3Y_reg[m3][14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3Y_reg[m3][14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3Y_reg[m3][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3Y_reg[m3][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3Y_reg[m3][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mac3Y_reg[m3][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mac3Y_reg[m3][16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mac3Y_reg[m3][16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mac3Y_reg[mac][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mac3Y_reg[mac][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sobel_reg[mx]0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[mx]0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[mx]0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[mx]0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[mx]0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[mx]0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[mx]0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_sobel_reg[mx]0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_sobel_reg[mx]0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sobel_reg[mx]0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_sobel_reg[mx]0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sobel_reg[my]0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[my]0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[my]0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[my]0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[my]0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[my]0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_sobel_reg[my]0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_sobel_reg[my]0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_sobel_reg[my]0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sobel_reg[my]0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_sobel_reg[my]0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sobel_reg[pax][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sobel_reg[pax][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sobel_reg[pay][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sobel_reg[pay][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sobel_reg[sxy][31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_name : string;
  attribute srl_name of d2en_reg_srl2_U0_mod4_inst_en_1_reg_c : label is "\U0/modx_inst/d2en_reg_srl2_U0_mod4_inst_en_1_reg_c ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[0]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[0]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[0]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[1]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[1]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[1]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[1]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[1]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[2]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[2]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[2]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[2]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[2]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[3]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[3]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[3]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[4]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[4]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[4]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[4]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[5]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[5]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[5]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[5]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[6]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[6]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[6]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[6]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[7]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[7]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[7]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[8]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[8]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[8]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[8]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[9]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[9]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[9]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_out_reg[9]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dsB[0]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dsB[1]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dsB[2]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dsB[3]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dsB[4]_i_3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dsB[5]_i_3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dsB[6]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dsB[7]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dsG[0]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dsG[1]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dsG[2]_i_3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dsG[3]_i_3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dsG[4]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dsG[5]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dsG[6]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dsG[7]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dsR[0]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dsR[1]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dsR[2]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dsR[3]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dsR[4]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dsR[5]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dsR[6]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dsR[7]_i_3\ : label is "soft_lutpair204";
  attribute HLUTNM : string;
  attribute HLUTNM of \mac1X[m1][10]_i_2\ : label is "lutpair297";
  attribute SOFT_HLUTNM of \mac1X[m1][10]_i_27\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mac1X[m1][10]_i_28\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \mac1X[m1][10]_i_29\ : label is "soft_lutpair301";
  attribute HLUTNM of \mac1X[m1][10]_i_3\ : label is "lutpair296";
  attribute SOFT_HLUTNM of \mac1X[m1][10]_i_30\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \mac1X[m1][10]_i_31\ : label is "soft_lutpair305";
  attribute HLUTNM of \mac1X[m1][10]_i_4\ : label is "lutpair295";
  attribute HLUTNM of \mac1X[m1][10]_i_5\ : label is "lutpair294";
  attribute HLUTNM of \mac1X[m1][10]_i_6\ : label is "lutpair298";
  attribute HLUTNM of \mac1X[m1][10]_i_7\ : label is "lutpair297";
  attribute HLUTNM of \mac1X[m1][10]_i_8\ : label is "lutpair296";
  attribute HLUTNM of \mac1X[m1][10]_i_9\ : label is "lutpair295";
  attribute SOFT_HLUTNM of \mac1X[m1][14]_i_34\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mac1X[m1][14]_i_35\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \mac1X[m1][14]_i_36\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mac1X[m1][14]_i_37\ : label is "soft_lutpair302";
  attribute HLUTNM of \mac1X[m1][14]_i_5\ : label is "lutpair298";
  attribute SOFT_HLUTNM of \mac1X[m1][2]_i_9\ : label is "soft_lutpair301";
  attribute HLUTNM of \mac1X[m1][6]_i_2\ : label is "lutpair330";
  attribute HLUTNM of \mac1X[m1][6]_i_5\ : label is "lutpair294";
  attribute HLUTNM of \mac1X[m1][6]_i_6\ : label is "lutpair330";
  attribute HLUTNM of \mac1X[m2][10]_i_2\ : label is "lutpair202";
  attribute SOFT_HLUTNM of \mac1X[m2][10]_i_27\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mac1X[m2][10]_i_28\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mac1X[m2][10]_i_29\ : label is "soft_lutpair236";
  attribute HLUTNM of \mac1X[m2][10]_i_3\ : label is "lutpair201";
  attribute SOFT_HLUTNM of \mac1X[m2][10]_i_30\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mac1X[m2][10]_i_31\ : label is "soft_lutpair240";
  attribute HLUTNM of \mac1X[m2][10]_i_4\ : label is "lutpair200";
  attribute HLUTNM of \mac1X[m2][10]_i_5\ : label is "lutpair199";
  attribute HLUTNM of \mac1X[m2][10]_i_6\ : label is "lutpair203";
  attribute HLUTNM of \mac1X[m2][10]_i_7\ : label is "lutpair202";
  attribute HLUTNM of \mac1X[m2][10]_i_8\ : label is "lutpair201";
  attribute HLUTNM of \mac1X[m2][10]_i_9\ : label is "lutpair200";
  attribute SOFT_HLUTNM of \mac1X[m2][14]_i_34\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mac1X[m2][14]_i_35\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mac1X[m2][14]_i_36\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mac1X[m2][14]_i_37\ : label is "soft_lutpair237";
  attribute HLUTNM of \mac1X[m2][14]_i_5\ : label is "lutpair203";
  attribute SOFT_HLUTNM of \mac1X[m2][2]_i_9\ : label is "soft_lutpair236";
  attribute HLUTNM of \mac1X[m2][6]_i_2\ : label is "lutpair317";
  attribute HLUTNM of \mac1X[m2][6]_i_5\ : label is "lutpair199";
  attribute HLUTNM of \mac1X[m2][6]_i_6\ : label is "lutpair317";
  attribute HLUTNM of \mac1X[m3][10]_i_2\ : label is "lutpair207";
  attribute SOFT_HLUTNM of \mac1X[m3][10]_i_27\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mac1X[m3][10]_i_28\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mac1X[m3][10]_i_29\ : label is "soft_lutpair241";
  attribute HLUTNM of \mac1X[m3][10]_i_3\ : label is "lutpair206";
  attribute SOFT_HLUTNM of \mac1X[m3][10]_i_30\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mac1X[m3][10]_i_31\ : label is "soft_lutpair245";
  attribute HLUTNM of \mac1X[m3][10]_i_4\ : label is "lutpair205";
  attribute HLUTNM of \mac1X[m3][10]_i_5\ : label is "lutpair204";
  attribute HLUTNM of \mac1X[m3][10]_i_6\ : label is "lutpair208";
  attribute HLUTNM of \mac1X[m3][10]_i_7\ : label is "lutpair207";
  attribute HLUTNM of \mac1X[m3][10]_i_8\ : label is "lutpair206";
  attribute HLUTNM of \mac1X[m3][10]_i_9\ : label is "lutpair205";
  attribute SOFT_HLUTNM of \mac1X[m3][14]_i_34\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mac1X[m3][14]_i_35\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mac1X[m3][14]_i_36\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mac1X[m3][14]_i_37\ : label is "soft_lutpair242";
  attribute HLUTNM of \mac1X[m3][14]_i_5\ : label is "lutpair208";
  attribute SOFT_HLUTNM of \mac1X[m3][2]_i_9\ : label is "soft_lutpair241";
  attribute HLUTNM of \mac1X[m3][6]_i_2\ : label is "lutpair318";
  attribute HLUTNM of \mac1X[m3][6]_i_5\ : label is "lutpair204";
  attribute HLUTNM of \mac1X[m3][6]_i_6\ : label is "lutpair318";
  attribute HLUTNM of \mac1X[mac][11]_i_2\ : label is "lutpair219";
  attribute HLUTNM of \mac1X[mac][11]_i_3\ : label is "lutpair218";
  attribute HLUTNM of \mac1X[mac][11]_i_4\ : label is "lutpair217";
  attribute HLUTNM of \mac1X[mac][11]_i_5\ : label is "lutpair216";
  attribute HLUTNM of \mac1X[mac][11]_i_6\ : label is "lutpair220";
  attribute HLUTNM of \mac1X[mac][11]_i_7\ : label is "lutpair219";
  attribute HLUTNM of \mac1X[mac][11]_i_8\ : label is "lutpair218";
  attribute HLUTNM of \mac1X[mac][11]_i_9\ : label is "lutpair217";
  attribute HLUTNM of \mac1X[mac][15]_i_2\ : label is "lutpair223";
  attribute HLUTNM of \mac1X[mac][15]_i_3\ : label is "lutpair222";
  attribute HLUTNM of \mac1X[mac][15]_i_4\ : label is "lutpair221";
  attribute HLUTNM of \mac1X[mac][15]_i_5\ : label is "lutpair220";
  attribute HLUTNM of \mac1X[mac][15]_i_7\ : label is "lutpair223";
  attribute HLUTNM of \mac1X[mac][15]_i_8\ : label is "lutpair222";
  attribute HLUTNM of \mac1X[mac][15]_i_9\ : label is "lutpair221";
  attribute HLUTNM of \mac1X[mac][3]_i_2\ : label is "lutpair211";
  attribute HLUTNM of \mac1X[mac][3]_i_3\ : label is "lutpair210";
  attribute HLUTNM of \mac1X[mac][3]_i_4\ : label is "lutpair209";
  attribute HLUTNM of \mac1X[mac][3]_i_5\ : label is "lutpair212";
  attribute HLUTNM of \mac1X[mac][3]_i_6\ : label is "lutpair211";
  attribute HLUTNM of \mac1X[mac][3]_i_7\ : label is "lutpair210";
  attribute HLUTNM of \mac1X[mac][3]_i_8\ : label is "lutpair209";
  attribute HLUTNM of \mac1X[mac][7]_i_2\ : label is "lutpair215";
  attribute HLUTNM of \mac1X[mac][7]_i_3\ : label is "lutpair214";
  attribute HLUTNM of \mac1X[mac][7]_i_4\ : label is "lutpair213";
  attribute HLUTNM of \mac1X[mac][7]_i_5\ : label is "lutpair212";
  attribute HLUTNM of \mac1X[mac][7]_i_6\ : label is "lutpair216";
  attribute HLUTNM of \mac1X[mac][7]_i_7\ : label is "lutpair215";
  attribute HLUTNM of \mac1X[mac][7]_i_8\ : label is "lutpair214";
  attribute HLUTNM of \mac1X[mac][7]_i_9\ : label is "lutpair213";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][10]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][16]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][16]_i_8\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m2][6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][10]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][16]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][16]_i_8\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac1X_reg[m3][6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute HLUTNM of \mac1Y[m1][10]_i_2\ : label is "lutpair292";
  attribute SOFT_HLUTNM of \mac1Y[m1][10]_i_27\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \mac1Y[m1][10]_i_28\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mac1Y[m1][10]_i_29\ : label is "soft_lutpair296";
  attribute HLUTNM of \mac1Y[m1][10]_i_3\ : label is "lutpair291";
  attribute SOFT_HLUTNM of \mac1Y[m1][10]_i_30\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \mac1Y[m1][10]_i_31\ : label is "soft_lutpair300";
  attribute HLUTNM of \mac1Y[m1][10]_i_4\ : label is "lutpair290";
  attribute HLUTNM of \mac1Y[m1][10]_i_5\ : label is "lutpair289";
  attribute HLUTNM of \mac1Y[m1][10]_i_6\ : label is "lutpair293";
  attribute HLUTNM of \mac1Y[m1][10]_i_7\ : label is "lutpair292";
  attribute HLUTNM of \mac1Y[m1][10]_i_8\ : label is "lutpair291";
  attribute HLUTNM of \mac1Y[m1][10]_i_9\ : label is "lutpair290";
  attribute SOFT_HLUTNM of \mac1Y[m1][14]_i_34\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \mac1Y[m1][14]_i_35\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mac1Y[m1][14]_i_36\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mac1Y[m1][14]_i_37\ : label is "soft_lutpair297";
  attribute HLUTNM of \mac1Y[m1][14]_i_5\ : label is "lutpair293";
  attribute SOFT_HLUTNM of \mac1Y[m1][2]_i_9\ : label is "soft_lutpair296";
  attribute HLUTNM of \mac1Y[m1][6]_i_2\ : label is "lutpair329";
  attribute HLUTNM of \mac1Y[m1][6]_i_5\ : label is "lutpair289";
  attribute HLUTNM of \mac1Y[m1][6]_i_6\ : label is "lutpair329";
  attribute HLUTNM of \mac1Y[m2][10]_i_2\ : label is "lutpair282";
  attribute SOFT_HLUTNM of \mac1Y[m2][10]_i_27\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mac1Y[m2][10]_i_28\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mac1Y[m2][10]_i_29\ : label is "soft_lutpair286";
  attribute HLUTNM of \mac1Y[m2][10]_i_3\ : label is "lutpair281";
  attribute SOFT_HLUTNM of \mac1Y[m2][10]_i_30\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mac1Y[m2][10]_i_31\ : label is "soft_lutpair290";
  attribute HLUTNM of \mac1Y[m2][10]_i_4\ : label is "lutpair280";
  attribute HLUTNM of \mac1Y[m2][10]_i_5\ : label is "lutpair279";
  attribute HLUTNM of \mac1Y[m2][10]_i_6\ : label is "lutpair283";
  attribute HLUTNM of \mac1Y[m2][10]_i_7\ : label is "lutpair282";
  attribute HLUTNM of \mac1Y[m2][10]_i_8\ : label is "lutpair281";
  attribute HLUTNM of \mac1Y[m2][10]_i_9\ : label is "lutpair280";
  attribute SOFT_HLUTNM of \mac1Y[m2][14]_i_34\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mac1Y[m2][14]_i_35\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mac1Y[m2][14]_i_36\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mac1Y[m2][14]_i_37\ : label is "soft_lutpair287";
  attribute HLUTNM of \mac1Y[m2][14]_i_5\ : label is "lutpair283";
  attribute SOFT_HLUTNM of \mac1Y[m2][2]_i_9\ : label is "soft_lutpair286";
  attribute HLUTNM of \mac1Y[m2][6]_i_2\ : label is "lutpair327";
  attribute HLUTNM of \mac1Y[m2][6]_i_5\ : label is "lutpair279";
  attribute HLUTNM of \mac1Y[m2][6]_i_6\ : label is "lutpair327";
  attribute HLUTNM of \mac1Y[m3][10]_i_2\ : label is "lutpair287";
  attribute SOFT_HLUTNM of \mac1Y[m3][10]_i_27\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \mac1Y[m3][10]_i_28\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mac1Y[m3][10]_i_29\ : label is "soft_lutpair291";
  attribute HLUTNM of \mac1Y[m3][10]_i_3\ : label is "lutpair286";
  attribute SOFT_HLUTNM of \mac1Y[m3][10]_i_30\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mac1Y[m3][10]_i_31\ : label is "soft_lutpair295";
  attribute HLUTNM of \mac1Y[m3][10]_i_4\ : label is "lutpair285";
  attribute HLUTNM of \mac1Y[m3][10]_i_5\ : label is "lutpair284";
  attribute HLUTNM of \mac1Y[m3][10]_i_6\ : label is "lutpair288";
  attribute HLUTNM of \mac1Y[m3][10]_i_7\ : label is "lutpair287";
  attribute HLUTNM of \mac1Y[m3][10]_i_8\ : label is "lutpair286";
  attribute HLUTNM of \mac1Y[m3][10]_i_9\ : label is "lutpair285";
  attribute SOFT_HLUTNM of \mac1Y[m3][14]_i_34\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \mac1Y[m3][14]_i_35\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mac1Y[m3][14]_i_36\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \mac1Y[m3][14]_i_37\ : label is "soft_lutpair292";
  attribute HLUTNM of \mac1Y[m3][14]_i_5\ : label is "lutpair288";
  attribute SOFT_HLUTNM of \mac1Y[m3][2]_i_9\ : label is "soft_lutpair291";
  attribute HLUTNM of \mac1Y[m3][6]_i_2\ : label is "lutpair328";
  attribute HLUTNM of \mac1Y[m3][6]_i_5\ : label is "lutpair284";
  attribute HLUTNM of \mac1Y[m3][6]_i_6\ : label is "lutpair328";
  attribute HLUTNM of \mac1Y[mac][11]_i_2\ : label is "lutpair129";
  attribute HLUTNM of \mac1Y[mac][11]_i_3\ : label is "lutpair128";
  attribute HLUTNM of \mac1Y[mac][11]_i_4\ : label is "lutpair127";
  attribute HLUTNM of \mac1Y[mac][11]_i_5\ : label is "lutpair126";
  attribute HLUTNM of \mac1Y[mac][11]_i_6\ : label is "lutpair130";
  attribute HLUTNM of \mac1Y[mac][11]_i_7\ : label is "lutpair129";
  attribute HLUTNM of \mac1Y[mac][11]_i_8\ : label is "lutpair128";
  attribute HLUTNM of \mac1Y[mac][11]_i_9\ : label is "lutpair127";
  attribute HLUTNM of \mac1Y[mac][15]_i_2\ : label is "lutpair133";
  attribute HLUTNM of \mac1Y[mac][15]_i_3\ : label is "lutpair132";
  attribute HLUTNM of \mac1Y[mac][15]_i_4\ : label is "lutpair131";
  attribute HLUTNM of \mac1Y[mac][15]_i_5\ : label is "lutpair130";
  attribute HLUTNM of \mac1Y[mac][15]_i_7\ : label is "lutpair133";
  attribute HLUTNM of \mac1Y[mac][15]_i_8\ : label is "lutpair132";
  attribute HLUTNM of \mac1Y[mac][15]_i_9\ : label is "lutpair131";
  attribute HLUTNM of \mac1Y[mac][3]_i_2\ : label is "lutpair121";
  attribute HLUTNM of \mac1Y[mac][3]_i_3\ : label is "lutpair120";
  attribute HLUTNM of \mac1Y[mac][3]_i_4\ : label is "lutpair119";
  attribute HLUTNM of \mac1Y[mac][3]_i_5\ : label is "lutpair122";
  attribute HLUTNM of \mac1Y[mac][3]_i_6\ : label is "lutpair121";
  attribute HLUTNM of \mac1Y[mac][3]_i_7\ : label is "lutpair120";
  attribute HLUTNM of \mac1Y[mac][3]_i_8\ : label is "lutpair119";
  attribute HLUTNM of \mac1Y[mac][7]_i_2\ : label is "lutpair125";
  attribute HLUTNM of \mac1Y[mac][7]_i_3\ : label is "lutpair124";
  attribute HLUTNM of \mac1Y[mac][7]_i_4\ : label is "lutpair123";
  attribute HLUTNM of \mac1Y[mac][7]_i_5\ : label is "lutpair122";
  attribute HLUTNM of \mac1Y[mac][7]_i_6\ : label is "lutpair126";
  attribute HLUTNM of \mac1Y[mac][7]_i_7\ : label is "lutpair125";
  attribute HLUTNM of \mac1Y[mac][7]_i_8\ : label is "lutpair124";
  attribute HLUTNM of \mac1Y[mac][7]_i_9\ : label is "lutpair123";
  attribute HLUTNM of \mac2X[m1][10]_i_2\ : label is "lutpair257";
  attribute SOFT_HLUTNM of \mac2X[m1][10]_i_27\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mac2X[m1][10]_i_28\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \mac2X[m1][10]_i_29\ : label is "soft_lutpair261";
  attribute HLUTNM of \mac2X[m1][10]_i_3\ : label is "lutpair256";
  attribute SOFT_HLUTNM of \mac2X[m1][10]_i_30\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mac2X[m1][10]_i_31\ : label is "soft_lutpair265";
  attribute HLUTNM of \mac2X[m1][10]_i_4\ : label is "lutpair255";
  attribute HLUTNM of \mac2X[m1][10]_i_5\ : label is "lutpair254";
  attribute HLUTNM of \mac2X[m1][10]_i_6\ : label is "lutpair258";
  attribute HLUTNM of \mac2X[m1][10]_i_7\ : label is "lutpair257";
  attribute HLUTNM of \mac2X[m1][10]_i_8\ : label is "lutpair256";
  attribute HLUTNM of \mac2X[m1][10]_i_9\ : label is "lutpair255";
  attribute SOFT_HLUTNM of \mac2X[m1][14]_i_34\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mac2X[m1][14]_i_35\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \mac2X[m1][14]_i_36\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \mac2X[m1][14]_i_37\ : label is "soft_lutpair262";
  attribute HLUTNM of \mac2X[m1][14]_i_5\ : label is "lutpair258";
  attribute SOFT_HLUTNM of \mac2X[m1][2]_i_9\ : label is "soft_lutpair261";
  attribute HLUTNM of \mac2X[m1][6]_i_2\ : label is "lutpair322";
  attribute HLUTNM of \mac2X[m1][6]_i_5\ : label is "lutpair254";
  attribute HLUTNM of \mac2X[m1][6]_i_6\ : label is "lutpair322";
  attribute HLUTNM of \mac2X[m2][10]_i_2\ : label is "lutpair152";
  attribute SOFT_HLUTNM of \mac2X[m2][10]_i_27\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mac2X[m2][10]_i_28\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mac2X[m2][10]_i_29\ : label is "soft_lutpair216";
  attribute HLUTNM of \mac2X[m2][10]_i_3\ : label is "lutpair151";
  attribute SOFT_HLUTNM of \mac2X[m2][10]_i_30\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mac2X[m2][10]_i_31\ : label is "soft_lutpair220";
  attribute HLUTNM of \mac2X[m2][10]_i_4\ : label is "lutpair150";
  attribute HLUTNM of \mac2X[m2][10]_i_5\ : label is "lutpair149";
  attribute HLUTNM of \mac2X[m2][10]_i_6\ : label is "lutpair153";
  attribute HLUTNM of \mac2X[m2][10]_i_7\ : label is "lutpair152";
  attribute HLUTNM of \mac2X[m2][10]_i_8\ : label is "lutpair151";
  attribute HLUTNM of \mac2X[m2][10]_i_9\ : label is "lutpair150";
  attribute SOFT_HLUTNM of \mac2X[m2][14]_i_34\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mac2X[m2][14]_i_35\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mac2X[m2][14]_i_36\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mac2X[m2][14]_i_37\ : label is "soft_lutpair217";
  attribute HLUTNM of \mac2X[m2][14]_i_5\ : label is "lutpair153";
  attribute SOFT_HLUTNM of \mac2X[m2][2]_i_9\ : label is "soft_lutpair216";
  attribute HLUTNM of \mac2X[m2][6]_i_2\ : label is "lutpair313";
  attribute HLUTNM of \mac2X[m2][6]_i_5\ : label is "lutpair149";
  attribute HLUTNM of \mac2X[m2][6]_i_6\ : label is "lutpair313";
  attribute HLUTNM of \mac2X[m3][10]_i_2\ : label is "lutpair157";
  attribute SOFT_HLUTNM of \mac2X[m3][10]_i_27\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mac2X[m3][10]_i_28\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \mac2X[m3][10]_i_29\ : label is "soft_lutpair221";
  attribute HLUTNM of \mac2X[m3][10]_i_3\ : label is "lutpair156";
  attribute SOFT_HLUTNM of \mac2X[m3][10]_i_30\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mac2X[m3][10]_i_31\ : label is "soft_lutpair225";
  attribute HLUTNM of \mac2X[m3][10]_i_4\ : label is "lutpair155";
  attribute HLUTNM of \mac2X[m3][10]_i_5\ : label is "lutpair154";
  attribute HLUTNM of \mac2X[m3][10]_i_6\ : label is "lutpair158";
  attribute HLUTNM of \mac2X[m3][10]_i_7\ : label is "lutpair157";
  attribute HLUTNM of \mac2X[m3][10]_i_8\ : label is "lutpair156";
  attribute HLUTNM of \mac2X[m3][10]_i_9\ : label is "lutpair155";
  attribute SOFT_HLUTNM of \mac2X[m3][14]_i_34\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mac2X[m3][14]_i_35\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \mac2X[m3][14]_i_36\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mac2X[m3][14]_i_37\ : label is "soft_lutpair222";
  attribute HLUTNM of \mac2X[m3][14]_i_5\ : label is "lutpair158";
  attribute SOFT_HLUTNM of \mac2X[m3][2]_i_9\ : label is "soft_lutpair221";
  attribute HLUTNM of \mac2X[m3][6]_i_2\ : label is "lutpair314";
  attribute HLUTNM of \mac2X[m3][6]_i_5\ : label is "lutpair154";
  attribute HLUTNM of \mac2X[m3][6]_i_6\ : label is "lutpair314";
  attribute HLUTNM of \mac2X[mac][11]_i_2\ : label is "lutpair169";
  attribute HLUTNM of \mac2X[mac][11]_i_3\ : label is "lutpair168";
  attribute HLUTNM of \mac2X[mac][11]_i_4\ : label is "lutpair167";
  attribute HLUTNM of \mac2X[mac][11]_i_5\ : label is "lutpair166";
  attribute HLUTNM of \mac2X[mac][11]_i_6\ : label is "lutpair170";
  attribute HLUTNM of \mac2X[mac][11]_i_7\ : label is "lutpair169";
  attribute HLUTNM of \mac2X[mac][11]_i_8\ : label is "lutpair168";
  attribute HLUTNM of \mac2X[mac][11]_i_9\ : label is "lutpair167";
  attribute HLUTNM of \mac2X[mac][15]_i_2\ : label is "lutpair173";
  attribute HLUTNM of \mac2X[mac][15]_i_3\ : label is "lutpair172";
  attribute HLUTNM of \mac2X[mac][15]_i_4\ : label is "lutpair171";
  attribute HLUTNM of \mac2X[mac][15]_i_5\ : label is "lutpair170";
  attribute HLUTNM of \mac2X[mac][15]_i_7\ : label is "lutpair173";
  attribute HLUTNM of \mac2X[mac][15]_i_8\ : label is "lutpair172";
  attribute HLUTNM of \mac2X[mac][15]_i_9\ : label is "lutpair171";
  attribute HLUTNM of \mac2X[mac][3]_i_2\ : label is "lutpair161";
  attribute HLUTNM of \mac2X[mac][3]_i_3\ : label is "lutpair160";
  attribute HLUTNM of \mac2X[mac][3]_i_4\ : label is "lutpair159";
  attribute HLUTNM of \mac2X[mac][3]_i_5\ : label is "lutpair162";
  attribute HLUTNM of \mac2X[mac][3]_i_6\ : label is "lutpair161";
  attribute HLUTNM of \mac2X[mac][3]_i_7\ : label is "lutpair160";
  attribute HLUTNM of \mac2X[mac][3]_i_8\ : label is "lutpair159";
  attribute HLUTNM of \mac2X[mac][7]_i_2\ : label is "lutpair165";
  attribute HLUTNM of \mac2X[mac][7]_i_3\ : label is "lutpair164";
  attribute HLUTNM of \mac2X[mac][7]_i_4\ : label is "lutpair163";
  attribute HLUTNM of \mac2X[mac][7]_i_5\ : label is "lutpair162";
  attribute HLUTNM of \mac2X[mac][7]_i_6\ : label is "lutpair166";
  attribute HLUTNM of \mac2X[mac][7]_i_7\ : label is "lutpair165";
  attribute HLUTNM of \mac2X[mac][7]_i_8\ : label is "lutpair164";
  attribute HLUTNM of \mac2X[mac][7]_i_9\ : label is "lutpair163";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][10]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][16]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][16]_i_8\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m2][6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][10]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][16]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][16]_i_8\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac2X_reg[m3][6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute HLUTNM of \mac2Y[m1][10]_i_2\ : label is "lutpair252";
  attribute SOFT_HLUTNM of \mac2Y[m1][10]_i_27\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \mac2Y[m1][10]_i_28\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \mac2Y[m1][10]_i_29\ : label is "soft_lutpair256";
  attribute HLUTNM of \mac2Y[m1][10]_i_3\ : label is "lutpair251";
  attribute SOFT_HLUTNM of \mac2Y[m1][10]_i_30\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mac2Y[m1][10]_i_31\ : label is "soft_lutpair260";
  attribute HLUTNM of \mac2Y[m1][10]_i_4\ : label is "lutpair250";
  attribute HLUTNM of \mac2Y[m1][10]_i_5\ : label is "lutpair249";
  attribute HLUTNM of \mac2Y[m1][10]_i_6\ : label is "lutpair253";
  attribute HLUTNM of \mac2Y[m1][10]_i_7\ : label is "lutpair252";
  attribute HLUTNM of \mac2Y[m1][10]_i_8\ : label is "lutpair251";
  attribute HLUTNM of \mac2Y[m1][10]_i_9\ : label is "lutpair250";
  attribute SOFT_HLUTNM of \mac2Y[m1][14]_i_34\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \mac2Y[m1][14]_i_35\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \mac2Y[m1][14]_i_36\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \mac2Y[m1][14]_i_37\ : label is "soft_lutpair257";
  attribute HLUTNM of \mac2Y[m1][14]_i_5\ : label is "lutpair253";
  attribute SOFT_HLUTNM of \mac2Y[m1][2]_i_9\ : label is "soft_lutpair256";
  attribute HLUTNM of \mac2Y[m1][6]_i_2\ : label is "lutpair321";
  attribute HLUTNM of \mac2Y[m1][6]_i_5\ : label is "lutpair249";
  attribute HLUTNM of \mac2Y[m1][6]_i_6\ : label is "lutpair321";
  attribute HLUTNM of \mac2Y[m2][10]_i_2\ : label is "lutpair242";
  attribute SOFT_HLUTNM of \mac2Y[m2][10]_i_27\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mac2Y[m2][10]_i_28\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mac2Y[m2][10]_i_29\ : label is "soft_lutpair246";
  attribute HLUTNM of \mac2Y[m2][10]_i_3\ : label is "lutpair241";
  attribute SOFT_HLUTNM of \mac2Y[m2][10]_i_30\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mac2Y[m2][10]_i_31\ : label is "soft_lutpair250";
  attribute HLUTNM of \mac2Y[m2][10]_i_4\ : label is "lutpair240";
  attribute HLUTNM of \mac2Y[m2][10]_i_5\ : label is "lutpair239";
  attribute HLUTNM of \mac2Y[m2][10]_i_6\ : label is "lutpair243";
  attribute HLUTNM of \mac2Y[m2][10]_i_7\ : label is "lutpair242";
  attribute HLUTNM of \mac2Y[m2][10]_i_8\ : label is "lutpair241";
  attribute HLUTNM of \mac2Y[m2][10]_i_9\ : label is "lutpair240";
  attribute SOFT_HLUTNM of \mac2Y[m2][14]_i_34\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mac2Y[m2][14]_i_35\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mac2Y[m2][14]_i_36\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \mac2Y[m2][14]_i_37\ : label is "soft_lutpair247";
  attribute HLUTNM of \mac2Y[m2][14]_i_5\ : label is "lutpair243";
  attribute SOFT_HLUTNM of \mac2Y[m2][2]_i_9\ : label is "soft_lutpair246";
  attribute HLUTNM of \mac2Y[m2][6]_i_2\ : label is "lutpair319";
  attribute HLUTNM of \mac2Y[m2][6]_i_5\ : label is "lutpair239";
  attribute HLUTNM of \mac2Y[m2][6]_i_6\ : label is "lutpair319";
  attribute HLUTNM of \mac2Y[m3][10]_i_2\ : label is "lutpair247";
  attribute SOFT_HLUTNM of \mac2Y[m3][10]_i_27\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mac2Y[m3][10]_i_28\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \mac2Y[m3][10]_i_29\ : label is "soft_lutpair251";
  attribute HLUTNM of \mac2Y[m3][10]_i_3\ : label is "lutpair246";
  attribute SOFT_HLUTNM of \mac2Y[m3][10]_i_30\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \mac2Y[m3][10]_i_31\ : label is "soft_lutpair255";
  attribute HLUTNM of \mac2Y[m3][10]_i_4\ : label is "lutpair245";
  attribute HLUTNM of \mac2Y[m3][10]_i_5\ : label is "lutpair244";
  attribute HLUTNM of \mac2Y[m3][10]_i_6\ : label is "lutpair248";
  attribute HLUTNM of \mac2Y[m3][10]_i_7\ : label is "lutpair247";
  attribute HLUTNM of \mac2Y[m3][10]_i_8\ : label is "lutpair246";
  attribute HLUTNM of \mac2Y[m3][10]_i_9\ : label is "lutpair245";
  attribute SOFT_HLUTNM of \mac2Y[m3][14]_i_34\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mac2Y[m3][14]_i_35\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \mac2Y[m3][14]_i_36\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \mac2Y[m3][14]_i_37\ : label is "soft_lutpair252";
  attribute HLUTNM of \mac2Y[m3][14]_i_5\ : label is "lutpair248";
  attribute SOFT_HLUTNM of \mac2Y[m3][2]_i_9\ : label is "soft_lutpair251";
  attribute HLUTNM of \mac2Y[m3][6]_i_2\ : label is "lutpair320";
  attribute HLUTNM of \mac2Y[m3][6]_i_5\ : label is "lutpair244";
  attribute HLUTNM of \mac2Y[m3][6]_i_6\ : label is "lutpair320";
  attribute HLUTNM of \mac2Y[mac][11]_i_2\ : label is "lutpair99";
  attribute HLUTNM of \mac2Y[mac][11]_i_3\ : label is "lutpair98";
  attribute HLUTNM of \mac2Y[mac][11]_i_4\ : label is "lutpair97";
  attribute HLUTNM of \mac2Y[mac][11]_i_5\ : label is "lutpair96";
  attribute HLUTNM of \mac2Y[mac][11]_i_6\ : label is "lutpair100";
  attribute HLUTNM of \mac2Y[mac][11]_i_7\ : label is "lutpair99";
  attribute HLUTNM of \mac2Y[mac][11]_i_8\ : label is "lutpair98";
  attribute HLUTNM of \mac2Y[mac][11]_i_9\ : label is "lutpair97";
  attribute HLUTNM of \mac2Y[mac][15]_i_2\ : label is "lutpair103";
  attribute HLUTNM of \mac2Y[mac][15]_i_3\ : label is "lutpair102";
  attribute HLUTNM of \mac2Y[mac][15]_i_4\ : label is "lutpair101";
  attribute HLUTNM of \mac2Y[mac][15]_i_5\ : label is "lutpair100";
  attribute HLUTNM of \mac2Y[mac][15]_i_7\ : label is "lutpair103";
  attribute HLUTNM of \mac2Y[mac][15]_i_8\ : label is "lutpair102";
  attribute HLUTNM of \mac2Y[mac][15]_i_9\ : label is "lutpair101";
  attribute HLUTNM of \mac2Y[mac][3]_i_2\ : label is "lutpair91";
  attribute HLUTNM of \mac2Y[mac][3]_i_3\ : label is "lutpair90";
  attribute HLUTNM of \mac2Y[mac][3]_i_4\ : label is "lutpair89";
  attribute HLUTNM of \mac2Y[mac][3]_i_5\ : label is "lutpair92";
  attribute HLUTNM of \mac2Y[mac][3]_i_6\ : label is "lutpair91";
  attribute HLUTNM of \mac2Y[mac][3]_i_7\ : label is "lutpair90";
  attribute HLUTNM of \mac2Y[mac][3]_i_8\ : label is "lutpair89";
  attribute HLUTNM of \mac2Y[mac][7]_i_2\ : label is "lutpair95";
  attribute HLUTNM of \mac2Y[mac][7]_i_3\ : label is "lutpair94";
  attribute HLUTNM of \mac2Y[mac][7]_i_4\ : label is "lutpair93";
  attribute HLUTNM of \mac2Y[mac][7]_i_5\ : label is "lutpair92";
  attribute HLUTNM of \mac2Y[mac][7]_i_6\ : label is "lutpair96";
  attribute HLUTNM of \mac2Y[mac][7]_i_7\ : label is "lutpair95";
  attribute HLUTNM of \mac2Y[mac][7]_i_8\ : label is "lutpair94";
  attribute HLUTNM of \mac2Y[mac][7]_i_9\ : label is "lutpair93";
  attribute HLUTNM of \mac3X[m1][10]_i_2\ : label is "lutpair277";
  attribute SOFT_HLUTNM of \mac3X[m1][10]_i_27\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \mac3X[m1][10]_i_28\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \mac3X[m1][10]_i_29\ : label is "soft_lutpair281";
  attribute HLUTNM of \mac3X[m1][10]_i_3\ : label is "lutpair276";
  attribute SOFT_HLUTNM of \mac3X[m1][10]_i_30\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \mac3X[m1][10]_i_31\ : label is "soft_lutpair285";
  attribute HLUTNM of \mac3X[m1][10]_i_4\ : label is "lutpair275";
  attribute HLUTNM of \mac3X[m1][10]_i_5\ : label is "lutpair274";
  attribute HLUTNM of \mac3X[m1][10]_i_6\ : label is "lutpair278";
  attribute HLUTNM of \mac3X[m1][10]_i_7\ : label is "lutpair277";
  attribute HLUTNM of \mac3X[m1][10]_i_8\ : label is "lutpair276";
  attribute HLUTNM of \mac3X[m1][10]_i_9\ : label is "lutpair275";
  attribute SOFT_HLUTNM of \mac3X[m1][14]_i_34\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \mac3X[m1][14]_i_35\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \mac3X[m1][14]_i_36\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mac3X[m1][14]_i_37\ : label is "soft_lutpair282";
  attribute HLUTNM of \mac3X[m1][14]_i_5\ : label is "lutpair278";
  attribute SOFT_HLUTNM of \mac3X[m1][2]_i_9\ : label is "soft_lutpair281";
  attribute HLUTNM of \mac3X[m1][6]_i_2\ : label is "lutpair326";
  attribute HLUTNM of \mac3X[m1][6]_i_5\ : label is "lutpair274";
  attribute HLUTNM of \mac3X[m1][6]_i_6\ : label is "lutpair326";
  attribute HLUTNM of \mac3X[m2][10]_i_2\ : label is "lutpair177";
  attribute SOFT_HLUTNM of \mac3X[m2][10]_i_27\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mac3X[m2][10]_i_28\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mac3X[m2][10]_i_29\ : label is "soft_lutpair226";
  attribute HLUTNM of \mac3X[m2][10]_i_3\ : label is "lutpair176";
  attribute SOFT_HLUTNM of \mac3X[m2][10]_i_30\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mac3X[m2][10]_i_31\ : label is "soft_lutpair230";
  attribute HLUTNM of \mac3X[m2][10]_i_4\ : label is "lutpair175";
  attribute HLUTNM of \mac3X[m2][10]_i_5\ : label is "lutpair174";
  attribute HLUTNM of \mac3X[m2][10]_i_6\ : label is "lutpair178";
  attribute HLUTNM of \mac3X[m2][10]_i_7\ : label is "lutpair177";
  attribute HLUTNM of \mac3X[m2][10]_i_8\ : label is "lutpair176";
  attribute HLUTNM of \mac3X[m2][10]_i_9\ : label is "lutpair175";
  attribute SOFT_HLUTNM of \mac3X[m2][14]_i_34\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mac3X[m2][14]_i_35\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mac3X[m2][14]_i_36\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mac3X[m2][14]_i_37\ : label is "soft_lutpair227";
  attribute HLUTNM of \mac3X[m2][14]_i_5\ : label is "lutpair178";
  attribute SOFT_HLUTNM of \mac3X[m2][2]_i_9\ : label is "soft_lutpair226";
  attribute HLUTNM of \mac3X[m2][6]_i_2\ : label is "lutpair315";
  attribute HLUTNM of \mac3X[m2][6]_i_5\ : label is "lutpair174";
  attribute HLUTNM of \mac3X[m2][6]_i_6\ : label is "lutpair315";
  attribute HLUTNM of \mac3X[m3][10]_i_2\ : label is "lutpair182";
  attribute SOFT_HLUTNM of \mac3X[m3][10]_i_27\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \mac3X[m3][10]_i_28\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mac3X[m3][10]_i_29\ : label is "soft_lutpair231";
  attribute HLUTNM of \mac3X[m3][10]_i_3\ : label is "lutpair181";
  attribute SOFT_HLUTNM of \mac3X[m3][10]_i_30\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mac3X[m3][10]_i_31\ : label is "soft_lutpair235";
  attribute HLUTNM of \mac3X[m3][10]_i_4\ : label is "lutpair180";
  attribute HLUTNM of \mac3X[m3][10]_i_5\ : label is "lutpair179";
  attribute HLUTNM of \mac3X[m3][10]_i_6\ : label is "lutpair183";
  attribute HLUTNM of \mac3X[m3][10]_i_7\ : label is "lutpair182";
  attribute HLUTNM of \mac3X[m3][10]_i_8\ : label is "lutpair181";
  attribute HLUTNM of \mac3X[m3][10]_i_9\ : label is "lutpair180";
  attribute SOFT_HLUTNM of \mac3X[m3][14]_i_34\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \mac3X[m3][14]_i_35\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mac3X[m3][14]_i_36\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mac3X[m3][14]_i_37\ : label is "soft_lutpair232";
  attribute HLUTNM of \mac3X[m3][14]_i_5\ : label is "lutpair183";
  attribute SOFT_HLUTNM of \mac3X[m3][2]_i_9\ : label is "soft_lutpair231";
  attribute HLUTNM of \mac3X[m3][6]_i_2\ : label is "lutpair316";
  attribute HLUTNM of \mac3X[m3][6]_i_5\ : label is "lutpair179";
  attribute HLUTNM of \mac3X[m3][6]_i_6\ : label is "lutpair316";
  attribute HLUTNM of \mac3X[mac][11]_i_2\ : label is "lutpair194";
  attribute HLUTNM of \mac3X[mac][11]_i_3\ : label is "lutpair193";
  attribute HLUTNM of \mac3X[mac][11]_i_4\ : label is "lutpair192";
  attribute HLUTNM of \mac3X[mac][11]_i_5\ : label is "lutpair191";
  attribute HLUTNM of \mac3X[mac][11]_i_6\ : label is "lutpair195";
  attribute HLUTNM of \mac3X[mac][11]_i_7\ : label is "lutpair194";
  attribute HLUTNM of \mac3X[mac][11]_i_8\ : label is "lutpair193";
  attribute HLUTNM of \mac3X[mac][11]_i_9\ : label is "lutpair192";
  attribute HLUTNM of \mac3X[mac][15]_i_2\ : label is "lutpair198";
  attribute HLUTNM of \mac3X[mac][15]_i_3\ : label is "lutpair197";
  attribute HLUTNM of \mac3X[mac][15]_i_4\ : label is "lutpair196";
  attribute HLUTNM of \mac3X[mac][15]_i_5\ : label is "lutpair195";
  attribute HLUTNM of \mac3X[mac][15]_i_7\ : label is "lutpair198";
  attribute HLUTNM of \mac3X[mac][15]_i_8\ : label is "lutpair197";
  attribute HLUTNM of \mac3X[mac][15]_i_9\ : label is "lutpair196";
  attribute HLUTNM of \mac3X[mac][3]_i_2\ : label is "lutpair186";
  attribute HLUTNM of \mac3X[mac][3]_i_3\ : label is "lutpair185";
  attribute HLUTNM of \mac3X[mac][3]_i_4\ : label is "lutpair184";
  attribute HLUTNM of \mac3X[mac][3]_i_5\ : label is "lutpair187";
  attribute HLUTNM of \mac3X[mac][3]_i_6\ : label is "lutpair186";
  attribute HLUTNM of \mac3X[mac][3]_i_7\ : label is "lutpair185";
  attribute HLUTNM of \mac3X[mac][3]_i_8\ : label is "lutpair184";
  attribute HLUTNM of \mac3X[mac][7]_i_2\ : label is "lutpair190";
  attribute HLUTNM of \mac3X[mac][7]_i_3\ : label is "lutpair189";
  attribute HLUTNM of \mac3X[mac][7]_i_4\ : label is "lutpair188";
  attribute HLUTNM of \mac3X[mac][7]_i_5\ : label is "lutpair187";
  attribute HLUTNM of \mac3X[mac][7]_i_6\ : label is "lutpair191";
  attribute HLUTNM of \mac3X[mac][7]_i_7\ : label is "lutpair190";
  attribute HLUTNM of \mac3X[mac][7]_i_8\ : label is "lutpair189";
  attribute HLUTNM of \mac3X[mac][7]_i_9\ : label is "lutpair188";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][10]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][16]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][16]_i_8\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m2][6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][10]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][16]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][16]_i_8\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \mac3X_reg[m3][6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute HLUTNM of \mac3Y[m1][10]_i_2\ : label is "lutpair272";
  attribute SOFT_HLUTNM of \mac3Y[m1][10]_i_27\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \mac3Y[m1][10]_i_28\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mac3Y[m1][10]_i_29\ : label is "soft_lutpair276";
  attribute HLUTNM of \mac3Y[m1][10]_i_3\ : label is "lutpair271";
  attribute SOFT_HLUTNM of \mac3Y[m1][10]_i_30\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \mac3Y[m1][10]_i_31\ : label is "soft_lutpair280";
  attribute HLUTNM of \mac3Y[m1][10]_i_4\ : label is "lutpair270";
  attribute HLUTNM of \mac3Y[m1][10]_i_5\ : label is "lutpair269";
  attribute HLUTNM of \mac3Y[m1][10]_i_6\ : label is "lutpair273";
  attribute HLUTNM of \mac3Y[m1][10]_i_7\ : label is "lutpair272";
  attribute HLUTNM of \mac3Y[m1][10]_i_8\ : label is "lutpair271";
  attribute HLUTNM of \mac3Y[m1][10]_i_9\ : label is "lutpair270";
  attribute SOFT_HLUTNM of \mac3Y[m1][14]_i_34\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \mac3Y[m1][14]_i_35\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mac3Y[m1][14]_i_36\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \mac3Y[m1][14]_i_37\ : label is "soft_lutpair277";
  attribute HLUTNM of \mac3Y[m1][14]_i_5\ : label is "lutpair273";
  attribute SOFT_HLUTNM of \mac3Y[m1][2]_i_9\ : label is "soft_lutpair276";
  attribute HLUTNM of \mac3Y[m1][6]_i_2\ : label is "lutpair325";
  attribute HLUTNM of \mac3Y[m1][6]_i_5\ : label is "lutpair269";
  attribute HLUTNM of \mac3Y[m1][6]_i_6\ : label is "lutpair325";
  attribute HLUTNM of \mac3Y[m2][10]_i_2\ : label is "lutpair262";
  attribute SOFT_HLUTNM of \mac3Y[m2][10]_i_27\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \mac3Y[m2][10]_i_28\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \mac3Y[m2][10]_i_29\ : label is "soft_lutpair266";
  attribute HLUTNM of \mac3Y[m2][10]_i_3\ : label is "lutpair261";
  attribute SOFT_HLUTNM of \mac3Y[m2][10]_i_30\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \mac3Y[m2][10]_i_31\ : label is "soft_lutpair270";
  attribute HLUTNM of \mac3Y[m2][10]_i_4\ : label is "lutpair260";
  attribute HLUTNM of \mac3Y[m2][10]_i_5\ : label is "lutpair259";
  attribute HLUTNM of \mac3Y[m2][10]_i_6\ : label is "lutpair263";
  attribute HLUTNM of \mac3Y[m2][10]_i_7\ : label is "lutpair262";
  attribute HLUTNM of \mac3Y[m2][10]_i_8\ : label is "lutpair261";
  attribute HLUTNM of \mac3Y[m2][10]_i_9\ : label is "lutpair260";
  attribute SOFT_HLUTNM of \mac3Y[m2][14]_i_34\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \mac3Y[m2][14]_i_35\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \mac3Y[m2][14]_i_36\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \mac3Y[m2][14]_i_37\ : label is "soft_lutpair267";
  attribute HLUTNM of \mac3Y[m2][14]_i_5\ : label is "lutpair263";
  attribute SOFT_HLUTNM of \mac3Y[m2][2]_i_9\ : label is "soft_lutpair266";
  attribute HLUTNM of \mac3Y[m2][6]_i_2\ : label is "lutpair323";
  attribute HLUTNM of \mac3Y[m2][6]_i_5\ : label is "lutpair259";
  attribute HLUTNM of \mac3Y[m2][6]_i_6\ : label is "lutpair323";
  attribute HLUTNM of \mac3Y[m3][10]_i_2\ : label is "lutpair267";
  attribute SOFT_HLUTNM of \mac3Y[m3][10]_i_27\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \mac3Y[m3][10]_i_28\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \mac3Y[m3][10]_i_29\ : label is "soft_lutpair271";
  attribute HLUTNM of \mac3Y[m3][10]_i_3\ : label is "lutpair266";
  attribute SOFT_HLUTNM of \mac3Y[m3][10]_i_30\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \mac3Y[m3][10]_i_31\ : label is "soft_lutpair275";
  attribute HLUTNM of \mac3Y[m3][10]_i_4\ : label is "lutpair265";
  attribute HLUTNM of \mac3Y[m3][10]_i_5\ : label is "lutpair264";
  attribute HLUTNM of \mac3Y[m3][10]_i_6\ : label is "lutpair268";
  attribute HLUTNM of \mac3Y[m3][10]_i_7\ : label is "lutpair267";
  attribute HLUTNM of \mac3Y[m3][10]_i_8\ : label is "lutpair266";
  attribute HLUTNM of \mac3Y[m3][10]_i_9\ : label is "lutpair265";
  attribute SOFT_HLUTNM of \mac3Y[m3][14]_i_34\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \mac3Y[m3][14]_i_35\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \mac3Y[m3][14]_i_36\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \mac3Y[m3][14]_i_37\ : label is "soft_lutpair272";
  attribute HLUTNM of \mac3Y[m3][14]_i_5\ : label is "lutpair268";
  attribute SOFT_HLUTNM of \mac3Y[m3][2]_i_9\ : label is "soft_lutpair271";
  attribute HLUTNM of \mac3Y[m3][6]_i_2\ : label is "lutpair324";
  attribute HLUTNM of \mac3Y[m3][6]_i_5\ : label is "lutpair264";
  attribute HLUTNM of \mac3Y[m3][6]_i_6\ : label is "lutpair324";
  attribute HLUTNM of \mac3Y[mac][11]_i_2\ : label is "lutpair114";
  attribute HLUTNM of \mac3Y[mac][11]_i_3\ : label is "lutpair113";
  attribute HLUTNM of \mac3Y[mac][11]_i_4\ : label is "lutpair112";
  attribute HLUTNM of \mac3Y[mac][11]_i_5\ : label is "lutpair111";
  attribute HLUTNM of \mac3Y[mac][11]_i_6\ : label is "lutpair115";
  attribute HLUTNM of \mac3Y[mac][11]_i_7\ : label is "lutpair114";
  attribute HLUTNM of \mac3Y[mac][11]_i_8\ : label is "lutpair113";
  attribute HLUTNM of \mac3Y[mac][11]_i_9\ : label is "lutpair112";
  attribute HLUTNM of \mac3Y[mac][15]_i_2\ : label is "lutpair118";
  attribute HLUTNM of \mac3Y[mac][15]_i_3\ : label is "lutpair117";
  attribute HLUTNM of \mac3Y[mac][15]_i_4\ : label is "lutpair116";
  attribute HLUTNM of \mac3Y[mac][15]_i_5\ : label is "lutpair115";
  attribute HLUTNM of \mac3Y[mac][15]_i_7\ : label is "lutpair118";
  attribute HLUTNM of \mac3Y[mac][15]_i_8\ : label is "lutpair117";
  attribute HLUTNM of \mac3Y[mac][15]_i_9\ : label is "lutpair116";
  attribute HLUTNM of \mac3Y[mac][3]_i_2\ : label is "lutpair106";
  attribute HLUTNM of \mac3Y[mac][3]_i_3\ : label is "lutpair105";
  attribute HLUTNM of \mac3Y[mac][3]_i_4\ : label is "lutpair104";
  attribute HLUTNM of \mac3Y[mac][3]_i_5\ : label is "lutpair107";
  attribute HLUTNM of \mac3Y[mac][3]_i_6\ : label is "lutpair106";
  attribute HLUTNM of \mac3Y[mac][3]_i_7\ : label is "lutpair105";
  attribute HLUTNM of \mac3Y[mac][3]_i_8\ : label is "lutpair104";
  attribute HLUTNM of \mac3Y[mac][7]_i_2\ : label is "lutpair110";
  attribute HLUTNM of \mac3Y[mac][7]_i_3\ : label is "lutpair109";
  attribute HLUTNM of \mac3Y[mac][7]_i_4\ : label is "lutpair108";
  attribute HLUTNM of \mac3Y[mac][7]_i_5\ : label is "lutpair107";
  attribute HLUTNM of \mac3Y[mac][7]_i_6\ : label is "lutpair111";
  attribute HLUTNM of \mac3Y[mac][7]_i_7\ : label is "lutpair110";
  attribute HLUTNM of \mac3Y[mac][7]_i_8\ : label is "lutpair109";
  attribute HLUTNM of \mac3Y[mac][7]_i_9\ : label is "lutpair108";
  attribute HLUTNM of \sobel[pax][11]_i_2\ : label is "lutpair234";
  attribute HLUTNM of \sobel[pax][11]_i_3\ : label is "lutpair233";
  attribute HLUTNM of \sobel[pax][11]_i_4\ : label is "lutpair232";
  attribute HLUTNM of \sobel[pax][11]_i_5\ : label is "lutpair231";
  attribute HLUTNM of \sobel[pax][11]_i_6\ : label is "lutpair235";
  attribute HLUTNM of \sobel[pax][11]_i_7\ : label is "lutpair234";
  attribute HLUTNM of \sobel[pax][11]_i_8\ : label is "lutpair233";
  attribute HLUTNM of \sobel[pax][11]_i_9\ : label is "lutpair232";
  attribute HLUTNM of \sobel[pax][15]_i_2\ : label is "lutpair238";
  attribute HLUTNM of \sobel[pax][15]_i_3\ : label is "lutpair237";
  attribute HLUTNM of \sobel[pax][15]_i_4\ : label is "lutpair236";
  attribute HLUTNM of \sobel[pax][15]_i_5\ : label is "lutpair235";
  attribute HLUTNM of \sobel[pax][15]_i_7\ : label is "lutpair238";
  attribute HLUTNM of \sobel[pax][15]_i_8\ : label is "lutpair237";
  attribute HLUTNM of \sobel[pax][15]_i_9\ : label is "lutpair236";
  attribute HLUTNM of \sobel[pax][3]_i_2\ : label is "lutpair226";
  attribute HLUTNM of \sobel[pax][3]_i_3\ : label is "lutpair225";
  attribute HLUTNM of \sobel[pax][3]_i_4\ : label is "lutpair224";
  attribute HLUTNM of \sobel[pax][3]_i_5\ : label is "lutpair227";
  attribute HLUTNM of \sobel[pax][3]_i_6\ : label is "lutpair226";
  attribute HLUTNM of \sobel[pax][3]_i_7\ : label is "lutpair225";
  attribute HLUTNM of \sobel[pax][3]_i_8\ : label is "lutpair224";
  attribute HLUTNM of \sobel[pax][7]_i_2\ : label is "lutpair230";
  attribute HLUTNM of \sobel[pax][7]_i_3\ : label is "lutpair229";
  attribute HLUTNM of \sobel[pax][7]_i_4\ : label is "lutpair228";
  attribute HLUTNM of \sobel[pax][7]_i_5\ : label is "lutpair227";
  attribute HLUTNM of \sobel[pax][7]_i_6\ : label is "lutpair231";
  attribute HLUTNM of \sobel[pax][7]_i_7\ : label is "lutpair230";
  attribute HLUTNM of \sobel[pax][7]_i_8\ : label is "lutpair229";
  attribute HLUTNM of \sobel[pax][7]_i_9\ : label is "lutpair228";
  attribute HLUTNM of \sobel[pay][11]_i_2\ : label is "lutpair144";
  attribute HLUTNM of \sobel[pay][11]_i_3\ : label is "lutpair143";
  attribute HLUTNM of \sobel[pay][11]_i_4\ : label is "lutpair142";
  attribute HLUTNM of \sobel[pay][11]_i_5\ : label is "lutpair141";
  attribute HLUTNM of \sobel[pay][11]_i_6\ : label is "lutpair145";
  attribute HLUTNM of \sobel[pay][11]_i_7\ : label is "lutpair144";
  attribute HLUTNM of \sobel[pay][11]_i_8\ : label is "lutpair143";
  attribute HLUTNM of \sobel[pay][11]_i_9\ : label is "lutpair142";
  attribute HLUTNM of \sobel[pay][15]_i_2\ : label is "lutpair148";
  attribute HLUTNM of \sobel[pay][15]_i_3\ : label is "lutpair147";
  attribute HLUTNM of \sobel[pay][15]_i_4\ : label is "lutpair146";
  attribute HLUTNM of \sobel[pay][15]_i_5\ : label is "lutpair145";
  attribute HLUTNM of \sobel[pay][15]_i_7\ : label is "lutpair148";
  attribute HLUTNM of \sobel[pay][15]_i_8\ : label is "lutpair147";
  attribute HLUTNM of \sobel[pay][15]_i_9\ : label is "lutpair146";
  attribute HLUTNM of \sobel[pay][3]_i_2\ : label is "lutpair136";
  attribute HLUTNM of \sobel[pay][3]_i_3\ : label is "lutpair135";
  attribute HLUTNM of \sobel[pay][3]_i_4\ : label is "lutpair134";
  attribute HLUTNM of \sobel[pay][3]_i_5\ : label is "lutpair137";
  attribute HLUTNM of \sobel[pay][3]_i_6\ : label is "lutpair136";
  attribute HLUTNM of \sobel[pay][3]_i_7\ : label is "lutpair135";
  attribute HLUTNM of \sobel[pay][3]_i_8\ : label is "lutpair134";
  attribute HLUTNM of \sobel[pay][7]_i_2\ : label is "lutpair140";
  attribute HLUTNM of \sobel[pay][7]_i_3\ : label is "lutpair139";
  attribute HLUTNM of \sobel[pay][7]_i_4\ : label is "lutpair138";
  attribute HLUTNM of \sobel[pay][7]_i_5\ : label is "lutpair137";
  attribute HLUTNM of \sobel[pay][7]_i_6\ : label is "lutpair141";
  attribute HLUTNM of \sobel[pay][7]_i_7\ : label is "lutpair140";
  attribute HLUTNM of \sobel[pay][7]_i_8\ : label is "lutpair139";
  attribute HLUTNM of \sobel[pay][7]_i_9\ : label is "lutpair138";
  attribute METHODOLOGY_DRC_VIOS of \sobel_reg[mx]0\ : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sobel_reg[my]0\ : label is "{SYNTH-12 {cell *THIS*}}";
begin
  AR(0) <= \^ar\(0);
  D(2 downto 0) <= \^d\(2 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  \data_out_reg[0]\(3 downto 0) <= \^data_out_reg[0]\(3 downto 0);
  \data_out_reg[0]_0\(3 downto 0) <= \^data_out_reg[0]_0\(3 downto 0);
  \data_out_reg[0]_1\(1 downto 0) <= \^data_out_reg[0]_1\(1 downto 0);
  \data_out_reg[0]_2\(1 downto 0) <= \^data_out_reg[0]_2\(1 downto 0);
  \data_out_reg[1]\(3 downto 0) <= \^data_out_reg[1]\(3 downto 0);
  \data_out_reg[1]_0\(2 downto 0) <= \^data_out_reg[1]_0\(2 downto 0);
  \data_out_reg[1]_1\(2 downto 0) <= \^data_out_reg[1]_1\(2 downto 0);
  \data_out_reg[1]_3\(0) <= \^data_out_reg[1]_3\(0);
  \data_out_reg[2]\(3 downto 0) <= \^data_out_reg[2]\(3 downto 0);
  \data_out_reg[2]_0\(2 downto 0) <= \^data_out_reg[2]_0\(2 downto 0);
  \data_out_reg[2]_1\(2 downto 0) <= \^data_out_reg[2]_1\(2 downto 0);
  \data_out_reg[2]_2\(0) <= \^data_out_reg[2]_2\(0);
  \data_out_reg[2]_4\(0) <= \^data_out_reg[2]_4\(0);
  \data_out_reg[3]\(3 downto 0) <= \^data_out_reg[3]\(3 downto 0);
  \data_out_reg[3]_0\(2 downto 0) <= \^data_out_reg[3]_0\(2 downto 0);
  \data_out_reg[3]_1\(2 downto 0) <= \^data_out_reg[3]_1\(2 downto 0);
  \data_out_reg[3]_2\(0) <= \^data_out_reg[3]_2\(0);
  \data_out_reg[4]\(3 downto 0) <= \^data_out_reg[4]\(3 downto 0);
  \data_out_reg[4]_0\(1 downto 0) <= \^data_out_reg[4]_0\(1 downto 0);
  \data_out_reg[4]_1\(3 downto 0) <= \^data_out_reg[4]_1\(3 downto 0);
  \data_out_reg[4]_2\(0) <= \^data_out_reg[4]_2\(0);
  \data_out_reg[5]\(2 downto 0) <= \^data_out_reg[5]\(2 downto 0);
  \data_out_reg[5]_0\(2 downto 0) <= \^data_out_reg[5]_0\(2 downto 0);
  \data_out_reg[5]_1\(3 downto 0) <= \^data_out_reg[5]_1\(3 downto 0);
  \data_out_reg[6]\(2 downto 0) <= \^data_out_reg[6]\(2 downto 0);
  \data_out_reg[6]_0\(2 downto 0) <= \^data_out_reg[6]_0\(2 downto 0);
  \data_out_reg[6]_1\(0) <= \^data_out_reg[6]_1\(0);
  \data_out_reg[6]_2\(3 downto 0) <= \^data_out_reg[6]_2\(3 downto 0);
  \data_out_reg[6]_4\(0) <= \^data_out_reg[6]_4\(0);
  \data_out_reg[7]\(2 downto 0) <= \^data_out_reg[7]\(2 downto 0);
  \data_out_reg[7]_0\(2 downto 0) <= \^data_out_reg[7]_0\(2 downto 0);
  \data_out_reg[7]_1\(0) <= \^data_out_reg[7]_1\(0);
  \data_out_reg[7]_2\(3 downto 0) <= \^data_out_reg[7]_2\(3 downto 0);
  \data_out_reg[8]\(1 downto 0) <= \^data_out_reg[8]\(1 downto 0);
  \data_out_reg[8]_0\(3 downto 0) <= \^data_out_reg[8]_0\(3 downto 0);
  \data_out_reg[8]_1\(0) <= \^data_out_reg[8]_1\(0);
  \data_out_reg[8]_2\(3 downto 0) <= \^data_out_reg[8]_2\(3 downto 0);
  \data_out_reg[9]\(3 downto 0) <= \^data_out_reg[9]\(3 downto 0);
\Blue_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_27,
      Q => \Blue_reg_n_0_[0]\
    );
\Blue_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_26,
      Q => \Blue_reg_n_0_[1]\
    );
\Blue_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_25,
      Q => \Blue_reg_n_0_[2]\
    );
\Blue_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_24,
      Q => \Blue_reg_n_0_[3]\
    );
\Blue_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_23,
      Q => \Blue_reg_n_0_[4]\
    );
\Blue_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_22,
      Q => \Blue_reg_n_0_[5]\
    );
\Blue_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_21,
      Q => \Blue_reg_n_0_[6]\
    );
\Blue_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_20,
      Q => \Blue_reg_n_0_[7]\
    );
\Green_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_35,
      Q => \Green_reg_n_0_[0]\
    );
\Green_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_34,
      Q => \Green_reg_n_0_[1]\
    );
\Green_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_33,
      Q => \Green_reg_n_0_[2]\
    );
\Green_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_32,
      Q => \Green_reg_n_0_[3]\
    );
\Green_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_31,
      Q => \Green_reg_n_0_[4]\
    );
\Green_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_30,
      Q => \Green_reg_n_0_[5]\
    );
\Green_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_29,
      Q => \Green_reg_n_0_[6]\
    );
\Green_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_28,
      Q => \Green_reg_n_0_[7]\
    );
\Kernel_1_X_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(0),
      Q => Kernel_1_X(0),
      R => '0'
    );
\Kernel_1_X_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(1),
      Q => Kernel_1_X(1),
      R => '0'
    );
\Kernel_1_X_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(2),
      Q => Kernel_1_X(2),
      R => '0'
    );
\Kernel_1_X_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(3),
      Q => Kernel_1_X(3),
      R => '0'
    );
\Kernel_1_X_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(4),
      Q => Kernel_1_X(4),
      R => '0'
    );
\Kernel_1_X_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(5),
      Q => Kernel_1_X(5),
      R => '0'
    );
\Kernel_1_X_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(6),
      Q => Kernel_1_X(6),
      R => '0'
    );
\Kernel_1_X_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(7),
      Q => Kernel_1_X(7),
      R => '0'
    );
\Kernel_1_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(8),
      Q => Kernel_1_Y(0),
      R => '0'
    );
\Kernel_1_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(9),
      Q => Kernel_1_Y(1),
      R => '0'
    );
\Kernel_1_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(10),
      Q => Kernel_1_Y(2),
      R => '0'
    );
\Kernel_1_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(11),
      Q => Kernel_1_Y(3),
      R => '0'
    );
\Kernel_1_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(12),
      Q => Kernel_1_Y(4),
      R => '0'
    );
\Kernel_1_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(13),
      Q => Kernel_1_Y(5),
      R => '0'
    );
\Kernel_1_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(14),
      Q => Kernel_1_Y(6),
      R => '0'
    );
\Kernel_1_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal1_reg[15]\(15),
      Q => Kernel_1_Y(7),
      R => '0'
    );
\Kernel_2_X_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(0),
      Q => \Kernel_2_X_reg_n_0_[0]\,
      R => '0'
    );
\Kernel_2_X_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(1),
      Q => \Kernel_2_X_reg_n_0_[1]\,
      R => '0'
    );
\Kernel_2_X_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(2),
      Q => \Kernel_2_X_reg_n_0_[2]\,
      R => '0'
    );
\Kernel_2_X_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(3),
      Q => \Kernel_2_X_reg_n_0_[3]\,
      R => '0'
    );
\Kernel_2_X_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(4),
      Q => \Kernel_2_X_reg_n_0_[4]\,
      R => '0'
    );
\Kernel_2_X_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(5),
      Q => \Kernel_2_X_reg_n_0_[5]\,
      R => '0'
    );
\Kernel_2_X_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(6),
      Q => \Kernel_2_X_reg_n_0_[6]\,
      R => '0'
    );
\Kernel_2_X_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(7),
      Q => \Kernel_2_X_reg_n_0_[7]\,
      R => '0'
    );
\Kernel_2_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(8),
      Q => Kernel_2_Y(0),
      R => '0'
    );
\Kernel_2_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(9),
      Q => Kernel_2_Y(1),
      R => '0'
    );
\Kernel_2_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(10),
      Q => Kernel_2_Y(2),
      R => '0'
    );
\Kernel_2_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(11),
      Q => Kernel_2_Y(3),
      R => '0'
    );
\Kernel_2_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(12),
      Q => Kernel_2_Y(4),
      R => '0'
    );
\Kernel_2_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(13),
      Q => Kernel_2_Y(5),
      R => '0'
    );
\Kernel_2_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(14),
      Q => Kernel_2_Y(6),
      R => '0'
    );
\Kernel_2_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal2_reg[15]\(15),
      Q => Kernel_2_Y(7),
      R => '0'
    );
\Kernel_3_X_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(0),
      Q => Kernel_3_X(0),
      R => '0'
    );
\Kernel_3_X_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(1),
      Q => Kernel_3_X(1),
      R => '0'
    );
\Kernel_3_X_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(2),
      Q => Kernel_3_X(2),
      R => '0'
    );
\Kernel_3_X_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(3),
      Q => Kernel_3_X(3),
      R => '0'
    );
\Kernel_3_X_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(4),
      Q => Kernel_3_X(4),
      R => '0'
    );
\Kernel_3_X_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(5),
      Q => Kernel_3_X(5),
      R => '0'
    );
\Kernel_3_X_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(6),
      Q => Kernel_3_X(6),
      R => '0'
    );
\Kernel_3_X_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(7),
      Q => Kernel_3_X(7),
      R => '0'
    );
\Kernel_3_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(8),
      Q => Kernel_3_Y(0),
      R => '0'
    );
\Kernel_3_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(9),
      Q => Kernel_3_Y(1),
      R => '0'
    );
\Kernel_3_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(10),
      Q => Kernel_3_Y(2),
      R => '0'
    );
\Kernel_3_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(11),
      Q => Kernel_3_Y(3),
      R => '0'
    );
\Kernel_3_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(12),
      Q => Kernel_3_Y(4),
      R => '0'
    );
\Kernel_3_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(13),
      Q => Kernel_3_Y(5),
      R => '0'
    );
\Kernel_3_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(14),
      Q => Kernel_3_Y(6),
      R => '0'
    );
\Kernel_3_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal3_reg[15]\(15),
      Q => Kernel_3_Y(7),
      R => '0'
    );
\Kernel_4_X_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(0),
      Q => Kernel_4_X(0),
      R => '0'
    );
\Kernel_4_X_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(1),
      Q => Kernel_4_X(1),
      R => '0'
    );
\Kernel_4_X_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(2),
      Q => Kernel_4_X(2),
      R => '0'
    );
\Kernel_4_X_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(3),
      Q => Kernel_4_X(3),
      R => '0'
    );
\Kernel_4_X_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(4),
      Q => Kernel_4_X(4),
      R => '0'
    );
\Kernel_4_X_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(5),
      Q => Kernel_4_X(5),
      R => '0'
    );
\Kernel_4_X_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(6),
      Q => Kernel_4_X(6),
      R => '0'
    );
\Kernel_4_X_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(7),
      Q => Kernel_4_X(7),
      R => '0'
    );
\Kernel_4_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(8),
      Q => \Kernel_4_Y_reg_n_0_[0]\,
      R => '0'
    );
\Kernel_4_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(9),
      Q => \Kernel_4_Y_reg_n_0_[1]\,
      R => '0'
    );
\Kernel_4_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(10),
      Q => \Kernel_4_Y_reg_n_0_[2]\,
      R => '0'
    );
\Kernel_4_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(11),
      Q => \Kernel_4_Y_reg_n_0_[3]\,
      R => '0'
    );
\Kernel_4_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(12),
      Q => \Kernel_4_Y_reg_n_0_[4]\,
      R => '0'
    );
\Kernel_4_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(13),
      Q => \Kernel_4_Y_reg_n_0_[5]\,
      R => '0'
    );
\Kernel_4_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(14),
      Q => \Kernel_4_Y_reg_n_0_[6]\,
      R => '0'
    );
\Kernel_4_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal4_reg[15]\(15),
      Q => \Kernel_4_Y_reg_n_0_[7]\,
      R => '0'
    );
\Kernel_5_X_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(0),
      Q => \Kernel_5_X_reg_n_0_[0]\,
      R => '0'
    );
\Kernel_5_X_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(1),
      Q => \Kernel_5_X_reg_n_0_[1]\,
      R => '0'
    );
\Kernel_5_X_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(2),
      Q => \Kernel_5_X_reg_n_0_[2]\,
      R => '0'
    );
\Kernel_5_X_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(3),
      Q => \Kernel_5_X_reg_n_0_[3]\,
      R => '0'
    );
\Kernel_5_X_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(4),
      Q => \Kernel_5_X_reg_n_0_[4]\,
      R => '0'
    );
\Kernel_5_X_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(5),
      Q => \Kernel_5_X_reg_n_0_[5]\,
      R => '0'
    );
\Kernel_5_X_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(6),
      Q => \Kernel_5_X_reg_n_0_[6]\,
      R => '0'
    );
\Kernel_5_X_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(7),
      Q => \Kernel_5_X_reg_n_0_[7]\,
      R => '0'
    );
\Kernel_5_Y[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \Kernel_5_Y[7]_i_2_n_0\,
      I1 => \Kernel_5_Y[7]_i_3_n_0\,
      I2 => \Kernel_5_Y[7]_i_4_n_0\,
      I3 => \Kernel_5_Y[7]_i_5_n_0\,
      I4 => \Kernel_5_Y[7]_i_6_n_0\,
      I5 => \Kernel_5_Y[7]_i_7_n_0\,
      O => \Kernel_5_Y[7]_i_1_n_0\
    );
\Kernel_5_Y[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \KernalConfig_reg[31]\(22),
      I1 => \KernalConfig_reg[31]\(23),
      I2 => \KernalConfig_reg[31]\(20),
      I3 => \KernalConfig_reg[31]\(21),
      I4 => \KernalConfig_reg[31]\(25),
      I5 => \KernalConfig_reg[31]\(24),
      O => \Kernel_5_Y[7]_i_2_n_0\
    );
\Kernel_5_Y[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \KernalConfig_reg[31]\(28),
      I1 => \KernalConfig_reg[31]\(29),
      I2 => \KernalConfig_reg[31]\(26),
      I3 => \KernalConfig_reg[31]\(27),
      I4 => \KernalConfig_reg[31]\(31),
      I5 => \KernalConfig_reg[31]\(30),
      O => \Kernel_5_Y[7]_i_3_n_0\
    );
\Kernel_5_Y[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \KernalConfig_reg[31]\(1),
      I1 => \KernalConfig_reg[31]\(0),
      I2 => E(0),
      O => \Kernel_5_Y[7]_i_4_n_0\
    );
\Kernel_5_Y[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \KernalConfig_reg[31]\(4),
      I1 => \KernalConfig_reg[31]\(5),
      I2 => \KernalConfig_reg[31]\(2),
      I3 => \KernalConfig_reg[31]\(3),
      I4 => \KernalConfig_reg[31]\(7),
      I5 => \KernalConfig_reg[31]\(6),
      O => \Kernel_5_Y[7]_i_5_n_0\
    );
\Kernel_5_Y[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \KernalConfig_reg[31]\(16),
      I1 => \KernalConfig_reg[31]\(17),
      I2 => \KernalConfig_reg[31]\(14),
      I3 => \KernalConfig_reg[31]\(15),
      I4 => \KernalConfig_reg[31]\(19),
      I5 => \KernalConfig_reg[31]\(18),
      O => \Kernel_5_Y[7]_i_6_n_0\
    );
\Kernel_5_Y[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \KernalConfig_reg[31]\(10),
      I1 => \KernalConfig_reg[31]\(11),
      I2 => \KernalConfig_reg[31]\(8),
      I3 => \KernalConfig_reg[31]\(9),
      I4 => \KernalConfig_reg[31]\(13),
      I5 => \KernalConfig_reg[31]\(12),
      O => \Kernel_5_Y[7]_i_7_n_0\
    );
\Kernel_5_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(8),
      Q => \Kernel_5_Y_reg_n_0_[0]\,
      R => '0'
    );
\Kernel_5_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(9),
      Q => \Kernel_5_Y_reg_n_0_[1]\,
      R => '0'
    );
\Kernel_5_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(10),
      Q => \Kernel_5_Y_reg_n_0_[2]\,
      R => '0'
    );
\Kernel_5_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(11),
      Q => \Kernel_5_Y_reg_n_0_[3]\,
      R => '0'
    );
\Kernel_5_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(12),
      Q => \Kernel_5_Y_reg_n_0_[4]\,
      R => '0'
    );
\Kernel_5_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(13),
      Q => \Kernel_5_Y_reg_n_0_[5]\,
      R => '0'
    );
\Kernel_5_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(14),
      Q => \Kernel_5_Y_reg_n_0_[6]\,
      R => '0'
    );
\Kernel_5_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal5_reg[15]\(15),
      Q => \Kernel_5_Y_reg_n_0_[7]\,
      R => '0'
    );
\Kernel_6_X_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(0),
      Q => Kernel_6_X(0),
      R => '0'
    );
\Kernel_6_X_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(1),
      Q => Kernel_6_X(1),
      R => '0'
    );
\Kernel_6_X_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(2),
      Q => Kernel_6_X(2),
      R => '0'
    );
\Kernel_6_X_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(3),
      Q => Kernel_6_X(3),
      R => '0'
    );
\Kernel_6_X_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(4),
      Q => Kernel_6_X(4),
      R => '0'
    );
\Kernel_6_X_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(5),
      Q => Kernel_6_X(5),
      R => '0'
    );
\Kernel_6_X_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(6),
      Q => Kernel_6_X(6),
      R => '0'
    );
\Kernel_6_X_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(7),
      Q => Kernel_6_X(7),
      R => '0'
    );
\Kernel_6_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(8),
      Q => \Kernel_6_Y_reg_n_0_[0]\,
      R => '0'
    );
\Kernel_6_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(9),
      Q => \Kernel_6_Y_reg_n_0_[1]\,
      R => '0'
    );
\Kernel_6_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(10),
      Q => \Kernel_6_Y_reg_n_0_[2]\,
      R => '0'
    );
\Kernel_6_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(11),
      Q => \Kernel_6_Y_reg_n_0_[3]\,
      R => '0'
    );
\Kernel_6_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(12),
      Q => \Kernel_6_Y_reg_n_0_[4]\,
      R => '0'
    );
\Kernel_6_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(13),
      Q => \Kernel_6_Y_reg_n_0_[5]\,
      R => '0'
    );
\Kernel_6_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(14),
      Q => \Kernel_6_Y_reg_n_0_[6]\,
      R => '0'
    );
\Kernel_6_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal6_reg[15]\(15),
      Q => \Kernel_6_Y_reg_n_0_[7]\,
      R => '0'
    );
\Kernel_7_X_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(0),
      Q => Kernel_7_X(0),
      R => '0'
    );
\Kernel_7_X_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(1),
      Q => Kernel_7_X(1),
      R => '0'
    );
\Kernel_7_X_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(2),
      Q => Kernel_7_X(2),
      R => '0'
    );
\Kernel_7_X_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(3),
      Q => Kernel_7_X(3),
      R => '0'
    );
\Kernel_7_X_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(4),
      Q => Kernel_7_X(4),
      R => '0'
    );
\Kernel_7_X_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(5),
      Q => Kernel_7_X(5),
      R => '0'
    );
\Kernel_7_X_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(6),
      Q => Kernel_7_X(6),
      R => '0'
    );
\Kernel_7_X_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(7),
      Q => Kernel_7_X(7),
      R => '0'
    );
\Kernel_7_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(8),
      Q => Kernel_7_Y(0),
      R => '0'
    );
\Kernel_7_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(9),
      Q => Kernel_7_Y(1),
      R => '0'
    );
\Kernel_7_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(10),
      Q => Kernel_7_Y(2),
      R => '0'
    );
\Kernel_7_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(11),
      Q => Kernel_7_Y(3),
      R => '0'
    );
\Kernel_7_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(12),
      Q => Kernel_7_Y(4),
      R => '0'
    );
\Kernel_7_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(13),
      Q => Kernel_7_Y(5),
      R => '0'
    );
\Kernel_7_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(14),
      Q => Kernel_7_Y(6),
      R => '0'
    );
\Kernel_7_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal7_reg[15]\(15),
      Q => Kernel_7_Y(7),
      R => '0'
    );
\Kernel_8_X_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(0),
      Q => \Kernel_8_X_reg_n_0_[0]\,
      R => '0'
    );
\Kernel_8_X_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(1),
      Q => \Kernel_8_X_reg_n_0_[1]\,
      R => '0'
    );
\Kernel_8_X_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(2),
      Q => \Kernel_8_X_reg_n_0_[2]\,
      R => '0'
    );
\Kernel_8_X_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(3),
      Q => \Kernel_8_X_reg_n_0_[3]\,
      R => '0'
    );
\Kernel_8_X_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(4),
      Q => \Kernel_8_X_reg_n_0_[4]\,
      R => '0'
    );
\Kernel_8_X_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(5),
      Q => \Kernel_8_X_reg_n_0_[5]\,
      R => '0'
    );
\Kernel_8_X_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(6),
      Q => \Kernel_8_X_reg_n_0_[6]\,
      R => '0'
    );
\Kernel_8_X_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(7),
      Q => \Kernel_8_X_reg_n_0_[7]\,
      R => '0'
    );
\Kernel_8_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(8),
      Q => Kernel_8_Y(0),
      R => '0'
    );
\Kernel_8_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(9),
      Q => Kernel_8_Y(1),
      R => '0'
    );
\Kernel_8_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(10),
      Q => Kernel_8_Y(2),
      R => '0'
    );
\Kernel_8_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(11),
      Q => Kernel_8_Y(3),
      R => '0'
    );
\Kernel_8_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(12),
      Q => Kernel_8_Y(4),
      R => '0'
    );
\Kernel_8_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(13),
      Q => Kernel_8_Y(5),
      R => '0'
    );
\Kernel_8_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(14),
      Q => Kernel_8_Y(6),
      R => '0'
    );
\Kernel_8_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal8_reg[15]\(15),
      Q => Kernel_8_Y(7),
      R => '0'
    );
\Kernel_9_X_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(0),
      Q => Kernel_9_X(0),
      R => '0'
    );
\Kernel_9_X_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(1),
      Q => Kernel_9_X(1),
      R => '0'
    );
\Kernel_9_X_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(2),
      Q => Kernel_9_X(2),
      R => '0'
    );
\Kernel_9_X_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(3),
      Q => Kernel_9_X(3),
      R => '0'
    );
\Kernel_9_X_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(4),
      Q => Kernel_9_X(4),
      R => '0'
    );
\Kernel_9_X_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(5),
      Q => Kernel_9_X(5),
      R => '0'
    );
\Kernel_9_X_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(6),
      Q => Kernel_9_X(6),
      R => '0'
    );
\Kernel_9_X_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(7),
      Q => Kernel_9_X(7),
      R => '0'
    );
\Kernel_9_Y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(8),
      Q => Kernel_9_Y(0),
      R => '0'
    );
\Kernel_9_Y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(9),
      Q => Kernel_9_Y(1),
      R => '0'
    );
\Kernel_9_Y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(10),
      Q => Kernel_9_Y(2),
      R => '0'
    );
\Kernel_9_Y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(11),
      Q => Kernel_9_Y(3),
      R => '0'
    );
\Kernel_9_Y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(12),
      Q => Kernel_9_Y(4),
      R => '0'
    );
\Kernel_9_Y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(13),
      Q => Kernel_9_Y(5),
      R => '0'
    );
\Kernel_9_Y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(14),
      Q => Kernel_9_Y(6),
      R => '0'
    );
\Kernel_9_Y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \Kernel_5_Y[7]_i_1_n_0\,
      D => \Kernal9_reg[15]\(15),
      Q => Kernel_9_Y(7),
      R => '0'
    );
\Red_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_43,
      Q => \Red_reg_n_0_[0]\
    );
\Red_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_42,
      Q => \Red_reg_n_0_[1]\
    );
\Red_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_41,
      Q => \Red_reg_n_0_[2]\
    );
\Red_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_40,
      Q => \Red_reg_n_0_[3]\
    );
\Red_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_39,
      Q => \Red_reg_n_0_[4]\
    );
\Red_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_38,
      Q => \Red_reg_n_0_[5]\
    );
\Red_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_37,
      Q => \Red_reg_n_0_[6]\
    );
\Red_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => inst_squareRoot_n_36,
      Q => \Red_reg_n_0_[7]\
    );
SHARP_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageFilter
     port map (
      ADDRARDADDR(11 downto 0) => \RGB_inst/int_line_d2/w3s_address\(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      \Blue_reg[0]\ => \dsB[0]_i_3_n_0\,
      \Blue_reg[1]\ => \dsB[1]_i_3_n_0\,
      \Blue_reg[2]\ => \dsB[2]_i_3_n_0\,
      \Blue_reg[3]\ => \dsB[3]_i_3_n_0\,
      \Blue_reg[4]\ => \dsB[4]_i_3_n_0\,
      \Blue_reg[5]\ => \dsB[5]_i_3_n_0\,
      \Blue_reg[6]\ => \dsB[6]_i_3_n_0\,
      \Blue_reg[7]\(7) => \Blue_reg_n_0_[7]\,
      \Blue_reg[7]\(6) => \Blue_reg_n_0_[6]\,
      \Blue_reg[7]\(5) => \Blue_reg_n_0_[5]\,
      \Blue_reg[7]\(4) => \Blue_reg_n_0_[4]\,
      \Blue_reg[7]\(3) => \Blue_reg_n_0_[3]\,
      \Blue_reg[7]\(2) => \Blue_reg_n_0_[2]\,
      \Blue_reg[7]\(1) => \Blue_reg_n_0_[1]\,
      \Blue_reg[7]\(0) => \Blue_reg_n_0_[0]\,
      \Blue_reg[7]_0\ => \dsB[7]_i_3_n_0\,
      D(7 downto 0) => p_0_out(7 downto 0),
      \Green_reg[0]\ => \dsG[0]_i_3_n_0\,
      \Green_reg[1]\ => \dsG[1]_i_3_n_0\,
      \Green_reg[2]\ => \dsG[2]_i_3_n_0\,
      \Green_reg[3]\ => \dsG[3]_i_3_n_0\,
      \Green_reg[4]\ => \dsG[4]_i_3_n_0\,
      \Green_reg[5]\ => \dsG[5]_i_3_n_0\,
      \Green_reg[6]\ => \dsG[6]_i_3_n_0\,
      \Green_reg[7]\(7) => \Green_reg_n_0_[7]\,
      \Green_reg[7]\(6) => \Green_reg_n_0_[6]\,
      \Green_reg[7]\(5) => \Green_reg_n_0_[5]\,
      \Green_reg[7]\(4) => \Green_reg_n_0_[4]\,
      \Green_reg[7]\(3) => \Green_reg_n_0_[3]\,
      \Green_reg[7]\(2) => \Green_reg_n_0_[2]\,
      \Green_reg[7]\(1) => \Green_reg_n_0_[1]\,
      \Green_reg[7]\(0) => \Green_reg_n_0_[0]\,
      \Green_reg[7]_0\ => \dsG[7]_i_3_n_0\,
      Q(7) => \Red_reg_n_0_[7]\,
      Q(6) => \Red_reg_n_0_[6]\,
      Q(5) => \Red_reg_n_0_[5]\,
      Q(4) => \Red_reg_n_0_[4]\,
      Q(3) => \Red_reg_n_0_[3]\,
      Q(2) => \Red_reg_n_0_[2]\,
      Q(1) => \Red_reg_n_0_[1]\,
      Q(0) => \Red_reg_n_0_[0]\,
      \Red_reg[0]\ => \dsR[0]_i_3_n_0\,
      \Red_reg[1]\ => \dsR[1]_i_3_n_0\,
      \Red_reg[2]\ => \dsR[2]_i_3_n_0\,
      \Red_reg[3]\ => \dsR[3]_i_3_n_0\,
      \Red_reg[4]\ => \dsR[4]_i_3_n_0\,
      \Red_reg[5]\ => \dsR[5]_i_3_n_0\,
      \Red_reg[6]\ => \dsR[6]_i_3_n_0\,
      \Red_reg[7]\ => \dsR[7]_i_3_n_0\,
      \configReg6_reg[1]\ => \configReg6_reg[1]\,
      \configReg6_reg[1]_0\ => \configReg6_reg[1]_0\,
      \d_B_reg[7]\(7 downto 0) => \d_B_reg[7]\(7 downto 0),
      \d_G_reg[7]\(7 downto 0) => \d_G_reg[7]\(7 downto 0),
      \d_R_reg[7]\(7 downto 0) => \d_R_reg[7]\(7 downto 0),
      \dsB_reg[7]\(7) => SHARP_inst_n_30,
      \dsB_reg[7]\(6) => SHARP_inst_n_31,
      \dsB_reg[7]\(5) => SHARP_inst_n_32,
      \dsB_reg[7]\(4) => SHARP_inst_n_33,
      \dsB_reg[7]\(3) => SHARP_inst_n_34,
      \dsB_reg[7]\(2) => SHARP_inst_n_35,
      \dsB_reg[7]\(1) => SHARP_inst_n_36,
      \dsB_reg[7]\(0) => SHARP_inst_n_37,
      \dsG_reg[7]\(7) => SHARP_inst_n_22,
      \dsG_reg[7]\(6) => SHARP_inst_n_23,
      \dsG_reg[7]\(5) => SHARP_inst_n_24,
      \dsG_reg[7]\(4) => SHARP_inst_n_25,
      \dsG_reg[7]\(3) => SHARP_inst_n_26,
      \dsG_reg[7]\(2) => SHARP_inst_n_27,
      \dsG_reg[7]\(1) => SHARP_inst_n_28,
      \dsG_reg[7]\(0) => SHARP_inst_n_29,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      \o1Data_reg[0]\ => \^ar\(0),
      oValid_reg_0 => oValid_reg_0,
      pXcont(11 downto 0) => pXcont(11 downto 0),
      qValid => qValid,
      write_chs(0) => write_chs(0),
      \write_chs_reg[0]\ => SHARP_inst_n_38,
      write_s => \RGB_inst/write_s\
    );
\d1B_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_B_reg[7]\(0),
      Q => d1B(0)
    );
\d1B_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_B_reg[7]\(1),
      Q => d1B(1)
    );
\d1B_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_B_reg[7]\(2),
      Q => d1B(2)
    );
\d1B_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_B_reg[7]\(3),
      Q => d1B(3)
    );
\d1B_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_B_reg[7]\(4),
      Q => d1B(4)
    );
\d1B_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_B_reg[7]\(5),
      Q => d1B(5)
    );
\d1B_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_B_reg[7]\(6),
      Q => d1B(6)
    );
\d1B_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_B_reg[7]\(7),
      Q => d1B(7)
    );
\d1G_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_G_reg[7]\(0),
      Q => d1G(0)
    );
\d1G_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_G_reg[7]\(1),
      Q => d1G(1)
    );
\d1G_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_G_reg[7]\(2),
      Q => d1G(2)
    );
\d1G_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_G_reg[7]\(3),
      Q => d1G(3)
    );
\d1G_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_G_reg[7]\(4),
      Q => d1G(4)
    );
\d1G_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_G_reg[7]\(5),
      Q => d1G(5)
    );
\d1G_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_G_reg[7]\(6),
      Q => d1G(6)
    );
\d1G_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_G_reg[7]\(7),
      Q => d1G(7)
    );
\d1R_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_R_reg[7]\(0),
      Q => d1R(0)
    );
\d1R_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_R_reg[7]\(1),
      Q => d1R(1)
    );
\d1R_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_R_reg[7]\(2),
      Q => d1R(2)
    );
\d1R_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_R_reg[7]\(3),
      Q => d1R(3)
    );
\d1R_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_R_reg[7]\(4),
      Q => d1R(4)
    );
\d1R_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_R_reg[7]\(5),
      Q => d1R(5)
    );
\d1R_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_R_reg[7]\(6),
      Q => d1R(6)
    );
\d1R_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \d_R_reg[7]\(7),
      Q => d1R(7)
    );
\d2B_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1B(0),
      Q => d2B(0)
    );
\d2B_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1B(1),
      Q => d2B(1)
    );
\d2B_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1B(2),
      Q => d2B(2)
    );
\d2B_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1B(3),
      Q => d2B(3)
    );
\d2B_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1B(4),
      Q => d2B(4)
    );
\d2B_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1B(5),
      Q => d2B(5)
    );
\d2B_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1B(6),
      Q => d2B(6)
    );
\d2B_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1B(7),
      Q => d2B(7)
    );
\d2G_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1G(0),
      Q => d2G(0)
    );
\d2G_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1G(1),
      Q => d2G(1)
    );
\d2G_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1G(2),
      Q => d2G(2)
    );
\d2G_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1G(3),
      Q => d2G(3)
    );
\d2G_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1G(4),
      Q => d2G(4)
    );
\d2G_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1G(5),
      Q => d2G(5)
    );
\d2G_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1G(6),
      Q => d2G(6)
    );
\d2G_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1G(7),
      Q => d2G(7)
    );
\d2R_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1R(0),
      Q => d2R(0)
    );
\d2R_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1R(1),
      Q => d2R(1)
    );
\d2R_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1R(2),
      Q => d2R(2)
    );
\d2R_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1R(3),
      Q => d2R(3)
    );
\d2R_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1R(4),
      Q => d2R(4)
    );
\d2R_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1R(5),
      Q => d2R(5)
    );
\d2R_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1R(6),
      Q => d2R(6)
    );
\d2R_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d1R(7),
      Q => d2R(7)
    );
d2en_reg_srl2_U0_mod4_inst_en_1_reg_c: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => en_datao,
      Q => d2en_reg_srl2_U0_mod4_inst_en_1_reg_c_n_0
    );
d3en_reg_U0_mod4_inst_en_2_reg_c: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => d2en_reg_srl2_U0_mod4_inst_en_1_reg_c_n_0,
      Q => d3en_reg_U0_mod4_inst_en_2_reg_c_n_0,
      R => '0'
    );
d3en_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d3en_reg_U0_mod4_inst_en_2_reg_c_n_0,
      I1 => en_2_reg_c,
      O => d3en_reg_gate_n_0
    );
d4en_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => d3en_reg_gate_n_0,
      Q => d4en
    );
\data_out[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_17,
      I1 => \^data_out_reg[1]_3\(0),
      I2 => \data_out_reg[1]_i_5_n_7\,
      O => \data_out[0]_i_12_n_0\
    );
\data_out[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][2]\,
      O => \data_out[0]_i_22_n_0\
    );
\data_out[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][1]\,
      O => \data_out[0]_i_23_n_0\
    );
\data_out[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => \^data_out_reg[1]_3\(0),
      I3 => \data_out_reg[1]_i_3_n_6\,
      O => \data_out[0]_i_6_n_0\
    );
\data_out[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => \^data_out_reg[1]_3\(0),
      I2 => \data_out_reg[1]_i_5_n_4\,
      O => \data_out[0]_i_8_n_0\
    );
\data_out[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_17,
      I1 => \^data_out_reg[2]_4\(0),
      I2 => \data_out_reg[2]_i_10_n_4\,
      O => \data_out[1]_i_13_n_0\
    );
\data_out[1]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][4]\,
      O => \data_out[1]_i_22_n_0\
    );
\data_out[1]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][3]\,
      O => \data_out[1]_i_23_n_0\
    );
\data_out[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => \^data_out_reg[2]_4\(0),
      I3 => \data_out_reg[2]_i_3_n_7\,
      O => \data_out[1]_i_7_n_0\
    );
\data_out[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => \^data_out_reg[2]_4\(0),
      I2 => \data_out_reg[2]_i_5_n_5\,
      O => \data_out[1]_i_9_n_0\
    );
\data_out[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => \^data_out_reg[2]_1\(1),
      I2 => \data_out_reg[3]_i_5_n_6\,
      O => \data_out[2]_i_11_n_0\
    );
\data_out[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_17,
      I1 => \^data_out_reg[2]_1\(1),
      I2 => \data_out_reg[3]_i_10_n_5\,
      O => \data_out[2]_i_14_n_0\
    );
\data_out[2]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][6]\,
      O => \data_out[2]_i_22_n_0\
    );
\data_out[2]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][5]\,
      O => \data_out[2]_i_23_n_0\
    );
\data_out[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => \^data_out_reg[2]_1\(1),
      I3 => \data_out_reg[3]_i_5_n_4\,
      O => \data_out[2]_i_8_n_0\
    );
\data_out[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => \^data_out_reg[3]_1\(0),
      I2 => \data_out_reg[4]_i_5_n_7\,
      O => \data_out[3]_i_12_n_0\
    );
\data_out[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_17,
      I1 => \^data_out_reg[3]_1\(0),
      I2 => \data_out_reg[4]_i_10_n_6\,
      O => \data_out[3]_i_16_n_0\
    );
\data_out[3]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][8]\,
      O => \data_out[3]_i_22_n_0\
    );
\data_out[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][7]\,
      O => \data_out[3]_i_23_n_0\
    );
\data_out[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => \^data_out_reg[3]_1\(0),
      I3 => \data_out_reg[4]_i_5_n_5\,
      O => \data_out[3]_i_9_n_0\
    );
\data_out[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => \^data_out_reg[4]_1\(0),
      I3 => \data_out_reg[5]_i_5_n_6\,
      O => \data_out[4]_i_11_n_0\
    );
\data_out[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => \^data_out_reg[4]_1\(0),
      I2 => \data_out_reg[5]_i_10_n_4\,
      O => \data_out[4]_i_13_n_0\
    );
\data_out[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_17,
      I1 => \^data_out_reg[4]_1\(0),
      I2 => \data_out_reg[5]_i_10_n_7\,
      O => \data_out[4]_i_17_n_0\
    );
\data_out[4]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][10]\,
      O => \data_out[4]_i_22_n_0\
    );
\data_out[4]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][9]\,
      O => \data_out[4]_i_23_n_0\
    );
\data_out[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => \^data_out_reg[6]_4\(0),
      I3 => \data_out_reg[6]_i_5_n_7\,
      O => \data_out[5]_i_12_n_0\
    );
\data_out[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => \^data_out_reg[6]_4\(0),
      I2 => \data_out_reg[6]_i_10_n_5\,
      O => \data_out[5]_i_14_n_0\
    );
\data_out[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_17,
      I1 => \^data_out_reg[6]_4\(0),
      I2 => \data_out_reg[6]_i_15_n_4\,
      O => \data_out[5]_i_18_n_0\
    );
\data_out[5]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][12]\,
      O => \data_out[5]_i_22_n_0\
    );
\data_out[5]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][11]\,
      O => \data_out[5]_i_23_n_0\
    );
\data_out[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => \^data_out_reg[6]_0\(1),
      I3 => \data_out_reg[7]_i_10_n_4\,
      O => \data_out[6]_i_13_n_0\
    );
\data_out[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => \^data_out_reg[6]_0\(1),
      I2 => \data_out_reg[7]_i_10_n_6\,
      O => \data_out[6]_i_16_n_0\
    );
\data_out[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_17,
      I1 => \^data_out_reg[6]_0\(1),
      I2 => \data_out_reg[7]_i_15_n_5\,
      O => \data_out[6]_i_19_n_0\
    );
\data_out[6]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][14]\,
      O => \data_out[6]_i_22_n_0\
    );
\data_out[6]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][13]\,
      O => \data_out[6]_i_23_n_0\
    );
\data_out[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \data_out_reg[8]_i_10_n_5\,
      O => \data_out[7]_i_14_n_0\
    );
\data_out[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => \^data_out_reg[7]_0\(0),
      I2 => \data_out_reg[8]_i_10_n_7\,
      O => \data_out[7]_i_17_n_0\
    );
\data_out[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_17,
      I1 => \^data_out_reg[7]_0\(0),
      I2 => \data_out_reg[8]_i_15_n_6\,
      O => \data_out[7]_i_20_n_0\
    );
\data_out[7]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][16]\,
      O => \data_out[7]_i_22_n_0\
    );
\data_out[7]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][15]\,
      O => \data_out[7]_i_23_n_0\
    );
\data_out[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => \^data_out_reg[8]_0\(0),
      I3 => \data_out_reg[9]_i_10_n_6\,
      O => \data_out[8]_i_16_n_0\
    );
\data_out[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => \^data_out_reg[8]_0\(0),
      I2 => \data_out_reg[9]_i_15_n_4\,
      O => \data_out[8]_i_18_n_0\
    );
\data_out[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_squareRoot_n_17,
      I1 => \^data_out_reg[8]_0\(0),
      I2 => \data_out_reg[9]_i_15_n_7\,
      O => \data_out[8]_i_21_n_0\
    );
\data_out[8]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][18]\,
      O => \data_out[8]_i_22_n_0\
    );
\data_out[8]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][17]\,
      O => \data_out[8]_i_23_n_0\
    );
\data_out[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => inst_squareRoot_n_17,
      O => \data_out[9]_i_17_n_0\
    );
\data_out[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][30]\,
      I1 => \sobel_reg[sqr_n_0_][31]\,
      I2 => inst_squareRoot_n_17,
      I3 => inst_squareRoot_n_12,
      O => \data_out[9]_i_18_n_0\
    );
\data_out[9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^d\(2),
      I1 => inst_squareRoot_n_17,
      I2 => inst_squareRoot_n_4,
      O => \data_out[9]_i_19_n_0\
    );
\data_out[9]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_squareRoot_n_1,
      I1 => inst_squareRoot_n_17,
      I2 => inst_squareRoot_n_5,
      O => \data_out[9]_i_20_n_0\
    );
\data_out[9]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^d\(1),
      I1 => inst_squareRoot_n_17,
      I2 => inst_squareRoot_n_6,
      O => \data_out[9]_i_21_n_0\
    );
\data_out[9]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^d\(0),
      I1 => inst_squareRoot_n_17,
      I2 => inst_squareRoot_n_7,
      O => \data_out[9]_i_22_n_0\
    );
\data_out[9]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][20]\,
      O => \data_out[9]_i_23_n_0\
    );
\data_out[9]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sobel_reg[sqr_n_0_][19]\,
      O => \data_out[9]_i_24_n_0\
    );
\data_out_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[0]_i_15_n_0\,
      CO(3) => \data_out_reg[0]_i_10_n_0\,
      CO(2) => \data_out_reg[0]_i_10_n_1\,
      CO(1) => \data_out_reg[0]_i_10_n_2\,
      CO(0) => \data_out_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^data_out_reg[0]_0\(1 downto 0),
      DI(1 downto 0) => \^data_out_reg[0]\(3 downto 2),
      O(3 downto 0) => \NLW_data_out_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sobel_reg[sqr][2]_1\(3 downto 0)
    );
\data_out_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[0]_i_15_n_0\,
      CO(2) => \data_out_reg[0]_i_15_n_1\,
      CO(1) => \data_out_reg[0]_i_15_n_2\,
      CO(0) => \data_out_reg[0]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][0]\,
      DI(3 downto 2) => \^data_out_reg[0]\(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \NLW_data_out_reg[0]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \sobel_reg[sqr][2]_0\(1 downto 0),
      S(1) => \data_out[0]_i_22_n_0\,
      S(0) => \data_out[0]_i_23_n_0\
    );
\data_out_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[0]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[0]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[0]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \data_out_reg[0]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][30]_15\(0)
    );
\data_out_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[0]_i_5_n_0\,
      CO(3) => \data_out_reg[0]_i_3_n_0\,
      CO(2) => \data_out_reg[0]_i_3_n_1\,
      CO(1) => \data_out_reg[0]_i_3_n_2\,
      CO(0) => \data_out_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[1]_i_3_n_6\,
      DI(2) => \^data_out_reg[0]_2\(0),
      DI(1) => \data_out_reg[1]_i_5_n_4\,
      DI(0) => \^data_out_reg[0]_1\(1),
      O(3 downto 0) => \NLW_data_out_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out[0]_i_6_n_0\,
      S(2) => \sobel_reg[sqr][28]_4\(1),
      S(1) => \data_out[0]_i_8_n_0\,
      S(0) => \sobel_reg[sqr][28]_4\(0)
    );
\data_out_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[0]_i_10_n_0\,
      CO(3) => \data_out_reg[0]_i_5_n_0\,
      CO(2) => \data_out_reg[0]_i_5_n_1\,
      CO(1) => \data_out_reg[0]_i_5_n_2\,
      CO(0) => \data_out_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \^data_out_reg[0]_1\(0),
      DI(2) => \data_out_reg[1]_i_5_n_7\,
      DI(1 downto 0) => \^data_out_reg[0]_0\(3 downto 2),
      O(3 downto 0) => \NLW_data_out_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \sobel_reg[sqr][30]_14\(2),
      S(2) => \data_out[0]_i_12_n_0\,
      S(1 downto 0) => \sobel_reg[sqr][30]_14\(1 downto 0)
    );
\data_out_reg[1]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[1]_i_15_n_0\,
      CO(3) => \data_out_reg[1]_i_10_n_0\,
      CO(2) => \data_out_reg[1]_i_10_n_1\,
      CO(1) => \data_out_reg[1]_i_10_n_2\,
      CO(0) => \data_out_reg[1]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^data_out_reg[1]_0\(1 downto 0),
      DI(1 downto 0) => \^data_out_reg[1]\(3 downto 2),
      O(3 downto 0) => \^data_out_reg[0]_0\(3 downto 0),
      S(3 downto 0) => \sobel_reg[sqr][4]_1\(3 downto 0)
    );
\data_out_reg[1]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[1]_i_15_n_0\,
      CO(2) => \data_out_reg[1]_i_15_n_1\,
      CO(1) => \data_out_reg[1]_i_15_n_2\,
      CO(0) => \data_out_reg[1]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][2]\,
      DI(3 downto 2) => \^data_out_reg[1]\(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^data_out_reg[0]\(3 downto 0),
      S(3 downto 2) => \sobel_reg[sqr][4]_0\(1 downto 0),
      S(1) => \data_out[1]_i_22_n_0\,
      S(0) => \data_out[1]_i_23_n_0\
    );
\data_out_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[1]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[1]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[1]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^data_out_reg[1]_3\(0),
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][30]_13\(0)
    );
\data_out_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[1]_i_5_n_0\,
      CO(3) => \data_out_reg[1]_i_3_n_0\,
      CO(2) => \data_out_reg[1]_i_3_n_1\,
      CO(1) => \data_out_reg[1]_i_3_n_2\,
      CO(0) => \data_out_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \^data_out_reg[2]_4\(0),
      DI(2) => \data_out_reg[2]_i_3_n_7\,
      DI(1) => \^data_out_reg[1]_1\(2),
      DI(0) => \data_out_reg[2]_i_5_n_5\,
      O(3) => \NLW_data_out_reg[1]_i_3_O_UNCONNECTED\(3),
      O(2) => \^data_out_reg[0]_2\(1),
      O(1) => \data_out_reg[1]_i_3_n_6\,
      O(0) => \^data_out_reg[0]_2\(0),
      S(3) => \sobel_reg[sqr][30]_12\(1),
      S(2) => \data_out[1]_i_7_n_0\,
      S(1) => \sobel_reg[sqr][30]_12\(0),
      S(0) => \data_out[1]_i_9_n_0\
    );
\data_out_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[1]_i_10_n_0\,
      CO(3) => \data_out_reg[1]_i_5_n_0\,
      CO(2) => \data_out_reg[1]_i_5_n_1\,
      CO(1) => \data_out_reg[1]_i_5_n_2\,
      CO(0) => \data_out_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^data_out_reg[1]_1\(1 downto 0),
      DI(1) => \data_out_reg[2]_i_10_n_4\,
      DI(0) => \^data_out_reg[1]_0\(2),
      O(3) => \data_out_reg[1]_i_5_n_4\,
      O(2 downto 1) => \^data_out_reg[0]_1\(1 downto 0),
      O(0) => \data_out_reg[1]_i_5_n_7\,
      S(3 downto 2) => \sobel_reg[sqr][24]_1\(2 downto 1),
      S(1) => \data_out[1]_i_13_n_0\,
      S(0) => \sobel_reg[sqr][24]_1\(0)
    );
\data_out_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[2]_i_15_n_0\,
      CO(3) => \data_out_reg[2]_i_10_n_0\,
      CO(2) => \data_out_reg[2]_i_10_n_1\,
      CO(1) => \data_out_reg[2]_i_10_n_2\,
      CO(0) => \data_out_reg[2]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^data_out_reg[2]_0\(1 downto 0),
      DI(1 downto 0) => \^data_out_reg[2]\(3 downto 2),
      O(3) => \data_out_reg[2]_i_10_n_4\,
      O(2 downto 0) => \^data_out_reg[1]_0\(2 downto 0),
      S(3 downto 0) => \sobel_reg[sqr][6]_1\(3 downto 0)
    );
\data_out_reg[2]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[2]_i_15_n_0\,
      CO(2) => \data_out_reg[2]_i_15_n_1\,
      CO(1) => \data_out_reg[2]_i_15_n_2\,
      CO(0) => \data_out_reg[2]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][4]\,
      DI(3 downto 2) => \^data_out_reg[2]\(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^data_out_reg[1]\(3 downto 0),
      S(3 downto 2) => \sobel_reg[sqr][6]_0\(1 downto 0),
      S(1) => \data_out[2]_i_22_n_0\,
      S(0) => \data_out[2]_i_23_n_0\
    );
\data_out_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[2]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[2]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[2]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^data_out_reg[2]_4\(0),
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][30]_11\(0)
    );
\data_out_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[2]_i_5_n_0\,
      CO(3) => \data_out_reg[2]_i_3_n_0\,
      CO(2) => \data_out_reg[2]_i_3_n_1\,
      CO(1) => \data_out_reg[2]_i_3_n_2\,
      CO(0) => \data_out_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^data_out_reg[2]_1\(2 downto 1),
      DI(1) => \data_out_reg[3]_i_5_n_4\,
      DI(0) => \^data_out_reg[2]_1\(0),
      O(3) => \NLW_data_out_reg[2]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => \data_out_reg[1]_2\(1 downto 0),
      O(0) => \data_out_reg[2]_i_3_n_7\,
      S(3 downto 2) => \sobel_reg[sqr][30]_10\(2 downto 1),
      S(1) => \data_out[2]_i_8_n_0\,
      S(0) => \sobel_reg[sqr][30]_10\(0)
    );
\data_out_reg[2]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[2]_i_10_n_0\,
      CO(3) => \data_out_reg[2]_i_5_n_0\,
      CO(2) => \data_out_reg[2]_i_5_n_1\,
      CO(1) => \data_out_reg[2]_i_5_n_2\,
      CO(0) => \data_out_reg[2]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[3]_i_5_n_6\,
      DI(2) => \^data_out_reg[2]_2\(0),
      DI(1) => \^data_out_reg[2]_0\(2),
      DI(0) => \data_out_reg[3]_i_10_n_5\,
      O(3) => \^data_out_reg[1]_1\(2),
      O(2) => \data_out_reg[2]_i_5_n_5\,
      O(1 downto 0) => \^data_out_reg[1]_1\(1 downto 0),
      S(3) => \data_out[2]_i_11_n_0\,
      S(2 downto 1) => \sobel_reg[sqr][24]_0\(1 downto 0),
      S(0) => \data_out[2]_i_14_n_0\
    );
\data_out_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[3]_i_15_n_0\,
      CO(3) => \data_out_reg[3]_i_10_n_0\,
      CO(2) => \data_out_reg[3]_i_10_n_1\,
      CO(1) => \data_out_reg[3]_i_10_n_2\,
      CO(0) => \data_out_reg[3]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[4]_i_10_n_6\,
      DI(2) => \^data_out_reg[3]_0\(0),
      DI(1 downto 0) => \^data_out_reg[3]\(3 downto 2),
      O(3) => \^data_out_reg[2]_0\(2),
      O(2) => \data_out_reg[3]_i_10_n_5\,
      O(1 downto 0) => \^data_out_reg[2]_0\(1 downto 0),
      S(3) => \data_out[3]_i_16_n_0\,
      S(2 downto 0) => \sobel_reg[sqr][8]_1\(2 downto 0)
    );
\data_out_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[3]_i_15_n_0\,
      CO(2) => \data_out_reg[3]_i_15_n_1\,
      CO(1) => \data_out_reg[3]_i_15_n_2\,
      CO(0) => \data_out_reg[3]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][6]\,
      DI(3 downto 2) => \^data_out_reg[3]\(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^data_out_reg[2]\(3 downto 0),
      S(3 downto 2) => \sobel_reg[sqr][8]_0\(1 downto 0),
      S(1) => \data_out[3]_i_22_n_0\,
      S(0) => \data_out[3]_i_23_n_0\
    );
\data_out_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[3]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[3]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[3]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^data_out_reg[2]_1\(1),
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][30]_9\(0)
    );
\data_out_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[3]_i_5_n_0\,
      CO(3) => \data_out_reg[3]_i_3_n_0\,
      CO(2) => \data_out_reg[3]_i_3_n_1\,
      CO(1) => \data_out_reg[3]_i_3_n_2\,
      CO(0) => \data_out_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^data_out_reg[3]_1\(2 downto 0),
      DI(0) => \data_out_reg[4]_i_5_n_5\,
      O(3) => \NLW_data_out_reg[3]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => \data_out_reg[2]_3\(1 downto 0),
      O(0) => \^data_out_reg[2]_1\(2),
      S(3 downto 1) => \sobel_reg[sqr][30]_8\(2 downto 0),
      S(0) => \data_out[3]_i_9_n_0\
    );
\data_out_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[3]_i_10_n_0\,
      CO(3) => \data_out_reg[3]_i_5_n_0\,
      CO(2) => \data_out_reg[3]_i_5_n_1\,
      CO(1) => \data_out_reg[3]_i_5_n_2\,
      CO(0) => \data_out_reg[3]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \^data_out_reg[3]_2\(0),
      DI(2) => \data_out_reg[4]_i_5_n_7\,
      DI(1 downto 0) => \^data_out_reg[3]_0\(2 downto 1),
      O(3) => \data_out_reg[3]_i_5_n_4\,
      O(2) => \^data_out_reg[2]_1\(0),
      O(1) => \data_out_reg[3]_i_5_n_6\,
      O(0) => \^data_out_reg[2]_2\(0),
      S(3) => \sobel_reg[sqr][28]_3\(2),
      S(2) => \data_out[3]_i_12_n_0\,
      S(1 downto 0) => \sobel_reg[sqr][28]_3\(1 downto 0)
    );
\data_out_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[4]_i_15_n_0\,
      CO(3) => \data_out_reg[4]_i_10_n_0\,
      CO(2) => \data_out_reg[4]_i_10_n_1\,
      CO(1) => \data_out_reg[4]_i_10_n_2\,
      CO(0) => \data_out_reg[4]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \^data_out_reg[4]_0\(0),
      DI(2) => \data_out_reg[5]_i_10_n_7\,
      DI(1 downto 0) => \^data_out_reg[4]\(3 downto 2),
      O(3 downto 2) => \^data_out_reg[3]_0\(2 downto 1),
      O(1) => \data_out_reg[4]_i_10_n_6\,
      O(0) => \^data_out_reg[3]_0\(0),
      S(3) => \sobel_reg[sqr][10]_1\(2),
      S(2) => \data_out[4]_i_17_n_0\,
      S(1 downto 0) => \sobel_reg[sqr][10]_1\(1 downto 0)
    );
\data_out_reg[4]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[4]_i_15_n_0\,
      CO(2) => \data_out_reg[4]_i_15_n_1\,
      CO(1) => \data_out_reg[4]_i_15_n_2\,
      CO(0) => \data_out_reg[4]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][8]\,
      DI(3 downto 2) => \^data_out_reg[4]\(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^data_out_reg[3]\(3 downto 0),
      S(3 downto 2) => \sobel_reg[sqr][10]_0\(1 downto 0),
      S(1) => \data_out[4]_i_22_n_0\,
      S(0) => \data_out[4]_i_23_n_0\
    );
\data_out_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[4]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[4]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[4]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^data_out_reg[3]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][30]_7\(0)
    );
\data_out_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[4]_i_5_n_0\,
      CO(3) => \data_out_reg[4]_i_3_n_0\,
      CO(2) => \data_out_reg[4]_i_3_n_1\,
      CO(1) => \data_out_reg[4]_i_3_n_2\,
      CO(0) => \data_out_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_out_reg[4]_1\(3 downto 0),
      O(3) => \NLW_data_out_reg[4]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => \data_out_reg[3]_3\(1 downto 0),
      O(0) => \^data_out_reg[3]_1\(2),
      S(3 downto 0) => \sobel_reg[sqr][30]_6\(3 downto 0)
    );
\data_out_reg[4]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[4]_i_10_n_0\,
      CO(3) => \data_out_reg[4]_i_5_n_0\,
      CO(2) => \data_out_reg[4]_i_5_n_1\,
      CO(1) => \data_out_reg[4]_i_5_n_2\,
      CO(0) => \data_out_reg[4]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[5]_i_5_n_6\,
      DI(2) => \^data_out_reg[4]_2\(0),
      DI(1) => \data_out_reg[5]_i_10_n_4\,
      DI(0) => \^data_out_reg[4]_0\(1),
      O(3) => \^data_out_reg[3]_1\(1),
      O(2) => \data_out_reg[4]_i_5_n_5\,
      O(1) => \^data_out_reg[3]_2\(0),
      O(0) => \data_out_reg[4]_i_5_n_7\,
      S(3) => \data_out[4]_i_11_n_0\,
      S(2) => \sobel_reg[sqr][28]_2\(1),
      S(1) => \data_out[4]_i_13_n_0\,
      S(0) => \sobel_reg[sqr][28]_2\(0)
    );
\data_out_reg[5]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[5]_i_15_n_0\,
      CO(3) => \data_out_reg[5]_i_10_n_0\,
      CO(2) => \data_out_reg[5]_i_10_n_1\,
      CO(1) => \data_out_reg[5]_i_10_n_2\,
      CO(0) => \data_out_reg[5]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^data_out_reg[5]_0\(1 downto 0),
      DI(1) => \data_out_reg[6]_i_15_n_4\,
      DI(0) => \^data_out_reg[5]\(2),
      O(3) => \data_out_reg[5]_i_10_n_4\,
      O(2 downto 1) => \^data_out_reg[4]_0\(1 downto 0),
      O(0) => \data_out_reg[5]_i_10_n_7\,
      S(3 downto 2) => \sobel_reg[sqr][12]_1\(2 downto 1),
      S(1) => \data_out[5]_i_18_n_0\,
      S(0) => \sobel_reg[sqr][12]_1\(0)
    );
\data_out_reg[5]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[5]_i_15_n_0\,
      CO(2) => \data_out_reg[5]_i_15_n_1\,
      CO(1) => \data_out_reg[5]_i_15_n_2\,
      CO(0) => \data_out_reg[5]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][10]\,
      DI(3 downto 2) => \^data_out_reg[5]\(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^data_out_reg[4]\(3 downto 0),
      S(3 downto 2) => \sobel_reg[sqr][12]_0\(1 downto 0),
      S(1) => \data_out[5]_i_22_n_0\,
      S(0) => \data_out[5]_i_23_n_0\
    );
\data_out_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[5]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[5]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[5]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^data_out_reg[4]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][30]_5\(0)
    );
\data_out_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[5]_i_5_n_0\,
      CO(3) => \data_out_reg[5]_i_3_n_0\,
      CO(2) => \data_out_reg[5]_i_3_n_1\,
      CO(1) => \data_out_reg[5]_i_3_n_2\,
      CO(0) => \data_out_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_out_reg[5]_1\(3 downto 0),
      O(3) => \NLW_data_out_reg[5]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => \data_out_reg[4]_3\(1 downto 0),
      O(0) => \^data_out_reg[4]_1\(3),
      S(3 downto 0) => \sobel_reg[sqr][30]_4\(3 downto 0)
    );
\data_out_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[5]_i_10_n_0\,
      CO(3) => \data_out_reg[5]_i_5_n_0\,
      CO(2) => \data_out_reg[5]_i_5_n_1\,
      CO(1) => \data_out_reg[5]_i_5_n_2\,
      CO(0) => \data_out_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \^data_out_reg[6]_4\(0),
      DI(2) => \data_out_reg[6]_i_5_n_7\,
      DI(1) => \^data_out_reg[5]_0\(2),
      DI(0) => \data_out_reg[6]_i_10_n_5\,
      O(3 downto 2) => \^data_out_reg[4]_1\(2 downto 1),
      O(1) => \data_out_reg[5]_i_5_n_6\,
      O(0) => \^data_out_reg[4]_2\(0),
      S(3) => \sobel_reg[sqr][30]_3\(1),
      S(2) => \data_out[5]_i_12_n_0\,
      S(1) => \sobel_reg[sqr][30]_3\(0),
      S(0) => \data_out[5]_i_14_n_0\
    );
\data_out_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[6]_i_15_n_0\,
      CO(3) => \data_out_reg[6]_i_10_n_0\,
      CO(2) => \data_out_reg[6]_i_10_n_1\,
      CO(1) => \data_out_reg[6]_i_10_n_2\,
      CO(0) => \data_out_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[7]_i_10_n_6\,
      DI(2) => \^data_out_reg[6]_1\(0),
      DI(1) => \^data_out_reg[6]\(2),
      DI(0) => \data_out_reg[7]_i_15_n_5\,
      O(3) => \^data_out_reg[5]_0\(2),
      O(2) => \data_out_reg[6]_i_10_n_5\,
      O(1 downto 0) => \^data_out_reg[5]_0\(1 downto 0),
      S(3) => \data_out[6]_i_16_n_0\,
      S(2 downto 1) => \sobel_reg[sqr][14]_1\(1 downto 0),
      S(0) => \data_out[6]_i_19_n_0\
    );
\data_out_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[6]_i_15_n_0\,
      CO(2) => \data_out_reg[6]_i_15_n_1\,
      CO(1) => \data_out_reg[6]_i_15_n_2\,
      CO(0) => \data_out_reg[6]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][12]\,
      DI(3 downto 2) => \^data_out_reg[6]\(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \data_out_reg[6]_i_15_n_4\,
      O(2 downto 0) => \^data_out_reg[5]\(2 downto 0),
      S(3 downto 2) => \sobel_reg[sqr][14]_0\(1 downto 0),
      S(1) => \data_out[6]_i_22_n_0\,
      S(0) => \data_out[6]_i_23_n_0\
    );
\data_out_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[6]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[6]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[6]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^data_out_reg[6]_4\(0),
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][30]_2\(0)
    );
\data_out_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[6]_i_5_n_0\,
      CO(3) => \data_out_reg[6]_i_3_n_0\,
      CO(2) => \data_out_reg[6]_i_3_n_1\,
      CO(1) => \data_out_reg[6]_i_3_n_2\,
      CO(0) => \data_out_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_out_reg[6]_2\(3 downto 0),
      O(3) => \NLW_data_out_reg[6]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => \data_out_reg[5]_2\(1 downto 0),
      O(0) => \^data_out_reg[5]_1\(3),
      S(3 downto 0) => \sobel_reg[sqr][30]_1\(3 downto 0)
    );
\data_out_reg[6]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[6]_i_10_n_0\,
      CO(3) => \data_out_reg[6]_i_5_n_0\,
      CO(2) => \data_out_reg[6]_i_5_n_1\,
      CO(1) => \data_out_reg[6]_i_5_n_2\,
      CO(0) => \data_out_reg[6]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^data_out_reg[6]_0\(2 downto 1),
      DI(1) => \data_out_reg[7]_i_10_n_4\,
      DI(0) => \^data_out_reg[6]_0\(0),
      O(3 downto 1) => \^data_out_reg[5]_1\(2 downto 0),
      O(0) => \data_out_reg[6]_i_5_n_7\,
      S(3 downto 2) => \sobel_reg[sqr][30]_0\(2 downto 1),
      S(1) => \data_out[6]_i_13_n_0\,
      S(0) => \sobel_reg[sqr][30]_0\(0)
    );
\data_out_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[7]_i_15_n_0\,
      CO(3) => \data_out_reg[7]_i_10_n_0\,
      CO(2) => \data_out_reg[7]_i_10_n_1\,
      CO(1) => \data_out_reg[7]_i_10_n_2\,
      CO(0) => \data_out_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \^data_out_reg[7]_1\(0),
      DI(2) => \data_out_reg[8]_i_10_n_7\,
      DI(1 downto 0) => \^data_out_reg[7]\(2 downto 1),
      O(3) => \data_out_reg[7]_i_10_n_4\,
      O(2) => \^data_out_reg[6]_0\(0),
      O(1) => \data_out_reg[7]_i_10_n_6\,
      O(0) => \^data_out_reg[6]_1\(0),
      S(3) => \sobel_reg[sqr][28]_1\(2),
      S(2) => \data_out[7]_i_17_n_0\,
      S(1 downto 0) => \sobel_reg[sqr][28]_1\(1 downto 0)
    );
\data_out_reg[7]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[7]_i_15_n_0\,
      CO(2) => \data_out_reg[7]_i_15_n_1\,
      CO(1) => \data_out_reg[7]_i_15_n_2\,
      CO(0) => \data_out_reg[7]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][14]\,
      DI(3) => \data_out_reg[8]_i_15_n_6\,
      DI(2) => \^data_out_reg[7]\(0),
      DI(1 downto 0) => B"01",
      O(3) => \^data_out_reg[6]\(2),
      O(2) => \data_out_reg[7]_i_15_n_5\,
      O(1 downto 0) => \^data_out_reg[6]\(1 downto 0),
      S(3) => \data_out[7]_i_20_n_0\,
      S(2) => \sobel_reg[sqr][16]_0\(0),
      S(1) => \data_out[7]_i_22_n_0\,
      S(0) => \data_out[7]_i_23_n_0\
    );
\data_out_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[7]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[7]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[7]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^data_out_reg[6]_0\(1),
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][16]_3\(0)
    );
\data_out_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[7]_i_5_n_0\,
      CO(3) => \data_out_reg[7]_i_3_n_0\,
      CO(2) => \data_out_reg[7]_i_3_n_1\,
      CO(1) => \data_out_reg[7]_i_3_n_2\,
      CO(0) => \data_out_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_out_reg[7]_2\(3 downto 0),
      O(3) => \NLW_data_out_reg[7]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => \data_out_reg[6]_3\(1 downto 0),
      O(0) => \^data_out_reg[6]_2\(3),
      S(3 downto 0) => \sobel_reg[sqr][16]_2\(3 downto 0)
    );
\data_out_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[7]_i_10_n_0\,
      CO(3) => \data_out_reg[7]_i_5_n_0\,
      CO(2) => \data_out_reg[7]_i_5_n_1\,
      CO(1) => \data_out_reg[7]_i_5_n_2\,
      CO(0) => \data_out_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^data_out_reg[7]_0\(2 downto 0),
      DI(0) => \data_out_reg[8]_i_10_n_5\,
      O(3 downto 1) => \^data_out_reg[6]_2\(2 downto 0),
      O(0) => \^data_out_reg[6]_0\(2),
      S(3 downto 1) => \sobel_reg[sqr][16]_1\(2 downto 0),
      S(0) => \data_out[7]_i_14_n_0\
    );
\data_out_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[8]_i_15_n_0\,
      CO(3) => \data_out_reg[8]_i_10_n_0\,
      CO(2) => \data_out_reg[8]_i_10_n_1\,
      CO(1) => \data_out_reg[8]_i_10_n_2\,
      CO(0) => \data_out_reg[8]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_reg[9]_i_10_n_6\,
      DI(2) => \^data_out_reg[8]_1\(0),
      DI(1) => \data_out_reg[9]_i_15_n_4\,
      DI(0) => \^data_out_reg[8]\(1),
      O(3) => \^data_out_reg[7]_0\(1),
      O(2) => \data_out_reg[8]_i_10_n_5\,
      O(1) => \^data_out_reg[7]_1\(0),
      O(0) => \data_out_reg[8]_i_10_n_7\,
      S(3) => \data_out[8]_i_16_n_0\,
      S(2) => \sobel_reg[sqr][28]_0\(1),
      S(1) => \data_out[8]_i_18_n_0\,
      S(0) => \sobel_reg[sqr][28]_0\(0)
    );
\data_out_reg[8]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[8]_i_15_n_0\,
      CO(2) => \data_out_reg[8]_i_15_n_1\,
      CO(1) => \data_out_reg[8]_i_15_n_2\,
      CO(0) => \data_out_reg[8]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][16]\,
      DI(3) => \^data_out_reg[8]\(0),
      DI(2) => \data_out_reg[9]_i_15_n_7\,
      DI(1 downto 0) => B"01",
      O(3 downto 2) => \^data_out_reg[7]\(2 downto 1),
      O(1) => \data_out_reg[8]_i_15_n_6\,
      O(0) => \^data_out_reg[7]\(0),
      S(3) => \sobel_reg[sqr][18]_0\(0),
      S(2) => \data_out[8]_i_21_n_0\,
      S(1) => \data_out[8]_i_22_n_0\,
      S(0) => \data_out[8]_i_23_n_0\
    );
\data_out_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[8]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^data_out_reg[7]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][18]_3\(0)
    );
\data_out_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[8]_i_5_n_0\,
      CO(3) => \data_out_reg[8]_i_3_n_0\,
      CO(2) => \data_out_reg[8]_i_3_n_1\,
      CO(1) => \data_out_reg[8]_i_3_n_2\,
      CO(0) => \data_out_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_out_reg[8]_2\(3 downto 0),
      O(3) => \NLW_data_out_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => \data_out_reg[7]_3\(1 downto 0),
      O(0) => \^data_out_reg[7]_2\(3),
      S(3 downto 0) => \sobel_reg[sqr][18]_2\(3 downto 0)
    );
\data_out_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[8]_i_10_n_0\,
      CO(3) => \data_out_reg[8]_i_5_n_0\,
      CO(2) => \data_out_reg[8]_i_5_n_1\,
      CO(1) => \data_out_reg[8]_i_5_n_2\,
      CO(0) => \data_out_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_out_reg[8]_0\(3 downto 0),
      O(3 downto 1) => \^data_out_reg[7]_2\(2 downto 0),
      O(0) => \^data_out_reg[7]_0\(2),
      S(3 downto 0) => \sobel_reg[sqr][18]_1\(3 downto 0)
    );
\data_out_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[9]_i_15_n_0\,
      CO(3) => \data_out_reg[9]_i_10_n_0\,
      CO(2) => \data_out_reg[9]_i_10_n_1\,
      CO(1) => \data_out_reg[9]_i_10_n_2\,
      CO(0) => \data_out_reg[9]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \sobel_reg[sqr][20]_0\(0),
      DI(2) => inst_squareRoot_n_12,
      DI(1) => inst_squareRoot_n_4,
      DI(0) => inst_squareRoot_n_5,
      O(3 downto 2) => \^data_out_reg[8]_0\(2 downto 1),
      O(1) => \data_out_reg[9]_i_10_n_6\,
      O(0) => \^data_out_reg[8]_1\(0),
      S(3) => \data_out[9]_i_17_n_0\,
      S(2) => \data_out[9]_i_18_n_0\,
      S(1) => \data_out[9]_i_19_n_0\,
      S(0) => \data_out[9]_i_20_n_0\
    );
\data_out_reg[9]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[9]_i_15_n_0\,
      CO(2) => \data_out_reg[9]_i_15_n_1\,
      CO(1) => \data_out_reg[9]_i_15_n_2\,
      CO(0) => \data_out_reg[9]_i_15_n_3\,
      CYINIT => \sobel_reg[sqr_n_0_][18]\,
      DI(3) => inst_squareRoot_n_6,
      DI(2) => inst_squareRoot_n_7,
      DI(1 downto 0) => B"01",
      O(3) => \data_out_reg[9]_i_15_n_4\,
      O(2 downto 1) => \^data_out_reg[8]\(1 downto 0),
      O(0) => \data_out_reg[9]_i_15_n_7\,
      S(3) => \data_out[9]_i_21_n_0\,
      S(2) => \data_out[9]_i_22_n_0\,
      S(1) => \data_out[9]_i_23_n_0\,
      S(0) => \data_out[9]_i_24_n_0\
    );
\data_out_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[9]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_out_reg[9]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_out_reg[9]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^data_out_reg[8]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \sobel_reg[sqr][20]_2\(0)
    );
\data_out_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[9]_i_5_n_0\,
      CO(3) => \data_out_reg[9]_i_3_n_0\,
      CO(2) => \data_out_reg[9]_i_3_n_1\,
      CO(1) => \data_out_reg[9]_i_3_n_2\,
      CO(0) => \data_out_reg[9]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_out_reg[9]\(3 downto 0),
      O(3) => \NLW_data_out_reg[9]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => \data_out_reg[8]_3\(1 downto 0),
      O(0) => \^data_out_reg[8]_2\(3),
      S(3 downto 0) => \sobel_reg[sqr][20]_1\(3 downto 0)
    );
\data_out_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[9]_i_10_n_0\,
      CO(3) => \data_out_reg[9]_i_5_n_0\,
      CO(2) => \data_out_reg[9]_i_5_n_1\,
      CO(1) => \data_out_reg[9]_i_5_n_2\,
      CO(0) => \data_out_reg[9]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 1) => \^data_out_reg[8]_2\(2 downto 0),
      O(0) => \^data_out_reg[8]_0\(3),
      S(3 downto 0) => S(3 downto 0)
    );
\dsB[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Blue_reg_n_0_[0]\,
      I1 => pDetect,
      I2 => d2B(0),
      O => \dsB[0]_i_3_n_0\
    );
\dsB[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Blue_reg_n_0_[1]\,
      I1 => pDetect,
      I2 => d2B(1),
      O => \dsB[1]_i_3_n_0\
    );
\dsB[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Blue_reg_n_0_[2]\,
      I1 => pDetect,
      I2 => d2B(2),
      O => \dsB[2]_i_3_n_0\
    );
\dsB[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Blue_reg_n_0_[3]\,
      I1 => pDetect,
      I2 => d2B(3),
      O => \dsB[3]_i_3_n_0\
    );
\dsB[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Blue_reg_n_0_[4]\,
      I1 => pDetect,
      I2 => d2B(4),
      O => \dsB[4]_i_3_n_0\
    );
\dsB[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Blue_reg_n_0_[5]\,
      I1 => pDetect,
      I2 => d2B(5),
      O => \dsB[5]_i_3_n_0\
    );
\dsB[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Blue_reg_n_0_[6]\,
      I1 => pDetect,
      I2 => d2B(6),
      O => \dsB[6]_i_3_n_0\
    );
\dsB[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Blue_reg_n_0_[7]\,
      I1 => pDetect,
      I2 => d2B(7),
      O => \dsB[7]_i_3_n_0\
    );
\dsB_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_37,
      Q => \b_0_reg[7]\(0)
    );
\dsB_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_36,
      Q => \b_0_reg[7]\(1)
    );
\dsB_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_35,
      Q => \b_0_reg[7]\(2)
    );
\dsB_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_34,
      Q => \b_0_reg[7]\(3)
    );
\dsB_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_33,
      Q => \b_0_reg[7]\(4)
    );
\dsB_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_32,
      Q => \b_0_reg[7]\(5)
    );
\dsB_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_31,
      Q => \b_0_reg[7]\(6)
    );
\dsB_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_30,
      Q => \b_0_reg[7]\(7)
    );
\dsG[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Green_reg_n_0_[0]\,
      I1 => pDetect,
      I2 => d2G(0),
      O => \dsG[0]_i_3_n_0\
    );
\dsG[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Green_reg_n_0_[1]\,
      I1 => pDetect,
      I2 => d2G(1),
      O => \dsG[1]_i_3_n_0\
    );
\dsG[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Green_reg_n_0_[2]\,
      I1 => pDetect,
      I2 => d2G(2),
      O => \dsG[2]_i_3_n_0\
    );
\dsG[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Green_reg_n_0_[3]\,
      I1 => pDetect,
      I2 => d2G(3),
      O => \dsG[3]_i_3_n_0\
    );
\dsG[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Green_reg_n_0_[4]\,
      I1 => pDetect,
      I2 => d2G(4),
      O => \dsG[4]_i_3_n_0\
    );
\dsG[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Green_reg_n_0_[5]\,
      I1 => pDetect,
      I2 => d2G(5),
      O => \dsG[5]_i_3_n_0\
    );
\dsG[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Green_reg_n_0_[6]\,
      I1 => pDetect,
      I2 => d2G(6),
      O => \dsG[6]_i_3_n_0\
    );
\dsG[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Green_reg_n_0_[7]\,
      I1 => pDetect,
      I2 => d2G(7),
      O => \dsG[7]_i_3_n_0\
    );
\dsG_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_29,
      Q => \g_0_reg[7]\(0)
    );
\dsG_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_28,
      Q => \g_0_reg[7]\(1)
    );
\dsG_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_27,
      Q => \g_0_reg[7]\(2)
    );
\dsG_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_26,
      Q => \g_0_reg[7]\(3)
    );
\dsG_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_25,
      Q => \g_0_reg[7]\(4)
    );
\dsG_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_24,
      Q => \g_0_reg[7]\(5)
    );
\dsG_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_23,
      Q => \g_0_reg[7]\(6)
    );
\dsG_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => SHARP_inst_n_22,
      Q => \g_0_reg[7]\(7)
    );
\dsR[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Red_reg_n_0_[0]\,
      I1 => pDetect,
      I2 => d2R(0),
      O => \dsR[0]_i_3_n_0\
    );
\dsR[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Red_reg_n_0_[1]\,
      I1 => pDetect,
      I2 => d2R(1),
      O => \dsR[1]_i_3_n_0\
    );
\dsR[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Red_reg_n_0_[2]\,
      I1 => pDetect,
      I2 => d2R(2),
      O => \dsR[2]_i_3_n_0\
    );
\dsR[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Red_reg_n_0_[3]\,
      I1 => pDetect,
      I2 => d2R(3),
      O => \dsR[3]_i_3_n_0\
    );
\dsR[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Red_reg_n_0_[4]\,
      I1 => pDetect,
      I2 => d2R(4),
      O => \dsR[4]_i_3_n_0\
    );
\dsR[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Red_reg_n_0_[5]\,
      I1 => pDetect,
      I2 => d2R(5),
      O => \dsR[5]_i_3_n_0\
    );
\dsR[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Red_reg_n_0_[6]\,
      I1 => pDetect,
      I2 => d2R(6),
      O => \dsR[6]_i_3_n_0\
    );
\dsR[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Red_reg_n_0_[7]\,
      I1 => pDetect,
      I2 => d2R(7),
      O => \dsR[7]_i_3_n_0\
    );
\dsR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_out(0),
      Q => \r_0_reg[7]\(0)
    );
\dsR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_out(1),
      Q => \r_0_reg[7]\(1)
    );
\dsR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_out(2),
      Q => \r_0_reg[7]\(2)
    );
\dsR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_out(3),
      Q => \r_0_reg[7]\(3)
    );
\dsR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_out(4),
      Q => \r_0_reg[7]\(4)
    );
\dsR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_out(5),
      Q => \r_0_reg[7]\(5)
    );
\dsR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_out(6),
      Q => \r_0_reg[7]\(6)
    );
\dsR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_out(7),
      Q => \r_0_reg[7]\(7)
    );
inst_squareRoot: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_squareRoot
     port map (
      CO(0) => \^d\(2),
      D(7) => inst_squareRoot_n_20,
      D(6) => inst_squareRoot_n_21,
      D(5) => inst_squareRoot_n_22,
      D(4) => inst_squareRoot_n_23,
      D(3) => inst_squareRoot_n_24,
      D(2) => inst_squareRoot_n_25,
      D(1) => inst_squareRoot_n_26,
      D(0) => inst_squareRoot_n_27,
      DI(3 downto 0) => \^di\(3 downto 0),
      \Green_reg[7]\(7) => inst_squareRoot_n_28,
      \Green_reg[7]\(6) => inst_squareRoot_n_29,
      \Green_reg[7]\(5) => inst_squareRoot_n_30,
      \Green_reg[7]\(4) => inst_squareRoot_n_31,
      \Green_reg[7]\(3) => inst_squareRoot_n_32,
      \Green_reg[7]\(2) => inst_squareRoot_n_33,
      \Green_reg[7]\(1) => inst_squareRoot_n_34,
      \Green_reg[7]\(0) => inst_squareRoot_n_35,
      O(3) => inst_squareRoot_n_4,
      O(2) => inst_squareRoot_n_5,
      O(1) => inst_squareRoot_n_6,
      O(0) => inst_squareRoot_n_7,
      Q(11) => \sobel_reg[sqr_n_0_][31]\,
      Q(10) => \sobel_reg[sqr_n_0_][30]\,
      Q(9) => \sobel_reg[sqr_n_0_][29]\,
      Q(8) => \sobel_reg[sqr_n_0_][28]\,
      Q(7) => \sobel_reg[sqr_n_0_][27]\,
      Q(6) => \sobel_reg[sqr_n_0_][26]\,
      Q(5) => \sobel_reg[sqr_n_0_][25]\,
      Q(4) => \sobel_reg[sqr_n_0_][24]\,
      Q(3) => \sobel_reg[sqr_n_0_][23]\,
      Q(2) => \sobel_reg[sqr_n_0_][22]\,
      Q(1) => \sobel_reg[sqr_n_0_][21]\,
      Q(0) => \sobel_reg[sqr_n_0_][20]\,
      \Red_reg[7]\(7) => inst_squareRoot_n_36,
      \Red_reg[7]\(6) => inst_squareRoot_n_37,
      \Red_reg[7]\(5) => inst_squareRoot_n_38,
      \Red_reg[7]\(4) => inst_squareRoot_n_39,
      \Red_reg[7]\(3) => inst_squareRoot_n_40,
      \Red_reg[7]\(2) => inst_squareRoot_n_41,
      \Red_reg[7]\(1) => inst_squareRoot_n_42,
      \Red_reg[7]\(0) => inst_squareRoot_n_43,
      \configReg6_reg[17]\ => \configReg6_reg[17]\,
      \configReg6_reg[3]\ => \configReg6_reg[3]\,
      \d2B_reg[7]\(7 downto 0) => d2B(7 downto 0),
      \d2G_reg[7]\(7 downto 0) => d2G(7 downto 0),
      \d2R_reg[7]\(7 downto 0) => d2R(7 downto 0),
      \data_out_reg[10]_0\(0) => inst_squareRoot_n_17,
      \data_out_reg[11]_0\(0) => \^d\(0),
      \data_out_reg[12]_0\(0) => \^d\(1),
      \data_out_reg[13]_0\(0) => inst_squareRoot_n_1,
      \data_out_reg[9]_0\(0) => inst_squareRoot_n_12,
      \data_out_reg[9]_1\(3 downto 0) => \^data_out_reg[9]\(3 downto 0),
      \data_out_reg[9]_2\(1 downto 0) => O(1 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => \^ar\(0),
      \sobel_reg[sqr][16]\(0) => \^data_out_reg[7]_0\(0),
      \sobel_reg[sqr][18]\(0) => \^data_out_reg[8]_0\(0),
      \sobel_reg[sqr][30]\(0) => \data_out_reg[0]_i_2_n_7\,
      \sobel_reg[sqr][30]_0\(0) => \^data_out_reg[6]_0\(1),
      \sobel_reg[sqr][30]_1\(0) => \^data_out_reg[6]_4\(0),
      \sobel_reg[sqr][30]_2\(0) => \^data_out_reg[4]_1\(0),
      \sobel_reg[sqr][30]_3\(0) => \^data_out_reg[3]_1\(0),
      \sobel_reg[sqr][30]_4\(0) => \^data_out_reg[2]_1\(1),
      \sobel_reg[sqr][30]_5\(0) => \^data_out_reg[2]_4\(0),
      \sobel_reg[sqr][30]_6\(0) => \^data_out_reg[1]_3\(0),
      \threshold_reg[15]\(15 downto 0) => Q(15 downto 0)
    );
\mac1X[m1][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(2),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_9_X(1),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_9_X(0),
      I5 => \tpd1_reg[vTap0x]\(6),
      O => \mac1X[m1][10]_i_12_n_0\
    );
\mac1X[m1][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(2),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_9_X(1),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_9_X(0),
      I5 => \tpd1_reg[vTap0x]\(5),
      O => \mac1X[m1][10]_i_13_n_0\
    );
\mac1X[m1][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(2),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_X(1),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_9_X(0),
      I5 => \tpd1_reg[vTap0x]\(4),
      O => \mac1X[m1][10]_i_14_n_0\
    );
\mac1X[m1][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(2),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_X(1),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_9_X(0),
      I5 => \tpd1_reg[vTap0x]\(3),
      O => \mac1X[m1][10]_i_15_n_0\
    );
\mac1X[m1][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m1][10]_i_12_n_0\,
      I1 => Kernel_9_X(1),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => \mac1X[m1][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_9_X(0),
      O => \mac1X[m1][10]_i_16_n_0\
    );
\mac1X[m1][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m1][10]_i_13_n_0\,
      I1 => Kernel_9_X(1),
      I2 => \tpd1_reg[vTap0x]\(5),
      I3 => \mac1X[m1][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap0x]\(6),
      I5 => Kernel_9_X(0),
      O => \mac1X[m1][10]_i_17_n_0\
    );
\mac1X[m1][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m1][10]_i_14_n_0\,
      I1 => Kernel_9_X(1),
      I2 => \tpd1_reg[vTap0x]\(4),
      I3 => \mac1X[m1][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap0x]\(5),
      I5 => Kernel_9_X(0),
      O => \mac1X[m1][10]_i_18_n_0\
    );
\mac1X[m1][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m1][10]_i_15_n_0\,
      I1 => Kernel_9_X(1),
      I2 => \tpd1_reg[vTap0x]\(3),
      I3 => \mac1X[m1][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap0x]\(4),
      I5 => Kernel_9_X(0),
      O => \mac1X[m1][10]_i_19_n_0\
    );
\mac1X[m1][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m1][14]_i_11_n_5\,
      I1 => \mac1X_reg[m1][14]_i_12_n_5\,
      I2 => \mac1X_reg[m1][14]_i_10_n_6\,
      O => \mac1X[m1][10]_i_2_n_0\
    );
\mac1X[m1][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_9_X(4),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_X(5),
      I3 => \tpd1_reg[vTap0x]\(1),
      I4 => \tpd1_reg[vTap0x]\(3),
      I5 => Kernel_9_X(3),
      O => \mac1X[m1][10]_i_20_n_0\
    );
\mac1X[m1][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_X(4),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_X(5),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1X[m1][10]_i_21_n_0\
    );
\mac1X[m1][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_9_X(3),
      I1 => \tpd1_reg[vTap0x]\(1),
      O => \mac1X[m1][10]_i_22_n_0\
    );
\mac1X[m1][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \mac1X[m1][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_9_X(4),
      I4 => \tpd1_reg[vTap0x]\(0),
      I5 => Kernel_9_X(5),
      O => \mac1X[m1][10]_i_23_n_0\
    );
\mac1X[m1][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_9_X(5),
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_9_X(4),
      I4 => Kernel_9_X(3),
      I5 => \tpd1_reg[vTap0x]\(2),
      O => \mac1X[m1][10]_i_24_n_0\
    );
\mac1X[m1][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_X(3),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_X(4),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1X[m1][10]_i_25_n_0\
    );
\mac1X[m1][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_9_X(3),
      O => \mac1X[m1][10]_i_26_n_0\
    );
\mac1X[m1][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => Kernel_9_X(2),
      O => \mac1X[m1][10]_i_27_n_0\
    );
\mac1X[m1][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => Kernel_9_X(2),
      O => \mac1X[m1][10]_i_28_n_0\
    );
\mac1X[m1][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_9_X(2),
      O => \mac1X[m1][10]_i_29_n_0\
    );
\mac1X[m1][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m1][14]_i_11_n_6\,
      I1 => \mac1X_reg[m1][14]_i_12_n_6\,
      I2 => \mac1X_reg[m1][14]_i_10_n_7\,
      O => \mac1X[m1][10]_i_3_n_0\
    );
\mac1X[m1][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => Kernel_9_X(2),
      O => \mac1X[m1][10]_i_30_n_0\
    );
\mac1X[m1][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_9_X(3),
      O => \mac1X[m1][10]_i_31_n_0\
    );
\mac1X[m1][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m1][14]_i_11_n_7\,
      I1 => \mac1X_reg[m1][14]_i_12_n_7\,
      I2 => \mac1X_reg[m1][10]_i_10_n_4\,
      O => \mac1X[m1][10]_i_4_n_0\
    );
\mac1X[m1][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_9_X(6),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => \mac1X_reg[m1][10]_i_11_n_4\,
      I3 => \mac1X_reg[m1][10]_i_10_n_5\,
      O => \mac1X[m1][10]_i_5_n_0\
    );
\mac1X[m1][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m1][14]_i_11_n_4\,
      I1 => \mac1X_reg[m1][14]_i_12_n_4\,
      I2 => \mac1X_reg[m1][14]_i_10_n_5\,
      I3 => \mac1X[m1][10]_i_2_n_0\,
      O => \mac1X[m1][10]_i_6_n_0\
    );
\mac1X[m1][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m1][14]_i_11_n_5\,
      I1 => \mac1X_reg[m1][14]_i_12_n_5\,
      I2 => \mac1X_reg[m1][14]_i_10_n_6\,
      I3 => \mac1X[m1][10]_i_3_n_0\,
      O => \mac1X[m1][10]_i_7_n_0\
    );
\mac1X[m1][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m1][14]_i_11_n_6\,
      I1 => \mac1X_reg[m1][14]_i_12_n_6\,
      I2 => \mac1X_reg[m1][14]_i_10_n_7\,
      I3 => \mac1X[m1][10]_i_4_n_0\,
      O => \mac1X[m1][10]_i_8_n_0\
    );
\mac1X[m1][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m1][14]_i_11_n_7\,
      I1 => \mac1X_reg[m1][14]_i_12_n_7\,
      I2 => \mac1X_reg[m1][10]_i_10_n_4\,
      I3 => \mac1X[m1][10]_i_5_n_0\,
      O => \mac1X[m1][10]_i_9_n_0\
    );
\mac1X[m1][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_9_X(2),
      I1 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][14]_i_13_n_0\
    );
\mac1X[m1][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_9_X(2),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_X(1),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][14]_i_14_n_0\
    );
\mac1X[m1][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(2),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_9_X(1),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_9_X(0),
      I5 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][14]_i_15_n_0\
    );
\mac1X[m1][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_9_X(2),
      O => \mac1X[m1][14]_i_16_n_0\
    );
\mac1X[m1][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_9_X(1),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_X(2),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][14]_i_17_n_0\
    );
\mac1X[m1][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_9_X(0),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => Kernel_9_X(2),
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_9_X(1),
      O => \mac1X[m1][14]_i_18_n_0\
    );
\mac1X[m1][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_X(7),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_X(6),
      I3 => \tpd1_reg[vTap0x]\(3),
      O => \mac1X[m1][14]_i_19_n_0\
    );
\mac1X[m1][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m1][16]_i_8_n_5\,
      I1 => \mac1X_reg[m1][16]_i_5_n_5\,
      O => \mac1X[m1][14]_i_2_n_0\
    );
\mac1X[m1][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_9_X(7),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_X(6),
      I3 => \tpd1_reg[vTap0x]\(2),
      O => \mac1X[m1][14]_i_20_n_0\
    );
\mac1X[m1][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_9_X(7),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => Kernel_9_X(6),
      I3 => \tpd1_reg[vTap0x]\(1),
      O => \mac1X[m1][14]_i_21_n_0\
    );
\mac1X[m1][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_9_X(7),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_9_X(6),
      O => \mac1X[m1][14]_i_22_n_0\
    );
\mac1X[m1][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(1),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_X(7),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_9_X(6),
      O => \mac1X[m1][14]_i_23_n_0\
    );
\mac1X[m1][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_X(7),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_9_X(6),
      O => \mac1X[m1][14]_i_24_n_0\
    );
\mac1X[m1][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_X(6),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_X(7),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1X[m1][14]_i_25_n_0\
    );
\mac1X[m1][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(5),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_9_X(4),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_9_X(3),
      I5 => \tpd1_reg[vTap0x]\(6),
      O => \mac1X[m1][14]_i_26_n_0\
    );
\mac1X[m1][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(5),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_9_X(4),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_9_X(3),
      I5 => \tpd1_reg[vTap0x]\(5),
      O => \mac1X[m1][14]_i_27_n_0\
    );
\mac1X[m1][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(5),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_X(4),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_9_X(3),
      I5 => \tpd1_reg[vTap0x]\(4),
      O => \mac1X[m1][14]_i_28_n_0\
    );
\mac1X[m1][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(5),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_X(4),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_9_X(3),
      I5 => \tpd1_reg[vTap0x]\(3),
      O => \mac1X[m1][14]_i_29_n_0\
    );
\mac1X[m1][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m1][16]_i_8_n_6\,
      I1 => \mac1X_reg[m1][16]_i_5_n_6\,
      O => \mac1X[m1][14]_i_3_n_0\
    );
\mac1X[m1][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m1][14]_i_26_n_0\,
      I1 => Kernel_9_X(4),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => \mac1X[m1][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_9_X(3),
      O => \mac1X[m1][14]_i_30_n_0\
    );
\mac1X[m1][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m1][14]_i_27_n_0\,
      I1 => Kernel_9_X(4),
      I2 => \tpd1_reg[vTap0x]\(5),
      I3 => \mac1X[m1][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap0x]\(6),
      I5 => Kernel_9_X(3),
      O => \mac1X[m1][14]_i_31_n_0\
    );
\mac1X[m1][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m1][14]_i_28_n_0\,
      I1 => Kernel_9_X(4),
      I2 => \tpd1_reg[vTap0x]\(4),
      I3 => \mac1X[m1][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap0x]\(5),
      I5 => Kernel_9_X(3),
      O => \mac1X[m1][14]_i_32_n_0\
    );
\mac1X[m1][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m1][14]_i_29_n_0\,
      I1 => Kernel_9_X(4),
      I2 => \tpd1_reg[vTap0x]\(3),
      I3 => \mac1X[m1][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap0x]\(4),
      I5 => Kernel_9_X(3),
      O => \mac1X[m1][14]_i_33_n_0\
    );
\mac1X[m1][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => Kernel_9_X(5),
      O => \mac1X[m1][14]_i_34_n_0\
    );
\mac1X[m1][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => Kernel_9_X(5),
      O => \mac1X[m1][14]_i_35_n_0\
    );
\mac1X[m1][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_9_X(5),
      O => \mac1X[m1][14]_i_36_n_0\
    );
\mac1X[m1][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => Kernel_9_X(5),
      O => \mac1X[m1][14]_i_37_n_0\
    );
\mac1X[m1][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m1][16]_i_5_n_7\,
      I1 => \mac1X_reg[m1][16]_i_8_n_7\,
      I2 => \mac1X_reg[m1][14]_i_10_n_0\,
      O => \mac1X[m1][14]_i_4_n_0\
    );
\mac1X[m1][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m1][14]_i_11_n_4\,
      I1 => \mac1X_reg[m1][14]_i_12_n_4\,
      I2 => \mac1X_reg[m1][14]_i_10_n_5\,
      O => \mac1X[m1][14]_i_5_n_0\
    );
\mac1X[m1][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1X_reg[m1][16]_i_8_n_5\,
      I1 => \mac1X_reg[m1][16]_i_5_n_5\,
      I2 => \mac1X_reg[m1][16]_i_5_n_4\,
      I3 => \mac1X_reg[m1][16]_i_8_n_0\,
      O => \mac1X[m1][14]_i_6_n_0\
    );
\mac1X[m1][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1X_reg[m1][16]_i_8_n_6\,
      I1 => \mac1X_reg[m1][16]_i_5_n_6\,
      I2 => \mac1X_reg[m1][16]_i_5_n_5\,
      I3 => \mac1X_reg[m1][16]_i_8_n_5\,
      O => \mac1X[m1][14]_i_7_n_0\
    );
\mac1X[m1][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac1X_reg[m1][14]_i_10_n_0\,
      I1 => \mac1X_reg[m1][16]_i_8_n_7\,
      I2 => \mac1X_reg[m1][16]_i_5_n_7\,
      I3 => \mac1X_reg[m1][16]_i_5_n_6\,
      I4 => \mac1X_reg[m1][16]_i_8_n_6\,
      O => \mac1X[m1][14]_i_8_n_0\
    );
\mac1X[m1][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X[m1][14]_i_5_n_0\,
      I1 => \mac1X_reg[m1][16]_i_8_n_7\,
      I2 => \mac1X_reg[m1][16]_i_5_n_7\,
      I3 => \mac1X_reg[m1][14]_i_10_n_0\,
      O => \mac1X[m1][14]_i_9_n_0\
    );
\mac1X[m1][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_X(7),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_9_X(6),
      I3 => \tpd1_reg[vTap0x]\(6),
      O => \mac1X[m1][16]_i_10_n_0\
    );
\mac1X[m1][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_X(7),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_9_X(6),
      I3 => \tpd1_reg[vTap0x]\(5),
      O => \mac1X[m1][16]_i_11_n_0\
    );
\mac1X[m1][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_X(7),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_9_X(6),
      I3 => \tpd1_reg[vTap0x]\(4),
      O => \mac1X[m1][16]_i_12_n_0\
    );
\mac1X[m1][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_9_X(6),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_X(7),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][16]_i_13_n_0\
    );
\mac1X[m1][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_X(7),
      I3 => \tpd1_reg[vTap0x]\(7),
      I4 => Kernel_9_X(6),
      O => \mac1X[m1][16]_i_14_n_0\
    );
\mac1X[m1][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_9_X(7),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_9_X(6),
      O => \mac1X[m1][16]_i_15_n_0\
    );
\mac1X[m1][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_9_X(7),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_9_X(6),
      O => \mac1X[m1][16]_i_16_n_0\
    );
\mac1X[m1][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_9_X(5),
      I1 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][16]_i_17_n_0\
    );
\mac1X[m1][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_9_X(5),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_X(4),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][16]_i_18_n_0\
    );
\mac1X[m1][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_X(5),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_9_X(4),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_9_X(3),
      I5 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][16]_i_19_n_0\
    );
\mac1X[m1][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_9_X(5),
      O => \mac1X[m1][16]_i_20_n_0\
    );
\mac1X[m1][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_9_X(4),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_X(5),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][16]_i_21_n_0\
    );
\mac1X[m1][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_9_X(3),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => Kernel_9_X(5),
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_9_X(4),
      O => \mac1X[m1][16]_i_22_n_0\
    );
\mac1X[m1][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac1X_reg[m1][16]_i_2_n_6\,
      O => \mac1X[m1][16]_i_3_n_0\
    );
\mac1X[m1][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac1X_reg[m1][16]_i_8_n_0\,
      I1 => \mac1X_reg[m1][16]_i_5_n_4\,
      I2 => \mac1X_reg[m1][16]_i_2_n_7\,
      O => \mac1X[m1][16]_i_4_n_0\
    );
\mac1X[m1][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_9_X(7),
      O => \mac1X[m1][16]_i_6_n_0\
    );
\mac1X[m1][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_9_X(7),
      O => \mac1X[m1][16]_i_7_n_0\
    );
\mac1X[m1][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_X(7),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_X(6),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1X[m1][16]_i_9_n_0\
    );
\mac1X[m1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_9_X(1),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_X(2),
      I3 => \tpd1_reg[vTap0x]\(1),
      I4 => \tpd1_reg[vTap0x]\(3),
      I5 => Kernel_9_X(0),
      O => \mac1X[m1][2]_i_2_n_0\
    );
\mac1X[m1][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_X(1),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_X(2),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1X[m1][2]_i_3_n_0\
    );
\mac1X[m1][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_9_X(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      O => \mac1X[m1][2]_i_4_n_0\
    );
\mac1X[m1][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \mac1X[m1][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_9_X(1),
      I4 => \tpd1_reg[vTap0x]\(0),
      I5 => Kernel_9_X(2),
      O => \mac1X[m1][2]_i_5_n_0\
    );
\mac1X[m1][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_9_X(2),
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_9_X(1),
      I4 => Kernel_9_X(0),
      I5 => \tpd1_reg[vTap0x]\(2),
      O => \mac1X[m1][2]_i_6_n_0\
    );
\mac1X[m1][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_X(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_X(1),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1X[m1][2]_i_7_n_0\
    );
\mac1X[m1][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_9_X(0),
      O => \mac1X[m1][2]_i_8_n_0\
    );
\mac1X[m1][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_9_X(0),
      O => \mac1X[m1][2]_i_9_n_0\
    );
\mac1X[m1][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m1][10]_i_11_n_5\,
      I1 => \mac1X_reg[m1][10]_i_10_n_6\,
      O => \mac1X[m1][6]_i_2_n_0\
    );
\mac1X[m1][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m1][10]_i_10_n_7\,
      I1 => \mac1X_reg[m1][10]_i_11_n_6\,
      O => \mac1X[m1][6]_i_3_n_0\
    );
\mac1X[m1][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m1][2]_i_1_n_4\,
      I1 => \mac1X_reg[m1][10]_i_11_n_7\,
      O => \mac1X[m1][6]_i_4_n_0\
    );
\mac1X[m1][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_9_X(6),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => \mac1X_reg[m1][10]_i_11_n_4\,
      I3 => \mac1X_reg[m1][10]_i_10_n_5\,
      I4 => \mac1X[m1][6]_i_2_n_0\,
      O => \mac1X[m1][6]_i_5_n_0\
    );
\mac1X[m1][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac1X_reg[m1][10]_i_11_n_5\,
      I1 => \mac1X_reg[m1][10]_i_10_n_6\,
      I2 => \mac1X_reg[m1][10]_i_10_n_7\,
      I3 => \mac1X_reg[m1][10]_i_11_n_6\,
      O => \mac1X[m1][6]_i_6_n_0\
    );
\mac1X[m1][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1X_reg[m1][2]_i_1_n_4\,
      I1 => \mac1X_reg[m1][10]_i_11_n_7\,
      I2 => \mac1X_reg[m1][10]_i_11_n_6\,
      I3 => \mac1X_reg[m1][10]_i_10_n_7\,
      O => \mac1X[m1][6]_i_7_n_0\
    );
\mac1X[m1][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac1X_reg[m1][2]_i_1_n_4\,
      I1 => \mac1X_reg[m1][10]_i_11_n_7\,
      O => \mac1X[m1][6]_i_8_n_0\
    );
\mac1X[m2][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap0x]\(4),
      I2 => \Kernel_8_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap0x]\(5),
      I4 => \Kernel_8_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap0x]\(6),
      O => \mac1X[m2][10]_i_12_n_0\
    );
\mac1X[m2][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap0x]\(3),
      I2 => \Kernel_8_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap0x]\(4),
      I4 => \Kernel_8_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap0x]\(5),
      O => \mac1X[m2][10]_i_13_n_0\
    );
\mac1X[m2][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \Kernel_8_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap0x]\(3),
      I4 => \Kernel_8_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap0x]\(4),
      O => \mac1X[m2][10]_i_14_n_0\
    );
\mac1X[m2][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \Kernel_8_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap0x]\(2),
      I4 => \Kernel_8_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap0x]\(3),
      O => \mac1X[m2][10]_i_15_n_0\
    );
\mac1X[m2][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m2][10]_i_12_n_0\,
      I1 => \Kernel_8_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap0x]\(6),
      I3 => \mac1X[m2][10]_i_27_n_0\,
      I4 => \tpd2_reg[vTap0x]\(7),
      I5 => \Kernel_8_X_reg_n_0_[0]\,
      O => \mac1X[m2][10]_i_16_n_0\
    );
\mac1X[m2][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m2][10]_i_13_n_0\,
      I1 => \Kernel_8_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap0x]\(5),
      I3 => \mac1X[m2][10]_i_28_n_0\,
      I4 => \tpd2_reg[vTap0x]\(6),
      I5 => \Kernel_8_X_reg_n_0_[0]\,
      O => \mac1X[m2][10]_i_17_n_0\
    );
\mac1X[m2][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m2][10]_i_14_n_0\,
      I1 => \Kernel_8_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap0x]\(4),
      I3 => \mac1X[m2][10]_i_29_n_0\,
      I4 => \tpd2_reg[vTap0x]\(5),
      I5 => \Kernel_8_X_reg_n_0_[0]\,
      O => \mac1X[m2][10]_i_18_n_0\
    );
\mac1X[m2][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m2][10]_i_15_n_0\,
      I1 => \Kernel_8_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap0x]\(3),
      I3 => \mac1X[m2][10]_i_30_n_0\,
      I4 => \tpd2_reg[vTap0x]\(4),
      I5 => \Kernel_8_X_reg_n_0_[0]\,
      O => \mac1X[m2][10]_i_19_n_0\
    );
\mac1X[m2][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m2][14]_i_11_n_5\,
      I1 => \mac1X_reg[m2][14]_i_12_n_5\,
      I2 => \mac1X_reg[m2][14]_i_10_n_6\,
      O => \mac1X[m2][10]_i_2_n_0\
    );
\mac1X[m2][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[4]\,
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \Kernel_8_X_reg_n_0_[5]\,
      I3 => \tpd2_reg[vTap0x]\(1),
      I4 => \tpd2_reg[vTap0x]\(3),
      I5 => \Kernel_8_X_reg_n_0_[3]\,
      O => \mac1X[m2][10]_i_20_n_0\
    );
\mac1X[m2][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[4]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \Kernel_8_X_reg_n_0_[5]\,
      I3 => \tpd2_reg[vTap0x]\(0),
      O => \mac1X[m2][10]_i_21_n_0\
    );
\mac1X[m2][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[3]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      O => \mac1X[m2][10]_i_22_n_0\
    );
\mac1X[m2][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(2),
      I1 => \mac1X[m2][10]_i_31_n_0\,
      I2 => \tpd2_reg[vTap0x]\(1),
      I3 => \Kernel_8_X_reg_n_0_[4]\,
      I4 => \tpd2_reg[vTap0x]\(0),
      I5 => \Kernel_8_X_reg_n_0_[5]\,
      O => \mac1X[m2][10]_i_23_n_0\
    );
\mac1X[m2][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(0),
      I1 => \Kernel_8_X_reg_n_0_[5]\,
      I2 => \tpd2_reg[vTap0x]\(1),
      I3 => \Kernel_8_X_reg_n_0_[4]\,
      I4 => \Kernel_8_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap0x]\(2),
      O => \mac1X[m2][10]_i_24_n_0\
    );
\mac1X[m2][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[3]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \Kernel_8_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap0x]\(0),
      O => \mac1X[m2][10]_i_25_n_0\
    );
\mac1X[m2][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(0),
      I1 => \Kernel_8_X_reg_n_0_[3]\,
      O => \mac1X[m2][10]_i_26_n_0\
    );
\mac1X[m2][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(5),
      I1 => \Kernel_8_X_reg_n_0_[2]\,
      O => \mac1X[m2][10]_i_27_n_0\
    );
\mac1X[m2][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(4),
      I1 => \Kernel_8_X_reg_n_0_[2]\,
      O => \mac1X[m2][10]_i_28_n_0\
    );
\mac1X[m2][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(3),
      I1 => \Kernel_8_X_reg_n_0_[2]\,
      O => \mac1X[m2][10]_i_29_n_0\
    );
\mac1X[m2][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m2][14]_i_11_n_6\,
      I1 => \mac1X_reg[m2][14]_i_12_n_6\,
      I2 => \mac1X_reg[m2][14]_i_10_n_7\,
      O => \mac1X[m2][10]_i_3_n_0\
    );
\mac1X[m2][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(2),
      I1 => \Kernel_8_X_reg_n_0_[2]\,
      O => \mac1X[m2][10]_i_30_n_0\
    );
\mac1X[m2][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(3),
      I1 => \Kernel_8_X_reg_n_0_[3]\,
      O => \mac1X[m2][10]_i_31_n_0\
    );
\mac1X[m2][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m2][14]_i_11_n_7\,
      I1 => \mac1X_reg[m2][14]_i_12_n_7\,
      I2 => \mac1X_reg[m2][10]_i_10_n_4\,
      O => \mac1X[m2][10]_i_4_n_0\
    );
\mac1X[m2][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap0x]\(0),
      I2 => \mac1X_reg[m2][10]_i_11_n_4\,
      I3 => \mac1X_reg[m2][10]_i_10_n_5\,
      O => \mac1X[m2][10]_i_5_n_0\
    );
\mac1X[m2][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m2][14]_i_11_n_4\,
      I1 => \mac1X_reg[m2][14]_i_12_n_4\,
      I2 => \mac1X_reg[m2][14]_i_10_n_5\,
      I3 => \mac1X[m2][10]_i_2_n_0\,
      O => \mac1X[m2][10]_i_6_n_0\
    );
\mac1X[m2][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m2][14]_i_11_n_5\,
      I1 => \mac1X_reg[m2][14]_i_12_n_5\,
      I2 => \mac1X_reg[m2][14]_i_10_n_6\,
      I3 => \mac1X[m2][10]_i_3_n_0\,
      O => \mac1X[m2][10]_i_7_n_0\
    );
\mac1X[m2][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m2][14]_i_11_n_6\,
      I1 => \mac1X_reg[m2][14]_i_12_n_6\,
      I2 => \mac1X_reg[m2][14]_i_10_n_7\,
      I3 => \mac1X[m2][10]_i_4_n_0\,
      O => \mac1X[m2][10]_i_8_n_0\
    );
\mac1X[m2][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m2][14]_i_11_n_7\,
      I1 => \mac1X_reg[m2][14]_i_12_n_7\,
      I2 => \mac1X_reg[m2][10]_i_10_n_4\,
      I3 => \mac1X[m2][10]_i_5_n_0\,
      O => \mac1X[m2][10]_i_9_n_0\
    );
\mac1X[m2][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][14]_i_13_n_0\
    );
\mac1X[m2][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \Kernel_8_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][14]_i_14_n_0\
    );
\mac1X[m2][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap0x]\(5),
      I2 => \Kernel_8_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap0x]\(6),
      I4 => \Kernel_8_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][14]_i_15_n_0\
    );
\mac1X[m2][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(7),
      I1 => \Kernel_8_X_reg_n_0_[2]\,
      O => \mac1X[m2][14]_i_16_n_0\
    );
\mac1X[m2][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[1]\,
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \Kernel_8_X_reg_n_0_[2]\,
      I3 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][14]_i_17_n_0\
    );
\mac1X[m2][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[0]\,
      I1 => \tpd2_reg[vTap0x]\(5),
      I2 => \tpd2_reg[vTap0x]\(6),
      I3 => \Kernel_8_X_reg_n_0_[2]\,
      I4 => \tpd2_reg[vTap0x]\(7),
      I5 => \Kernel_8_X_reg_n_0_[1]\,
      O => \mac1X[m2][14]_i_18_n_0\
    );
\mac1X[m2][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \Kernel_8_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap0x]\(3),
      O => \mac1X[m2][14]_i_19_n_0\
    );
\mac1X[m2][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m2][16]_i_8_n_5\,
      I1 => \mac1X_reg[m2][16]_i_5_n_5\,
      O => \mac1X[m2][14]_i_2_n_0\
    );
\mac1X[m2][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \Kernel_8_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap0x]\(2),
      O => \mac1X[m2][14]_i_20_n_0\
    );
\mac1X[m2][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap0x]\(0),
      I2 => \Kernel_8_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap0x]\(1),
      O => \mac1X[m2][14]_i_21_n_0\
    );
\mac1X[m2][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(2),
      I1 => \tpd2_reg[vTap0x]\(3),
      I2 => \Kernel_8_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap0x]\(4),
      I4 => \Kernel_8_X_reg_n_0_[6]\,
      O => \mac1X[m2][14]_i_22_n_0\
    );
\mac1X[m2][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(1),
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \Kernel_8_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap0x]\(3),
      I4 => \Kernel_8_X_reg_n_0_[6]\,
      O => \mac1X[m2][14]_i_23_n_0\
    );
\mac1X[m2][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(0),
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \Kernel_8_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap0x]\(2),
      I4 => \Kernel_8_X_reg_n_0_[6]\,
      O => \mac1X[m2][14]_i_24_n_0\
    );
\mac1X[m2][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \Kernel_8_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap0x]\(0),
      O => \mac1X[m2][14]_i_25_n_0\
    );
\mac1X[m2][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap0x]\(4),
      I2 => \Kernel_8_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap0x]\(5),
      I4 => \Kernel_8_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap0x]\(6),
      O => \mac1X[m2][14]_i_26_n_0\
    );
\mac1X[m2][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap0x]\(3),
      I2 => \Kernel_8_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap0x]\(4),
      I4 => \Kernel_8_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap0x]\(5),
      O => \mac1X[m2][14]_i_27_n_0\
    );
\mac1X[m2][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \Kernel_8_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap0x]\(3),
      I4 => \Kernel_8_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap0x]\(4),
      O => \mac1X[m2][14]_i_28_n_0\
    );
\mac1X[m2][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \Kernel_8_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap0x]\(2),
      I4 => \Kernel_8_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap0x]\(3),
      O => \mac1X[m2][14]_i_29_n_0\
    );
\mac1X[m2][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m2][16]_i_8_n_6\,
      I1 => \mac1X_reg[m2][16]_i_5_n_6\,
      O => \mac1X[m2][14]_i_3_n_0\
    );
\mac1X[m2][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m2][14]_i_26_n_0\,
      I1 => \Kernel_8_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap0x]\(6),
      I3 => \mac1X[m2][14]_i_34_n_0\,
      I4 => \tpd2_reg[vTap0x]\(7),
      I5 => \Kernel_8_X_reg_n_0_[3]\,
      O => \mac1X[m2][14]_i_30_n_0\
    );
\mac1X[m2][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m2][14]_i_27_n_0\,
      I1 => \Kernel_8_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap0x]\(5),
      I3 => \mac1X[m2][14]_i_35_n_0\,
      I4 => \tpd2_reg[vTap0x]\(6),
      I5 => \Kernel_8_X_reg_n_0_[3]\,
      O => \mac1X[m2][14]_i_31_n_0\
    );
\mac1X[m2][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m2][14]_i_28_n_0\,
      I1 => \Kernel_8_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap0x]\(4),
      I3 => \mac1X[m2][14]_i_36_n_0\,
      I4 => \tpd2_reg[vTap0x]\(5),
      I5 => \Kernel_8_X_reg_n_0_[3]\,
      O => \mac1X[m2][14]_i_32_n_0\
    );
\mac1X[m2][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m2][14]_i_29_n_0\,
      I1 => \Kernel_8_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap0x]\(3),
      I3 => \mac1X[m2][14]_i_37_n_0\,
      I4 => \tpd2_reg[vTap0x]\(4),
      I5 => \Kernel_8_X_reg_n_0_[3]\,
      O => \mac1X[m2][14]_i_33_n_0\
    );
\mac1X[m2][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(5),
      I1 => \Kernel_8_X_reg_n_0_[5]\,
      O => \mac1X[m2][14]_i_34_n_0\
    );
\mac1X[m2][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(4),
      I1 => \Kernel_8_X_reg_n_0_[5]\,
      O => \mac1X[m2][14]_i_35_n_0\
    );
\mac1X[m2][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(3),
      I1 => \Kernel_8_X_reg_n_0_[5]\,
      O => \mac1X[m2][14]_i_36_n_0\
    );
\mac1X[m2][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(2),
      I1 => \Kernel_8_X_reg_n_0_[5]\,
      O => \mac1X[m2][14]_i_37_n_0\
    );
\mac1X[m2][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m2][16]_i_5_n_7\,
      I1 => \mac1X_reg[m2][16]_i_8_n_7\,
      I2 => \mac1X_reg[m2][14]_i_10_n_0\,
      O => \mac1X[m2][14]_i_4_n_0\
    );
\mac1X[m2][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m2][14]_i_11_n_4\,
      I1 => \mac1X_reg[m2][14]_i_12_n_4\,
      I2 => \mac1X_reg[m2][14]_i_10_n_5\,
      O => \mac1X[m2][14]_i_5_n_0\
    );
\mac1X[m2][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1X_reg[m2][16]_i_8_n_5\,
      I1 => \mac1X_reg[m2][16]_i_5_n_5\,
      I2 => \mac1X_reg[m2][16]_i_5_n_4\,
      I3 => \mac1X_reg[m2][16]_i_8_n_0\,
      O => \mac1X[m2][14]_i_6_n_0\
    );
\mac1X[m2][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1X_reg[m2][16]_i_8_n_6\,
      I1 => \mac1X_reg[m2][16]_i_5_n_6\,
      I2 => \mac1X_reg[m2][16]_i_5_n_5\,
      I3 => \mac1X_reg[m2][16]_i_8_n_5\,
      O => \mac1X[m2][14]_i_7_n_0\
    );
\mac1X[m2][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac1X_reg[m2][14]_i_10_n_0\,
      I1 => \mac1X_reg[m2][16]_i_8_n_7\,
      I2 => \mac1X_reg[m2][16]_i_5_n_7\,
      I3 => \mac1X_reg[m2][16]_i_5_n_6\,
      I4 => \mac1X_reg[m2][16]_i_8_n_6\,
      O => \mac1X[m2][14]_i_8_n_0\
    );
\mac1X[m2][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X[m2][14]_i_5_n_0\,
      I1 => \mac1X_reg[m2][16]_i_8_n_7\,
      I2 => \mac1X_reg[m2][16]_i_5_n_7\,
      I3 => \mac1X_reg[m2][14]_i_10_n_0\,
      O => \mac1X[m2][14]_i_9_n_0\
    );
\mac1X[m2][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap0x]\(5),
      I2 => \Kernel_8_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap0x]\(6),
      O => \mac1X[m2][16]_i_10_n_0\
    );
\mac1X[m2][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap0x]\(4),
      I2 => \Kernel_8_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap0x]\(5),
      O => \mac1X[m2][16]_i_11_n_0\
    );
\mac1X[m2][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap0x]\(3),
      I2 => \Kernel_8_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap0x]\(4),
      O => \mac1X[m2][16]_i_12_n_0\
    );
\mac1X[m2][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \Kernel_8_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][16]_i_13_n_0\
    );
\mac1X[m2][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(5),
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \Kernel_8_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap0x]\(7),
      I4 => \Kernel_8_X_reg_n_0_[6]\,
      O => \mac1X[m2][16]_i_14_n_0\
    );
\mac1X[m2][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(4),
      I1 => \tpd2_reg[vTap0x]\(5),
      I2 => \Kernel_8_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap0x]\(6),
      I4 => \Kernel_8_X_reg_n_0_[6]\,
      O => \mac1X[m2][16]_i_15_n_0\
    );
\mac1X[m2][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(3),
      I1 => \tpd2_reg[vTap0x]\(4),
      I2 => \Kernel_8_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap0x]\(5),
      I4 => \Kernel_8_X_reg_n_0_[6]\,
      O => \mac1X[m2][16]_i_16_n_0\
    );
\mac1X[m2][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][16]_i_17_n_0\
    );
\mac1X[m2][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \Kernel_8_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][16]_i_18_n_0\
    );
\mac1X[m2][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap0x]\(5),
      I2 => \Kernel_8_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap0x]\(6),
      I4 => \Kernel_8_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][16]_i_19_n_0\
    );
\mac1X[m2][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(7),
      I1 => \Kernel_8_X_reg_n_0_[5]\,
      O => \mac1X[m2][16]_i_20_n_0\
    );
\mac1X[m2][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[4]\,
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \Kernel_8_X_reg_n_0_[5]\,
      I3 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][16]_i_21_n_0\
    );
\mac1X[m2][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[3]\,
      I1 => \tpd2_reg[vTap0x]\(5),
      I2 => \tpd2_reg[vTap0x]\(6),
      I3 => \Kernel_8_X_reg_n_0_[5]\,
      I4 => \tpd2_reg[vTap0x]\(7),
      I5 => \Kernel_8_X_reg_n_0_[4]\,
      O => \mac1X[m2][16]_i_22_n_0\
    );
\mac1X[m2][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac1X_reg[m2][16]_i_2_n_6\,
      O => \mac1X[m2][16]_i_3_n_0\
    );
\mac1X[m2][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac1X_reg[m2][16]_i_8_n_0\,
      I1 => \mac1X_reg[m2][16]_i_5_n_4\,
      I2 => \mac1X_reg[m2][16]_i_2_n_7\,
      O => \mac1X[m2][16]_i_4_n_0\
    );
\mac1X[m2][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(7),
      I1 => \Kernel_8_X_reg_n_0_[7]\,
      O => \mac1X[m2][16]_i_6_n_0\
    );
\mac1X[m2][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(7),
      I1 => \Kernel_8_X_reg_n_0_[7]\,
      O => \mac1X[m2][16]_i_7_n_0\
    );
\mac1X[m2][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap0x]\(6),
      I2 => \Kernel_8_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap0x]\(7),
      O => \mac1X[m2][16]_i_9_n_0\
    );
\mac1X[m2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[1]\,
      I1 => \tpd2_reg[vTap0x]\(2),
      I2 => \Kernel_8_X_reg_n_0_[2]\,
      I3 => \tpd2_reg[vTap0x]\(1),
      I4 => \tpd2_reg[vTap0x]\(3),
      I5 => \Kernel_8_X_reg_n_0_[0]\,
      O => \mac1X[m2][2]_i_2_n_0\
    );
\mac1X[m2][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[1]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \Kernel_8_X_reg_n_0_[2]\,
      I3 => \tpd2_reg[vTap0x]\(0),
      O => \mac1X[m2][2]_i_3_n_0\
    );
\mac1X[m2][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[0]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      O => \mac1X[m2][2]_i_4_n_0\
    );
\mac1X[m2][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(2),
      I1 => \mac1X[m2][2]_i_9_n_0\,
      I2 => \tpd2_reg[vTap0x]\(1),
      I3 => \Kernel_8_X_reg_n_0_[1]\,
      I4 => \tpd2_reg[vTap0x]\(0),
      I5 => \Kernel_8_X_reg_n_0_[2]\,
      O => \mac1X[m2][2]_i_5_n_0\
    );
\mac1X[m2][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(0),
      I1 => \Kernel_8_X_reg_n_0_[2]\,
      I2 => \tpd2_reg[vTap0x]\(1),
      I3 => \Kernel_8_X_reg_n_0_[1]\,
      I4 => \Kernel_8_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap0x]\(2),
      O => \mac1X[m2][2]_i_6_n_0\
    );
\mac1X[m2][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[0]\,
      I1 => \tpd2_reg[vTap0x]\(1),
      I2 => \Kernel_8_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap0x]\(0),
      O => \mac1X[m2][2]_i_7_n_0\
    );
\mac1X[m2][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(0),
      I1 => \Kernel_8_X_reg_n_0_[0]\,
      O => \mac1X[m2][2]_i_8_n_0\
    );
\mac1X[m2][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap0x]\(3),
      I1 => \Kernel_8_X_reg_n_0_[0]\,
      O => \mac1X[m2][2]_i_9_n_0\
    );
\mac1X[m2][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m2][10]_i_11_n_5\,
      I1 => \mac1X_reg[m2][10]_i_10_n_6\,
      O => \mac1X[m2][6]_i_2_n_0\
    );
\mac1X[m2][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m2][10]_i_10_n_7\,
      I1 => \mac1X_reg[m2][10]_i_11_n_6\,
      O => \mac1X[m2][6]_i_3_n_0\
    );
\mac1X[m2][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m2][2]_i_1_n_4\,
      I1 => \mac1X_reg[m2][10]_i_11_n_7\,
      O => \mac1X[m2][6]_i_4_n_0\
    );
\mac1X[m2][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \Kernel_8_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap0x]\(0),
      I2 => \mac1X_reg[m2][10]_i_11_n_4\,
      I3 => \mac1X_reg[m2][10]_i_10_n_5\,
      I4 => \mac1X[m2][6]_i_2_n_0\,
      O => \mac1X[m2][6]_i_5_n_0\
    );
\mac1X[m2][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac1X_reg[m2][10]_i_11_n_5\,
      I1 => \mac1X_reg[m2][10]_i_10_n_6\,
      I2 => \mac1X_reg[m2][10]_i_10_n_7\,
      I3 => \mac1X_reg[m2][10]_i_11_n_6\,
      O => \mac1X[m2][6]_i_6_n_0\
    );
\mac1X[m2][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1X_reg[m2][2]_i_1_n_4\,
      I1 => \mac1X_reg[m2][10]_i_11_n_7\,
      I2 => \mac1X_reg[m2][10]_i_11_n_6\,
      I3 => \mac1X_reg[m2][10]_i_10_n_7\,
      O => \mac1X[m2][6]_i_7_n_0\
    );
\mac1X[m2][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac1X_reg[m2][2]_i_1_n_4\,
      I1 => \mac1X_reg[m2][10]_i_11_n_7\,
      O => \mac1X[m2][6]_i_8_n_0\
    );
\mac1X[m3][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(2),
      I1 => \tpd3_reg[vTap0x]__0\(4),
      I2 => Kernel_7_X(1),
      I3 => \tpd3_reg[vTap0x]__0\(5),
      I4 => Kernel_7_X(0),
      I5 => \tpd3_reg[vTap0x]__0\(6),
      O => \mac1X[m3][10]_i_12_n_0\
    );
\mac1X[m3][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(2),
      I1 => \tpd3_reg[vTap0x]__0\(3),
      I2 => Kernel_7_X(1),
      I3 => \tpd3_reg[vTap0x]__0\(4),
      I4 => Kernel_7_X(0),
      I5 => \tpd3_reg[vTap0x]__0\(5),
      O => \mac1X[m3][10]_i_13_n_0\
    );
\mac1X[m3][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(2),
      I1 => \tpd3_reg[vTap0x]__0\(2),
      I2 => Kernel_7_X(1),
      I3 => \tpd3_reg[vTap0x]__0\(3),
      I4 => Kernel_7_X(0),
      I5 => \tpd3_reg[vTap0x]__0\(4),
      O => \mac1X[m3][10]_i_14_n_0\
    );
\mac1X[m3][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(2),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      I2 => Kernel_7_X(1),
      I3 => \tpd3_reg[vTap0x]__0\(2),
      I4 => Kernel_7_X(0),
      I5 => \tpd3_reg[vTap0x]__0\(3),
      O => \mac1X[m3][10]_i_15_n_0\
    );
\mac1X[m3][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m3][10]_i_12_n_0\,
      I1 => Kernel_7_X(1),
      I2 => \tpd3_reg[vTap0x]__0\(6),
      I3 => \mac1X[m3][10]_i_27_n_0\,
      I4 => \tpd3_reg[vTap0x]__0\(7),
      I5 => Kernel_7_X(0),
      O => \mac1X[m3][10]_i_16_n_0\
    );
\mac1X[m3][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m3][10]_i_13_n_0\,
      I1 => Kernel_7_X(1),
      I2 => \tpd3_reg[vTap0x]__0\(5),
      I3 => \mac1X[m3][10]_i_28_n_0\,
      I4 => \tpd3_reg[vTap0x]__0\(6),
      I5 => Kernel_7_X(0),
      O => \mac1X[m3][10]_i_17_n_0\
    );
\mac1X[m3][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m3][10]_i_14_n_0\,
      I1 => Kernel_7_X(1),
      I2 => \tpd3_reg[vTap0x]__0\(4),
      I3 => \mac1X[m3][10]_i_29_n_0\,
      I4 => \tpd3_reg[vTap0x]__0\(5),
      I5 => Kernel_7_X(0),
      O => \mac1X[m3][10]_i_18_n_0\
    );
\mac1X[m3][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m3][10]_i_15_n_0\,
      I1 => Kernel_7_X(1),
      I2 => \tpd3_reg[vTap0x]__0\(3),
      I3 => \mac1X[m3][10]_i_30_n_0\,
      I4 => \tpd3_reg[vTap0x]__0\(4),
      I5 => Kernel_7_X(0),
      O => \mac1X[m3][10]_i_19_n_0\
    );
\mac1X[m3][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m3][14]_i_11_n_5\,
      I1 => \mac1X_reg[m3][14]_i_12_n_5\,
      I2 => \mac1X_reg[m3][14]_i_10_n_6\,
      O => \mac1X[m3][10]_i_2_n_0\
    );
\mac1X[m3][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_7_X(4),
      I1 => \tpd3_reg[vTap0x]__0\(2),
      I2 => Kernel_7_X(5),
      I3 => \tpd3_reg[vTap0x]__0\(1),
      I4 => \tpd3_reg[vTap0x]__0\(3),
      I5 => Kernel_7_X(3),
      O => \mac1X[m3][10]_i_20_n_0\
    );
\mac1X[m3][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_X(4),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      I2 => Kernel_7_X(5),
      I3 => \tpd3_reg[vTap0x]__0\(0),
      O => \mac1X[m3][10]_i_21_n_0\
    );
\mac1X[m3][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_7_X(3),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      O => \mac1X[m3][10]_i_22_n_0\
    );
\mac1X[m3][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(2),
      I1 => \mac1X[m3][10]_i_31_n_0\,
      I2 => \tpd3_reg[vTap0x]__0\(1),
      I3 => Kernel_7_X(4),
      I4 => \tpd3_reg[vTap0x]__0\(0),
      I5 => Kernel_7_X(5),
      O => \mac1X[m3][10]_i_23_n_0\
    );
\mac1X[m3][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(0),
      I1 => Kernel_7_X(5),
      I2 => \tpd3_reg[vTap0x]__0\(1),
      I3 => Kernel_7_X(4),
      I4 => Kernel_7_X(3),
      I5 => \tpd3_reg[vTap0x]__0\(2),
      O => \mac1X[m3][10]_i_24_n_0\
    );
\mac1X[m3][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_X(3),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      I2 => Kernel_7_X(4),
      I3 => \tpd3_reg[vTap0x]__0\(0),
      O => \mac1X[m3][10]_i_25_n_0\
    );
\mac1X[m3][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(0),
      I1 => Kernel_7_X(3),
      O => \mac1X[m3][10]_i_26_n_0\
    );
\mac1X[m3][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(5),
      I1 => Kernel_7_X(2),
      O => \mac1X[m3][10]_i_27_n_0\
    );
\mac1X[m3][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(4),
      I1 => Kernel_7_X(2),
      O => \mac1X[m3][10]_i_28_n_0\
    );
\mac1X[m3][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(3),
      I1 => Kernel_7_X(2),
      O => \mac1X[m3][10]_i_29_n_0\
    );
\mac1X[m3][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m3][14]_i_11_n_6\,
      I1 => \mac1X_reg[m3][14]_i_12_n_6\,
      I2 => \mac1X_reg[m3][14]_i_10_n_7\,
      O => \mac1X[m3][10]_i_3_n_0\
    );
\mac1X[m3][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(2),
      I1 => Kernel_7_X(2),
      O => \mac1X[m3][10]_i_30_n_0\
    );
\mac1X[m3][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(3),
      I1 => Kernel_7_X(3),
      O => \mac1X[m3][10]_i_31_n_0\
    );
\mac1X[m3][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m3][14]_i_11_n_7\,
      I1 => \mac1X_reg[m3][14]_i_12_n_7\,
      I2 => \mac1X_reg[m3][10]_i_10_n_4\,
      O => \mac1X[m3][10]_i_4_n_0\
    );
\mac1X[m3][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_7_X(6),
      I1 => \tpd3_reg[vTap0x]__0\(0),
      I2 => \mac1X_reg[m3][10]_i_11_n_4\,
      I3 => \mac1X_reg[m3][10]_i_10_n_5\,
      O => \mac1X[m3][10]_i_5_n_0\
    );
\mac1X[m3][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m3][14]_i_11_n_4\,
      I1 => \mac1X_reg[m3][14]_i_12_n_4\,
      I2 => \mac1X_reg[m3][14]_i_10_n_5\,
      I3 => \mac1X[m3][10]_i_2_n_0\,
      O => \mac1X[m3][10]_i_6_n_0\
    );
\mac1X[m3][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m3][14]_i_11_n_5\,
      I1 => \mac1X_reg[m3][14]_i_12_n_5\,
      I2 => \mac1X_reg[m3][14]_i_10_n_6\,
      I3 => \mac1X[m3][10]_i_3_n_0\,
      O => \mac1X[m3][10]_i_7_n_0\
    );
\mac1X[m3][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m3][14]_i_11_n_6\,
      I1 => \mac1X_reg[m3][14]_i_12_n_6\,
      I2 => \mac1X_reg[m3][14]_i_10_n_7\,
      I3 => \mac1X[m3][10]_i_4_n_0\,
      O => \mac1X[m3][10]_i_8_n_0\
    );
\mac1X[m3][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m3][14]_i_11_n_7\,
      I1 => \mac1X_reg[m3][14]_i_12_n_7\,
      I2 => \mac1X_reg[m3][10]_i_10_n_4\,
      I3 => \mac1X[m3][10]_i_5_n_0\,
      O => \mac1X[m3][10]_i_9_n_0\
    );
\mac1X[m3][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_7_X(2),
      I1 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][14]_i_13_n_0\
    );
\mac1X[m3][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_7_X(2),
      I1 => \tpd3_reg[vTap0x]__0\(6),
      I2 => Kernel_7_X(1),
      I3 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][14]_i_14_n_0\
    );
\mac1X[m3][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(2),
      I1 => \tpd3_reg[vTap0x]__0\(5),
      I2 => Kernel_7_X(1),
      I3 => \tpd3_reg[vTap0x]__0\(6),
      I4 => Kernel_7_X(0),
      I5 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][14]_i_15_n_0\
    );
\mac1X[m3][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(7),
      I1 => Kernel_7_X(2),
      O => \mac1X[m3][14]_i_16_n_0\
    );
\mac1X[m3][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_7_X(1),
      I1 => \tpd3_reg[vTap0x]__0\(6),
      I2 => Kernel_7_X(2),
      I3 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][14]_i_17_n_0\
    );
\mac1X[m3][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_7_X(0),
      I1 => \tpd3_reg[vTap0x]__0\(5),
      I2 => \tpd3_reg[vTap0x]__0\(6),
      I3 => Kernel_7_X(2),
      I4 => \tpd3_reg[vTap0x]__0\(7),
      I5 => Kernel_7_X(1),
      O => \mac1X[m3][14]_i_18_n_0\
    );
\mac1X[m3][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_X(7),
      I1 => \tpd3_reg[vTap0x]__0\(2),
      I2 => Kernel_7_X(6),
      I3 => \tpd3_reg[vTap0x]__0\(3),
      O => \mac1X[m3][14]_i_19_n_0\
    );
\mac1X[m3][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m3][16]_i_8_n_5\,
      I1 => \mac1X_reg[m3][16]_i_5_n_5\,
      O => \mac1X[m3][14]_i_2_n_0\
    );
\mac1X[m3][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_7_X(7),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      I2 => Kernel_7_X(6),
      I3 => \tpd3_reg[vTap0x]__0\(2),
      O => \mac1X[m3][14]_i_20_n_0\
    );
\mac1X[m3][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_7_X(7),
      I1 => \tpd3_reg[vTap0x]__0\(0),
      I2 => Kernel_7_X(6),
      I3 => \tpd3_reg[vTap0x]__0\(1),
      O => \mac1X[m3][14]_i_21_n_0\
    );
\mac1X[m3][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(2),
      I1 => \tpd3_reg[vTap0x]__0\(3),
      I2 => Kernel_7_X(7),
      I3 => \tpd3_reg[vTap0x]__0\(4),
      I4 => Kernel_7_X(6),
      O => \mac1X[m3][14]_i_22_n_0\
    );
\mac1X[m3][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(1),
      I1 => \tpd3_reg[vTap0x]__0\(2),
      I2 => Kernel_7_X(7),
      I3 => \tpd3_reg[vTap0x]__0\(3),
      I4 => Kernel_7_X(6),
      O => \mac1X[m3][14]_i_23_n_0\
    );
\mac1X[m3][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(0),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      I2 => Kernel_7_X(7),
      I3 => \tpd3_reg[vTap0x]__0\(2),
      I4 => Kernel_7_X(6),
      O => \mac1X[m3][14]_i_24_n_0\
    );
\mac1X[m3][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_X(6),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      I2 => Kernel_7_X(7),
      I3 => \tpd3_reg[vTap0x]__0\(0),
      O => \mac1X[m3][14]_i_25_n_0\
    );
\mac1X[m3][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(5),
      I1 => \tpd3_reg[vTap0x]__0\(4),
      I2 => Kernel_7_X(4),
      I3 => \tpd3_reg[vTap0x]__0\(5),
      I4 => Kernel_7_X(3),
      I5 => \tpd3_reg[vTap0x]__0\(6),
      O => \mac1X[m3][14]_i_26_n_0\
    );
\mac1X[m3][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(5),
      I1 => \tpd3_reg[vTap0x]__0\(3),
      I2 => Kernel_7_X(4),
      I3 => \tpd3_reg[vTap0x]__0\(4),
      I4 => Kernel_7_X(3),
      I5 => \tpd3_reg[vTap0x]__0\(5),
      O => \mac1X[m3][14]_i_27_n_0\
    );
\mac1X[m3][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(5),
      I1 => \tpd3_reg[vTap0x]__0\(2),
      I2 => Kernel_7_X(4),
      I3 => \tpd3_reg[vTap0x]__0\(3),
      I4 => Kernel_7_X(3),
      I5 => \tpd3_reg[vTap0x]__0\(4),
      O => \mac1X[m3][14]_i_28_n_0\
    );
\mac1X[m3][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(5),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      I2 => Kernel_7_X(4),
      I3 => \tpd3_reg[vTap0x]__0\(2),
      I4 => Kernel_7_X(3),
      I5 => \tpd3_reg[vTap0x]__0\(3),
      O => \mac1X[m3][14]_i_29_n_0\
    );
\mac1X[m3][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m3][16]_i_8_n_6\,
      I1 => \mac1X_reg[m3][16]_i_5_n_6\,
      O => \mac1X[m3][14]_i_3_n_0\
    );
\mac1X[m3][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m3][14]_i_26_n_0\,
      I1 => Kernel_7_X(4),
      I2 => \tpd3_reg[vTap0x]__0\(6),
      I3 => \mac1X[m3][14]_i_34_n_0\,
      I4 => \tpd3_reg[vTap0x]__0\(7),
      I5 => Kernel_7_X(3),
      O => \mac1X[m3][14]_i_30_n_0\
    );
\mac1X[m3][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m3][14]_i_27_n_0\,
      I1 => Kernel_7_X(4),
      I2 => \tpd3_reg[vTap0x]__0\(5),
      I3 => \mac1X[m3][14]_i_35_n_0\,
      I4 => \tpd3_reg[vTap0x]__0\(6),
      I5 => Kernel_7_X(3),
      O => \mac1X[m3][14]_i_31_n_0\
    );
\mac1X[m3][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m3][14]_i_28_n_0\,
      I1 => Kernel_7_X(4),
      I2 => \tpd3_reg[vTap0x]__0\(4),
      I3 => \mac1X[m3][14]_i_36_n_0\,
      I4 => \tpd3_reg[vTap0x]__0\(5),
      I5 => Kernel_7_X(3),
      O => \mac1X[m3][14]_i_32_n_0\
    );
\mac1X[m3][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1X[m3][14]_i_29_n_0\,
      I1 => Kernel_7_X(4),
      I2 => \tpd3_reg[vTap0x]__0\(3),
      I3 => \mac1X[m3][14]_i_37_n_0\,
      I4 => \tpd3_reg[vTap0x]__0\(4),
      I5 => Kernel_7_X(3),
      O => \mac1X[m3][14]_i_33_n_0\
    );
\mac1X[m3][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(5),
      I1 => Kernel_7_X(5),
      O => \mac1X[m3][14]_i_34_n_0\
    );
\mac1X[m3][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(4),
      I1 => Kernel_7_X(5),
      O => \mac1X[m3][14]_i_35_n_0\
    );
\mac1X[m3][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(3),
      I1 => Kernel_7_X(5),
      O => \mac1X[m3][14]_i_36_n_0\
    );
\mac1X[m3][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(2),
      I1 => Kernel_7_X(5),
      O => \mac1X[m3][14]_i_37_n_0\
    );
\mac1X[m3][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m3][16]_i_5_n_7\,
      I1 => \mac1X_reg[m3][16]_i_8_n_7\,
      I2 => \mac1X_reg[m3][14]_i_10_n_0\,
      O => \mac1X[m3][14]_i_4_n_0\
    );
\mac1X[m3][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m3][14]_i_11_n_4\,
      I1 => \mac1X_reg[m3][14]_i_12_n_4\,
      I2 => \mac1X_reg[m3][14]_i_10_n_5\,
      O => \mac1X[m3][14]_i_5_n_0\
    );
\mac1X[m3][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1X_reg[m3][16]_i_8_n_5\,
      I1 => \mac1X_reg[m3][16]_i_5_n_5\,
      I2 => \mac1X_reg[m3][16]_i_5_n_4\,
      I3 => \mac1X_reg[m3][16]_i_8_n_0\,
      O => \mac1X[m3][14]_i_6_n_0\
    );
\mac1X[m3][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1X_reg[m3][16]_i_8_n_6\,
      I1 => \mac1X_reg[m3][16]_i_5_n_6\,
      I2 => \mac1X_reg[m3][16]_i_5_n_5\,
      I3 => \mac1X_reg[m3][16]_i_8_n_5\,
      O => \mac1X[m3][14]_i_7_n_0\
    );
\mac1X[m3][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac1X_reg[m3][14]_i_10_n_0\,
      I1 => \mac1X_reg[m3][16]_i_8_n_7\,
      I2 => \mac1X_reg[m3][16]_i_5_n_7\,
      I3 => \mac1X_reg[m3][16]_i_5_n_6\,
      I4 => \mac1X_reg[m3][16]_i_8_n_6\,
      O => \mac1X[m3][14]_i_8_n_0\
    );
\mac1X[m3][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X[m3][14]_i_5_n_0\,
      I1 => \mac1X_reg[m3][16]_i_8_n_7\,
      I2 => \mac1X_reg[m3][16]_i_5_n_7\,
      I3 => \mac1X_reg[m3][14]_i_10_n_0\,
      O => \mac1X[m3][14]_i_9_n_0\
    );
\mac1X[m3][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_X(7),
      I1 => \tpd3_reg[vTap0x]__0\(5),
      I2 => Kernel_7_X(6),
      I3 => \tpd3_reg[vTap0x]__0\(6),
      O => \mac1X[m3][16]_i_10_n_0\
    );
\mac1X[m3][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_X(7),
      I1 => \tpd3_reg[vTap0x]__0\(4),
      I2 => Kernel_7_X(6),
      I3 => \tpd3_reg[vTap0x]__0\(5),
      O => \mac1X[m3][16]_i_11_n_0\
    );
\mac1X[m3][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_X(7),
      I1 => \tpd3_reg[vTap0x]__0\(3),
      I2 => Kernel_7_X(6),
      I3 => \tpd3_reg[vTap0x]__0\(4),
      O => \mac1X[m3][16]_i_12_n_0\
    );
\mac1X[m3][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_7_X(6),
      I1 => \tpd3_reg[vTap0x]__0\(6),
      I2 => Kernel_7_X(7),
      I3 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][16]_i_13_n_0\
    );
\mac1X[m3][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(5),
      I1 => \tpd3_reg[vTap0x]__0\(6),
      I2 => Kernel_7_X(7),
      I3 => \tpd3_reg[vTap0x]__0\(7),
      I4 => Kernel_7_X(6),
      O => \mac1X[m3][16]_i_14_n_0\
    );
\mac1X[m3][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(4),
      I1 => \tpd3_reg[vTap0x]__0\(5),
      I2 => Kernel_7_X(7),
      I3 => \tpd3_reg[vTap0x]__0\(6),
      I4 => Kernel_7_X(6),
      O => \mac1X[m3][16]_i_15_n_0\
    );
\mac1X[m3][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(3),
      I1 => \tpd3_reg[vTap0x]__0\(4),
      I2 => Kernel_7_X(7),
      I3 => \tpd3_reg[vTap0x]__0\(5),
      I4 => Kernel_7_X(6),
      O => \mac1X[m3][16]_i_16_n_0\
    );
\mac1X[m3][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_7_X(5),
      I1 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][16]_i_17_n_0\
    );
\mac1X[m3][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_7_X(5),
      I1 => \tpd3_reg[vTap0x]__0\(6),
      I2 => Kernel_7_X(4),
      I3 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][16]_i_18_n_0\
    );
\mac1X[m3][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_X(5),
      I1 => \tpd3_reg[vTap0x]__0\(5),
      I2 => Kernel_7_X(4),
      I3 => \tpd3_reg[vTap0x]__0\(6),
      I4 => Kernel_7_X(3),
      I5 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][16]_i_19_n_0\
    );
\mac1X[m3][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(7),
      I1 => Kernel_7_X(5),
      O => \mac1X[m3][16]_i_20_n_0\
    );
\mac1X[m3][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_7_X(4),
      I1 => \tpd3_reg[vTap0x]__0\(6),
      I2 => Kernel_7_X(5),
      I3 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][16]_i_21_n_0\
    );
\mac1X[m3][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_7_X(3),
      I1 => \tpd3_reg[vTap0x]__0\(5),
      I2 => \tpd3_reg[vTap0x]__0\(6),
      I3 => Kernel_7_X(5),
      I4 => \tpd3_reg[vTap0x]__0\(7),
      I5 => Kernel_7_X(4),
      O => \mac1X[m3][16]_i_22_n_0\
    );
\mac1X[m3][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac1X_reg[m3][16]_i_2_n_6\,
      O => \mac1X[m3][16]_i_3_n_0\
    );
\mac1X[m3][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac1X_reg[m3][16]_i_8_n_0\,
      I1 => \mac1X_reg[m3][16]_i_5_n_4\,
      I2 => \mac1X_reg[m3][16]_i_2_n_7\,
      O => \mac1X[m3][16]_i_4_n_0\
    );
\mac1X[m3][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(7),
      I1 => Kernel_7_X(7),
      O => \mac1X[m3][16]_i_6_n_0\
    );
\mac1X[m3][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(7),
      I1 => Kernel_7_X(7),
      O => \mac1X[m3][16]_i_7_n_0\
    );
\mac1X[m3][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_X(7),
      I1 => \tpd3_reg[vTap0x]__0\(6),
      I2 => Kernel_7_X(6),
      I3 => \tpd3_reg[vTap0x]__0\(7),
      O => \mac1X[m3][16]_i_9_n_0\
    );
\mac1X[m3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_7_X(1),
      I1 => \tpd3_reg[vTap0x]__0\(2),
      I2 => Kernel_7_X(2),
      I3 => \tpd3_reg[vTap0x]__0\(1),
      I4 => \tpd3_reg[vTap0x]__0\(3),
      I5 => Kernel_7_X(0),
      O => \mac1X[m3][2]_i_2_n_0\
    );
\mac1X[m3][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_X(1),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      I2 => Kernel_7_X(2),
      I3 => \tpd3_reg[vTap0x]__0\(0),
      O => \mac1X[m3][2]_i_3_n_0\
    );
\mac1X[m3][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_7_X(0),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      O => \mac1X[m3][2]_i_4_n_0\
    );
\mac1X[m3][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(2),
      I1 => \mac1X[m3][2]_i_9_n_0\,
      I2 => \tpd3_reg[vTap0x]__0\(1),
      I3 => Kernel_7_X(1),
      I4 => \tpd3_reg[vTap0x]__0\(0),
      I5 => Kernel_7_X(2),
      O => \mac1X[m3][2]_i_5_n_0\
    );
\mac1X[m3][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(0),
      I1 => Kernel_7_X(2),
      I2 => \tpd3_reg[vTap0x]__0\(1),
      I3 => Kernel_7_X(1),
      I4 => Kernel_7_X(0),
      I5 => \tpd3_reg[vTap0x]__0\(2),
      O => \mac1X[m3][2]_i_6_n_0\
    );
\mac1X[m3][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_X(0),
      I1 => \tpd3_reg[vTap0x]__0\(1),
      I2 => Kernel_7_X(1),
      I3 => \tpd3_reg[vTap0x]__0\(0),
      O => \mac1X[m3][2]_i_7_n_0\
    );
\mac1X[m3][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(0),
      I1 => Kernel_7_X(0),
      O => \mac1X[m3][2]_i_8_n_0\
    );
\mac1X[m3][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap0x]__0\(3),
      I1 => Kernel_7_X(0),
      O => \mac1X[m3][2]_i_9_n_0\
    );
\mac1X[m3][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m3][10]_i_11_n_5\,
      I1 => \mac1X_reg[m3][10]_i_10_n_6\,
      O => \mac1X[m3][6]_i_2_n_0\
    );
\mac1X[m3][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m3][10]_i_10_n_7\,
      I1 => \mac1X_reg[m3][10]_i_11_n_6\,
      O => \mac1X[m3][6]_i_3_n_0\
    );
\mac1X[m3][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1X_reg[m3][2]_i_1_n_4\,
      I1 => \mac1X_reg[m3][10]_i_11_n_7\,
      O => \mac1X[m3][6]_i_4_n_0\
    );
\mac1X[m3][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_7_X(6),
      I1 => \tpd3_reg[vTap0x]__0\(0),
      I2 => \mac1X_reg[m3][10]_i_11_n_4\,
      I3 => \mac1X_reg[m3][10]_i_10_n_5\,
      I4 => \mac1X[m3][6]_i_2_n_0\,
      O => \mac1X[m3][6]_i_5_n_0\
    );
\mac1X[m3][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac1X_reg[m3][10]_i_11_n_5\,
      I1 => \mac1X_reg[m3][10]_i_10_n_6\,
      I2 => \mac1X_reg[m3][10]_i_10_n_7\,
      I3 => \mac1X_reg[m3][10]_i_11_n_6\,
      O => \mac1X[m3][6]_i_6_n_0\
    );
\mac1X[m3][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1X_reg[m3][2]_i_1_n_4\,
      I1 => \mac1X_reg[m3][10]_i_11_n_7\,
      I2 => \mac1X_reg[m3][10]_i_11_n_6\,
      I3 => \mac1X_reg[m3][10]_i_10_n_7\,
      O => \mac1X[m3][6]_i_7_n_0\
    );
\mac1X[m3][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac1X_reg[m3][2]_i_1_n_4\,
      I1 => \mac1X_reg[m3][10]_i_11_n_7\,
      O => \mac1X[m3][6]_i_8_n_0\
    );
\mac1X[mac][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][10]\,
      I1 => \mac1X_reg[m3]__0\(10),
      I2 => \mac1X_reg[m1]__0\(10),
      O => \mac1X[mac][11]_i_2_n_0\
    );
\mac1X[mac][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][9]\,
      I1 => \mac1X_reg[m3]__0\(9),
      I2 => \mac1X_reg[m1]__0\(9),
      O => \mac1X[mac][11]_i_3_n_0\
    );
\mac1X[mac][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][8]\,
      I1 => \mac1X_reg[m3]__0\(8),
      I2 => \mac1X_reg[m1]__0\(8),
      O => \mac1X[mac][11]_i_4_n_0\
    );
\mac1X[mac][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][7]\,
      I1 => \mac1X_reg[m3]__0\(7),
      I2 => \mac1X_reg[m1]__0\(7),
      O => \mac1X[mac][11]_i_5_n_0\
    );
\mac1X[mac][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][11]\,
      I1 => \mac1X_reg[m3]__0\(11),
      I2 => \mac1X_reg[m1]__0\(11),
      I3 => \mac1X[mac][11]_i_2_n_0\,
      O => \mac1X[mac][11]_i_6_n_0\
    );
\mac1X[mac][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][10]\,
      I1 => \mac1X_reg[m3]__0\(10),
      I2 => \mac1X_reg[m1]__0\(10),
      I3 => \mac1X[mac][11]_i_3_n_0\,
      O => \mac1X[mac][11]_i_7_n_0\
    );
\mac1X[mac][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][9]\,
      I1 => \mac1X_reg[m3]__0\(9),
      I2 => \mac1X_reg[m1]__0\(9),
      I3 => \mac1X[mac][11]_i_4_n_0\,
      O => \mac1X[mac][11]_i_8_n_0\
    );
\mac1X[mac][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][8]\,
      I1 => \mac1X_reg[m3]__0\(8),
      I2 => \mac1X_reg[m1]__0\(8),
      I3 => \mac1X[mac][11]_i_5_n_0\,
      O => \mac1X[mac][11]_i_9_n_0\
    );
\mac1X[mac][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][14]\,
      I1 => \mac1X_reg[m3]__0\(14),
      I2 => \mac1X_reg[m1]__0\(14),
      O => \mac1X[mac][15]_i_2_n_0\
    );
\mac1X[mac][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][13]\,
      I1 => \mac1X_reg[m3]__0\(13),
      I2 => \mac1X_reg[m1]__0\(13),
      O => \mac1X[mac][15]_i_3_n_0\
    );
\mac1X[mac][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][12]\,
      I1 => \mac1X_reg[m3]__0\(12),
      I2 => \mac1X_reg[m1]__0\(12),
      O => \mac1X[mac][15]_i_4_n_0\
    );
\mac1X[mac][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][11]\,
      I1 => \mac1X_reg[m3]__0\(11),
      I2 => \mac1X_reg[m1]__0\(11),
      O => \mac1X[mac][15]_i_5_n_0\
    );
\mac1X[mac][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X[mac][15]_i_2_n_0\,
      I1 => \mac1X_reg[m3]__0\(15),
      I2 => \mac1X_reg[m_n_0_2][15]\,
      I3 => \mac1X_reg[m1]__0\(15),
      O => \mac1X[mac][15]_i_6_n_0\
    );
\mac1X[mac][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][14]\,
      I1 => \mac1X_reg[m3]__0\(14),
      I2 => \mac1X_reg[m1]__0\(14),
      I3 => \mac1X[mac][15]_i_3_n_0\,
      O => \mac1X[mac][15]_i_7_n_0\
    );
\mac1X[mac][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][13]\,
      I1 => \mac1X_reg[m3]__0\(13),
      I2 => \mac1X_reg[m1]__0\(13),
      I3 => \mac1X[mac][15]_i_4_n_0\,
      O => \mac1X[mac][15]_i_8_n_0\
    );
\mac1X[mac][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][12]\,
      I1 => \mac1X_reg[m3]__0\(12),
      I2 => \mac1X_reg[m1]__0\(12),
      I3 => \mac1X[mac][15]_i_5_n_0\,
      O => \mac1X[mac][15]_i_9_n_0\
    );
\mac1X[mac][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \mac1X_reg[m1]__0\(15),
      I1 => \mac1X_reg[m3]__0\(15),
      I2 => \mac1X_reg[m_n_0_2][15]\,
      I3 => \mac1X_reg[m3]__0\(16),
      I4 => \mac1X_reg[m_n_0_2][16]\,
      I5 => \mac1X_reg[m1]__0\(16),
      O => \mac1X[mac][16]_i_2_n_0\
    );
\mac1X[mac][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][2]\,
      I1 => \mac1X_reg[m3]__0\(2),
      I2 => \mac1X_reg[m1]__0\(2),
      O => \mac1X[mac][3]_i_2_n_0\
    );
\mac1X[mac][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][1]\,
      I1 => \mac1X_reg[m3]__0\(1),
      I2 => \mac1X_reg[m1]__0\(1),
      O => \mac1X[mac][3]_i_3_n_0\
    );
\mac1X[mac][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][0]\,
      I1 => \mac1X_reg[m3]__0\(0),
      I2 => \mac1X_reg[m1]__0\(0),
      O => \mac1X[mac][3]_i_4_n_0\
    );
\mac1X[mac][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][3]\,
      I1 => \mac1X_reg[m3]__0\(3),
      I2 => \mac1X_reg[m1]__0\(3),
      I3 => \mac1X[mac][3]_i_2_n_0\,
      O => \mac1X[mac][3]_i_5_n_0\
    );
\mac1X[mac][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][2]\,
      I1 => \mac1X_reg[m3]__0\(2),
      I2 => \mac1X_reg[m1]__0\(2),
      I3 => \mac1X[mac][3]_i_3_n_0\,
      O => \mac1X[mac][3]_i_6_n_0\
    );
\mac1X[mac][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][1]\,
      I1 => \mac1X_reg[m3]__0\(1),
      I2 => \mac1X_reg[m1]__0\(1),
      I3 => \mac1X[mac][3]_i_4_n_0\,
      O => \mac1X[mac][3]_i_7_n_0\
    );
\mac1X[mac][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][0]\,
      I1 => \mac1X_reg[m3]__0\(0),
      I2 => \mac1X_reg[m1]__0\(0),
      O => \mac1X[mac][3]_i_8_n_0\
    );
\mac1X[mac][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][6]\,
      I1 => \mac1X_reg[m3]__0\(6),
      I2 => \mac1X_reg[m1]__0\(6),
      O => \mac1X[mac][7]_i_2_n_0\
    );
\mac1X[mac][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][5]\,
      I1 => \mac1X_reg[m3]__0\(5),
      I2 => \mac1X_reg[m1]__0\(5),
      O => \mac1X[mac][7]_i_3_n_0\
    );
\mac1X[mac][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][4]\,
      I1 => \mac1X_reg[m3]__0\(4),
      I2 => \mac1X_reg[m1]__0\(4),
      O => \mac1X[mac][7]_i_4_n_0\
    );
\mac1X[mac][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][3]\,
      I1 => \mac1X_reg[m3]__0\(3),
      I2 => \mac1X_reg[m1]__0\(3),
      O => \mac1X[mac][7]_i_5_n_0\
    );
\mac1X[mac][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][7]\,
      I1 => \mac1X_reg[m3]__0\(7),
      I2 => \mac1X_reg[m1]__0\(7),
      I3 => \mac1X[mac][7]_i_2_n_0\,
      O => \mac1X[mac][7]_i_6_n_0\
    );
\mac1X[mac][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][6]\,
      I1 => \mac1X_reg[m3]__0\(6),
      I2 => \mac1X_reg[m1]__0\(6),
      I3 => \mac1X[mac][7]_i_3_n_0\,
      O => \mac1X[mac][7]_i_7_n_0\
    );
\mac1X[mac][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][5]\,
      I1 => \mac1X_reg[m3]__0\(5),
      I2 => \mac1X_reg[m1]__0\(5),
      I3 => \mac1X[mac][7]_i_4_n_0\,
      O => \mac1X[mac][7]_i_8_n_0\
    );
\mac1X[mac][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1X_reg[m_n_0_2][4]\,
      I1 => \mac1X_reg[m3]__0\(4),
      I2 => \mac1X_reg[m1]__0\(4),
      I3 => \mac1X[mac][7]_i_5_n_0\,
      O => \mac1X[mac][7]_i_9_n_0\
    );
\mac1X_reg[m1][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(0),
      Q => \mac1X_reg[m1]__0\(0)
    );
\mac1X_reg[m1][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(10),
      Q => \mac1X_reg[m1]__0\(10)
    );
\mac1X_reg[m1][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m1][6]_i_1_n_0\,
      CO(3) => \mac1X_reg[m1][10]_i_1_n_0\,
      CO(2) => \mac1X_reg[m1][10]_i_1_n_1\,
      CO(1) => \mac1X_reg[m1][10]_i_1_n_2\,
      CO(0) => \mac1X_reg[m1][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m1][10]_i_2_n_0\,
      DI(2) => \mac1X[m1][10]_i_3_n_0\,
      DI(1) => \mac1X[m1][10]_i_4_n_0\,
      DI(0) => \mac1X[m1][10]_i_5_n_0\,
      O(3 downto 0) => \mac1X_reg[m1]0\(10 downto 7),
      S(3) => \mac1X[m1][10]_i_6_n_0\,
      S(2) => \mac1X[m1][10]_i_7_n_0\,
      S(1) => \mac1X[m1][10]_i_8_n_0\,
      S(0) => \mac1X[m1][10]_i_9_n_0\
    );
\mac1X_reg[m1][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m1][2]_i_1_n_0\,
      CO(3) => \mac1X_reg[m1][10]_i_10_n_0\,
      CO(2) => \mac1X_reg[m1][10]_i_10_n_1\,
      CO(1) => \mac1X_reg[m1][10]_i_10_n_2\,
      CO(0) => \mac1X_reg[m1][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m1][10]_i_12_n_0\,
      DI(2) => \mac1X[m1][10]_i_13_n_0\,
      DI(1) => \mac1X[m1][10]_i_14_n_0\,
      DI(0) => \mac1X[m1][10]_i_15_n_0\,
      O(3) => \mac1X_reg[m1][10]_i_10_n_4\,
      O(2) => \mac1X_reg[m1][10]_i_10_n_5\,
      O(1) => \mac1X_reg[m1][10]_i_10_n_6\,
      O(0) => \mac1X_reg[m1][10]_i_10_n_7\,
      S(3) => \mac1X[m1][10]_i_16_n_0\,
      S(2) => \mac1X[m1][10]_i_17_n_0\,
      S(1) => \mac1X[m1][10]_i_18_n_0\,
      S(0) => \mac1X[m1][10]_i_19_n_0\
    );
\mac1X_reg[m1][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m1][10]_i_11_n_0\,
      CO(2) => \mac1X_reg[m1][10]_i_11_n_1\,
      CO(1) => \mac1X_reg[m1][10]_i_11_n_2\,
      CO(0) => \mac1X_reg[m1][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m1][10]_i_20_n_0\,
      DI(2) => \mac1X[m1][10]_i_21_n_0\,
      DI(1) => \mac1X[m1][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[m1][10]_i_11_n_4\,
      O(2) => \mac1X_reg[m1][10]_i_11_n_5\,
      O(1) => \mac1X_reg[m1][10]_i_11_n_6\,
      O(0) => \mac1X_reg[m1][10]_i_11_n_7\,
      S(3) => \mac1X[m1][10]_i_23_n_0\,
      S(2) => \mac1X[m1][10]_i_24_n_0\,
      S(1) => \mac1X[m1][10]_i_25_n_0\,
      S(0) => \mac1X[m1][10]_i_26_n_0\
    );
\mac1X_reg[m1][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(11),
      Q => \mac1X_reg[m1]__0\(11)
    );
\mac1X_reg[m1][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(12),
      Q => \mac1X_reg[m1]__0\(12)
    );
\mac1X_reg[m1][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(13),
      Q => \mac1X_reg[m1]__0\(13)
    );
\mac1X_reg[m1][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(14),
      Q => \mac1X_reg[m1]__0\(14)
    );
\mac1X_reg[m1][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m1][10]_i_1_n_0\,
      CO(3) => \mac1X_reg[m1][14]_i_1_n_0\,
      CO(2) => \mac1X_reg[m1][14]_i_1_n_1\,
      CO(1) => \mac1X_reg[m1][14]_i_1_n_2\,
      CO(0) => \mac1X_reg[m1][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m1][14]_i_2_n_0\,
      DI(2) => \mac1X[m1][14]_i_3_n_0\,
      DI(1) => \mac1X[m1][14]_i_4_n_0\,
      DI(0) => \mac1X[m1][14]_i_5_n_0\,
      O(3 downto 0) => \mac1X_reg[m1]0\(14 downto 11),
      S(3) => \mac1X[m1][14]_i_6_n_0\,
      S(2) => \mac1X[m1][14]_i_7_n_0\,
      S(1) => \mac1X[m1][14]_i_8_n_0\,
      S(0) => \mac1X[m1][14]_i_9_n_0\
    );
\mac1X_reg[m1][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m1][10]_i_10_n_0\,
      CO(3) => \mac1X_reg[m1][14]_i_10_n_0\,
      CO(2) => \NLW_mac1X_reg[m1][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac1X_reg[m1][14]_i_10_n_2\,
      CO(0) => \mac1X_reg[m1][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1X[m1][14]_i_13_n_0\,
      DI(1) => \mac1X[m1][14]_i_14_n_0\,
      DI(0) => \mac1X[m1][14]_i_15_n_0\,
      O(3) => \NLW_mac1X_reg[m1][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac1X_reg[m1][14]_i_10_n_5\,
      O(1) => \mac1X_reg[m1][14]_i_10_n_6\,
      O(0) => \mac1X_reg[m1][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac1X[m1][14]_i_16_n_0\,
      S(1) => \mac1X[m1][14]_i_17_n_0\,
      S(0) => \mac1X[m1][14]_i_18_n_0\
    );
\mac1X_reg[m1][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m1][14]_i_11_n_0\,
      CO(2) => \mac1X_reg[m1][14]_i_11_n_1\,
      CO(1) => \mac1X_reg[m1][14]_i_11_n_2\,
      CO(0) => \mac1X_reg[m1][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m1][14]_i_19_n_0\,
      DI(2) => \mac1X[m1][14]_i_20_n_0\,
      DI(1) => \mac1X[m1][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[m1][14]_i_11_n_4\,
      O(2) => \mac1X_reg[m1][14]_i_11_n_5\,
      O(1) => \mac1X_reg[m1][14]_i_11_n_6\,
      O(0) => \mac1X_reg[m1][14]_i_11_n_7\,
      S(3) => \mac1X[m1][14]_i_22_n_0\,
      S(2) => \mac1X[m1][14]_i_23_n_0\,
      S(1) => \mac1X[m1][14]_i_24_n_0\,
      S(0) => \mac1X[m1][14]_i_25_n_0\
    );
\mac1X_reg[m1][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m1][10]_i_11_n_0\,
      CO(3) => \mac1X_reg[m1][14]_i_12_n_0\,
      CO(2) => \mac1X_reg[m1][14]_i_12_n_1\,
      CO(1) => \mac1X_reg[m1][14]_i_12_n_2\,
      CO(0) => \mac1X_reg[m1][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m1][14]_i_26_n_0\,
      DI(2) => \mac1X[m1][14]_i_27_n_0\,
      DI(1) => \mac1X[m1][14]_i_28_n_0\,
      DI(0) => \mac1X[m1][14]_i_29_n_0\,
      O(3) => \mac1X_reg[m1][14]_i_12_n_4\,
      O(2) => \mac1X_reg[m1][14]_i_12_n_5\,
      O(1) => \mac1X_reg[m1][14]_i_12_n_6\,
      O(0) => \mac1X_reg[m1][14]_i_12_n_7\,
      S(3) => \mac1X[m1][14]_i_30_n_0\,
      S(2) => \mac1X[m1][14]_i_31_n_0\,
      S(1) => \mac1X[m1][14]_i_32_n_0\,
      S(0) => \mac1X[m1][14]_i_33_n_0\
    );
\mac1X_reg[m1][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(15),
      Q => \mac1X_reg[m1]__0\(15)
    );
\mac1X_reg[m1][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(16),
      Q => \mac1X_reg[m1]__0\(16)
    );
\mac1X_reg[m1][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m1][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac1X_reg[m1][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1X_reg[m1][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1X_reg[m1][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac1X_reg[m1][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac1X_reg[m1]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac1X[m1][16]_i_3_n_0\,
      S(0) => \mac1X[m1][16]_i_4_n_0\
    );
\mac1X_reg[m1][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m1][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac1X_reg[m1][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1X_reg[m1][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1X[m1][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac1X_reg[m1][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac1X_reg[m1][16]_i_2_n_6\,
      O(0) => \mac1X_reg[m1][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac1X[m1][16]_i_7_n_0\
    );
\mac1X_reg[m1][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m1][14]_i_11_n_0\,
      CO(3) => \mac1X_reg[m1][16]_i_5_n_0\,
      CO(2) => \mac1X_reg[m1][16]_i_5_n_1\,
      CO(1) => \mac1X_reg[m1][16]_i_5_n_2\,
      CO(0) => \mac1X_reg[m1][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m1][16]_i_9_n_0\,
      DI(2) => \mac1X[m1][16]_i_10_n_0\,
      DI(1) => \mac1X[m1][16]_i_11_n_0\,
      DI(0) => \mac1X[m1][16]_i_12_n_0\,
      O(3) => \mac1X_reg[m1][16]_i_5_n_4\,
      O(2) => \mac1X_reg[m1][16]_i_5_n_5\,
      O(1) => \mac1X_reg[m1][16]_i_5_n_6\,
      O(0) => \mac1X_reg[m1][16]_i_5_n_7\,
      S(3) => \mac1X[m1][16]_i_13_n_0\,
      S(2) => \mac1X[m1][16]_i_14_n_0\,
      S(1) => \mac1X[m1][16]_i_15_n_0\,
      S(0) => \mac1X[m1][16]_i_16_n_0\
    );
\mac1X_reg[m1][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m1][14]_i_12_n_0\,
      CO(3) => \mac1X_reg[m1][16]_i_8_n_0\,
      CO(2) => \NLW_mac1X_reg[m1][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac1X_reg[m1][16]_i_8_n_2\,
      CO(0) => \mac1X_reg[m1][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1X[m1][16]_i_17_n_0\,
      DI(1) => \mac1X[m1][16]_i_18_n_0\,
      DI(0) => \mac1X[m1][16]_i_19_n_0\,
      O(3) => \NLW_mac1X_reg[m1][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac1X_reg[m1][16]_i_8_n_5\,
      O(1) => \mac1X_reg[m1][16]_i_8_n_6\,
      O(0) => \mac1X_reg[m1][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac1X[m1][16]_i_20_n_0\,
      S(1) => \mac1X[m1][16]_i_21_n_0\,
      S(0) => \mac1X[m1][16]_i_22_n_0\
    );
\mac1X_reg[m1][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(1),
      Q => \mac1X_reg[m1]__0\(1)
    );
\mac1X_reg[m1][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(2),
      Q => \mac1X_reg[m1]__0\(2)
    );
\mac1X_reg[m1][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m1][2]_i_1_n_0\,
      CO(2) => \mac1X_reg[m1][2]_i_1_n_1\,
      CO(1) => \mac1X_reg[m1][2]_i_1_n_2\,
      CO(0) => \mac1X_reg[m1][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m1][2]_i_2_n_0\,
      DI(2) => \mac1X[m1][2]_i_3_n_0\,
      DI(1) => \mac1X[m1][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[m1][2]_i_1_n_4\,
      O(2 downto 0) => \mac1X_reg[m1]0\(2 downto 0),
      S(3) => \mac1X[m1][2]_i_5_n_0\,
      S(2) => \mac1X[m1][2]_i_6_n_0\,
      S(1) => \mac1X[m1][2]_i_7_n_0\,
      S(0) => \mac1X[m1][2]_i_8_n_0\
    );
\mac1X_reg[m1][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(3),
      Q => \mac1X_reg[m1]__0\(3)
    );
\mac1X_reg[m1][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(4),
      Q => \mac1X_reg[m1]__0\(4)
    );
\mac1X_reg[m1][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(5),
      Q => \mac1X_reg[m1]__0\(5)
    );
\mac1X_reg[m1][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(6),
      Q => \mac1X_reg[m1]__0\(6)
    );
\mac1X_reg[m1][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m1][6]_i_1_n_0\,
      CO(2) => \mac1X_reg[m1][6]_i_1_n_1\,
      CO(1) => \mac1X_reg[m1][6]_i_1_n_2\,
      CO(0) => \mac1X_reg[m1][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m1][6]_i_2_n_0\,
      DI(2) => \mac1X[m1][6]_i_3_n_0\,
      DI(1) => \mac1X[m1][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac1X_reg[m1]0\(6 downto 3),
      S(3) => \mac1X[m1][6]_i_5_n_0\,
      S(2) => \mac1X[m1][6]_i_6_n_0\,
      S(1) => \mac1X[m1][6]_i_7_n_0\,
      S(0) => \mac1X[m1][6]_i_8_n_0\
    );
\mac1X_reg[m1][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(7),
      Q => \mac1X_reg[m1]__0\(7)
    );
\mac1X_reg[m1][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(8),
      Q => \mac1X_reg[m1]__0\(8)
    );
\mac1X_reg[m1][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m1]0\(9),
      Q => \mac1X_reg[m1]__0\(9)
    );
\mac1X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(0),
      Q => \mac1X_reg[m_n_0_2][0]\
    );
\mac1X_reg[m2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(10),
      Q => \mac1X_reg[m_n_0_2][10]\
    );
\mac1X_reg[m2][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m2][6]_i_1_n_0\,
      CO(3) => \mac1X_reg[m2][10]_i_1_n_0\,
      CO(2) => \mac1X_reg[m2][10]_i_1_n_1\,
      CO(1) => \mac1X_reg[m2][10]_i_1_n_2\,
      CO(0) => \mac1X_reg[m2][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m2][10]_i_2_n_0\,
      DI(2) => \mac1X[m2][10]_i_3_n_0\,
      DI(1) => \mac1X[m2][10]_i_4_n_0\,
      DI(0) => \mac1X[m2][10]_i_5_n_0\,
      O(3 downto 0) => \mac1X_reg[m2]0\(10 downto 7),
      S(3) => \mac1X[m2][10]_i_6_n_0\,
      S(2) => \mac1X[m2][10]_i_7_n_0\,
      S(1) => \mac1X[m2][10]_i_8_n_0\,
      S(0) => \mac1X[m2][10]_i_9_n_0\
    );
\mac1X_reg[m2][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m2][2]_i_1_n_0\,
      CO(3) => \mac1X_reg[m2][10]_i_10_n_0\,
      CO(2) => \mac1X_reg[m2][10]_i_10_n_1\,
      CO(1) => \mac1X_reg[m2][10]_i_10_n_2\,
      CO(0) => \mac1X_reg[m2][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m2][10]_i_12_n_0\,
      DI(2) => \mac1X[m2][10]_i_13_n_0\,
      DI(1) => \mac1X[m2][10]_i_14_n_0\,
      DI(0) => \mac1X[m2][10]_i_15_n_0\,
      O(3) => \mac1X_reg[m2][10]_i_10_n_4\,
      O(2) => \mac1X_reg[m2][10]_i_10_n_5\,
      O(1) => \mac1X_reg[m2][10]_i_10_n_6\,
      O(0) => \mac1X_reg[m2][10]_i_10_n_7\,
      S(3) => \mac1X[m2][10]_i_16_n_0\,
      S(2) => \mac1X[m2][10]_i_17_n_0\,
      S(1) => \mac1X[m2][10]_i_18_n_0\,
      S(0) => \mac1X[m2][10]_i_19_n_0\
    );
\mac1X_reg[m2][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m2][10]_i_11_n_0\,
      CO(2) => \mac1X_reg[m2][10]_i_11_n_1\,
      CO(1) => \mac1X_reg[m2][10]_i_11_n_2\,
      CO(0) => \mac1X_reg[m2][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m2][10]_i_20_n_0\,
      DI(2) => \mac1X[m2][10]_i_21_n_0\,
      DI(1) => \mac1X[m2][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[m2][10]_i_11_n_4\,
      O(2) => \mac1X_reg[m2][10]_i_11_n_5\,
      O(1) => \mac1X_reg[m2][10]_i_11_n_6\,
      O(0) => \mac1X_reg[m2][10]_i_11_n_7\,
      S(3) => \mac1X[m2][10]_i_23_n_0\,
      S(2) => \mac1X[m2][10]_i_24_n_0\,
      S(1) => \mac1X[m2][10]_i_25_n_0\,
      S(0) => \mac1X[m2][10]_i_26_n_0\
    );
\mac1X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(11),
      Q => \mac1X_reg[m_n_0_2][11]\
    );
\mac1X_reg[m2][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(12),
      Q => \mac1X_reg[m_n_0_2][12]\
    );
\mac1X_reg[m2][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(13),
      Q => \mac1X_reg[m_n_0_2][13]\
    );
\mac1X_reg[m2][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(14),
      Q => \mac1X_reg[m_n_0_2][14]\
    );
\mac1X_reg[m2][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m2][10]_i_1_n_0\,
      CO(3) => \mac1X_reg[m2][14]_i_1_n_0\,
      CO(2) => \mac1X_reg[m2][14]_i_1_n_1\,
      CO(1) => \mac1X_reg[m2][14]_i_1_n_2\,
      CO(0) => \mac1X_reg[m2][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m2][14]_i_2_n_0\,
      DI(2) => \mac1X[m2][14]_i_3_n_0\,
      DI(1) => \mac1X[m2][14]_i_4_n_0\,
      DI(0) => \mac1X[m2][14]_i_5_n_0\,
      O(3 downto 0) => \mac1X_reg[m2]0\(14 downto 11),
      S(3) => \mac1X[m2][14]_i_6_n_0\,
      S(2) => \mac1X[m2][14]_i_7_n_0\,
      S(1) => \mac1X[m2][14]_i_8_n_0\,
      S(0) => \mac1X[m2][14]_i_9_n_0\
    );
\mac1X_reg[m2][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m2][10]_i_10_n_0\,
      CO(3) => \mac1X_reg[m2][14]_i_10_n_0\,
      CO(2) => \NLW_mac1X_reg[m2][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac1X_reg[m2][14]_i_10_n_2\,
      CO(0) => \mac1X_reg[m2][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1X[m2][14]_i_13_n_0\,
      DI(1) => \mac1X[m2][14]_i_14_n_0\,
      DI(0) => \mac1X[m2][14]_i_15_n_0\,
      O(3) => \NLW_mac1X_reg[m2][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac1X_reg[m2][14]_i_10_n_5\,
      O(1) => \mac1X_reg[m2][14]_i_10_n_6\,
      O(0) => \mac1X_reg[m2][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac1X[m2][14]_i_16_n_0\,
      S(1) => \mac1X[m2][14]_i_17_n_0\,
      S(0) => \mac1X[m2][14]_i_18_n_0\
    );
\mac1X_reg[m2][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m2][14]_i_11_n_0\,
      CO(2) => \mac1X_reg[m2][14]_i_11_n_1\,
      CO(1) => \mac1X_reg[m2][14]_i_11_n_2\,
      CO(0) => \mac1X_reg[m2][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m2][14]_i_19_n_0\,
      DI(2) => \mac1X[m2][14]_i_20_n_0\,
      DI(1) => \mac1X[m2][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[m2][14]_i_11_n_4\,
      O(2) => \mac1X_reg[m2][14]_i_11_n_5\,
      O(1) => \mac1X_reg[m2][14]_i_11_n_6\,
      O(0) => \mac1X_reg[m2][14]_i_11_n_7\,
      S(3) => \mac1X[m2][14]_i_22_n_0\,
      S(2) => \mac1X[m2][14]_i_23_n_0\,
      S(1) => \mac1X[m2][14]_i_24_n_0\,
      S(0) => \mac1X[m2][14]_i_25_n_0\
    );
\mac1X_reg[m2][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m2][10]_i_11_n_0\,
      CO(3) => \mac1X_reg[m2][14]_i_12_n_0\,
      CO(2) => \mac1X_reg[m2][14]_i_12_n_1\,
      CO(1) => \mac1X_reg[m2][14]_i_12_n_2\,
      CO(0) => \mac1X_reg[m2][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m2][14]_i_26_n_0\,
      DI(2) => \mac1X[m2][14]_i_27_n_0\,
      DI(1) => \mac1X[m2][14]_i_28_n_0\,
      DI(0) => \mac1X[m2][14]_i_29_n_0\,
      O(3) => \mac1X_reg[m2][14]_i_12_n_4\,
      O(2) => \mac1X_reg[m2][14]_i_12_n_5\,
      O(1) => \mac1X_reg[m2][14]_i_12_n_6\,
      O(0) => \mac1X_reg[m2][14]_i_12_n_7\,
      S(3) => \mac1X[m2][14]_i_30_n_0\,
      S(2) => \mac1X[m2][14]_i_31_n_0\,
      S(1) => \mac1X[m2][14]_i_32_n_0\,
      S(0) => \mac1X[m2][14]_i_33_n_0\
    );
\mac1X_reg[m2][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(15),
      Q => \mac1X_reg[m_n_0_2][15]\
    );
\mac1X_reg[m2][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(16),
      Q => \mac1X_reg[m_n_0_2][16]\
    );
\mac1X_reg[m2][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m2][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac1X_reg[m2][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1X_reg[m2][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1X_reg[m2][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac1X_reg[m2][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac1X_reg[m2]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac1X[m2][16]_i_3_n_0\,
      S(0) => \mac1X[m2][16]_i_4_n_0\
    );
\mac1X_reg[m2][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m2][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac1X_reg[m2][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1X_reg[m2][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1X[m2][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac1X_reg[m2][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac1X_reg[m2][16]_i_2_n_6\,
      O(0) => \mac1X_reg[m2][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac1X[m2][16]_i_7_n_0\
    );
\mac1X_reg[m2][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m2][14]_i_11_n_0\,
      CO(3) => \mac1X_reg[m2][16]_i_5_n_0\,
      CO(2) => \mac1X_reg[m2][16]_i_5_n_1\,
      CO(1) => \mac1X_reg[m2][16]_i_5_n_2\,
      CO(0) => \mac1X_reg[m2][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m2][16]_i_9_n_0\,
      DI(2) => \mac1X[m2][16]_i_10_n_0\,
      DI(1) => \mac1X[m2][16]_i_11_n_0\,
      DI(0) => \mac1X[m2][16]_i_12_n_0\,
      O(3) => \mac1X_reg[m2][16]_i_5_n_4\,
      O(2) => \mac1X_reg[m2][16]_i_5_n_5\,
      O(1) => \mac1X_reg[m2][16]_i_5_n_6\,
      O(0) => \mac1X_reg[m2][16]_i_5_n_7\,
      S(3) => \mac1X[m2][16]_i_13_n_0\,
      S(2) => \mac1X[m2][16]_i_14_n_0\,
      S(1) => \mac1X[m2][16]_i_15_n_0\,
      S(0) => \mac1X[m2][16]_i_16_n_0\
    );
\mac1X_reg[m2][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m2][14]_i_12_n_0\,
      CO(3) => \mac1X_reg[m2][16]_i_8_n_0\,
      CO(2) => \NLW_mac1X_reg[m2][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac1X_reg[m2][16]_i_8_n_2\,
      CO(0) => \mac1X_reg[m2][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1X[m2][16]_i_17_n_0\,
      DI(1) => \mac1X[m2][16]_i_18_n_0\,
      DI(0) => \mac1X[m2][16]_i_19_n_0\,
      O(3) => \NLW_mac1X_reg[m2][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac1X_reg[m2][16]_i_8_n_5\,
      O(1) => \mac1X_reg[m2][16]_i_8_n_6\,
      O(0) => \mac1X_reg[m2][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac1X[m2][16]_i_20_n_0\,
      S(1) => \mac1X[m2][16]_i_21_n_0\,
      S(0) => \mac1X[m2][16]_i_22_n_0\
    );
\mac1X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(1),
      Q => \mac1X_reg[m_n_0_2][1]\
    );
\mac1X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(2),
      Q => \mac1X_reg[m_n_0_2][2]\
    );
\mac1X_reg[m2][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m2][2]_i_1_n_0\,
      CO(2) => \mac1X_reg[m2][2]_i_1_n_1\,
      CO(1) => \mac1X_reg[m2][2]_i_1_n_2\,
      CO(0) => \mac1X_reg[m2][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m2][2]_i_2_n_0\,
      DI(2) => \mac1X[m2][2]_i_3_n_0\,
      DI(1) => \mac1X[m2][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[m2][2]_i_1_n_4\,
      O(2 downto 0) => \mac1X_reg[m2]0\(2 downto 0),
      S(3) => \mac1X[m2][2]_i_5_n_0\,
      S(2) => \mac1X[m2][2]_i_6_n_0\,
      S(1) => \mac1X[m2][2]_i_7_n_0\,
      S(0) => \mac1X[m2][2]_i_8_n_0\
    );
\mac1X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(3),
      Q => \mac1X_reg[m_n_0_2][3]\
    );
\mac1X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(4),
      Q => \mac1X_reg[m_n_0_2][4]\
    );
\mac1X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(5),
      Q => \mac1X_reg[m_n_0_2][5]\
    );
\mac1X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(6),
      Q => \mac1X_reg[m_n_0_2][6]\
    );
\mac1X_reg[m2][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m2][6]_i_1_n_0\,
      CO(2) => \mac1X_reg[m2][6]_i_1_n_1\,
      CO(1) => \mac1X_reg[m2][6]_i_1_n_2\,
      CO(0) => \mac1X_reg[m2][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m2][6]_i_2_n_0\,
      DI(2) => \mac1X[m2][6]_i_3_n_0\,
      DI(1) => \mac1X[m2][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac1X_reg[m2]0\(6 downto 3),
      S(3) => \mac1X[m2][6]_i_5_n_0\,
      S(2) => \mac1X[m2][6]_i_6_n_0\,
      S(1) => \mac1X[m2][6]_i_7_n_0\,
      S(0) => \mac1X[m2][6]_i_8_n_0\
    );
\mac1X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(7),
      Q => \mac1X_reg[m_n_0_2][7]\
    );
\mac1X_reg[m2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(8),
      Q => \mac1X_reg[m_n_0_2][8]\
    );
\mac1X_reg[m2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m2]0\(9),
      Q => \mac1X_reg[m_n_0_2][9]\
    );
\mac1X_reg[m3][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(0),
      Q => \mac1X_reg[m3]__0\(0)
    );
\mac1X_reg[m3][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(10),
      Q => \mac1X_reg[m3]__0\(10)
    );
\mac1X_reg[m3][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m3][6]_i_1_n_0\,
      CO(3) => \mac1X_reg[m3][10]_i_1_n_0\,
      CO(2) => \mac1X_reg[m3][10]_i_1_n_1\,
      CO(1) => \mac1X_reg[m3][10]_i_1_n_2\,
      CO(0) => \mac1X_reg[m3][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m3][10]_i_2_n_0\,
      DI(2) => \mac1X[m3][10]_i_3_n_0\,
      DI(1) => \mac1X[m3][10]_i_4_n_0\,
      DI(0) => \mac1X[m3][10]_i_5_n_0\,
      O(3 downto 0) => \mac1X_reg[m3]0\(10 downto 7),
      S(3) => \mac1X[m3][10]_i_6_n_0\,
      S(2) => \mac1X[m3][10]_i_7_n_0\,
      S(1) => \mac1X[m3][10]_i_8_n_0\,
      S(0) => \mac1X[m3][10]_i_9_n_0\
    );
\mac1X_reg[m3][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m3][2]_i_1_n_0\,
      CO(3) => \mac1X_reg[m3][10]_i_10_n_0\,
      CO(2) => \mac1X_reg[m3][10]_i_10_n_1\,
      CO(1) => \mac1X_reg[m3][10]_i_10_n_2\,
      CO(0) => \mac1X_reg[m3][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m3][10]_i_12_n_0\,
      DI(2) => \mac1X[m3][10]_i_13_n_0\,
      DI(1) => \mac1X[m3][10]_i_14_n_0\,
      DI(0) => \mac1X[m3][10]_i_15_n_0\,
      O(3) => \mac1X_reg[m3][10]_i_10_n_4\,
      O(2) => \mac1X_reg[m3][10]_i_10_n_5\,
      O(1) => \mac1X_reg[m3][10]_i_10_n_6\,
      O(0) => \mac1X_reg[m3][10]_i_10_n_7\,
      S(3) => \mac1X[m3][10]_i_16_n_0\,
      S(2) => \mac1X[m3][10]_i_17_n_0\,
      S(1) => \mac1X[m3][10]_i_18_n_0\,
      S(0) => \mac1X[m3][10]_i_19_n_0\
    );
\mac1X_reg[m3][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m3][10]_i_11_n_0\,
      CO(2) => \mac1X_reg[m3][10]_i_11_n_1\,
      CO(1) => \mac1X_reg[m3][10]_i_11_n_2\,
      CO(0) => \mac1X_reg[m3][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m3][10]_i_20_n_0\,
      DI(2) => \mac1X[m3][10]_i_21_n_0\,
      DI(1) => \mac1X[m3][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[m3][10]_i_11_n_4\,
      O(2) => \mac1X_reg[m3][10]_i_11_n_5\,
      O(1) => \mac1X_reg[m3][10]_i_11_n_6\,
      O(0) => \mac1X_reg[m3][10]_i_11_n_7\,
      S(3) => \mac1X[m3][10]_i_23_n_0\,
      S(2) => \mac1X[m3][10]_i_24_n_0\,
      S(1) => \mac1X[m3][10]_i_25_n_0\,
      S(0) => \mac1X[m3][10]_i_26_n_0\
    );
\mac1X_reg[m3][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(11),
      Q => \mac1X_reg[m3]__0\(11)
    );
\mac1X_reg[m3][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(12),
      Q => \mac1X_reg[m3]__0\(12)
    );
\mac1X_reg[m3][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(13),
      Q => \mac1X_reg[m3]__0\(13)
    );
\mac1X_reg[m3][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(14),
      Q => \mac1X_reg[m3]__0\(14)
    );
\mac1X_reg[m3][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m3][10]_i_1_n_0\,
      CO(3) => \mac1X_reg[m3][14]_i_1_n_0\,
      CO(2) => \mac1X_reg[m3][14]_i_1_n_1\,
      CO(1) => \mac1X_reg[m3][14]_i_1_n_2\,
      CO(0) => \mac1X_reg[m3][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m3][14]_i_2_n_0\,
      DI(2) => \mac1X[m3][14]_i_3_n_0\,
      DI(1) => \mac1X[m3][14]_i_4_n_0\,
      DI(0) => \mac1X[m3][14]_i_5_n_0\,
      O(3 downto 0) => \mac1X_reg[m3]0\(14 downto 11),
      S(3) => \mac1X[m3][14]_i_6_n_0\,
      S(2) => \mac1X[m3][14]_i_7_n_0\,
      S(1) => \mac1X[m3][14]_i_8_n_0\,
      S(0) => \mac1X[m3][14]_i_9_n_0\
    );
\mac1X_reg[m3][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m3][10]_i_10_n_0\,
      CO(3) => \mac1X_reg[m3][14]_i_10_n_0\,
      CO(2) => \NLW_mac1X_reg[m3][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac1X_reg[m3][14]_i_10_n_2\,
      CO(0) => \mac1X_reg[m3][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1X[m3][14]_i_13_n_0\,
      DI(1) => \mac1X[m3][14]_i_14_n_0\,
      DI(0) => \mac1X[m3][14]_i_15_n_0\,
      O(3) => \NLW_mac1X_reg[m3][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac1X_reg[m3][14]_i_10_n_5\,
      O(1) => \mac1X_reg[m3][14]_i_10_n_6\,
      O(0) => \mac1X_reg[m3][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac1X[m3][14]_i_16_n_0\,
      S(1) => \mac1X[m3][14]_i_17_n_0\,
      S(0) => \mac1X[m3][14]_i_18_n_0\
    );
\mac1X_reg[m3][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m3][14]_i_11_n_0\,
      CO(2) => \mac1X_reg[m3][14]_i_11_n_1\,
      CO(1) => \mac1X_reg[m3][14]_i_11_n_2\,
      CO(0) => \mac1X_reg[m3][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m3][14]_i_19_n_0\,
      DI(2) => \mac1X[m3][14]_i_20_n_0\,
      DI(1) => \mac1X[m3][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[m3][14]_i_11_n_4\,
      O(2) => \mac1X_reg[m3][14]_i_11_n_5\,
      O(1) => \mac1X_reg[m3][14]_i_11_n_6\,
      O(0) => \mac1X_reg[m3][14]_i_11_n_7\,
      S(3) => \mac1X[m3][14]_i_22_n_0\,
      S(2) => \mac1X[m3][14]_i_23_n_0\,
      S(1) => \mac1X[m3][14]_i_24_n_0\,
      S(0) => \mac1X[m3][14]_i_25_n_0\
    );
\mac1X_reg[m3][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m3][10]_i_11_n_0\,
      CO(3) => \mac1X_reg[m3][14]_i_12_n_0\,
      CO(2) => \mac1X_reg[m3][14]_i_12_n_1\,
      CO(1) => \mac1X_reg[m3][14]_i_12_n_2\,
      CO(0) => \mac1X_reg[m3][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m3][14]_i_26_n_0\,
      DI(2) => \mac1X[m3][14]_i_27_n_0\,
      DI(1) => \mac1X[m3][14]_i_28_n_0\,
      DI(0) => \mac1X[m3][14]_i_29_n_0\,
      O(3) => \mac1X_reg[m3][14]_i_12_n_4\,
      O(2) => \mac1X_reg[m3][14]_i_12_n_5\,
      O(1) => \mac1X_reg[m3][14]_i_12_n_6\,
      O(0) => \mac1X_reg[m3][14]_i_12_n_7\,
      S(3) => \mac1X[m3][14]_i_30_n_0\,
      S(2) => \mac1X[m3][14]_i_31_n_0\,
      S(1) => \mac1X[m3][14]_i_32_n_0\,
      S(0) => \mac1X[m3][14]_i_33_n_0\
    );
\mac1X_reg[m3][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(15),
      Q => \mac1X_reg[m3]__0\(15)
    );
\mac1X_reg[m3][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(16),
      Q => \mac1X_reg[m3]__0\(16)
    );
\mac1X_reg[m3][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m3][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac1X_reg[m3][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1X_reg[m3][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1X_reg[m3][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac1X_reg[m3][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac1X_reg[m3]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac1X[m3][16]_i_3_n_0\,
      S(0) => \mac1X[m3][16]_i_4_n_0\
    );
\mac1X_reg[m3][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m3][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac1X_reg[m3][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1X_reg[m3][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1X[m3][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac1X_reg[m3][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac1X_reg[m3][16]_i_2_n_6\,
      O(0) => \mac1X_reg[m3][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac1X[m3][16]_i_7_n_0\
    );
\mac1X_reg[m3][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m3][14]_i_11_n_0\,
      CO(3) => \mac1X_reg[m3][16]_i_5_n_0\,
      CO(2) => \mac1X_reg[m3][16]_i_5_n_1\,
      CO(1) => \mac1X_reg[m3][16]_i_5_n_2\,
      CO(0) => \mac1X_reg[m3][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m3][16]_i_9_n_0\,
      DI(2) => \mac1X[m3][16]_i_10_n_0\,
      DI(1) => \mac1X[m3][16]_i_11_n_0\,
      DI(0) => \mac1X[m3][16]_i_12_n_0\,
      O(3) => \mac1X_reg[m3][16]_i_5_n_4\,
      O(2) => \mac1X_reg[m3][16]_i_5_n_5\,
      O(1) => \mac1X_reg[m3][16]_i_5_n_6\,
      O(0) => \mac1X_reg[m3][16]_i_5_n_7\,
      S(3) => \mac1X[m3][16]_i_13_n_0\,
      S(2) => \mac1X[m3][16]_i_14_n_0\,
      S(1) => \mac1X[m3][16]_i_15_n_0\,
      S(0) => \mac1X[m3][16]_i_16_n_0\
    );
\mac1X_reg[m3][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[m3][14]_i_12_n_0\,
      CO(3) => \mac1X_reg[m3][16]_i_8_n_0\,
      CO(2) => \NLW_mac1X_reg[m3][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac1X_reg[m3][16]_i_8_n_2\,
      CO(0) => \mac1X_reg[m3][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1X[m3][16]_i_17_n_0\,
      DI(1) => \mac1X[m3][16]_i_18_n_0\,
      DI(0) => \mac1X[m3][16]_i_19_n_0\,
      O(3) => \NLW_mac1X_reg[m3][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac1X_reg[m3][16]_i_8_n_5\,
      O(1) => \mac1X_reg[m3][16]_i_8_n_6\,
      O(0) => \mac1X_reg[m3][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac1X[m3][16]_i_20_n_0\,
      S(1) => \mac1X[m3][16]_i_21_n_0\,
      S(0) => \mac1X[m3][16]_i_22_n_0\
    );
\mac1X_reg[m3][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(1),
      Q => \mac1X_reg[m3]__0\(1)
    );
\mac1X_reg[m3][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(2),
      Q => \mac1X_reg[m3]__0\(2)
    );
\mac1X_reg[m3][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m3][2]_i_1_n_0\,
      CO(2) => \mac1X_reg[m3][2]_i_1_n_1\,
      CO(1) => \mac1X_reg[m3][2]_i_1_n_2\,
      CO(0) => \mac1X_reg[m3][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m3][2]_i_2_n_0\,
      DI(2) => \mac1X[m3][2]_i_3_n_0\,
      DI(1) => \mac1X[m3][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[m3][2]_i_1_n_4\,
      O(2 downto 0) => \mac1X_reg[m3]0\(2 downto 0),
      S(3) => \mac1X[m3][2]_i_5_n_0\,
      S(2) => \mac1X[m3][2]_i_6_n_0\,
      S(1) => \mac1X[m3][2]_i_7_n_0\,
      S(0) => \mac1X[m3][2]_i_8_n_0\
    );
\mac1X_reg[m3][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(3),
      Q => \mac1X_reg[m3]__0\(3)
    );
\mac1X_reg[m3][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(4),
      Q => \mac1X_reg[m3]__0\(4)
    );
\mac1X_reg[m3][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(5),
      Q => \mac1X_reg[m3]__0\(5)
    );
\mac1X_reg[m3][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(6),
      Q => \mac1X_reg[m3]__0\(6)
    );
\mac1X_reg[m3][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[m3][6]_i_1_n_0\,
      CO(2) => \mac1X_reg[m3][6]_i_1_n_1\,
      CO(1) => \mac1X_reg[m3][6]_i_1_n_2\,
      CO(0) => \mac1X_reg[m3][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[m3][6]_i_2_n_0\,
      DI(2) => \mac1X[m3][6]_i_3_n_0\,
      DI(1) => \mac1X[m3][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac1X_reg[m3]0\(6 downto 3),
      S(3) => \mac1X[m3][6]_i_5_n_0\,
      S(2) => \mac1X[m3][6]_i_6_n_0\,
      S(1) => \mac1X[m3][6]_i_7_n_0\,
      S(0) => \mac1X[m3][6]_i_8_n_0\
    );
\mac1X_reg[m3][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(7),
      Q => \mac1X_reg[m3]__0\(7)
    );
\mac1X_reg[m3][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(8),
      Q => \mac1X_reg[m3]__0\(8)
    );
\mac1X_reg[m3][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[m3]0\(9),
      Q => \mac1X_reg[m3]__0\(9)
    );
\mac1X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][3]_i_1_n_7\,
      Q => \mac1X_reg[mac]\(0)
    );
\mac1X_reg[mac][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][11]_i_1_n_5\,
      Q => \mac1X_reg[mac]\(10)
    );
\mac1X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][11]_i_1_n_4\,
      Q => \mac1X_reg[mac]\(11)
    );
\mac1X_reg[mac][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[mac][7]_i_1_n_0\,
      CO(3) => \mac1X_reg[mac][11]_i_1_n_0\,
      CO(2) => \mac1X_reg[mac][11]_i_1_n_1\,
      CO(1) => \mac1X_reg[mac][11]_i_1_n_2\,
      CO(0) => \mac1X_reg[mac][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[mac][11]_i_2_n_0\,
      DI(2) => \mac1X[mac][11]_i_3_n_0\,
      DI(1) => \mac1X[mac][11]_i_4_n_0\,
      DI(0) => \mac1X[mac][11]_i_5_n_0\,
      O(3) => \mac1X_reg[mac][11]_i_1_n_4\,
      O(2) => \mac1X_reg[mac][11]_i_1_n_5\,
      O(1) => \mac1X_reg[mac][11]_i_1_n_6\,
      O(0) => \mac1X_reg[mac][11]_i_1_n_7\,
      S(3) => \mac1X[mac][11]_i_6_n_0\,
      S(2) => \mac1X[mac][11]_i_7_n_0\,
      S(1) => \mac1X[mac][11]_i_8_n_0\,
      S(0) => \mac1X[mac][11]_i_9_n_0\
    );
\mac1X_reg[mac][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][15]_i_1_n_7\,
      Q => \mac1X_reg[mac]\(12)
    );
\mac1X_reg[mac][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][15]_i_1_n_6\,
      Q => \mac1X_reg[mac]\(13)
    );
\mac1X_reg[mac][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][15]_i_1_n_5\,
      Q => \mac1X_reg[mac]\(14)
    );
\mac1X_reg[mac][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][15]_i_1_n_4\,
      Q => \mac1X_reg[mac]\(15)
    );
\mac1X_reg[mac][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[mac][11]_i_1_n_0\,
      CO(3) => \mac1X_reg[mac][15]_i_1_n_0\,
      CO(2) => \mac1X_reg[mac][15]_i_1_n_1\,
      CO(1) => \mac1X_reg[mac][15]_i_1_n_2\,
      CO(0) => \mac1X_reg[mac][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[mac][15]_i_2_n_0\,
      DI(2) => \mac1X[mac][15]_i_3_n_0\,
      DI(1) => \mac1X[mac][15]_i_4_n_0\,
      DI(0) => \mac1X[mac][15]_i_5_n_0\,
      O(3) => \mac1X_reg[mac][15]_i_1_n_4\,
      O(2) => \mac1X_reg[mac][15]_i_1_n_5\,
      O(1) => \mac1X_reg[mac][15]_i_1_n_6\,
      O(0) => \mac1X_reg[mac][15]_i_1_n_7\,
      S(3) => \mac1X[mac][15]_i_6_n_0\,
      S(2) => \mac1X[mac][15]_i_7_n_0\,
      S(1) => \mac1X[mac][15]_i_8_n_0\,
      S(0) => \mac1X[mac][15]_i_9_n_0\
    );
\mac1X_reg[mac][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][16]_i_1_n_7\,
      Q => \mac1X_reg[mac]\(16)
    );
\mac1X_reg[mac][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[mac][15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_mac1X_reg[mac][16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mac1X_reg[mac][16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \mac1X_reg[mac][16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \mac1X[mac][16]_i_2_n_0\
    );
\mac1X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][3]_i_1_n_6\,
      Q => \mac1X_reg[mac]\(1)
    );
\mac1X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][3]_i_1_n_5\,
      Q => \mac1X_reg[mac]\(2)
    );
\mac1X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][3]_i_1_n_4\,
      Q => \mac1X_reg[mac]\(3)
    );
\mac1X_reg[mac][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1X_reg[mac][3]_i_1_n_0\,
      CO(2) => \mac1X_reg[mac][3]_i_1_n_1\,
      CO(1) => \mac1X_reg[mac][3]_i_1_n_2\,
      CO(0) => \mac1X_reg[mac][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[mac][3]_i_2_n_0\,
      DI(2) => \mac1X[mac][3]_i_3_n_0\,
      DI(1) => \mac1X[mac][3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac1X_reg[mac][3]_i_1_n_4\,
      O(2) => \mac1X_reg[mac][3]_i_1_n_5\,
      O(1) => \mac1X_reg[mac][3]_i_1_n_6\,
      O(0) => \mac1X_reg[mac][3]_i_1_n_7\,
      S(3) => \mac1X[mac][3]_i_5_n_0\,
      S(2) => \mac1X[mac][3]_i_6_n_0\,
      S(1) => \mac1X[mac][3]_i_7_n_0\,
      S(0) => \mac1X[mac][3]_i_8_n_0\
    );
\mac1X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][7]_i_1_n_7\,
      Q => \mac1X_reg[mac]\(4)
    );
\mac1X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][7]_i_1_n_6\,
      Q => \mac1X_reg[mac]\(5)
    );
\mac1X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][7]_i_1_n_5\,
      Q => \mac1X_reg[mac]\(6)
    );
\mac1X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][7]_i_1_n_4\,
      Q => \mac1X_reg[mac]\(7)
    );
\mac1X_reg[mac][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1X_reg[mac][3]_i_1_n_0\,
      CO(3) => \mac1X_reg[mac][7]_i_1_n_0\,
      CO(2) => \mac1X_reg[mac][7]_i_1_n_1\,
      CO(1) => \mac1X_reg[mac][7]_i_1_n_2\,
      CO(0) => \mac1X_reg[mac][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1X[mac][7]_i_2_n_0\,
      DI(2) => \mac1X[mac][7]_i_3_n_0\,
      DI(1) => \mac1X[mac][7]_i_4_n_0\,
      DI(0) => \mac1X[mac][7]_i_5_n_0\,
      O(3) => \mac1X_reg[mac][7]_i_1_n_4\,
      O(2) => \mac1X_reg[mac][7]_i_1_n_5\,
      O(1) => \mac1X_reg[mac][7]_i_1_n_6\,
      O(0) => \mac1X_reg[mac][7]_i_1_n_7\,
      S(3) => \mac1X[mac][7]_i_6_n_0\,
      S(2) => \mac1X[mac][7]_i_7_n_0\,
      S(1) => \mac1X[mac][7]_i_8_n_0\,
      S(0) => \mac1X[mac][7]_i_9_n_0\
    );
\mac1X_reg[mac][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][11]_i_1_n_7\,
      Q => \mac1X_reg[mac]\(8)
    );
\mac1X_reg[mac][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1X_reg[mac][11]_i_1_n_6\,
      Q => \mac1X_reg[mac]\(9)
    );
\mac1Y[m1][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(2),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_9_Y(1),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_9_Y(0),
      I5 => \tpd1_reg[vTap0x]\(6),
      O => \mac1Y[m1][10]_i_12_n_0\
    );
\mac1Y[m1][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(2),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_9_Y(1),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_9_Y(0),
      I5 => \tpd1_reg[vTap0x]\(5),
      O => \mac1Y[m1][10]_i_13_n_0\
    );
\mac1Y[m1][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(2),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_Y(1),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_9_Y(0),
      I5 => \tpd1_reg[vTap0x]\(4),
      O => \mac1Y[m1][10]_i_14_n_0\
    );
\mac1Y[m1][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(2),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_Y(1),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_9_Y(0),
      I5 => \tpd1_reg[vTap0x]\(3),
      O => \mac1Y[m1][10]_i_15_n_0\
    );
\mac1Y[m1][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m1][10]_i_12_n_0\,
      I1 => Kernel_9_Y(1),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => \mac1Y[m1][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_9_Y(0),
      O => \mac1Y[m1][10]_i_16_n_0\
    );
\mac1Y[m1][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m1][10]_i_13_n_0\,
      I1 => Kernel_9_Y(1),
      I2 => \tpd1_reg[vTap0x]\(5),
      I3 => \mac1Y[m1][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap0x]\(6),
      I5 => Kernel_9_Y(0),
      O => \mac1Y[m1][10]_i_17_n_0\
    );
\mac1Y[m1][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m1][10]_i_14_n_0\,
      I1 => Kernel_9_Y(1),
      I2 => \tpd1_reg[vTap0x]\(4),
      I3 => \mac1Y[m1][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap0x]\(5),
      I5 => Kernel_9_Y(0),
      O => \mac1Y[m1][10]_i_18_n_0\
    );
\mac1Y[m1][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m1][10]_i_15_n_0\,
      I1 => Kernel_9_Y(1),
      I2 => \tpd1_reg[vTap0x]\(3),
      I3 => \mac1Y[m1][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap0x]\(4),
      I5 => Kernel_9_Y(0),
      O => \mac1Y[m1][10]_i_19_n_0\
    );
\mac1Y[m1][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m1][14]_i_11_n_5\,
      I1 => \mac1Y_reg[m1][14]_i_12_n_5\,
      I2 => \mac1Y_reg[m1][14]_i_10_n_6\,
      O => \mac1Y[m1][10]_i_2_n_0\
    );
\mac1Y[m1][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_9_Y(4),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_Y(5),
      I3 => \tpd1_reg[vTap0x]\(1),
      I4 => \tpd1_reg[vTap0x]\(3),
      I5 => Kernel_9_Y(3),
      O => \mac1Y[m1][10]_i_20_n_0\
    );
\mac1Y[m1][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_Y(4),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_Y(5),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m1][10]_i_21_n_0\
    );
\mac1Y[m1][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_9_Y(3),
      I1 => \tpd1_reg[vTap0x]\(1),
      O => \mac1Y[m1][10]_i_22_n_0\
    );
\mac1Y[m1][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \mac1Y[m1][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_9_Y(4),
      I4 => \tpd1_reg[vTap0x]\(0),
      I5 => Kernel_9_Y(5),
      O => \mac1Y[m1][10]_i_23_n_0\
    );
\mac1Y[m1][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_9_Y(5),
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_9_Y(4),
      I4 => Kernel_9_Y(3),
      I5 => \tpd1_reg[vTap0x]\(2),
      O => \mac1Y[m1][10]_i_24_n_0\
    );
\mac1Y[m1][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_Y(3),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_Y(4),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m1][10]_i_25_n_0\
    );
\mac1Y[m1][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_9_Y(3),
      O => \mac1Y[m1][10]_i_26_n_0\
    );
\mac1Y[m1][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => Kernel_9_Y(2),
      O => \mac1Y[m1][10]_i_27_n_0\
    );
\mac1Y[m1][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => Kernel_9_Y(2),
      O => \mac1Y[m1][10]_i_28_n_0\
    );
\mac1Y[m1][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_9_Y(2),
      O => \mac1Y[m1][10]_i_29_n_0\
    );
\mac1Y[m1][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m1][14]_i_11_n_6\,
      I1 => \mac1Y_reg[m1][14]_i_12_n_6\,
      I2 => \mac1Y_reg[m1][14]_i_10_n_7\,
      O => \mac1Y[m1][10]_i_3_n_0\
    );
\mac1Y[m1][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => Kernel_9_Y(2),
      O => \mac1Y[m1][10]_i_30_n_0\
    );
\mac1Y[m1][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_9_Y(3),
      O => \mac1Y[m1][10]_i_31_n_0\
    );
\mac1Y[m1][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m1][14]_i_11_n_7\,
      I1 => \mac1Y_reg[m1][14]_i_12_n_7\,
      I2 => \mac1Y_reg[m1][10]_i_10_n_4\,
      O => \mac1Y[m1][10]_i_4_n_0\
    );
\mac1Y[m1][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_9_Y(6),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => \mac1Y_reg[m1][10]_i_11_n_4\,
      I3 => \mac1Y_reg[m1][10]_i_10_n_5\,
      O => \mac1Y[m1][10]_i_5_n_0\
    );
\mac1Y[m1][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m1][14]_i_11_n_4\,
      I1 => \mac1Y_reg[m1][14]_i_12_n_4\,
      I2 => \mac1Y_reg[m1][14]_i_10_n_5\,
      I3 => \mac1Y[m1][10]_i_2_n_0\,
      O => \mac1Y[m1][10]_i_6_n_0\
    );
\mac1Y[m1][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m1][14]_i_11_n_5\,
      I1 => \mac1Y_reg[m1][14]_i_12_n_5\,
      I2 => \mac1Y_reg[m1][14]_i_10_n_6\,
      I3 => \mac1Y[m1][10]_i_3_n_0\,
      O => \mac1Y[m1][10]_i_7_n_0\
    );
\mac1Y[m1][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m1][14]_i_11_n_6\,
      I1 => \mac1Y_reg[m1][14]_i_12_n_6\,
      I2 => \mac1Y_reg[m1][14]_i_10_n_7\,
      I3 => \mac1Y[m1][10]_i_4_n_0\,
      O => \mac1Y[m1][10]_i_8_n_0\
    );
\mac1Y[m1][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m1][14]_i_11_n_7\,
      I1 => \mac1Y_reg[m1][14]_i_12_n_7\,
      I2 => \mac1Y_reg[m1][10]_i_10_n_4\,
      I3 => \mac1Y[m1][10]_i_5_n_0\,
      O => \mac1Y[m1][10]_i_9_n_0\
    );
\mac1Y[m1][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_9_Y(2),
      I1 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][14]_i_13_n_0\
    );
\mac1Y[m1][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_9_Y(2),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_Y(1),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][14]_i_14_n_0\
    );
\mac1Y[m1][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(2),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_9_Y(1),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_9_Y(0),
      I5 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][14]_i_15_n_0\
    );
\mac1Y[m1][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_9_Y(2),
      O => \mac1Y[m1][14]_i_16_n_0\
    );
\mac1Y[m1][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_9_Y(1),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_Y(2),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][14]_i_17_n_0\
    );
\mac1Y[m1][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_9_Y(0),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => Kernel_9_Y(2),
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_9_Y(1),
      O => \mac1Y[m1][14]_i_18_n_0\
    );
\mac1Y[m1][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_Y(7),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_Y(6),
      I3 => \tpd1_reg[vTap0x]\(3),
      O => \mac1Y[m1][14]_i_19_n_0\
    );
\mac1Y[m1][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m1][16]_i_8_n_5\,
      I1 => \mac1Y_reg[m1][16]_i_5_n_5\,
      O => \mac1Y[m1][14]_i_2_n_0\
    );
\mac1Y[m1][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_9_Y(7),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_Y(6),
      I3 => \tpd1_reg[vTap0x]\(2),
      O => \mac1Y[m1][14]_i_20_n_0\
    );
\mac1Y[m1][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_9_Y(7),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => Kernel_9_Y(6),
      I3 => \tpd1_reg[vTap0x]\(1),
      O => \mac1Y[m1][14]_i_21_n_0\
    );
\mac1Y[m1][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_9_Y(7),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_9_Y(6),
      O => \mac1Y[m1][14]_i_22_n_0\
    );
\mac1Y[m1][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(1),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_Y(7),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_9_Y(6),
      O => \mac1Y[m1][14]_i_23_n_0\
    );
\mac1Y[m1][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_Y(7),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_9_Y(6),
      O => \mac1Y[m1][14]_i_24_n_0\
    );
\mac1Y[m1][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_Y(6),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_Y(7),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m1][14]_i_25_n_0\
    );
\mac1Y[m1][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(5),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_9_Y(4),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_9_Y(3),
      I5 => \tpd1_reg[vTap0x]\(6),
      O => \mac1Y[m1][14]_i_26_n_0\
    );
\mac1Y[m1][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(5),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_9_Y(4),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_9_Y(3),
      I5 => \tpd1_reg[vTap0x]\(5),
      O => \mac1Y[m1][14]_i_27_n_0\
    );
\mac1Y[m1][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(5),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_Y(4),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_9_Y(3),
      I5 => \tpd1_reg[vTap0x]\(4),
      O => \mac1Y[m1][14]_i_28_n_0\
    );
\mac1Y[m1][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(5),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_Y(4),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_9_Y(3),
      I5 => \tpd1_reg[vTap0x]\(3),
      O => \mac1Y[m1][14]_i_29_n_0\
    );
\mac1Y[m1][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m1][16]_i_8_n_6\,
      I1 => \mac1Y_reg[m1][16]_i_5_n_6\,
      O => \mac1Y[m1][14]_i_3_n_0\
    );
\mac1Y[m1][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m1][14]_i_26_n_0\,
      I1 => Kernel_9_Y(4),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => \mac1Y[m1][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_9_Y(3),
      O => \mac1Y[m1][14]_i_30_n_0\
    );
\mac1Y[m1][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m1][14]_i_27_n_0\,
      I1 => Kernel_9_Y(4),
      I2 => \tpd1_reg[vTap0x]\(5),
      I3 => \mac1Y[m1][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap0x]\(6),
      I5 => Kernel_9_Y(3),
      O => \mac1Y[m1][14]_i_31_n_0\
    );
\mac1Y[m1][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m1][14]_i_28_n_0\,
      I1 => Kernel_9_Y(4),
      I2 => \tpd1_reg[vTap0x]\(4),
      I3 => \mac1Y[m1][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap0x]\(5),
      I5 => Kernel_9_Y(3),
      O => \mac1Y[m1][14]_i_32_n_0\
    );
\mac1Y[m1][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m1][14]_i_29_n_0\,
      I1 => Kernel_9_Y(4),
      I2 => \tpd1_reg[vTap0x]\(3),
      I3 => \mac1Y[m1][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap0x]\(4),
      I5 => Kernel_9_Y(3),
      O => \mac1Y[m1][14]_i_33_n_0\
    );
\mac1Y[m1][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => Kernel_9_Y(5),
      O => \mac1Y[m1][14]_i_34_n_0\
    );
\mac1Y[m1][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => Kernel_9_Y(5),
      O => \mac1Y[m1][14]_i_35_n_0\
    );
\mac1Y[m1][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_9_Y(5),
      O => \mac1Y[m1][14]_i_36_n_0\
    );
\mac1Y[m1][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => Kernel_9_Y(5),
      O => \mac1Y[m1][14]_i_37_n_0\
    );
\mac1Y[m1][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m1][16]_i_5_n_7\,
      I1 => \mac1Y_reg[m1][16]_i_8_n_7\,
      I2 => \mac1Y_reg[m1][14]_i_10_n_0\,
      O => \mac1Y[m1][14]_i_4_n_0\
    );
\mac1Y[m1][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m1][14]_i_11_n_4\,
      I1 => \mac1Y_reg[m1][14]_i_12_n_4\,
      I2 => \mac1Y_reg[m1][14]_i_10_n_5\,
      O => \mac1Y[m1][14]_i_5_n_0\
    );
\mac1Y[m1][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1Y_reg[m1][16]_i_8_n_5\,
      I1 => \mac1Y_reg[m1][16]_i_5_n_5\,
      I2 => \mac1Y_reg[m1][16]_i_5_n_4\,
      I3 => \mac1Y_reg[m1][16]_i_8_n_0\,
      O => \mac1Y[m1][14]_i_6_n_0\
    );
\mac1Y[m1][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1Y_reg[m1][16]_i_8_n_6\,
      I1 => \mac1Y_reg[m1][16]_i_5_n_6\,
      I2 => \mac1Y_reg[m1][16]_i_5_n_5\,
      I3 => \mac1Y_reg[m1][16]_i_8_n_5\,
      O => \mac1Y[m1][14]_i_7_n_0\
    );
\mac1Y[m1][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac1Y_reg[m1][14]_i_10_n_0\,
      I1 => \mac1Y_reg[m1][16]_i_8_n_7\,
      I2 => \mac1Y_reg[m1][16]_i_5_n_7\,
      I3 => \mac1Y_reg[m1][16]_i_5_n_6\,
      I4 => \mac1Y_reg[m1][16]_i_8_n_6\,
      O => \mac1Y[m1][14]_i_8_n_0\
    );
\mac1Y[m1][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y[m1][14]_i_5_n_0\,
      I1 => \mac1Y_reg[m1][16]_i_8_n_7\,
      I2 => \mac1Y_reg[m1][16]_i_5_n_7\,
      I3 => \mac1Y_reg[m1][14]_i_10_n_0\,
      O => \mac1Y[m1][14]_i_9_n_0\
    );
\mac1Y[m1][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_Y(7),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_9_Y(6),
      I3 => \tpd1_reg[vTap0x]\(6),
      O => \mac1Y[m1][16]_i_10_n_0\
    );
\mac1Y[m1][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_Y(7),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_9_Y(6),
      I3 => \tpd1_reg[vTap0x]\(5),
      O => \mac1Y[m1][16]_i_11_n_0\
    );
\mac1Y[m1][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_Y(7),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_9_Y(6),
      I3 => \tpd1_reg[vTap0x]\(4),
      O => \mac1Y[m1][16]_i_12_n_0\
    );
\mac1Y[m1][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_9_Y(6),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_Y(7),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][16]_i_13_n_0\
    );
\mac1Y[m1][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_Y(7),
      I3 => \tpd1_reg[vTap0x]\(7),
      I4 => Kernel_9_Y(6),
      O => \mac1Y[m1][16]_i_14_n_0\
    );
\mac1Y[m1][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_9_Y(7),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_9_Y(6),
      O => \mac1Y[m1][16]_i_15_n_0\
    );
\mac1Y[m1][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_9_Y(7),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_9_Y(6),
      O => \mac1Y[m1][16]_i_16_n_0\
    );
\mac1Y[m1][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_9_Y(5),
      I1 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][16]_i_17_n_0\
    );
\mac1Y[m1][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_9_Y(5),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_Y(4),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][16]_i_18_n_0\
    );
\mac1Y[m1][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_9_Y(5),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_9_Y(4),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_9_Y(3),
      I5 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][16]_i_19_n_0\
    );
\mac1Y[m1][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_9_Y(5),
      O => \mac1Y[m1][16]_i_20_n_0\
    );
\mac1Y[m1][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_9_Y(4),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_Y(5),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][16]_i_21_n_0\
    );
\mac1Y[m1][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_9_Y(3),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => Kernel_9_Y(5),
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_9_Y(4),
      O => \mac1Y[m1][16]_i_22_n_0\
    );
\mac1Y[m1][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac1Y_reg[m1][16]_i_2_n_6\,
      O => \mac1Y[m1][16]_i_3_n_0\
    );
\mac1Y[m1][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac1Y_reg[m1][16]_i_8_n_0\,
      I1 => \mac1Y_reg[m1][16]_i_5_n_4\,
      I2 => \mac1Y_reg[m1][16]_i_2_n_7\,
      O => \mac1Y[m1][16]_i_4_n_0\
    );
\mac1Y[m1][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_9_Y(7),
      O => \mac1Y[m1][16]_i_6_n_0\
    );
\mac1Y[m1][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_9_Y(7),
      O => \mac1Y[m1][16]_i_7_n_0\
    );
\mac1Y[m1][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_9_Y(7),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_9_Y(6),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m1][16]_i_9_n_0\
    );
\mac1Y[m1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_9_Y(1),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_9_Y(2),
      I3 => \tpd1_reg[vTap0x]\(1),
      I4 => \tpd1_reg[vTap0x]\(3),
      I5 => Kernel_9_Y(0),
      O => \mac1Y[m1][2]_i_2_n_0\
    );
\mac1Y[m1][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_Y(1),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_Y(2),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m1][2]_i_3_n_0\
    );
\mac1Y[m1][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_9_Y(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      O => \mac1Y[m1][2]_i_4_n_0\
    );
\mac1Y[m1][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \mac1Y[m1][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_9_Y(1),
      I4 => \tpd1_reg[vTap0x]\(0),
      I5 => Kernel_9_Y(2),
      O => \mac1Y[m1][2]_i_5_n_0\
    );
\mac1Y[m1][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_9_Y(2),
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_9_Y(1),
      I4 => Kernel_9_Y(0),
      I5 => \tpd1_reg[vTap0x]\(2),
      O => \mac1Y[m1][2]_i_6_n_0\
    );
\mac1Y[m1][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_9_Y(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_9_Y(1),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m1][2]_i_7_n_0\
    );
\mac1Y[m1][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_9_Y(0),
      O => \mac1Y[m1][2]_i_8_n_0\
    );
\mac1Y[m1][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_9_Y(0),
      O => \mac1Y[m1][2]_i_9_n_0\
    );
\mac1Y[m1][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m1][10]_i_11_n_5\,
      I1 => \mac1Y_reg[m1][10]_i_10_n_6\,
      O => \mac1Y[m1][6]_i_2_n_0\
    );
\mac1Y[m1][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m1][10]_i_10_n_7\,
      I1 => \mac1Y_reg[m1][10]_i_11_n_6\,
      O => \mac1Y[m1][6]_i_3_n_0\
    );
\mac1Y[m1][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m1][2]_i_1_n_4\,
      I1 => \mac1Y_reg[m1][10]_i_11_n_7\,
      O => \mac1Y[m1][6]_i_4_n_0\
    );
\mac1Y[m1][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_9_Y(6),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => \mac1Y_reg[m1][10]_i_11_n_4\,
      I3 => \mac1Y_reg[m1][10]_i_10_n_5\,
      I4 => \mac1Y[m1][6]_i_2_n_0\,
      O => \mac1Y[m1][6]_i_5_n_0\
    );
\mac1Y[m1][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac1Y_reg[m1][10]_i_11_n_5\,
      I1 => \mac1Y_reg[m1][10]_i_10_n_6\,
      I2 => \mac1Y_reg[m1][10]_i_10_n_7\,
      I3 => \mac1Y_reg[m1][10]_i_11_n_6\,
      O => \mac1Y[m1][6]_i_6_n_0\
    );
\mac1Y[m1][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1Y_reg[m1][2]_i_1_n_4\,
      I1 => \mac1Y_reg[m1][10]_i_11_n_7\,
      I2 => \mac1Y_reg[m1][10]_i_11_n_6\,
      I3 => \mac1Y_reg[m1][10]_i_10_n_7\,
      O => \mac1Y[m1][6]_i_7_n_0\
    );
\mac1Y[m1][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac1Y_reg[m1][2]_i_1_n_4\,
      I1 => \mac1Y_reg[m1][10]_i_11_n_7\,
      O => \mac1Y[m1][6]_i_8_n_0\
    );
\mac1Y[m2][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(2),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_8_Y(1),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_8_Y(0),
      I5 => \tpd1_reg[vTap0x]\(6),
      O => \mac1Y[m2][10]_i_12_n_0\
    );
\mac1Y[m2][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(2),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_8_Y(1),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_8_Y(0),
      I5 => \tpd1_reg[vTap0x]\(5),
      O => \mac1Y[m2][10]_i_13_n_0\
    );
\mac1Y[m2][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(2),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_8_Y(1),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_8_Y(0),
      I5 => \tpd1_reg[vTap0x]\(4),
      O => \mac1Y[m2][10]_i_14_n_0\
    );
\mac1Y[m2][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(2),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_8_Y(1),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_8_Y(0),
      I5 => \tpd1_reg[vTap0x]\(3),
      O => \mac1Y[m2][10]_i_15_n_0\
    );
\mac1Y[m2][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m2][10]_i_12_n_0\,
      I1 => Kernel_8_Y(1),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => \mac1Y[m2][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_8_Y(0),
      O => \mac1Y[m2][10]_i_16_n_0\
    );
\mac1Y[m2][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m2][10]_i_13_n_0\,
      I1 => Kernel_8_Y(1),
      I2 => \tpd1_reg[vTap0x]\(5),
      I3 => \mac1Y[m2][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap0x]\(6),
      I5 => Kernel_8_Y(0),
      O => \mac1Y[m2][10]_i_17_n_0\
    );
\mac1Y[m2][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m2][10]_i_14_n_0\,
      I1 => Kernel_8_Y(1),
      I2 => \tpd1_reg[vTap0x]\(4),
      I3 => \mac1Y[m2][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap0x]\(5),
      I5 => Kernel_8_Y(0),
      O => \mac1Y[m2][10]_i_18_n_0\
    );
\mac1Y[m2][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m2][10]_i_15_n_0\,
      I1 => Kernel_8_Y(1),
      I2 => \tpd1_reg[vTap0x]\(3),
      I3 => \mac1Y[m2][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap0x]\(4),
      I5 => Kernel_8_Y(0),
      O => \mac1Y[m2][10]_i_19_n_0\
    );
\mac1Y[m2][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m2][14]_i_11_n_5\,
      I1 => \mac1Y_reg[m2][14]_i_12_n_5\,
      I2 => \mac1Y_reg[m2][14]_i_10_n_6\,
      O => \mac1Y[m2][10]_i_2_n_0\
    );
\mac1Y[m2][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_8_Y(4),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_8_Y(5),
      I3 => \tpd1_reg[vTap0x]\(1),
      I4 => \tpd1_reg[vTap0x]\(3),
      I5 => Kernel_8_Y(3),
      O => \mac1Y[m2][10]_i_20_n_0\
    );
\mac1Y[m2][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_8_Y(4),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_8_Y(5),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m2][10]_i_21_n_0\
    );
\mac1Y[m2][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_8_Y(3),
      I1 => \tpd1_reg[vTap0x]\(1),
      O => \mac1Y[m2][10]_i_22_n_0\
    );
\mac1Y[m2][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \mac1Y[m2][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_8_Y(4),
      I4 => \tpd1_reg[vTap0x]\(0),
      I5 => Kernel_8_Y(5),
      O => \mac1Y[m2][10]_i_23_n_0\
    );
\mac1Y[m2][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_8_Y(5),
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_8_Y(4),
      I4 => Kernel_8_Y(3),
      I5 => \tpd1_reg[vTap0x]\(2),
      O => \mac1Y[m2][10]_i_24_n_0\
    );
\mac1Y[m2][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_8_Y(3),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_8_Y(4),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m2][10]_i_25_n_0\
    );
\mac1Y[m2][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_8_Y(3),
      O => \mac1Y[m2][10]_i_26_n_0\
    );
\mac1Y[m2][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => Kernel_8_Y(2),
      O => \mac1Y[m2][10]_i_27_n_0\
    );
\mac1Y[m2][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => Kernel_8_Y(2),
      O => \mac1Y[m2][10]_i_28_n_0\
    );
\mac1Y[m2][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_8_Y(2),
      O => \mac1Y[m2][10]_i_29_n_0\
    );
\mac1Y[m2][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m2][14]_i_11_n_6\,
      I1 => \mac1Y_reg[m2][14]_i_12_n_6\,
      I2 => \mac1Y_reg[m2][14]_i_10_n_7\,
      O => \mac1Y[m2][10]_i_3_n_0\
    );
\mac1Y[m2][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => Kernel_8_Y(2),
      O => \mac1Y[m2][10]_i_30_n_0\
    );
\mac1Y[m2][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_8_Y(3),
      O => \mac1Y[m2][10]_i_31_n_0\
    );
\mac1Y[m2][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m2][14]_i_11_n_7\,
      I1 => \mac1Y_reg[m2][14]_i_12_n_7\,
      I2 => \mac1Y_reg[m2][10]_i_10_n_4\,
      O => \mac1Y[m2][10]_i_4_n_0\
    );
\mac1Y[m2][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_8_Y(6),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => \mac1Y_reg[m2][10]_i_11_n_4\,
      I3 => \mac1Y_reg[m2][10]_i_10_n_5\,
      O => \mac1Y[m2][10]_i_5_n_0\
    );
\mac1Y[m2][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m2][14]_i_11_n_4\,
      I1 => \mac1Y_reg[m2][14]_i_12_n_4\,
      I2 => \mac1Y_reg[m2][14]_i_10_n_5\,
      I3 => \mac1Y[m2][10]_i_2_n_0\,
      O => \mac1Y[m2][10]_i_6_n_0\
    );
\mac1Y[m2][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m2][14]_i_11_n_5\,
      I1 => \mac1Y_reg[m2][14]_i_12_n_5\,
      I2 => \mac1Y_reg[m2][14]_i_10_n_6\,
      I3 => \mac1Y[m2][10]_i_3_n_0\,
      O => \mac1Y[m2][10]_i_7_n_0\
    );
\mac1Y[m2][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m2][14]_i_11_n_6\,
      I1 => \mac1Y_reg[m2][14]_i_12_n_6\,
      I2 => \mac1Y_reg[m2][14]_i_10_n_7\,
      I3 => \mac1Y[m2][10]_i_4_n_0\,
      O => \mac1Y[m2][10]_i_8_n_0\
    );
\mac1Y[m2][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m2][14]_i_11_n_7\,
      I1 => \mac1Y_reg[m2][14]_i_12_n_7\,
      I2 => \mac1Y_reg[m2][10]_i_10_n_4\,
      I3 => \mac1Y[m2][10]_i_5_n_0\,
      O => \mac1Y[m2][10]_i_9_n_0\
    );
\mac1Y[m2][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_8_Y(2),
      I1 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][14]_i_13_n_0\
    );
\mac1Y[m2][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_8_Y(2),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_8_Y(1),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][14]_i_14_n_0\
    );
\mac1Y[m2][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(2),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_8_Y(1),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_8_Y(0),
      I5 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][14]_i_15_n_0\
    );
\mac1Y[m2][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_8_Y(2),
      O => \mac1Y[m2][14]_i_16_n_0\
    );
\mac1Y[m2][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_8_Y(1),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_8_Y(2),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][14]_i_17_n_0\
    );
\mac1Y[m2][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_8_Y(0),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => Kernel_8_Y(2),
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_8_Y(1),
      O => \mac1Y[m2][14]_i_18_n_0\
    );
\mac1Y[m2][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_8_Y(7),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_8_Y(6),
      I3 => \tpd1_reg[vTap0x]\(3),
      O => \mac1Y[m2][14]_i_19_n_0\
    );
\mac1Y[m2][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m2][16]_i_8_n_5\,
      I1 => \mac1Y_reg[m2][16]_i_5_n_5\,
      O => \mac1Y[m2][14]_i_2_n_0\
    );
\mac1Y[m2][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_8_Y(7),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_8_Y(6),
      I3 => \tpd1_reg[vTap0x]\(2),
      O => \mac1Y[m2][14]_i_20_n_0\
    );
\mac1Y[m2][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_8_Y(7),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => Kernel_8_Y(6),
      I3 => \tpd1_reg[vTap0x]\(1),
      O => \mac1Y[m2][14]_i_21_n_0\
    );
\mac1Y[m2][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_8_Y(7),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_8_Y(6),
      O => \mac1Y[m2][14]_i_22_n_0\
    );
\mac1Y[m2][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(1),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_8_Y(7),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_8_Y(6),
      O => \mac1Y[m2][14]_i_23_n_0\
    );
\mac1Y[m2][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_8_Y(7),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_8_Y(6),
      O => \mac1Y[m2][14]_i_24_n_0\
    );
\mac1Y[m2][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_8_Y(6),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_8_Y(7),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m2][14]_i_25_n_0\
    );
\mac1Y[m2][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(5),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_8_Y(4),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_8_Y(3),
      I5 => \tpd1_reg[vTap0x]\(6),
      O => \mac1Y[m2][14]_i_26_n_0\
    );
\mac1Y[m2][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(5),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_8_Y(4),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_8_Y(3),
      I5 => \tpd1_reg[vTap0x]\(5),
      O => \mac1Y[m2][14]_i_27_n_0\
    );
\mac1Y[m2][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(5),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_8_Y(4),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_8_Y(3),
      I5 => \tpd1_reg[vTap0x]\(4),
      O => \mac1Y[m2][14]_i_28_n_0\
    );
\mac1Y[m2][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(5),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_8_Y(4),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_8_Y(3),
      I5 => \tpd1_reg[vTap0x]\(3),
      O => \mac1Y[m2][14]_i_29_n_0\
    );
\mac1Y[m2][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m2][16]_i_8_n_6\,
      I1 => \mac1Y_reg[m2][16]_i_5_n_6\,
      O => \mac1Y[m2][14]_i_3_n_0\
    );
\mac1Y[m2][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m2][14]_i_26_n_0\,
      I1 => Kernel_8_Y(4),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => \mac1Y[m2][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_8_Y(3),
      O => \mac1Y[m2][14]_i_30_n_0\
    );
\mac1Y[m2][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m2][14]_i_27_n_0\,
      I1 => Kernel_8_Y(4),
      I2 => \tpd1_reg[vTap0x]\(5),
      I3 => \mac1Y[m2][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap0x]\(6),
      I5 => Kernel_8_Y(3),
      O => \mac1Y[m2][14]_i_31_n_0\
    );
\mac1Y[m2][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m2][14]_i_28_n_0\,
      I1 => Kernel_8_Y(4),
      I2 => \tpd1_reg[vTap0x]\(4),
      I3 => \mac1Y[m2][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap0x]\(5),
      I5 => Kernel_8_Y(3),
      O => \mac1Y[m2][14]_i_32_n_0\
    );
\mac1Y[m2][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m2][14]_i_29_n_0\,
      I1 => Kernel_8_Y(4),
      I2 => \tpd1_reg[vTap0x]\(3),
      I3 => \mac1Y[m2][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap0x]\(4),
      I5 => Kernel_8_Y(3),
      O => \mac1Y[m2][14]_i_33_n_0\
    );
\mac1Y[m2][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => Kernel_8_Y(5),
      O => \mac1Y[m2][14]_i_34_n_0\
    );
\mac1Y[m2][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => Kernel_8_Y(5),
      O => \mac1Y[m2][14]_i_35_n_0\
    );
\mac1Y[m2][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_8_Y(5),
      O => \mac1Y[m2][14]_i_36_n_0\
    );
\mac1Y[m2][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => Kernel_8_Y(5),
      O => \mac1Y[m2][14]_i_37_n_0\
    );
\mac1Y[m2][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m2][16]_i_5_n_7\,
      I1 => \mac1Y_reg[m2][16]_i_8_n_7\,
      I2 => \mac1Y_reg[m2][14]_i_10_n_0\,
      O => \mac1Y[m2][14]_i_4_n_0\
    );
\mac1Y[m2][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m2][14]_i_11_n_4\,
      I1 => \mac1Y_reg[m2][14]_i_12_n_4\,
      I2 => \mac1Y_reg[m2][14]_i_10_n_5\,
      O => \mac1Y[m2][14]_i_5_n_0\
    );
\mac1Y[m2][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1Y_reg[m2][16]_i_8_n_5\,
      I1 => \mac1Y_reg[m2][16]_i_5_n_5\,
      I2 => \mac1Y_reg[m2][16]_i_5_n_4\,
      I3 => \mac1Y_reg[m2][16]_i_8_n_0\,
      O => \mac1Y[m2][14]_i_6_n_0\
    );
\mac1Y[m2][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1Y_reg[m2][16]_i_8_n_6\,
      I1 => \mac1Y_reg[m2][16]_i_5_n_6\,
      I2 => \mac1Y_reg[m2][16]_i_5_n_5\,
      I3 => \mac1Y_reg[m2][16]_i_8_n_5\,
      O => \mac1Y[m2][14]_i_7_n_0\
    );
\mac1Y[m2][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac1Y_reg[m2][14]_i_10_n_0\,
      I1 => \mac1Y_reg[m2][16]_i_8_n_7\,
      I2 => \mac1Y_reg[m2][16]_i_5_n_7\,
      I3 => \mac1Y_reg[m2][16]_i_5_n_6\,
      I4 => \mac1Y_reg[m2][16]_i_8_n_6\,
      O => \mac1Y[m2][14]_i_8_n_0\
    );
\mac1Y[m2][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y[m2][14]_i_5_n_0\,
      I1 => \mac1Y_reg[m2][16]_i_8_n_7\,
      I2 => \mac1Y_reg[m2][16]_i_5_n_7\,
      I3 => \mac1Y_reg[m2][14]_i_10_n_0\,
      O => \mac1Y[m2][14]_i_9_n_0\
    );
\mac1Y[m2][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_8_Y(7),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_8_Y(6),
      I3 => \tpd1_reg[vTap0x]\(6),
      O => \mac1Y[m2][16]_i_10_n_0\
    );
\mac1Y[m2][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_8_Y(7),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_8_Y(6),
      I3 => \tpd1_reg[vTap0x]\(5),
      O => \mac1Y[m2][16]_i_11_n_0\
    );
\mac1Y[m2][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_8_Y(7),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_8_Y(6),
      I3 => \tpd1_reg[vTap0x]\(4),
      O => \mac1Y[m2][16]_i_12_n_0\
    );
\mac1Y[m2][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_8_Y(6),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_8_Y(7),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][16]_i_13_n_0\
    );
\mac1Y[m2][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_8_Y(7),
      I3 => \tpd1_reg[vTap0x]\(7),
      I4 => Kernel_8_Y(6),
      O => \mac1Y[m2][16]_i_14_n_0\
    );
\mac1Y[m2][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_8_Y(7),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_8_Y(6),
      O => \mac1Y[m2][16]_i_15_n_0\
    );
\mac1Y[m2][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_8_Y(7),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_8_Y(6),
      O => \mac1Y[m2][16]_i_16_n_0\
    );
\mac1Y[m2][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_8_Y(5),
      I1 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][16]_i_17_n_0\
    );
\mac1Y[m2][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_8_Y(5),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_8_Y(4),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][16]_i_18_n_0\
    );
\mac1Y[m2][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_8_Y(5),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_8_Y(4),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_8_Y(3),
      I5 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][16]_i_19_n_0\
    );
\mac1Y[m2][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_8_Y(5),
      O => \mac1Y[m2][16]_i_20_n_0\
    );
\mac1Y[m2][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_8_Y(4),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_8_Y(5),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][16]_i_21_n_0\
    );
\mac1Y[m2][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_8_Y(3),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => Kernel_8_Y(5),
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_8_Y(4),
      O => \mac1Y[m2][16]_i_22_n_0\
    );
\mac1Y[m2][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac1Y_reg[m2][16]_i_2_n_6\,
      O => \mac1Y[m2][16]_i_3_n_0\
    );
\mac1Y[m2][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac1Y_reg[m2][16]_i_8_n_0\,
      I1 => \mac1Y_reg[m2][16]_i_5_n_4\,
      I2 => \mac1Y_reg[m2][16]_i_2_n_7\,
      O => \mac1Y[m2][16]_i_4_n_0\
    );
\mac1Y[m2][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_8_Y(7),
      O => \mac1Y[m2][16]_i_6_n_0\
    );
\mac1Y[m2][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_8_Y(7),
      O => \mac1Y[m2][16]_i_7_n_0\
    );
\mac1Y[m2][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_8_Y(7),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_8_Y(6),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m2][16]_i_9_n_0\
    );
\mac1Y[m2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_8_Y(1),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_8_Y(2),
      I3 => \tpd1_reg[vTap0x]\(1),
      I4 => \tpd1_reg[vTap0x]\(3),
      I5 => Kernel_8_Y(0),
      O => \mac1Y[m2][2]_i_2_n_0\
    );
\mac1Y[m2][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_8_Y(1),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_8_Y(2),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m2][2]_i_3_n_0\
    );
\mac1Y[m2][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_8_Y(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      O => \mac1Y[m2][2]_i_4_n_0\
    );
\mac1Y[m2][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \mac1Y[m2][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_8_Y(1),
      I4 => \tpd1_reg[vTap0x]\(0),
      I5 => Kernel_8_Y(2),
      O => \mac1Y[m2][2]_i_5_n_0\
    );
\mac1Y[m2][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_8_Y(2),
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_8_Y(1),
      I4 => Kernel_8_Y(0),
      I5 => \tpd1_reg[vTap0x]\(2),
      O => \mac1Y[m2][2]_i_6_n_0\
    );
\mac1Y[m2][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_8_Y(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_8_Y(1),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m2][2]_i_7_n_0\
    );
\mac1Y[m2][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_8_Y(0),
      O => \mac1Y[m2][2]_i_8_n_0\
    );
\mac1Y[m2][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_8_Y(0),
      O => \mac1Y[m2][2]_i_9_n_0\
    );
\mac1Y[m2][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m2][10]_i_11_n_5\,
      I1 => \mac1Y_reg[m2][10]_i_10_n_6\,
      O => \mac1Y[m2][6]_i_2_n_0\
    );
\mac1Y[m2][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m2][10]_i_10_n_7\,
      I1 => \mac1Y_reg[m2][10]_i_11_n_6\,
      O => \mac1Y[m2][6]_i_3_n_0\
    );
\mac1Y[m2][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m2][2]_i_1_n_4\,
      I1 => \mac1Y_reg[m2][10]_i_11_n_7\,
      O => \mac1Y[m2][6]_i_4_n_0\
    );
\mac1Y[m2][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_8_Y(6),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => \mac1Y_reg[m2][10]_i_11_n_4\,
      I3 => \mac1Y_reg[m2][10]_i_10_n_5\,
      I4 => \mac1Y[m2][6]_i_2_n_0\,
      O => \mac1Y[m2][6]_i_5_n_0\
    );
\mac1Y[m2][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac1Y_reg[m2][10]_i_11_n_5\,
      I1 => \mac1Y_reg[m2][10]_i_10_n_6\,
      I2 => \mac1Y_reg[m2][10]_i_10_n_7\,
      I3 => \mac1Y_reg[m2][10]_i_11_n_6\,
      O => \mac1Y[m2][6]_i_6_n_0\
    );
\mac1Y[m2][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1Y_reg[m2][2]_i_1_n_4\,
      I1 => \mac1Y_reg[m2][10]_i_11_n_7\,
      I2 => \mac1Y_reg[m2][10]_i_11_n_6\,
      I3 => \mac1Y_reg[m2][10]_i_10_n_7\,
      O => \mac1Y[m2][6]_i_7_n_0\
    );
\mac1Y[m2][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac1Y_reg[m2][2]_i_1_n_4\,
      I1 => \mac1Y_reg[m2][10]_i_11_n_7\,
      O => \mac1Y[m2][6]_i_8_n_0\
    );
\mac1Y[m3][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(2),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_7_Y(1),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_7_Y(0),
      I5 => \tpd1_reg[vTap0x]\(6),
      O => \mac1Y[m3][10]_i_12_n_0\
    );
\mac1Y[m3][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(2),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_7_Y(1),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_7_Y(0),
      I5 => \tpd1_reg[vTap0x]\(5),
      O => \mac1Y[m3][10]_i_13_n_0\
    );
\mac1Y[m3][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(2),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_7_Y(1),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_7_Y(0),
      I5 => \tpd1_reg[vTap0x]\(4),
      O => \mac1Y[m3][10]_i_14_n_0\
    );
\mac1Y[m3][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(2),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_7_Y(1),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_7_Y(0),
      I5 => \tpd1_reg[vTap0x]\(3),
      O => \mac1Y[m3][10]_i_15_n_0\
    );
\mac1Y[m3][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m3][10]_i_12_n_0\,
      I1 => Kernel_7_Y(1),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => \mac1Y[m3][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_7_Y(0),
      O => \mac1Y[m3][10]_i_16_n_0\
    );
\mac1Y[m3][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m3][10]_i_13_n_0\,
      I1 => Kernel_7_Y(1),
      I2 => \tpd1_reg[vTap0x]\(5),
      I3 => \mac1Y[m3][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap0x]\(6),
      I5 => Kernel_7_Y(0),
      O => \mac1Y[m3][10]_i_17_n_0\
    );
\mac1Y[m3][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m3][10]_i_14_n_0\,
      I1 => Kernel_7_Y(1),
      I2 => \tpd1_reg[vTap0x]\(4),
      I3 => \mac1Y[m3][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap0x]\(5),
      I5 => Kernel_7_Y(0),
      O => \mac1Y[m3][10]_i_18_n_0\
    );
\mac1Y[m3][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m3][10]_i_15_n_0\,
      I1 => Kernel_7_Y(1),
      I2 => \tpd1_reg[vTap0x]\(3),
      I3 => \mac1Y[m3][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap0x]\(4),
      I5 => Kernel_7_Y(0),
      O => \mac1Y[m3][10]_i_19_n_0\
    );
\mac1Y[m3][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m3][14]_i_11_n_5\,
      I1 => \mac1Y_reg[m3][14]_i_12_n_5\,
      I2 => \mac1Y_reg[m3][14]_i_10_n_6\,
      O => \mac1Y[m3][10]_i_2_n_0\
    );
\mac1Y[m3][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_7_Y(4),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_7_Y(5),
      I3 => \tpd1_reg[vTap0x]\(1),
      I4 => \tpd1_reg[vTap0x]\(3),
      I5 => Kernel_7_Y(3),
      O => \mac1Y[m3][10]_i_20_n_0\
    );
\mac1Y[m3][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_Y(4),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_7_Y(5),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m3][10]_i_21_n_0\
    );
\mac1Y[m3][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_7_Y(3),
      I1 => \tpd1_reg[vTap0x]\(1),
      O => \mac1Y[m3][10]_i_22_n_0\
    );
\mac1Y[m3][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \mac1Y[m3][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_7_Y(4),
      I4 => \tpd1_reg[vTap0x]\(0),
      I5 => Kernel_7_Y(5),
      O => \mac1Y[m3][10]_i_23_n_0\
    );
\mac1Y[m3][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_7_Y(5),
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_7_Y(4),
      I4 => Kernel_7_Y(3),
      I5 => \tpd1_reg[vTap0x]\(2),
      O => \mac1Y[m3][10]_i_24_n_0\
    );
\mac1Y[m3][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_Y(3),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_7_Y(4),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m3][10]_i_25_n_0\
    );
\mac1Y[m3][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_7_Y(3),
      O => \mac1Y[m3][10]_i_26_n_0\
    );
\mac1Y[m3][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => Kernel_7_Y(2),
      O => \mac1Y[m3][10]_i_27_n_0\
    );
\mac1Y[m3][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => Kernel_7_Y(2),
      O => \mac1Y[m3][10]_i_28_n_0\
    );
\mac1Y[m3][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_7_Y(2),
      O => \mac1Y[m3][10]_i_29_n_0\
    );
\mac1Y[m3][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m3][14]_i_11_n_6\,
      I1 => \mac1Y_reg[m3][14]_i_12_n_6\,
      I2 => \mac1Y_reg[m3][14]_i_10_n_7\,
      O => \mac1Y[m3][10]_i_3_n_0\
    );
\mac1Y[m3][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => Kernel_7_Y(2),
      O => \mac1Y[m3][10]_i_30_n_0\
    );
\mac1Y[m3][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_7_Y(3),
      O => \mac1Y[m3][10]_i_31_n_0\
    );
\mac1Y[m3][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m3][14]_i_11_n_7\,
      I1 => \mac1Y_reg[m3][14]_i_12_n_7\,
      I2 => \mac1Y_reg[m3][10]_i_10_n_4\,
      O => \mac1Y[m3][10]_i_4_n_0\
    );
\mac1Y[m3][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_7_Y(6),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => \mac1Y_reg[m3][10]_i_11_n_4\,
      I3 => \mac1Y_reg[m3][10]_i_10_n_5\,
      O => \mac1Y[m3][10]_i_5_n_0\
    );
\mac1Y[m3][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m3][14]_i_11_n_4\,
      I1 => \mac1Y_reg[m3][14]_i_12_n_4\,
      I2 => \mac1Y_reg[m3][14]_i_10_n_5\,
      I3 => \mac1Y[m3][10]_i_2_n_0\,
      O => \mac1Y[m3][10]_i_6_n_0\
    );
\mac1Y[m3][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m3][14]_i_11_n_5\,
      I1 => \mac1Y_reg[m3][14]_i_12_n_5\,
      I2 => \mac1Y_reg[m3][14]_i_10_n_6\,
      I3 => \mac1Y[m3][10]_i_3_n_0\,
      O => \mac1Y[m3][10]_i_7_n_0\
    );
\mac1Y[m3][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m3][14]_i_11_n_6\,
      I1 => \mac1Y_reg[m3][14]_i_12_n_6\,
      I2 => \mac1Y_reg[m3][14]_i_10_n_7\,
      I3 => \mac1Y[m3][10]_i_4_n_0\,
      O => \mac1Y[m3][10]_i_8_n_0\
    );
\mac1Y[m3][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m3][14]_i_11_n_7\,
      I1 => \mac1Y_reg[m3][14]_i_12_n_7\,
      I2 => \mac1Y_reg[m3][10]_i_10_n_4\,
      I3 => \mac1Y[m3][10]_i_5_n_0\,
      O => \mac1Y[m3][10]_i_9_n_0\
    );
\mac1Y[m3][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_7_Y(2),
      I1 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][14]_i_13_n_0\
    );
\mac1Y[m3][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_7_Y(2),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_7_Y(1),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][14]_i_14_n_0\
    );
\mac1Y[m3][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(2),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_7_Y(1),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_7_Y(0),
      I5 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][14]_i_15_n_0\
    );
\mac1Y[m3][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_7_Y(2),
      O => \mac1Y[m3][14]_i_16_n_0\
    );
\mac1Y[m3][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_7_Y(1),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_7_Y(2),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][14]_i_17_n_0\
    );
\mac1Y[m3][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_7_Y(0),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => Kernel_7_Y(2),
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_7_Y(1),
      O => \mac1Y[m3][14]_i_18_n_0\
    );
\mac1Y[m3][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_Y(7),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_7_Y(6),
      I3 => \tpd1_reg[vTap0x]\(3),
      O => \mac1Y[m3][14]_i_19_n_0\
    );
\mac1Y[m3][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m3][16]_i_8_n_5\,
      I1 => \mac1Y_reg[m3][16]_i_5_n_5\,
      O => \mac1Y[m3][14]_i_2_n_0\
    );
\mac1Y[m3][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_7_Y(7),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_7_Y(6),
      I3 => \tpd1_reg[vTap0x]\(2),
      O => \mac1Y[m3][14]_i_20_n_0\
    );
\mac1Y[m3][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_7_Y(7),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => Kernel_7_Y(6),
      I3 => \tpd1_reg[vTap0x]\(1),
      O => \mac1Y[m3][14]_i_21_n_0\
    );
\mac1Y[m3][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_7_Y(7),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_7_Y(6),
      O => \mac1Y[m3][14]_i_22_n_0\
    );
\mac1Y[m3][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(1),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_7_Y(7),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_7_Y(6),
      O => \mac1Y[m3][14]_i_23_n_0\
    );
\mac1Y[m3][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_7_Y(7),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_7_Y(6),
      O => \mac1Y[m3][14]_i_24_n_0\
    );
\mac1Y[m3][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_Y(6),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_7_Y(7),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m3][14]_i_25_n_0\
    );
\mac1Y[m3][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(5),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_7_Y(4),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_7_Y(3),
      I5 => \tpd1_reg[vTap0x]\(6),
      O => \mac1Y[m3][14]_i_26_n_0\
    );
\mac1Y[m3][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(5),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_7_Y(4),
      I3 => \tpd1_reg[vTap0x]\(4),
      I4 => Kernel_7_Y(3),
      I5 => \tpd1_reg[vTap0x]\(5),
      O => \mac1Y[m3][14]_i_27_n_0\
    );
\mac1Y[m3][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(5),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_7_Y(4),
      I3 => \tpd1_reg[vTap0x]\(3),
      I4 => Kernel_7_Y(3),
      I5 => \tpd1_reg[vTap0x]\(4),
      O => \mac1Y[m3][14]_i_28_n_0\
    );
\mac1Y[m3][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(5),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_7_Y(4),
      I3 => \tpd1_reg[vTap0x]\(2),
      I4 => Kernel_7_Y(3),
      I5 => \tpd1_reg[vTap0x]\(3),
      O => \mac1Y[m3][14]_i_29_n_0\
    );
\mac1Y[m3][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m3][16]_i_8_n_6\,
      I1 => \mac1Y_reg[m3][16]_i_5_n_6\,
      O => \mac1Y[m3][14]_i_3_n_0\
    );
\mac1Y[m3][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m3][14]_i_26_n_0\,
      I1 => Kernel_7_Y(4),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => \mac1Y[m3][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_7_Y(3),
      O => \mac1Y[m3][14]_i_30_n_0\
    );
\mac1Y[m3][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m3][14]_i_27_n_0\,
      I1 => Kernel_7_Y(4),
      I2 => \tpd1_reg[vTap0x]\(5),
      I3 => \mac1Y[m3][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap0x]\(6),
      I5 => Kernel_7_Y(3),
      O => \mac1Y[m3][14]_i_31_n_0\
    );
\mac1Y[m3][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m3][14]_i_28_n_0\,
      I1 => Kernel_7_Y(4),
      I2 => \tpd1_reg[vTap0x]\(4),
      I3 => \mac1Y[m3][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap0x]\(5),
      I5 => Kernel_7_Y(3),
      O => \mac1Y[m3][14]_i_32_n_0\
    );
\mac1Y[m3][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac1Y[m3][14]_i_29_n_0\,
      I1 => Kernel_7_Y(4),
      I2 => \tpd1_reg[vTap0x]\(3),
      I3 => \mac1Y[m3][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap0x]\(4),
      I5 => Kernel_7_Y(3),
      O => \mac1Y[m3][14]_i_33_n_0\
    );
\mac1Y[m3][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => Kernel_7_Y(5),
      O => \mac1Y[m3][14]_i_34_n_0\
    );
\mac1Y[m3][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => Kernel_7_Y(5),
      O => \mac1Y[m3][14]_i_35_n_0\
    );
\mac1Y[m3][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_7_Y(5),
      O => \mac1Y[m3][14]_i_36_n_0\
    );
\mac1Y[m3][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => Kernel_7_Y(5),
      O => \mac1Y[m3][14]_i_37_n_0\
    );
\mac1Y[m3][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m3][16]_i_5_n_7\,
      I1 => \mac1Y_reg[m3][16]_i_8_n_7\,
      I2 => \mac1Y_reg[m3][14]_i_10_n_0\,
      O => \mac1Y[m3][14]_i_4_n_0\
    );
\mac1Y[m3][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m3][14]_i_11_n_4\,
      I1 => \mac1Y_reg[m3][14]_i_12_n_4\,
      I2 => \mac1Y_reg[m3][14]_i_10_n_5\,
      O => \mac1Y[m3][14]_i_5_n_0\
    );
\mac1Y[m3][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1Y_reg[m3][16]_i_8_n_5\,
      I1 => \mac1Y_reg[m3][16]_i_5_n_5\,
      I2 => \mac1Y_reg[m3][16]_i_5_n_4\,
      I3 => \mac1Y_reg[m3][16]_i_8_n_0\,
      O => \mac1Y[m3][14]_i_6_n_0\
    );
\mac1Y[m3][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1Y_reg[m3][16]_i_8_n_6\,
      I1 => \mac1Y_reg[m3][16]_i_5_n_6\,
      I2 => \mac1Y_reg[m3][16]_i_5_n_5\,
      I3 => \mac1Y_reg[m3][16]_i_8_n_5\,
      O => \mac1Y[m3][14]_i_7_n_0\
    );
\mac1Y[m3][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac1Y_reg[m3][14]_i_10_n_0\,
      I1 => \mac1Y_reg[m3][16]_i_8_n_7\,
      I2 => \mac1Y_reg[m3][16]_i_5_n_7\,
      I3 => \mac1Y_reg[m3][16]_i_5_n_6\,
      I4 => \mac1Y_reg[m3][16]_i_8_n_6\,
      O => \mac1Y[m3][14]_i_8_n_0\
    );
\mac1Y[m3][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y[m3][14]_i_5_n_0\,
      I1 => \mac1Y_reg[m3][16]_i_8_n_7\,
      I2 => \mac1Y_reg[m3][16]_i_5_n_7\,
      I3 => \mac1Y_reg[m3][14]_i_10_n_0\,
      O => \mac1Y[m3][14]_i_9_n_0\
    );
\mac1Y[m3][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_Y(7),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_7_Y(6),
      I3 => \tpd1_reg[vTap0x]\(6),
      O => \mac1Y[m3][16]_i_10_n_0\
    );
\mac1Y[m3][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_Y(7),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_7_Y(6),
      I3 => \tpd1_reg[vTap0x]\(5),
      O => \mac1Y[m3][16]_i_11_n_0\
    );
\mac1Y[m3][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_Y(7),
      I1 => \tpd1_reg[vTap0x]\(3),
      I2 => Kernel_7_Y(6),
      I3 => \tpd1_reg[vTap0x]\(4),
      O => \mac1Y[m3][16]_i_12_n_0\
    );
\mac1Y[m3][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_7_Y(6),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_7_Y(7),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][16]_i_13_n_0\
    );
\mac1Y[m3][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(5),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_7_Y(7),
      I3 => \tpd1_reg[vTap0x]\(7),
      I4 => Kernel_7_Y(6),
      O => \mac1Y[m3][16]_i_14_n_0\
    );
\mac1Y[m3][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(4),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_7_Y(7),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_7_Y(6),
      O => \mac1Y[m3][16]_i_15_n_0\
    );
\mac1Y[m3][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => \tpd1_reg[vTap0x]\(4),
      I2 => Kernel_7_Y(7),
      I3 => \tpd1_reg[vTap0x]\(5),
      I4 => Kernel_7_Y(6),
      O => \mac1Y[m3][16]_i_16_n_0\
    );
\mac1Y[m3][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_7_Y(5),
      I1 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][16]_i_17_n_0\
    );
\mac1Y[m3][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_7_Y(5),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_7_Y(4),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][16]_i_18_n_0\
    );
\mac1Y[m3][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_7_Y(5),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => Kernel_7_Y(4),
      I3 => \tpd1_reg[vTap0x]\(6),
      I4 => Kernel_7_Y(3),
      I5 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][16]_i_19_n_0\
    );
\mac1Y[m3][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_7_Y(5),
      O => \mac1Y[m3][16]_i_20_n_0\
    );
\mac1Y[m3][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_7_Y(4),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_7_Y(5),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][16]_i_21_n_0\
    );
\mac1Y[m3][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_7_Y(3),
      I1 => \tpd1_reg[vTap0x]\(5),
      I2 => \tpd1_reg[vTap0x]\(6),
      I3 => Kernel_7_Y(5),
      I4 => \tpd1_reg[vTap0x]\(7),
      I5 => Kernel_7_Y(4),
      O => \mac1Y[m3][16]_i_22_n_0\
    );
\mac1Y[m3][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac1Y_reg[m3][16]_i_2_n_6\,
      O => \mac1Y[m3][16]_i_3_n_0\
    );
\mac1Y[m3][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac1Y_reg[m3][16]_i_8_n_0\,
      I1 => \mac1Y_reg[m3][16]_i_5_n_4\,
      I2 => \mac1Y_reg[m3][16]_i_2_n_7\,
      O => \mac1Y[m3][16]_i_4_n_0\
    );
\mac1Y[m3][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_7_Y(7),
      O => \mac1Y[m3][16]_i_6_n_0\
    );
\mac1Y[m3][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(7),
      I1 => Kernel_7_Y(7),
      O => \mac1Y[m3][16]_i_7_n_0\
    );
\mac1Y[m3][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_7_Y(7),
      I1 => \tpd1_reg[vTap0x]\(6),
      I2 => Kernel_7_Y(6),
      I3 => \tpd1_reg[vTap0x]\(7),
      O => \mac1Y[m3][16]_i_9_n_0\
    );
\mac1Y[m3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_7_Y(1),
      I1 => \tpd1_reg[vTap0x]\(2),
      I2 => Kernel_7_Y(2),
      I3 => \tpd1_reg[vTap0x]\(1),
      I4 => \tpd1_reg[vTap0x]\(3),
      I5 => Kernel_7_Y(0),
      O => \mac1Y[m3][2]_i_2_n_0\
    );
\mac1Y[m3][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_Y(1),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_7_Y(2),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m3][2]_i_3_n_0\
    );
\mac1Y[m3][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_7_Y(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      O => \mac1Y[m3][2]_i_4_n_0\
    );
\mac1Y[m3][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(2),
      I1 => \mac1Y[m3][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_7_Y(1),
      I4 => \tpd1_reg[vTap0x]\(0),
      I5 => Kernel_7_Y(2),
      O => \mac1Y[m3][2]_i_5_n_0\
    );
\mac1Y[m3][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_7_Y(2),
      I2 => \tpd1_reg[vTap0x]\(1),
      I3 => Kernel_7_Y(1),
      I4 => Kernel_7_Y(0),
      I5 => \tpd1_reg[vTap0x]\(2),
      O => \mac1Y[m3][2]_i_6_n_0\
    );
\mac1Y[m3][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_7_Y(0),
      I1 => \tpd1_reg[vTap0x]\(1),
      I2 => Kernel_7_Y(1),
      I3 => \tpd1_reg[vTap0x]\(0),
      O => \mac1Y[m3][2]_i_7_n_0\
    );
\mac1Y[m3][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(0),
      I1 => Kernel_7_Y(0),
      O => \mac1Y[m3][2]_i_8_n_0\
    );
\mac1Y[m3][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap0x]\(3),
      I1 => Kernel_7_Y(0),
      O => \mac1Y[m3][2]_i_9_n_0\
    );
\mac1Y[m3][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m3][10]_i_11_n_5\,
      I1 => \mac1Y_reg[m3][10]_i_10_n_6\,
      O => \mac1Y[m3][6]_i_2_n_0\
    );
\mac1Y[m3][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m3][10]_i_10_n_7\,
      I1 => \mac1Y_reg[m3][10]_i_11_n_6\,
      O => \mac1Y[m3][6]_i_3_n_0\
    );
\mac1Y[m3][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac1Y_reg[m3][2]_i_1_n_4\,
      I1 => \mac1Y_reg[m3][10]_i_11_n_7\,
      O => \mac1Y[m3][6]_i_4_n_0\
    );
\mac1Y[m3][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_7_Y(6),
      I1 => \tpd1_reg[vTap0x]\(0),
      I2 => \mac1Y_reg[m3][10]_i_11_n_4\,
      I3 => \mac1Y_reg[m3][10]_i_10_n_5\,
      I4 => \mac1Y[m3][6]_i_2_n_0\,
      O => \mac1Y[m3][6]_i_5_n_0\
    );
\mac1Y[m3][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac1Y_reg[m3][10]_i_11_n_5\,
      I1 => \mac1Y_reg[m3][10]_i_10_n_6\,
      I2 => \mac1Y_reg[m3][10]_i_10_n_7\,
      I3 => \mac1Y_reg[m3][10]_i_11_n_6\,
      O => \mac1Y[m3][6]_i_6_n_0\
    );
\mac1Y[m3][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac1Y_reg[m3][2]_i_1_n_4\,
      I1 => \mac1Y_reg[m3][10]_i_11_n_7\,
      I2 => \mac1Y_reg[m3][10]_i_11_n_6\,
      I3 => \mac1Y_reg[m3][10]_i_10_n_7\,
      O => \mac1Y[m3][6]_i_7_n_0\
    );
\mac1Y[m3][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac1Y_reg[m3][2]_i_1_n_4\,
      I1 => \mac1Y_reg[m3][10]_i_11_n_7\,
      O => \mac1Y[m3][6]_i_8_n_0\
    );
\mac1Y[mac][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][10]\,
      I1 => \mac1Y_reg[m3]__0\(10),
      I2 => \mac1Y_reg[m1]__0\(10),
      O => \mac1Y[mac][11]_i_2_n_0\
    );
\mac1Y[mac][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][9]\,
      I1 => \mac1Y_reg[m3]__0\(9),
      I2 => \mac1Y_reg[m1]__0\(9),
      O => \mac1Y[mac][11]_i_3_n_0\
    );
\mac1Y[mac][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][8]\,
      I1 => \mac1Y_reg[m3]__0\(8),
      I2 => \mac1Y_reg[m1]__0\(8),
      O => \mac1Y[mac][11]_i_4_n_0\
    );
\mac1Y[mac][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][7]\,
      I1 => \mac1Y_reg[m3]__0\(7),
      I2 => \mac1Y_reg[m1]__0\(7),
      O => \mac1Y[mac][11]_i_5_n_0\
    );
\mac1Y[mac][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][11]\,
      I1 => \mac1Y_reg[m3]__0\(11),
      I2 => \mac1Y_reg[m1]__0\(11),
      I3 => \mac1Y[mac][11]_i_2_n_0\,
      O => \mac1Y[mac][11]_i_6_n_0\
    );
\mac1Y[mac][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][10]\,
      I1 => \mac1Y_reg[m3]__0\(10),
      I2 => \mac1Y_reg[m1]__0\(10),
      I3 => \mac1Y[mac][11]_i_3_n_0\,
      O => \mac1Y[mac][11]_i_7_n_0\
    );
\mac1Y[mac][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][9]\,
      I1 => \mac1Y_reg[m3]__0\(9),
      I2 => \mac1Y_reg[m1]__0\(9),
      I3 => \mac1Y[mac][11]_i_4_n_0\,
      O => \mac1Y[mac][11]_i_8_n_0\
    );
\mac1Y[mac][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][8]\,
      I1 => \mac1Y_reg[m3]__0\(8),
      I2 => \mac1Y_reg[m1]__0\(8),
      I3 => \mac1Y[mac][11]_i_5_n_0\,
      O => \mac1Y[mac][11]_i_9_n_0\
    );
\mac1Y[mac][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][14]\,
      I1 => \mac1Y_reg[m3]__0\(14),
      I2 => \mac1Y_reg[m1]__0\(14),
      O => \mac1Y[mac][15]_i_2_n_0\
    );
\mac1Y[mac][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][13]\,
      I1 => \mac1Y_reg[m3]__0\(13),
      I2 => \mac1Y_reg[m1]__0\(13),
      O => \mac1Y[mac][15]_i_3_n_0\
    );
\mac1Y[mac][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][12]\,
      I1 => \mac1Y_reg[m3]__0\(12),
      I2 => \mac1Y_reg[m1]__0\(12),
      O => \mac1Y[mac][15]_i_4_n_0\
    );
\mac1Y[mac][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][11]\,
      I1 => \mac1Y_reg[m3]__0\(11),
      I2 => \mac1Y_reg[m1]__0\(11),
      O => \mac1Y[mac][15]_i_5_n_0\
    );
\mac1Y[mac][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y[mac][15]_i_2_n_0\,
      I1 => \mac1Y_reg[m3]__0\(15),
      I2 => \mac1Y_reg[m_n_0_2][15]\,
      I3 => \mac1Y_reg[m1]__0\(15),
      O => \mac1Y[mac][15]_i_6_n_0\
    );
\mac1Y[mac][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][14]\,
      I1 => \mac1Y_reg[m3]__0\(14),
      I2 => \mac1Y_reg[m1]__0\(14),
      I3 => \mac1Y[mac][15]_i_3_n_0\,
      O => \mac1Y[mac][15]_i_7_n_0\
    );
\mac1Y[mac][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][13]\,
      I1 => \mac1Y_reg[m3]__0\(13),
      I2 => \mac1Y_reg[m1]__0\(13),
      I3 => \mac1Y[mac][15]_i_4_n_0\,
      O => \mac1Y[mac][15]_i_8_n_0\
    );
\mac1Y[mac][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][12]\,
      I1 => \mac1Y_reg[m3]__0\(12),
      I2 => \mac1Y_reg[m1]__0\(12),
      I3 => \mac1Y[mac][15]_i_5_n_0\,
      O => \mac1Y[mac][15]_i_9_n_0\
    );
\mac1Y[mac][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \mac1Y_reg[m1]__0\(15),
      I1 => \mac1Y_reg[m3]__0\(15),
      I2 => \mac1Y_reg[m_n_0_2][15]\,
      I3 => \mac1Y_reg[m3]__0\(16),
      I4 => \mac1Y_reg[m_n_0_2][16]\,
      I5 => \mac1Y_reg[m1]__0\(16),
      O => \mac1Y[mac][16]_i_2_n_0\
    );
\mac1Y[mac][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][2]\,
      I1 => \mac1Y_reg[m3]__0\(2),
      I2 => \mac1Y_reg[m1]__0\(2),
      O => \mac1Y[mac][3]_i_2_n_0\
    );
\mac1Y[mac][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][1]\,
      I1 => \mac1Y_reg[m3]__0\(1),
      I2 => \mac1Y_reg[m1]__0\(1),
      O => \mac1Y[mac][3]_i_3_n_0\
    );
\mac1Y[mac][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][0]\,
      I1 => \mac1Y_reg[m3]__0\(0),
      I2 => \mac1Y_reg[m1]__0\(0),
      O => \mac1Y[mac][3]_i_4_n_0\
    );
\mac1Y[mac][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][3]\,
      I1 => \mac1Y_reg[m3]__0\(3),
      I2 => \mac1Y_reg[m1]__0\(3),
      I3 => \mac1Y[mac][3]_i_2_n_0\,
      O => \mac1Y[mac][3]_i_5_n_0\
    );
\mac1Y[mac][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][2]\,
      I1 => \mac1Y_reg[m3]__0\(2),
      I2 => \mac1Y_reg[m1]__0\(2),
      I3 => \mac1Y[mac][3]_i_3_n_0\,
      O => \mac1Y[mac][3]_i_6_n_0\
    );
\mac1Y[mac][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][1]\,
      I1 => \mac1Y_reg[m3]__0\(1),
      I2 => \mac1Y_reg[m1]__0\(1),
      I3 => \mac1Y[mac][3]_i_4_n_0\,
      O => \mac1Y[mac][3]_i_7_n_0\
    );
\mac1Y[mac][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][0]\,
      I1 => \mac1Y_reg[m3]__0\(0),
      I2 => \mac1Y_reg[m1]__0\(0),
      O => \mac1Y[mac][3]_i_8_n_0\
    );
\mac1Y[mac][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][6]\,
      I1 => \mac1Y_reg[m3]__0\(6),
      I2 => \mac1Y_reg[m1]__0\(6),
      O => \mac1Y[mac][7]_i_2_n_0\
    );
\mac1Y[mac][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][5]\,
      I1 => \mac1Y_reg[m3]__0\(5),
      I2 => \mac1Y_reg[m1]__0\(5),
      O => \mac1Y[mac][7]_i_3_n_0\
    );
\mac1Y[mac][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][4]\,
      I1 => \mac1Y_reg[m3]__0\(4),
      I2 => \mac1Y_reg[m1]__0\(4),
      O => \mac1Y[mac][7]_i_4_n_0\
    );
\mac1Y[mac][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][3]\,
      I1 => \mac1Y_reg[m3]__0\(3),
      I2 => \mac1Y_reg[m1]__0\(3),
      O => \mac1Y[mac][7]_i_5_n_0\
    );
\mac1Y[mac][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][7]\,
      I1 => \mac1Y_reg[m3]__0\(7),
      I2 => \mac1Y_reg[m1]__0\(7),
      I3 => \mac1Y[mac][7]_i_2_n_0\,
      O => \mac1Y[mac][7]_i_6_n_0\
    );
\mac1Y[mac][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][6]\,
      I1 => \mac1Y_reg[m3]__0\(6),
      I2 => \mac1Y_reg[m1]__0\(6),
      I3 => \mac1Y[mac][7]_i_3_n_0\,
      O => \mac1Y[mac][7]_i_7_n_0\
    );
\mac1Y[mac][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][5]\,
      I1 => \mac1Y_reg[m3]__0\(5),
      I2 => \mac1Y_reg[m1]__0\(5),
      I3 => \mac1Y[mac][7]_i_4_n_0\,
      O => \mac1Y[mac][7]_i_8_n_0\
    );
\mac1Y[mac][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac1Y_reg[m_n_0_2][4]\,
      I1 => \mac1Y_reg[m3]__0\(4),
      I2 => \mac1Y_reg[m1]__0\(4),
      I3 => \mac1Y[mac][7]_i_5_n_0\,
      O => \mac1Y[mac][7]_i_9_n_0\
    );
\mac1Y_reg[m1][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(0),
      Q => \mac1Y_reg[m1]__0\(0)
    );
\mac1Y_reg[m1][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(10),
      Q => \mac1Y_reg[m1]__0\(10)
    );
\mac1Y_reg[m1][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m1][6]_i_1_n_0\,
      CO(3) => \mac1Y_reg[m1][10]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m1][10]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m1][10]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m1][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m1][10]_i_2_n_0\,
      DI(2) => \mac1Y[m1][10]_i_3_n_0\,
      DI(1) => \mac1Y[m1][10]_i_4_n_0\,
      DI(0) => \mac1Y[m1][10]_i_5_n_0\,
      O(3 downto 0) => \mac1Y_reg[m1]0\(10 downto 7),
      S(3) => \mac1Y[m1][10]_i_6_n_0\,
      S(2) => \mac1Y[m1][10]_i_7_n_0\,
      S(1) => \mac1Y[m1][10]_i_8_n_0\,
      S(0) => \mac1Y[m1][10]_i_9_n_0\
    );
\mac1Y_reg[m1][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m1][2]_i_1_n_0\,
      CO(3) => \mac1Y_reg[m1][10]_i_10_n_0\,
      CO(2) => \mac1Y_reg[m1][10]_i_10_n_1\,
      CO(1) => \mac1Y_reg[m1][10]_i_10_n_2\,
      CO(0) => \mac1Y_reg[m1][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m1][10]_i_12_n_0\,
      DI(2) => \mac1Y[m1][10]_i_13_n_0\,
      DI(1) => \mac1Y[m1][10]_i_14_n_0\,
      DI(0) => \mac1Y[m1][10]_i_15_n_0\,
      O(3) => \mac1Y_reg[m1][10]_i_10_n_4\,
      O(2) => \mac1Y_reg[m1][10]_i_10_n_5\,
      O(1) => \mac1Y_reg[m1][10]_i_10_n_6\,
      O(0) => \mac1Y_reg[m1][10]_i_10_n_7\,
      S(3) => \mac1Y[m1][10]_i_16_n_0\,
      S(2) => \mac1Y[m1][10]_i_17_n_0\,
      S(1) => \mac1Y[m1][10]_i_18_n_0\,
      S(0) => \mac1Y[m1][10]_i_19_n_0\
    );
\mac1Y_reg[m1][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m1][10]_i_11_n_0\,
      CO(2) => \mac1Y_reg[m1][10]_i_11_n_1\,
      CO(1) => \mac1Y_reg[m1][10]_i_11_n_2\,
      CO(0) => \mac1Y_reg[m1][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m1][10]_i_20_n_0\,
      DI(2) => \mac1Y[m1][10]_i_21_n_0\,
      DI(1) => \mac1Y[m1][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[m1][10]_i_11_n_4\,
      O(2) => \mac1Y_reg[m1][10]_i_11_n_5\,
      O(1) => \mac1Y_reg[m1][10]_i_11_n_6\,
      O(0) => \mac1Y_reg[m1][10]_i_11_n_7\,
      S(3) => \mac1Y[m1][10]_i_23_n_0\,
      S(2) => \mac1Y[m1][10]_i_24_n_0\,
      S(1) => \mac1Y[m1][10]_i_25_n_0\,
      S(0) => \mac1Y[m1][10]_i_26_n_0\
    );
\mac1Y_reg[m1][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(11),
      Q => \mac1Y_reg[m1]__0\(11)
    );
\mac1Y_reg[m1][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(12),
      Q => \mac1Y_reg[m1]__0\(12)
    );
\mac1Y_reg[m1][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(13),
      Q => \mac1Y_reg[m1]__0\(13)
    );
\mac1Y_reg[m1][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(14),
      Q => \mac1Y_reg[m1]__0\(14)
    );
\mac1Y_reg[m1][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m1][10]_i_1_n_0\,
      CO(3) => \mac1Y_reg[m1][14]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m1][14]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m1][14]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m1][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m1][14]_i_2_n_0\,
      DI(2) => \mac1Y[m1][14]_i_3_n_0\,
      DI(1) => \mac1Y[m1][14]_i_4_n_0\,
      DI(0) => \mac1Y[m1][14]_i_5_n_0\,
      O(3 downto 0) => \mac1Y_reg[m1]0\(14 downto 11),
      S(3) => \mac1Y[m1][14]_i_6_n_0\,
      S(2) => \mac1Y[m1][14]_i_7_n_0\,
      S(1) => \mac1Y[m1][14]_i_8_n_0\,
      S(0) => \mac1Y[m1][14]_i_9_n_0\
    );
\mac1Y_reg[m1][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m1][10]_i_10_n_0\,
      CO(3) => \mac1Y_reg[m1][14]_i_10_n_0\,
      CO(2) => \NLW_mac1Y_reg[m1][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac1Y_reg[m1][14]_i_10_n_2\,
      CO(0) => \mac1Y_reg[m1][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1Y[m1][14]_i_13_n_0\,
      DI(1) => \mac1Y[m1][14]_i_14_n_0\,
      DI(0) => \mac1Y[m1][14]_i_15_n_0\,
      O(3) => \NLW_mac1Y_reg[m1][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac1Y_reg[m1][14]_i_10_n_5\,
      O(1) => \mac1Y_reg[m1][14]_i_10_n_6\,
      O(0) => \mac1Y_reg[m1][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac1Y[m1][14]_i_16_n_0\,
      S(1) => \mac1Y[m1][14]_i_17_n_0\,
      S(0) => \mac1Y[m1][14]_i_18_n_0\
    );
\mac1Y_reg[m1][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m1][14]_i_11_n_0\,
      CO(2) => \mac1Y_reg[m1][14]_i_11_n_1\,
      CO(1) => \mac1Y_reg[m1][14]_i_11_n_2\,
      CO(0) => \mac1Y_reg[m1][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m1][14]_i_19_n_0\,
      DI(2) => \mac1Y[m1][14]_i_20_n_0\,
      DI(1) => \mac1Y[m1][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[m1][14]_i_11_n_4\,
      O(2) => \mac1Y_reg[m1][14]_i_11_n_5\,
      O(1) => \mac1Y_reg[m1][14]_i_11_n_6\,
      O(0) => \mac1Y_reg[m1][14]_i_11_n_7\,
      S(3) => \mac1Y[m1][14]_i_22_n_0\,
      S(2) => \mac1Y[m1][14]_i_23_n_0\,
      S(1) => \mac1Y[m1][14]_i_24_n_0\,
      S(0) => \mac1Y[m1][14]_i_25_n_0\
    );
\mac1Y_reg[m1][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m1][10]_i_11_n_0\,
      CO(3) => \mac1Y_reg[m1][14]_i_12_n_0\,
      CO(2) => \mac1Y_reg[m1][14]_i_12_n_1\,
      CO(1) => \mac1Y_reg[m1][14]_i_12_n_2\,
      CO(0) => \mac1Y_reg[m1][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m1][14]_i_26_n_0\,
      DI(2) => \mac1Y[m1][14]_i_27_n_0\,
      DI(1) => \mac1Y[m1][14]_i_28_n_0\,
      DI(0) => \mac1Y[m1][14]_i_29_n_0\,
      O(3) => \mac1Y_reg[m1][14]_i_12_n_4\,
      O(2) => \mac1Y_reg[m1][14]_i_12_n_5\,
      O(1) => \mac1Y_reg[m1][14]_i_12_n_6\,
      O(0) => \mac1Y_reg[m1][14]_i_12_n_7\,
      S(3) => \mac1Y[m1][14]_i_30_n_0\,
      S(2) => \mac1Y[m1][14]_i_31_n_0\,
      S(1) => \mac1Y[m1][14]_i_32_n_0\,
      S(0) => \mac1Y[m1][14]_i_33_n_0\
    );
\mac1Y_reg[m1][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(15),
      Q => \mac1Y_reg[m1]__0\(15)
    );
\mac1Y_reg[m1][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(16),
      Q => \mac1Y_reg[m1]__0\(16)
    );
\mac1Y_reg[m1][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m1][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac1Y_reg[m1][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1Y_reg[m1][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1Y_reg[m1][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac1Y_reg[m1][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac1Y_reg[m1]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac1Y[m1][16]_i_3_n_0\,
      S(0) => \mac1Y[m1][16]_i_4_n_0\
    );
\mac1Y_reg[m1][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m1][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac1Y_reg[m1][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1Y_reg[m1][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1Y[m1][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac1Y_reg[m1][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac1Y_reg[m1][16]_i_2_n_6\,
      O(0) => \mac1Y_reg[m1][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac1Y[m1][16]_i_7_n_0\
    );
\mac1Y_reg[m1][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m1][14]_i_11_n_0\,
      CO(3) => \mac1Y_reg[m1][16]_i_5_n_0\,
      CO(2) => \mac1Y_reg[m1][16]_i_5_n_1\,
      CO(1) => \mac1Y_reg[m1][16]_i_5_n_2\,
      CO(0) => \mac1Y_reg[m1][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m1][16]_i_9_n_0\,
      DI(2) => \mac1Y[m1][16]_i_10_n_0\,
      DI(1) => \mac1Y[m1][16]_i_11_n_0\,
      DI(0) => \mac1Y[m1][16]_i_12_n_0\,
      O(3) => \mac1Y_reg[m1][16]_i_5_n_4\,
      O(2) => \mac1Y_reg[m1][16]_i_5_n_5\,
      O(1) => \mac1Y_reg[m1][16]_i_5_n_6\,
      O(0) => \mac1Y_reg[m1][16]_i_5_n_7\,
      S(3) => \mac1Y[m1][16]_i_13_n_0\,
      S(2) => \mac1Y[m1][16]_i_14_n_0\,
      S(1) => \mac1Y[m1][16]_i_15_n_0\,
      S(0) => \mac1Y[m1][16]_i_16_n_0\
    );
\mac1Y_reg[m1][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m1][14]_i_12_n_0\,
      CO(3) => \mac1Y_reg[m1][16]_i_8_n_0\,
      CO(2) => \NLW_mac1Y_reg[m1][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac1Y_reg[m1][16]_i_8_n_2\,
      CO(0) => \mac1Y_reg[m1][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1Y[m1][16]_i_17_n_0\,
      DI(1) => \mac1Y[m1][16]_i_18_n_0\,
      DI(0) => \mac1Y[m1][16]_i_19_n_0\,
      O(3) => \NLW_mac1Y_reg[m1][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac1Y_reg[m1][16]_i_8_n_5\,
      O(1) => \mac1Y_reg[m1][16]_i_8_n_6\,
      O(0) => \mac1Y_reg[m1][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac1Y[m1][16]_i_20_n_0\,
      S(1) => \mac1Y[m1][16]_i_21_n_0\,
      S(0) => \mac1Y[m1][16]_i_22_n_0\
    );
\mac1Y_reg[m1][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(1),
      Q => \mac1Y_reg[m1]__0\(1)
    );
\mac1Y_reg[m1][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(2),
      Q => \mac1Y_reg[m1]__0\(2)
    );
\mac1Y_reg[m1][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m1][2]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m1][2]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m1][2]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m1][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m1][2]_i_2_n_0\,
      DI(2) => \mac1Y[m1][2]_i_3_n_0\,
      DI(1) => \mac1Y[m1][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[m1][2]_i_1_n_4\,
      O(2 downto 0) => \mac1Y_reg[m1]0\(2 downto 0),
      S(3) => \mac1Y[m1][2]_i_5_n_0\,
      S(2) => \mac1Y[m1][2]_i_6_n_0\,
      S(1) => \mac1Y[m1][2]_i_7_n_0\,
      S(0) => \mac1Y[m1][2]_i_8_n_0\
    );
\mac1Y_reg[m1][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(3),
      Q => \mac1Y_reg[m1]__0\(3)
    );
\mac1Y_reg[m1][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(4),
      Q => \mac1Y_reg[m1]__0\(4)
    );
\mac1Y_reg[m1][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(5),
      Q => \mac1Y_reg[m1]__0\(5)
    );
\mac1Y_reg[m1][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(6),
      Q => \mac1Y_reg[m1]__0\(6)
    );
\mac1Y_reg[m1][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m1][6]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m1][6]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m1][6]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m1][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m1][6]_i_2_n_0\,
      DI(2) => \mac1Y[m1][6]_i_3_n_0\,
      DI(1) => \mac1Y[m1][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac1Y_reg[m1]0\(6 downto 3),
      S(3) => \mac1Y[m1][6]_i_5_n_0\,
      S(2) => \mac1Y[m1][6]_i_6_n_0\,
      S(1) => \mac1Y[m1][6]_i_7_n_0\,
      S(0) => \mac1Y[m1][6]_i_8_n_0\
    );
\mac1Y_reg[m1][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(7),
      Q => \mac1Y_reg[m1]__0\(7)
    );
\mac1Y_reg[m1][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(8),
      Q => \mac1Y_reg[m1]__0\(8)
    );
\mac1Y_reg[m1][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m1]0\(9),
      Q => \mac1Y_reg[m1]__0\(9)
    );
\mac1Y_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(0),
      Q => \mac1Y_reg[m_n_0_2][0]\
    );
\mac1Y_reg[m2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(10),
      Q => \mac1Y_reg[m_n_0_2][10]\
    );
\mac1Y_reg[m2][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m2][6]_i_1_n_0\,
      CO(3) => \mac1Y_reg[m2][10]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m2][10]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m2][10]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m2][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m2][10]_i_2_n_0\,
      DI(2) => \mac1Y[m2][10]_i_3_n_0\,
      DI(1) => \mac1Y[m2][10]_i_4_n_0\,
      DI(0) => \mac1Y[m2][10]_i_5_n_0\,
      O(3 downto 0) => \mac1Y_reg[m2]0\(10 downto 7),
      S(3) => \mac1Y[m2][10]_i_6_n_0\,
      S(2) => \mac1Y[m2][10]_i_7_n_0\,
      S(1) => \mac1Y[m2][10]_i_8_n_0\,
      S(0) => \mac1Y[m2][10]_i_9_n_0\
    );
\mac1Y_reg[m2][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m2][2]_i_1_n_0\,
      CO(3) => \mac1Y_reg[m2][10]_i_10_n_0\,
      CO(2) => \mac1Y_reg[m2][10]_i_10_n_1\,
      CO(1) => \mac1Y_reg[m2][10]_i_10_n_2\,
      CO(0) => \mac1Y_reg[m2][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m2][10]_i_12_n_0\,
      DI(2) => \mac1Y[m2][10]_i_13_n_0\,
      DI(1) => \mac1Y[m2][10]_i_14_n_0\,
      DI(0) => \mac1Y[m2][10]_i_15_n_0\,
      O(3) => \mac1Y_reg[m2][10]_i_10_n_4\,
      O(2) => \mac1Y_reg[m2][10]_i_10_n_5\,
      O(1) => \mac1Y_reg[m2][10]_i_10_n_6\,
      O(0) => \mac1Y_reg[m2][10]_i_10_n_7\,
      S(3) => \mac1Y[m2][10]_i_16_n_0\,
      S(2) => \mac1Y[m2][10]_i_17_n_0\,
      S(1) => \mac1Y[m2][10]_i_18_n_0\,
      S(0) => \mac1Y[m2][10]_i_19_n_0\
    );
\mac1Y_reg[m2][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m2][10]_i_11_n_0\,
      CO(2) => \mac1Y_reg[m2][10]_i_11_n_1\,
      CO(1) => \mac1Y_reg[m2][10]_i_11_n_2\,
      CO(0) => \mac1Y_reg[m2][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m2][10]_i_20_n_0\,
      DI(2) => \mac1Y[m2][10]_i_21_n_0\,
      DI(1) => \mac1Y[m2][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[m2][10]_i_11_n_4\,
      O(2) => \mac1Y_reg[m2][10]_i_11_n_5\,
      O(1) => \mac1Y_reg[m2][10]_i_11_n_6\,
      O(0) => \mac1Y_reg[m2][10]_i_11_n_7\,
      S(3) => \mac1Y[m2][10]_i_23_n_0\,
      S(2) => \mac1Y[m2][10]_i_24_n_0\,
      S(1) => \mac1Y[m2][10]_i_25_n_0\,
      S(0) => \mac1Y[m2][10]_i_26_n_0\
    );
\mac1Y_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(11),
      Q => \mac1Y_reg[m_n_0_2][11]\
    );
\mac1Y_reg[m2][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(12),
      Q => \mac1Y_reg[m_n_0_2][12]\
    );
\mac1Y_reg[m2][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(13),
      Q => \mac1Y_reg[m_n_0_2][13]\
    );
\mac1Y_reg[m2][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(14),
      Q => \mac1Y_reg[m_n_0_2][14]\
    );
\mac1Y_reg[m2][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m2][10]_i_1_n_0\,
      CO(3) => \mac1Y_reg[m2][14]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m2][14]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m2][14]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m2][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m2][14]_i_2_n_0\,
      DI(2) => \mac1Y[m2][14]_i_3_n_0\,
      DI(1) => \mac1Y[m2][14]_i_4_n_0\,
      DI(0) => \mac1Y[m2][14]_i_5_n_0\,
      O(3 downto 0) => \mac1Y_reg[m2]0\(14 downto 11),
      S(3) => \mac1Y[m2][14]_i_6_n_0\,
      S(2) => \mac1Y[m2][14]_i_7_n_0\,
      S(1) => \mac1Y[m2][14]_i_8_n_0\,
      S(0) => \mac1Y[m2][14]_i_9_n_0\
    );
\mac1Y_reg[m2][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m2][10]_i_10_n_0\,
      CO(3) => \mac1Y_reg[m2][14]_i_10_n_0\,
      CO(2) => \NLW_mac1Y_reg[m2][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac1Y_reg[m2][14]_i_10_n_2\,
      CO(0) => \mac1Y_reg[m2][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1Y[m2][14]_i_13_n_0\,
      DI(1) => \mac1Y[m2][14]_i_14_n_0\,
      DI(0) => \mac1Y[m2][14]_i_15_n_0\,
      O(3) => \NLW_mac1Y_reg[m2][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac1Y_reg[m2][14]_i_10_n_5\,
      O(1) => \mac1Y_reg[m2][14]_i_10_n_6\,
      O(0) => \mac1Y_reg[m2][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac1Y[m2][14]_i_16_n_0\,
      S(1) => \mac1Y[m2][14]_i_17_n_0\,
      S(0) => \mac1Y[m2][14]_i_18_n_0\
    );
\mac1Y_reg[m2][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m2][14]_i_11_n_0\,
      CO(2) => \mac1Y_reg[m2][14]_i_11_n_1\,
      CO(1) => \mac1Y_reg[m2][14]_i_11_n_2\,
      CO(0) => \mac1Y_reg[m2][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m2][14]_i_19_n_0\,
      DI(2) => \mac1Y[m2][14]_i_20_n_0\,
      DI(1) => \mac1Y[m2][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[m2][14]_i_11_n_4\,
      O(2) => \mac1Y_reg[m2][14]_i_11_n_5\,
      O(1) => \mac1Y_reg[m2][14]_i_11_n_6\,
      O(0) => \mac1Y_reg[m2][14]_i_11_n_7\,
      S(3) => \mac1Y[m2][14]_i_22_n_0\,
      S(2) => \mac1Y[m2][14]_i_23_n_0\,
      S(1) => \mac1Y[m2][14]_i_24_n_0\,
      S(0) => \mac1Y[m2][14]_i_25_n_0\
    );
\mac1Y_reg[m2][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m2][10]_i_11_n_0\,
      CO(3) => \mac1Y_reg[m2][14]_i_12_n_0\,
      CO(2) => \mac1Y_reg[m2][14]_i_12_n_1\,
      CO(1) => \mac1Y_reg[m2][14]_i_12_n_2\,
      CO(0) => \mac1Y_reg[m2][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m2][14]_i_26_n_0\,
      DI(2) => \mac1Y[m2][14]_i_27_n_0\,
      DI(1) => \mac1Y[m2][14]_i_28_n_0\,
      DI(0) => \mac1Y[m2][14]_i_29_n_0\,
      O(3) => \mac1Y_reg[m2][14]_i_12_n_4\,
      O(2) => \mac1Y_reg[m2][14]_i_12_n_5\,
      O(1) => \mac1Y_reg[m2][14]_i_12_n_6\,
      O(0) => \mac1Y_reg[m2][14]_i_12_n_7\,
      S(3) => \mac1Y[m2][14]_i_30_n_0\,
      S(2) => \mac1Y[m2][14]_i_31_n_0\,
      S(1) => \mac1Y[m2][14]_i_32_n_0\,
      S(0) => \mac1Y[m2][14]_i_33_n_0\
    );
\mac1Y_reg[m2][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(15),
      Q => \mac1Y_reg[m_n_0_2][15]\
    );
\mac1Y_reg[m2][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(16),
      Q => \mac1Y_reg[m_n_0_2][16]\
    );
\mac1Y_reg[m2][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m2][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac1Y_reg[m2][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1Y_reg[m2][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1Y_reg[m2][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac1Y_reg[m2][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac1Y_reg[m2]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac1Y[m2][16]_i_3_n_0\,
      S(0) => \mac1Y[m2][16]_i_4_n_0\
    );
\mac1Y_reg[m2][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m2][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac1Y_reg[m2][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1Y_reg[m2][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1Y[m2][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac1Y_reg[m2][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac1Y_reg[m2][16]_i_2_n_6\,
      O(0) => \mac1Y_reg[m2][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac1Y[m2][16]_i_7_n_0\
    );
\mac1Y_reg[m2][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m2][14]_i_11_n_0\,
      CO(3) => \mac1Y_reg[m2][16]_i_5_n_0\,
      CO(2) => \mac1Y_reg[m2][16]_i_5_n_1\,
      CO(1) => \mac1Y_reg[m2][16]_i_5_n_2\,
      CO(0) => \mac1Y_reg[m2][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m2][16]_i_9_n_0\,
      DI(2) => \mac1Y[m2][16]_i_10_n_0\,
      DI(1) => \mac1Y[m2][16]_i_11_n_0\,
      DI(0) => \mac1Y[m2][16]_i_12_n_0\,
      O(3) => \mac1Y_reg[m2][16]_i_5_n_4\,
      O(2) => \mac1Y_reg[m2][16]_i_5_n_5\,
      O(1) => \mac1Y_reg[m2][16]_i_5_n_6\,
      O(0) => \mac1Y_reg[m2][16]_i_5_n_7\,
      S(3) => \mac1Y[m2][16]_i_13_n_0\,
      S(2) => \mac1Y[m2][16]_i_14_n_0\,
      S(1) => \mac1Y[m2][16]_i_15_n_0\,
      S(0) => \mac1Y[m2][16]_i_16_n_0\
    );
\mac1Y_reg[m2][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m2][14]_i_12_n_0\,
      CO(3) => \mac1Y_reg[m2][16]_i_8_n_0\,
      CO(2) => \NLW_mac1Y_reg[m2][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac1Y_reg[m2][16]_i_8_n_2\,
      CO(0) => \mac1Y_reg[m2][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1Y[m2][16]_i_17_n_0\,
      DI(1) => \mac1Y[m2][16]_i_18_n_0\,
      DI(0) => \mac1Y[m2][16]_i_19_n_0\,
      O(3) => \NLW_mac1Y_reg[m2][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac1Y_reg[m2][16]_i_8_n_5\,
      O(1) => \mac1Y_reg[m2][16]_i_8_n_6\,
      O(0) => \mac1Y_reg[m2][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac1Y[m2][16]_i_20_n_0\,
      S(1) => \mac1Y[m2][16]_i_21_n_0\,
      S(0) => \mac1Y[m2][16]_i_22_n_0\
    );
\mac1Y_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(1),
      Q => \mac1Y_reg[m_n_0_2][1]\
    );
\mac1Y_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(2),
      Q => \mac1Y_reg[m_n_0_2][2]\
    );
\mac1Y_reg[m2][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m2][2]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m2][2]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m2][2]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m2][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m2][2]_i_2_n_0\,
      DI(2) => \mac1Y[m2][2]_i_3_n_0\,
      DI(1) => \mac1Y[m2][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[m2][2]_i_1_n_4\,
      O(2 downto 0) => \mac1Y_reg[m2]0\(2 downto 0),
      S(3) => \mac1Y[m2][2]_i_5_n_0\,
      S(2) => \mac1Y[m2][2]_i_6_n_0\,
      S(1) => \mac1Y[m2][2]_i_7_n_0\,
      S(0) => \mac1Y[m2][2]_i_8_n_0\
    );
\mac1Y_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(3),
      Q => \mac1Y_reg[m_n_0_2][3]\
    );
\mac1Y_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(4),
      Q => \mac1Y_reg[m_n_0_2][4]\
    );
\mac1Y_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(5),
      Q => \mac1Y_reg[m_n_0_2][5]\
    );
\mac1Y_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(6),
      Q => \mac1Y_reg[m_n_0_2][6]\
    );
\mac1Y_reg[m2][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m2][6]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m2][6]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m2][6]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m2][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m2][6]_i_2_n_0\,
      DI(2) => \mac1Y[m2][6]_i_3_n_0\,
      DI(1) => \mac1Y[m2][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac1Y_reg[m2]0\(6 downto 3),
      S(3) => \mac1Y[m2][6]_i_5_n_0\,
      S(2) => \mac1Y[m2][6]_i_6_n_0\,
      S(1) => \mac1Y[m2][6]_i_7_n_0\,
      S(0) => \mac1Y[m2][6]_i_8_n_0\
    );
\mac1Y_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(7),
      Q => \mac1Y_reg[m_n_0_2][7]\
    );
\mac1Y_reg[m2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(8),
      Q => \mac1Y_reg[m_n_0_2][8]\
    );
\mac1Y_reg[m2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m2]0\(9),
      Q => \mac1Y_reg[m_n_0_2][9]\
    );
\mac1Y_reg[m3][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(0),
      Q => \mac1Y_reg[m3]__0\(0)
    );
\mac1Y_reg[m3][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(10),
      Q => \mac1Y_reg[m3]__0\(10)
    );
\mac1Y_reg[m3][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m3][6]_i_1_n_0\,
      CO(3) => \mac1Y_reg[m3][10]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m3][10]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m3][10]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m3][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m3][10]_i_2_n_0\,
      DI(2) => \mac1Y[m3][10]_i_3_n_0\,
      DI(1) => \mac1Y[m3][10]_i_4_n_0\,
      DI(0) => \mac1Y[m3][10]_i_5_n_0\,
      O(3 downto 0) => \mac1Y_reg[m3]0\(10 downto 7),
      S(3) => \mac1Y[m3][10]_i_6_n_0\,
      S(2) => \mac1Y[m3][10]_i_7_n_0\,
      S(1) => \mac1Y[m3][10]_i_8_n_0\,
      S(0) => \mac1Y[m3][10]_i_9_n_0\
    );
\mac1Y_reg[m3][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m3][2]_i_1_n_0\,
      CO(3) => \mac1Y_reg[m3][10]_i_10_n_0\,
      CO(2) => \mac1Y_reg[m3][10]_i_10_n_1\,
      CO(1) => \mac1Y_reg[m3][10]_i_10_n_2\,
      CO(0) => \mac1Y_reg[m3][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m3][10]_i_12_n_0\,
      DI(2) => \mac1Y[m3][10]_i_13_n_0\,
      DI(1) => \mac1Y[m3][10]_i_14_n_0\,
      DI(0) => \mac1Y[m3][10]_i_15_n_0\,
      O(3) => \mac1Y_reg[m3][10]_i_10_n_4\,
      O(2) => \mac1Y_reg[m3][10]_i_10_n_5\,
      O(1) => \mac1Y_reg[m3][10]_i_10_n_6\,
      O(0) => \mac1Y_reg[m3][10]_i_10_n_7\,
      S(3) => \mac1Y[m3][10]_i_16_n_0\,
      S(2) => \mac1Y[m3][10]_i_17_n_0\,
      S(1) => \mac1Y[m3][10]_i_18_n_0\,
      S(0) => \mac1Y[m3][10]_i_19_n_0\
    );
\mac1Y_reg[m3][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m3][10]_i_11_n_0\,
      CO(2) => \mac1Y_reg[m3][10]_i_11_n_1\,
      CO(1) => \mac1Y_reg[m3][10]_i_11_n_2\,
      CO(0) => \mac1Y_reg[m3][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m3][10]_i_20_n_0\,
      DI(2) => \mac1Y[m3][10]_i_21_n_0\,
      DI(1) => \mac1Y[m3][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[m3][10]_i_11_n_4\,
      O(2) => \mac1Y_reg[m3][10]_i_11_n_5\,
      O(1) => \mac1Y_reg[m3][10]_i_11_n_6\,
      O(0) => \mac1Y_reg[m3][10]_i_11_n_7\,
      S(3) => \mac1Y[m3][10]_i_23_n_0\,
      S(2) => \mac1Y[m3][10]_i_24_n_0\,
      S(1) => \mac1Y[m3][10]_i_25_n_0\,
      S(0) => \mac1Y[m3][10]_i_26_n_0\
    );
\mac1Y_reg[m3][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(11),
      Q => \mac1Y_reg[m3]__0\(11)
    );
\mac1Y_reg[m3][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(12),
      Q => \mac1Y_reg[m3]__0\(12)
    );
\mac1Y_reg[m3][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(13),
      Q => \mac1Y_reg[m3]__0\(13)
    );
\mac1Y_reg[m3][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(14),
      Q => \mac1Y_reg[m3]__0\(14)
    );
\mac1Y_reg[m3][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m3][10]_i_1_n_0\,
      CO(3) => \mac1Y_reg[m3][14]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m3][14]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m3][14]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m3][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m3][14]_i_2_n_0\,
      DI(2) => \mac1Y[m3][14]_i_3_n_0\,
      DI(1) => \mac1Y[m3][14]_i_4_n_0\,
      DI(0) => \mac1Y[m3][14]_i_5_n_0\,
      O(3 downto 0) => \mac1Y_reg[m3]0\(14 downto 11),
      S(3) => \mac1Y[m3][14]_i_6_n_0\,
      S(2) => \mac1Y[m3][14]_i_7_n_0\,
      S(1) => \mac1Y[m3][14]_i_8_n_0\,
      S(0) => \mac1Y[m3][14]_i_9_n_0\
    );
\mac1Y_reg[m3][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m3][10]_i_10_n_0\,
      CO(3) => \mac1Y_reg[m3][14]_i_10_n_0\,
      CO(2) => \NLW_mac1Y_reg[m3][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac1Y_reg[m3][14]_i_10_n_2\,
      CO(0) => \mac1Y_reg[m3][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1Y[m3][14]_i_13_n_0\,
      DI(1) => \mac1Y[m3][14]_i_14_n_0\,
      DI(0) => \mac1Y[m3][14]_i_15_n_0\,
      O(3) => \NLW_mac1Y_reg[m3][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac1Y_reg[m3][14]_i_10_n_5\,
      O(1) => \mac1Y_reg[m3][14]_i_10_n_6\,
      O(0) => \mac1Y_reg[m3][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac1Y[m3][14]_i_16_n_0\,
      S(1) => \mac1Y[m3][14]_i_17_n_0\,
      S(0) => \mac1Y[m3][14]_i_18_n_0\
    );
\mac1Y_reg[m3][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m3][14]_i_11_n_0\,
      CO(2) => \mac1Y_reg[m3][14]_i_11_n_1\,
      CO(1) => \mac1Y_reg[m3][14]_i_11_n_2\,
      CO(0) => \mac1Y_reg[m3][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m3][14]_i_19_n_0\,
      DI(2) => \mac1Y[m3][14]_i_20_n_0\,
      DI(1) => \mac1Y[m3][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[m3][14]_i_11_n_4\,
      O(2) => \mac1Y_reg[m3][14]_i_11_n_5\,
      O(1) => \mac1Y_reg[m3][14]_i_11_n_6\,
      O(0) => \mac1Y_reg[m3][14]_i_11_n_7\,
      S(3) => \mac1Y[m3][14]_i_22_n_0\,
      S(2) => \mac1Y[m3][14]_i_23_n_0\,
      S(1) => \mac1Y[m3][14]_i_24_n_0\,
      S(0) => \mac1Y[m3][14]_i_25_n_0\
    );
\mac1Y_reg[m3][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m3][10]_i_11_n_0\,
      CO(3) => \mac1Y_reg[m3][14]_i_12_n_0\,
      CO(2) => \mac1Y_reg[m3][14]_i_12_n_1\,
      CO(1) => \mac1Y_reg[m3][14]_i_12_n_2\,
      CO(0) => \mac1Y_reg[m3][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m3][14]_i_26_n_0\,
      DI(2) => \mac1Y[m3][14]_i_27_n_0\,
      DI(1) => \mac1Y[m3][14]_i_28_n_0\,
      DI(0) => \mac1Y[m3][14]_i_29_n_0\,
      O(3) => \mac1Y_reg[m3][14]_i_12_n_4\,
      O(2) => \mac1Y_reg[m3][14]_i_12_n_5\,
      O(1) => \mac1Y_reg[m3][14]_i_12_n_6\,
      O(0) => \mac1Y_reg[m3][14]_i_12_n_7\,
      S(3) => \mac1Y[m3][14]_i_30_n_0\,
      S(2) => \mac1Y[m3][14]_i_31_n_0\,
      S(1) => \mac1Y[m3][14]_i_32_n_0\,
      S(0) => \mac1Y[m3][14]_i_33_n_0\
    );
\mac1Y_reg[m3][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(15),
      Q => \mac1Y_reg[m3]__0\(15)
    );
\mac1Y_reg[m3][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(16),
      Q => \mac1Y_reg[m3]__0\(16)
    );
\mac1Y_reg[m3][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m3][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac1Y_reg[m3][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1Y_reg[m3][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1Y_reg[m3][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac1Y_reg[m3][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac1Y_reg[m3]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac1Y[m3][16]_i_3_n_0\,
      S(0) => \mac1Y[m3][16]_i_4_n_0\
    );
\mac1Y_reg[m3][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m3][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac1Y_reg[m3][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac1Y_reg[m3][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac1Y[m3][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac1Y_reg[m3][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac1Y_reg[m3][16]_i_2_n_6\,
      O(0) => \mac1Y_reg[m3][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac1Y[m3][16]_i_7_n_0\
    );
\mac1Y_reg[m3][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m3][14]_i_11_n_0\,
      CO(3) => \mac1Y_reg[m3][16]_i_5_n_0\,
      CO(2) => \mac1Y_reg[m3][16]_i_5_n_1\,
      CO(1) => \mac1Y_reg[m3][16]_i_5_n_2\,
      CO(0) => \mac1Y_reg[m3][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m3][16]_i_9_n_0\,
      DI(2) => \mac1Y[m3][16]_i_10_n_0\,
      DI(1) => \mac1Y[m3][16]_i_11_n_0\,
      DI(0) => \mac1Y[m3][16]_i_12_n_0\,
      O(3) => \mac1Y_reg[m3][16]_i_5_n_4\,
      O(2) => \mac1Y_reg[m3][16]_i_5_n_5\,
      O(1) => \mac1Y_reg[m3][16]_i_5_n_6\,
      O(0) => \mac1Y_reg[m3][16]_i_5_n_7\,
      S(3) => \mac1Y[m3][16]_i_13_n_0\,
      S(2) => \mac1Y[m3][16]_i_14_n_0\,
      S(1) => \mac1Y[m3][16]_i_15_n_0\,
      S(0) => \mac1Y[m3][16]_i_16_n_0\
    );
\mac1Y_reg[m3][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[m3][14]_i_12_n_0\,
      CO(3) => \mac1Y_reg[m3][16]_i_8_n_0\,
      CO(2) => \NLW_mac1Y_reg[m3][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac1Y_reg[m3][16]_i_8_n_2\,
      CO(0) => \mac1Y_reg[m3][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac1Y[m3][16]_i_17_n_0\,
      DI(1) => \mac1Y[m3][16]_i_18_n_0\,
      DI(0) => \mac1Y[m3][16]_i_19_n_0\,
      O(3) => \NLW_mac1Y_reg[m3][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac1Y_reg[m3][16]_i_8_n_5\,
      O(1) => \mac1Y_reg[m3][16]_i_8_n_6\,
      O(0) => \mac1Y_reg[m3][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac1Y[m3][16]_i_20_n_0\,
      S(1) => \mac1Y[m3][16]_i_21_n_0\,
      S(0) => \mac1Y[m3][16]_i_22_n_0\
    );
\mac1Y_reg[m3][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(1),
      Q => \mac1Y_reg[m3]__0\(1)
    );
\mac1Y_reg[m3][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(2),
      Q => \mac1Y_reg[m3]__0\(2)
    );
\mac1Y_reg[m3][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m3][2]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m3][2]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m3][2]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m3][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m3][2]_i_2_n_0\,
      DI(2) => \mac1Y[m3][2]_i_3_n_0\,
      DI(1) => \mac1Y[m3][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[m3][2]_i_1_n_4\,
      O(2 downto 0) => \mac1Y_reg[m3]0\(2 downto 0),
      S(3) => \mac1Y[m3][2]_i_5_n_0\,
      S(2) => \mac1Y[m3][2]_i_6_n_0\,
      S(1) => \mac1Y[m3][2]_i_7_n_0\,
      S(0) => \mac1Y[m3][2]_i_8_n_0\
    );
\mac1Y_reg[m3][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(3),
      Q => \mac1Y_reg[m3]__0\(3)
    );
\mac1Y_reg[m3][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(4),
      Q => \mac1Y_reg[m3]__0\(4)
    );
\mac1Y_reg[m3][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(5),
      Q => \mac1Y_reg[m3]__0\(5)
    );
\mac1Y_reg[m3][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(6),
      Q => \mac1Y_reg[m3]__0\(6)
    );
\mac1Y_reg[m3][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[m3][6]_i_1_n_0\,
      CO(2) => \mac1Y_reg[m3][6]_i_1_n_1\,
      CO(1) => \mac1Y_reg[m3][6]_i_1_n_2\,
      CO(0) => \mac1Y_reg[m3][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[m3][6]_i_2_n_0\,
      DI(2) => \mac1Y[m3][6]_i_3_n_0\,
      DI(1) => \mac1Y[m3][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac1Y_reg[m3]0\(6 downto 3),
      S(3) => \mac1Y[m3][6]_i_5_n_0\,
      S(2) => \mac1Y[m3][6]_i_6_n_0\,
      S(1) => \mac1Y[m3][6]_i_7_n_0\,
      S(0) => \mac1Y[m3][6]_i_8_n_0\
    );
\mac1Y_reg[m3][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(7),
      Q => \mac1Y_reg[m3]__0\(7)
    );
\mac1Y_reg[m3][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(8),
      Q => \mac1Y_reg[m3]__0\(8)
    );
\mac1Y_reg[m3][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[m3]0\(9),
      Q => \mac1Y_reg[m3]__0\(9)
    );
\mac1Y_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][3]_i_1_n_7\,
      Q => \mac1Y_reg[mac]__0\(0)
    );
\mac1Y_reg[mac][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][11]_i_1_n_5\,
      Q => \mac1Y_reg[mac]__0\(10)
    );
\mac1Y_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][11]_i_1_n_4\,
      Q => \mac1Y_reg[mac]__0\(11)
    );
\mac1Y_reg[mac][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[mac][7]_i_1_n_0\,
      CO(3) => \mac1Y_reg[mac][11]_i_1_n_0\,
      CO(2) => \mac1Y_reg[mac][11]_i_1_n_1\,
      CO(1) => \mac1Y_reg[mac][11]_i_1_n_2\,
      CO(0) => \mac1Y_reg[mac][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[mac][11]_i_2_n_0\,
      DI(2) => \mac1Y[mac][11]_i_3_n_0\,
      DI(1) => \mac1Y[mac][11]_i_4_n_0\,
      DI(0) => \mac1Y[mac][11]_i_5_n_0\,
      O(3) => \mac1Y_reg[mac][11]_i_1_n_4\,
      O(2) => \mac1Y_reg[mac][11]_i_1_n_5\,
      O(1) => \mac1Y_reg[mac][11]_i_1_n_6\,
      O(0) => \mac1Y_reg[mac][11]_i_1_n_7\,
      S(3) => \mac1Y[mac][11]_i_6_n_0\,
      S(2) => \mac1Y[mac][11]_i_7_n_0\,
      S(1) => \mac1Y[mac][11]_i_8_n_0\,
      S(0) => \mac1Y[mac][11]_i_9_n_0\
    );
\mac1Y_reg[mac][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][15]_i_1_n_7\,
      Q => \mac1Y_reg[mac]__0\(12)
    );
\mac1Y_reg[mac][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][15]_i_1_n_6\,
      Q => \mac1Y_reg[mac]__0\(13)
    );
\mac1Y_reg[mac][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][15]_i_1_n_5\,
      Q => \mac1Y_reg[mac]__0\(14)
    );
\mac1Y_reg[mac][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][15]_i_1_n_4\,
      Q => \mac1Y_reg[mac]__0\(15)
    );
\mac1Y_reg[mac][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[mac][11]_i_1_n_0\,
      CO(3) => \mac1Y_reg[mac][15]_i_1_n_0\,
      CO(2) => \mac1Y_reg[mac][15]_i_1_n_1\,
      CO(1) => \mac1Y_reg[mac][15]_i_1_n_2\,
      CO(0) => \mac1Y_reg[mac][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[mac][15]_i_2_n_0\,
      DI(2) => \mac1Y[mac][15]_i_3_n_0\,
      DI(1) => \mac1Y[mac][15]_i_4_n_0\,
      DI(0) => \mac1Y[mac][15]_i_5_n_0\,
      O(3) => \mac1Y_reg[mac][15]_i_1_n_4\,
      O(2) => \mac1Y_reg[mac][15]_i_1_n_5\,
      O(1) => \mac1Y_reg[mac][15]_i_1_n_6\,
      O(0) => \mac1Y_reg[mac][15]_i_1_n_7\,
      S(3) => \mac1Y[mac][15]_i_6_n_0\,
      S(2) => \mac1Y[mac][15]_i_7_n_0\,
      S(1) => \mac1Y[mac][15]_i_8_n_0\,
      S(0) => \mac1Y[mac][15]_i_9_n_0\
    );
\mac1Y_reg[mac][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][16]_i_1_n_7\,
      Q => \mac1Y_reg[mac]__0\(16)
    );
\mac1Y_reg[mac][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[mac][15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_mac1Y_reg[mac][16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mac1Y_reg[mac][16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \mac1Y_reg[mac][16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \mac1Y[mac][16]_i_2_n_0\
    );
\mac1Y_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][3]_i_1_n_6\,
      Q => \mac1Y_reg[mac]__0\(1)
    );
\mac1Y_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][3]_i_1_n_5\,
      Q => \mac1Y_reg[mac]__0\(2)
    );
\mac1Y_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][3]_i_1_n_4\,
      Q => \mac1Y_reg[mac]__0\(3)
    );
\mac1Y_reg[mac][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac1Y_reg[mac][3]_i_1_n_0\,
      CO(2) => \mac1Y_reg[mac][3]_i_1_n_1\,
      CO(1) => \mac1Y_reg[mac][3]_i_1_n_2\,
      CO(0) => \mac1Y_reg[mac][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[mac][3]_i_2_n_0\,
      DI(2) => \mac1Y[mac][3]_i_3_n_0\,
      DI(1) => \mac1Y[mac][3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac1Y_reg[mac][3]_i_1_n_4\,
      O(2) => \mac1Y_reg[mac][3]_i_1_n_5\,
      O(1) => \mac1Y_reg[mac][3]_i_1_n_6\,
      O(0) => \mac1Y_reg[mac][3]_i_1_n_7\,
      S(3) => \mac1Y[mac][3]_i_5_n_0\,
      S(2) => \mac1Y[mac][3]_i_6_n_0\,
      S(1) => \mac1Y[mac][3]_i_7_n_0\,
      S(0) => \mac1Y[mac][3]_i_8_n_0\
    );
\mac1Y_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][7]_i_1_n_7\,
      Q => \mac1Y_reg[mac]__0\(4)
    );
\mac1Y_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][7]_i_1_n_6\,
      Q => \mac1Y_reg[mac]__0\(5)
    );
\mac1Y_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][7]_i_1_n_5\,
      Q => \mac1Y_reg[mac]__0\(6)
    );
\mac1Y_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][7]_i_1_n_4\,
      Q => \mac1Y_reg[mac]__0\(7)
    );
\mac1Y_reg[mac][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac1Y_reg[mac][3]_i_1_n_0\,
      CO(3) => \mac1Y_reg[mac][7]_i_1_n_0\,
      CO(2) => \mac1Y_reg[mac][7]_i_1_n_1\,
      CO(1) => \mac1Y_reg[mac][7]_i_1_n_2\,
      CO(0) => \mac1Y_reg[mac][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac1Y[mac][7]_i_2_n_0\,
      DI(2) => \mac1Y[mac][7]_i_3_n_0\,
      DI(1) => \mac1Y[mac][7]_i_4_n_0\,
      DI(0) => \mac1Y[mac][7]_i_5_n_0\,
      O(3) => \mac1Y_reg[mac][7]_i_1_n_4\,
      O(2) => \mac1Y_reg[mac][7]_i_1_n_5\,
      O(1) => \mac1Y_reg[mac][7]_i_1_n_6\,
      O(0) => \mac1Y_reg[mac][7]_i_1_n_7\,
      S(3) => \mac1Y[mac][7]_i_6_n_0\,
      S(2) => \mac1Y[mac][7]_i_7_n_0\,
      S(1) => \mac1Y[mac][7]_i_8_n_0\,
      S(0) => \mac1Y[mac][7]_i_9_n_0\
    );
\mac1Y_reg[mac][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][11]_i_1_n_7\,
      Q => \mac1Y_reg[mac]__0\(8)
    );
\mac1Y_reg[mac][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac1Y_reg[mac][11]_i_1_n_6\,
      Q => \mac1Y_reg[mac]__0\(9)
    );
\mac2X[m1][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(2),
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => Kernel_6_X(1),
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => Kernel_6_X(0),
      I5 => \tpd1_reg[vTap1x]\(6),
      O => \mac2X[m1][10]_i_12_n_0\
    );
\mac2X[m1][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(2),
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => Kernel_6_X(1),
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => Kernel_6_X(0),
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2X[m1][10]_i_13_n_0\
    );
\mac2X[m1][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(2),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => Kernel_6_X(1),
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => Kernel_6_X(0),
      I5 => \tpd1_reg[vTap1x]\(4),
      O => \mac2X[m1][10]_i_14_n_0\
    );
\mac2X[m1][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(2),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => Kernel_6_X(1),
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => Kernel_6_X(0),
      I5 => \tpd1_reg[vTap1x]\(3),
      O => \mac2X[m1][10]_i_15_n_0\
    );
\mac2X[m1][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m1][10]_i_12_n_0\,
      I1 => Kernel_6_X(1),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \mac2X[m1][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => Kernel_6_X(0),
      O => \mac2X[m1][10]_i_16_n_0\
    );
\mac2X[m1][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m1][10]_i_13_n_0\,
      I1 => Kernel_6_X(1),
      I2 => \tpd1_reg[vTap1x]\(5),
      I3 => \mac2X[m1][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap1x]\(6),
      I5 => Kernel_6_X(0),
      O => \mac2X[m1][10]_i_17_n_0\
    );
\mac2X[m1][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m1][10]_i_14_n_0\,
      I1 => Kernel_6_X(1),
      I2 => \tpd1_reg[vTap1x]\(4),
      I3 => \mac2X[m1][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap1x]\(5),
      I5 => Kernel_6_X(0),
      O => \mac2X[m1][10]_i_18_n_0\
    );
\mac2X[m1][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m1][10]_i_15_n_0\,
      I1 => Kernel_6_X(1),
      I2 => \tpd1_reg[vTap1x]\(3),
      I3 => \mac2X[m1][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap1x]\(4),
      I5 => Kernel_6_X(0),
      O => \mac2X[m1][10]_i_19_n_0\
    );
\mac2X[m1][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m1][14]_i_11_n_5\,
      I1 => \mac2X_reg[m1][14]_i_12_n_5\,
      I2 => \mac2X_reg[m1][14]_i_10_n_6\,
      O => \mac2X[m1][10]_i_2_n_0\
    );
\mac2X[m1][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_6_X(4),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => Kernel_6_X(5),
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => Kernel_6_X(3),
      O => \mac2X[m1][10]_i_20_n_0\
    );
\mac2X[m1][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_6_X(4),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => Kernel_6_X(5),
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2X[m1][10]_i_21_n_0\
    );
\mac2X[m1][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_6_X(3),
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2X[m1][10]_i_22_n_0\
    );
\mac2X[m1][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \mac2X[m1][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => Kernel_6_X(4),
      I4 => \tpd1_reg[vTap1x]\(0),
      I5 => Kernel_6_X(5),
      O => \mac2X[m1][10]_i_23_n_0\
    );
\mac2X[m1][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => Kernel_6_X(5),
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => Kernel_6_X(4),
      I4 => Kernel_6_X(3),
      I5 => \tpd1_reg[vTap1x]\(2),
      O => \mac2X[m1][10]_i_24_n_0\
    );
\mac2X[m1][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_6_X(3),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => Kernel_6_X(4),
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2X[m1][10]_i_25_n_0\
    );
\mac2X[m1][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => Kernel_6_X(3),
      O => \mac2X[m1][10]_i_26_n_0\
    );
\mac2X[m1][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => Kernel_6_X(2),
      O => \mac2X[m1][10]_i_27_n_0\
    );
\mac2X[m1][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => Kernel_6_X(2),
      O => \mac2X[m1][10]_i_28_n_0\
    );
\mac2X[m1][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => Kernel_6_X(2),
      O => \mac2X[m1][10]_i_29_n_0\
    );
\mac2X[m1][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m1][14]_i_11_n_6\,
      I1 => \mac2X_reg[m1][14]_i_12_n_6\,
      I2 => \mac2X_reg[m1][14]_i_10_n_7\,
      O => \mac2X[m1][10]_i_3_n_0\
    );
\mac2X[m1][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => Kernel_6_X(2),
      O => \mac2X[m1][10]_i_30_n_0\
    );
\mac2X[m1][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => Kernel_6_X(3),
      O => \mac2X[m1][10]_i_31_n_0\
    );
\mac2X[m1][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m1][14]_i_11_n_7\,
      I1 => \mac2X_reg[m1][14]_i_12_n_7\,
      I2 => \mac2X_reg[m1][10]_i_10_n_4\,
      O => \mac2X[m1][10]_i_4_n_0\
    );
\mac2X[m1][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_6_X(6),
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \mac2X_reg[m1][10]_i_11_n_4\,
      I3 => \mac2X_reg[m1][10]_i_10_n_5\,
      O => \mac2X[m1][10]_i_5_n_0\
    );
\mac2X[m1][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m1][14]_i_11_n_4\,
      I1 => \mac2X_reg[m1][14]_i_12_n_4\,
      I2 => \mac2X_reg[m1][14]_i_10_n_5\,
      I3 => \mac2X[m1][10]_i_2_n_0\,
      O => \mac2X[m1][10]_i_6_n_0\
    );
\mac2X[m1][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m1][14]_i_11_n_5\,
      I1 => \mac2X_reg[m1][14]_i_12_n_5\,
      I2 => \mac2X_reg[m1][14]_i_10_n_6\,
      I3 => \mac2X[m1][10]_i_3_n_0\,
      O => \mac2X[m1][10]_i_7_n_0\
    );
\mac2X[m1][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m1][14]_i_11_n_6\,
      I1 => \mac2X_reg[m1][14]_i_12_n_6\,
      I2 => \mac2X_reg[m1][14]_i_10_n_7\,
      I3 => \mac2X[m1][10]_i_4_n_0\,
      O => \mac2X[m1][10]_i_8_n_0\
    );
\mac2X[m1][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m1][14]_i_11_n_7\,
      I1 => \mac2X_reg[m1][14]_i_12_n_7\,
      I2 => \mac2X_reg[m1][10]_i_10_n_4\,
      I3 => \mac2X[m1][10]_i_5_n_0\,
      O => \mac2X[m1][10]_i_9_n_0\
    );
\mac2X[m1][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_6_X(2),
      I1 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][14]_i_13_n_0\
    );
\mac2X[m1][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_6_X(2),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => Kernel_6_X(1),
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][14]_i_14_n_0\
    );
\mac2X[m1][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(2),
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => Kernel_6_X(1),
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => Kernel_6_X(0),
      I5 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][14]_i_15_n_0\
    );
\mac2X[m1][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => Kernel_6_X(2),
      O => \mac2X[m1][14]_i_16_n_0\
    );
\mac2X[m1][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_6_X(1),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => Kernel_6_X(2),
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][14]_i_17_n_0\
    );
\mac2X[m1][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_6_X(0),
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => Kernel_6_X(2),
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => Kernel_6_X(1),
      O => \mac2X[m1][14]_i_18_n_0\
    );
\mac2X[m1][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_6_X(7),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => Kernel_6_X(6),
      I3 => \tpd1_reg[vTap1x]\(3),
      O => \mac2X[m1][14]_i_19_n_0\
    );
\mac2X[m1][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m1][16]_i_8_n_5\,
      I1 => \mac2X_reg[m1][16]_i_5_n_5\,
      O => \mac2X[m1][14]_i_2_n_0\
    );
\mac2X[m1][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_6_X(7),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => Kernel_6_X(6),
      I3 => \tpd1_reg[vTap1x]\(2),
      O => \mac2X[m1][14]_i_20_n_0\
    );
\mac2X[m1][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_6_X(7),
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => Kernel_6_X(6),
      I3 => \tpd1_reg[vTap1x]\(1),
      O => \mac2X[m1][14]_i_21_n_0\
    );
\mac2X[m1][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => Kernel_6_X(7),
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => Kernel_6_X(6),
      O => \mac2X[m1][14]_i_22_n_0\
    );
\mac2X[m1][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(1),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => Kernel_6_X(7),
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => Kernel_6_X(6),
      O => \mac2X[m1][14]_i_23_n_0\
    );
\mac2X[m1][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => Kernel_6_X(7),
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => Kernel_6_X(6),
      O => \mac2X[m1][14]_i_24_n_0\
    );
\mac2X[m1][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_6_X(6),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => Kernel_6_X(7),
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2X[m1][14]_i_25_n_0\
    );
\mac2X[m1][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(5),
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => Kernel_6_X(4),
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => Kernel_6_X(3),
      I5 => \tpd1_reg[vTap1x]\(6),
      O => \mac2X[m1][14]_i_26_n_0\
    );
\mac2X[m1][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(5),
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => Kernel_6_X(4),
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => Kernel_6_X(3),
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2X[m1][14]_i_27_n_0\
    );
\mac2X[m1][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(5),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => Kernel_6_X(4),
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => Kernel_6_X(3),
      I5 => \tpd1_reg[vTap1x]\(4),
      O => \mac2X[m1][14]_i_28_n_0\
    );
\mac2X[m1][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(5),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => Kernel_6_X(4),
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => Kernel_6_X(3),
      I5 => \tpd1_reg[vTap1x]\(3),
      O => \mac2X[m1][14]_i_29_n_0\
    );
\mac2X[m1][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m1][16]_i_8_n_6\,
      I1 => \mac2X_reg[m1][16]_i_5_n_6\,
      O => \mac2X[m1][14]_i_3_n_0\
    );
\mac2X[m1][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m1][14]_i_26_n_0\,
      I1 => Kernel_6_X(4),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \mac2X[m1][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => Kernel_6_X(3),
      O => \mac2X[m1][14]_i_30_n_0\
    );
\mac2X[m1][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m1][14]_i_27_n_0\,
      I1 => Kernel_6_X(4),
      I2 => \tpd1_reg[vTap1x]\(5),
      I3 => \mac2X[m1][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap1x]\(6),
      I5 => Kernel_6_X(3),
      O => \mac2X[m1][14]_i_31_n_0\
    );
\mac2X[m1][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m1][14]_i_28_n_0\,
      I1 => Kernel_6_X(4),
      I2 => \tpd1_reg[vTap1x]\(4),
      I3 => \mac2X[m1][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap1x]\(5),
      I5 => Kernel_6_X(3),
      O => \mac2X[m1][14]_i_32_n_0\
    );
\mac2X[m1][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m1][14]_i_29_n_0\,
      I1 => Kernel_6_X(4),
      I2 => \tpd1_reg[vTap1x]\(3),
      I3 => \mac2X[m1][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap1x]\(4),
      I5 => Kernel_6_X(3),
      O => \mac2X[m1][14]_i_33_n_0\
    );
\mac2X[m1][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => Kernel_6_X(5),
      O => \mac2X[m1][14]_i_34_n_0\
    );
\mac2X[m1][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => Kernel_6_X(5),
      O => \mac2X[m1][14]_i_35_n_0\
    );
\mac2X[m1][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => Kernel_6_X(5),
      O => \mac2X[m1][14]_i_36_n_0\
    );
\mac2X[m1][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => Kernel_6_X(5),
      O => \mac2X[m1][14]_i_37_n_0\
    );
\mac2X[m1][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m1][16]_i_5_n_7\,
      I1 => \mac2X_reg[m1][16]_i_8_n_7\,
      I2 => \mac2X_reg[m1][14]_i_10_n_0\,
      O => \mac2X[m1][14]_i_4_n_0\
    );
\mac2X[m1][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m1][14]_i_11_n_4\,
      I1 => \mac2X_reg[m1][14]_i_12_n_4\,
      I2 => \mac2X_reg[m1][14]_i_10_n_5\,
      O => \mac2X[m1][14]_i_5_n_0\
    );
\mac2X[m1][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2X_reg[m1][16]_i_8_n_5\,
      I1 => \mac2X_reg[m1][16]_i_5_n_5\,
      I2 => \mac2X_reg[m1][16]_i_5_n_4\,
      I3 => \mac2X_reg[m1][16]_i_8_n_0\,
      O => \mac2X[m1][14]_i_6_n_0\
    );
\mac2X[m1][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2X_reg[m1][16]_i_8_n_6\,
      I1 => \mac2X_reg[m1][16]_i_5_n_6\,
      I2 => \mac2X_reg[m1][16]_i_5_n_5\,
      I3 => \mac2X_reg[m1][16]_i_8_n_5\,
      O => \mac2X[m1][14]_i_7_n_0\
    );
\mac2X[m1][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac2X_reg[m1][14]_i_10_n_0\,
      I1 => \mac2X_reg[m1][16]_i_8_n_7\,
      I2 => \mac2X_reg[m1][16]_i_5_n_7\,
      I3 => \mac2X_reg[m1][16]_i_5_n_6\,
      I4 => \mac2X_reg[m1][16]_i_8_n_6\,
      O => \mac2X[m1][14]_i_8_n_0\
    );
\mac2X[m1][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X[m1][14]_i_5_n_0\,
      I1 => \mac2X_reg[m1][16]_i_8_n_7\,
      I2 => \mac2X_reg[m1][16]_i_5_n_7\,
      I3 => \mac2X_reg[m1][14]_i_10_n_0\,
      O => \mac2X[m1][14]_i_9_n_0\
    );
\mac2X[m1][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_6_X(7),
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => Kernel_6_X(6),
      I3 => \tpd1_reg[vTap1x]\(6),
      O => \mac2X[m1][16]_i_10_n_0\
    );
\mac2X[m1][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_6_X(7),
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => Kernel_6_X(6),
      I3 => \tpd1_reg[vTap1x]\(5),
      O => \mac2X[m1][16]_i_11_n_0\
    );
\mac2X[m1][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_6_X(7),
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => Kernel_6_X(6),
      I3 => \tpd1_reg[vTap1x]\(4),
      O => \mac2X[m1][16]_i_12_n_0\
    );
\mac2X[m1][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_6_X(6),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => Kernel_6_X(7),
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][16]_i_13_n_0\
    );
\mac2X[m1][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => Kernel_6_X(7),
      I3 => \tpd1_reg[vTap1x]\(7),
      I4 => Kernel_6_X(6),
      O => \mac2X[m1][16]_i_14_n_0\
    );
\mac2X[m1][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => Kernel_6_X(7),
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => Kernel_6_X(6),
      O => \mac2X[m1][16]_i_15_n_0\
    );
\mac2X[m1][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => Kernel_6_X(7),
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => Kernel_6_X(6),
      O => \mac2X[m1][16]_i_16_n_0\
    );
\mac2X[m1][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_6_X(5),
      I1 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][16]_i_17_n_0\
    );
\mac2X[m1][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_6_X(5),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => Kernel_6_X(4),
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][16]_i_18_n_0\
    );
\mac2X[m1][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_6_X(5),
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => Kernel_6_X(4),
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => Kernel_6_X(3),
      I5 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][16]_i_19_n_0\
    );
\mac2X[m1][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => Kernel_6_X(5),
      O => \mac2X[m1][16]_i_20_n_0\
    );
\mac2X[m1][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_6_X(4),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => Kernel_6_X(5),
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][16]_i_21_n_0\
    );
\mac2X[m1][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_6_X(3),
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => Kernel_6_X(5),
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => Kernel_6_X(4),
      O => \mac2X[m1][16]_i_22_n_0\
    );
\mac2X[m1][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m1][16]_i_2_n_6\,
      O => \mac2X[m1][16]_i_3_n_0\
    );
\mac2X[m1][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac2X_reg[m1][16]_i_8_n_0\,
      I1 => \mac2X_reg[m1][16]_i_5_n_4\,
      I2 => \mac2X_reg[m1][16]_i_2_n_7\,
      O => \mac2X[m1][16]_i_4_n_0\
    );
\mac2X[m1][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => Kernel_6_X(7),
      O => \mac2X[m1][16]_i_6_n_0\
    );
\mac2X[m1][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => Kernel_6_X(7),
      O => \mac2X[m1][16]_i_7_n_0\
    );
\mac2X[m1][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_6_X(7),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => Kernel_6_X(6),
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2X[m1][16]_i_9_n_0\
    );
\mac2X[m1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_6_X(1),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => Kernel_6_X(2),
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => Kernel_6_X(0),
      O => \mac2X[m1][2]_i_2_n_0\
    );
\mac2X[m1][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_6_X(1),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => Kernel_6_X(2),
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2X[m1][2]_i_3_n_0\
    );
\mac2X[m1][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_6_X(0),
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2X[m1][2]_i_4_n_0\
    );
\mac2X[m1][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \mac2X[m1][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => Kernel_6_X(1),
      I4 => \tpd1_reg[vTap1x]\(0),
      I5 => Kernel_6_X(2),
      O => \mac2X[m1][2]_i_5_n_0\
    );
\mac2X[m1][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => Kernel_6_X(2),
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => Kernel_6_X(1),
      I4 => Kernel_6_X(0),
      I5 => \tpd1_reg[vTap1x]\(2),
      O => \mac2X[m1][2]_i_6_n_0\
    );
\mac2X[m1][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_6_X(0),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => Kernel_6_X(1),
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2X[m1][2]_i_7_n_0\
    );
\mac2X[m1][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => Kernel_6_X(0),
      O => \mac2X[m1][2]_i_8_n_0\
    );
\mac2X[m1][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => Kernel_6_X(0),
      O => \mac2X[m1][2]_i_9_n_0\
    );
\mac2X[m1][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m1][10]_i_11_n_5\,
      I1 => \mac2X_reg[m1][10]_i_10_n_6\,
      O => \mac2X[m1][6]_i_2_n_0\
    );
\mac2X[m1][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m1][10]_i_10_n_7\,
      I1 => \mac2X_reg[m1][10]_i_11_n_6\,
      O => \mac2X[m1][6]_i_3_n_0\
    );
\mac2X[m1][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m1][2]_i_1_n_4\,
      I1 => \mac2X_reg[m1][10]_i_11_n_7\,
      O => \mac2X[m1][6]_i_4_n_0\
    );
\mac2X[m1][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_6_X(6),
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \mac2X_reg[m1][10]_i_11_n_4\,
      I3 => \mac2X_reg[m1][10]_i_10_n_5\,
      I4 => \mac2X[m1][6]_i_2_n_0\,
      O => \mac2X[m1][6]_i_5_n_0\
    );
\mac2X[m1][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac2X_reg[m1][10]_i_11_n_5\,
      I1 => \mac2X_reg[m1][10]_i_10_n_6\,
      I2 => \mac2X_reg[m1][10]_i_10_n_7\,
      I3 => \mac2X_reg[m1][10]_i_11_n_6\,
      O => \mac2X[m1][6]_i_6_n_0\
    );
\mac2X[m1][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2X_reg[m1][2]_i_1_n_4\,
      I1 => \mac2X_reg[m1][10]_i_11_n_7\,
      I2 => \mac2X_reg[m1][10]_i_11_n_6\,
      I3 => \mac2X_reg[m1][10]_i_10_n_7\,
      O => \mac2X[m1][6]_i_7_n_0\
    );
\mac2X[m1][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac2X_reg[m1][2]_i_1_n_4\,
      I1 => \mac2X_reg[m1][10]_i_11_n_7\,
      O => \mac2X[m1][6]_i_8_n_0\
    );
\mac2X[m2][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap1x]\(4),
      I2 => \Kernel_5_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap1x]\(5),
      I4 => \Kernel_5_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap1x]\(6),
      O => \mac2X[m2][10]_i_12_n_0\
    );
\mac2X[m2][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap1x]\(3),
      I2 => \Kernel_5_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap1x]\(4),
      I4 => \Kernel_5_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap1x]\(5),
      O => \mac2X[m2][10]_i_13_n_0\
    );
\mac2X[m2][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap1x]\(2),
      I2 => \Kernel_5_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap1x]\(3),
      I4 => \Kernel_5_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap1x]\(4),
      O => \mac2X[m2][10]_i_14_n_0\
    );
\mac2X[m2][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      I2 => \Kernel_5_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap1x]\(2),
      I4 => \Kernel_5_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap1x]\(3),
      O => \mac2X[m2][10]_i_15_n_0\
    );
\mac2X[m2][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m2][10]_i_12_n_0\,
      I1 => \Kernel_5_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap1x]\(6),
      I3 => \mac2X[m2][10]_i_27_n_0\,
      I4 => \tpd2_reg[vTap1x]\(7),
      I5 => \Kernel_5_X_reg_n_0_[0]\,
      O => \mac2X[m2][10]_i_16_n_0\
    );
\mac2X[m2][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m2][10]_i_13_n_0\,
      I1 => \Kernel_5_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap1x]\(5),
      I3 => \mac2X[m2][10]_i_28_n_0\,
      I4 => \tpd2_reg[vTap1x]\(6),
      I5 => \Kernel_5_X_reg_n_0_[0]\,
      O => \mac2X[m2][10]_i_17_n_0\
    );
\mac2X[m2][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m2][10]_i_14_n_0\,
      I1 => \Kernel_5_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap1x]\(4),
      I3 => \mac2X[m2][10]_i_29_n_0\,
      I4 => \tpd2_reg[vTap1x]\(5),
      I5 => \Kernel_5_X_reg_n_0_[0]\,
      O => \mac2X[m2][10]_i_18_n_0\
    );
\mac2X[m2][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m2][10]_i_15_n_0\,
      I1 => \Kernel_5_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap1x]\(3),
      I3 => \mac2X[m2][10]_i_30_n_0\,
      I4 => \tpd2_reg[vTap1x]\(4),
      I5 => \Kernel_5_X_reg_n_0_[0]\,
      O => \mac2X[m2][10]_i_19_n_0\
    );
\mac2X[m2][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m2][14]_i_11_n_5\,
      I1 => \mac2X_reg[m2][14]_i_12_n_5\,
      I2 => \mac2X_reg[m2][14]_i_10_n_6\,
      O => \mac2X[m2][10]_i_2_n_0\
    );
\mac2X[m2][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[4]\,
      I1 => \tpd2_reg[vTap1x]\(2),
      I2 => \Kernel_5_X_reg_n_0_[5]\,
      I3 => \tpd2_reg[vTap1x]\(1),
      I4 => \tpd2_reg[vTap1x]\(3),
      I5 => \Kernel_5_X_reg_n_0_[3]\,
      O => \mac2X[m2][10]_i_20_n_0\
    );
\mac2X[m2][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[4]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      I2 => \Kernel_5_X_reg_n_0_[5]\,
      I3 => \tpd2_reg[vTap1x]\(0),
      O => \mac2X[m2][10]_i_21_n_0\
    );
\mac2X[m2][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[3]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      O => \mac2X[m2][10]_i_22_n_0\
    );
\mac2X[m2][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(2),
      I1 => \mac2X[m2][10]_i_31_n_0\,
      I2 => \tpd2_reg[vTap1x]\(1),
      I3 => \Kernel_5_X_reg_n_0_[4]\,
      I4 => \tpd2_reg[vTap1x]\(0),
      I5 => \Kernel_5_X_reg_n_0_[5]\,
      O => \mac2X[m2][10]_i_23_n_0\
    );
\mac2X[m2][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(0),
      I1 => \Kernel_5_X_reg_n_0_[5]\,
      I2 => \tpd2_reg[vTap1x]\(1),
      I3 => \Kernel_5_X_reg_n_0_[4]\,
      I4 => \Kernel_5_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap1x]\(2),
      O => \mac2X[m2][10]_i_24_n_0\
    );
\mac2X[m2][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[3]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      I2 => \Kernel_5_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap1x]\(0),
      O => \mac2X[m2][10]_i_25_n_0\
    );
\mac2X[m2][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(0),
      I1 => \Kernel_5_X_reg_n_0_[3]\,
      O => \mac2X[m2][10]_i_26_n_0\
    );
\mac2X[m2][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(5),
      I1 => \Kernel_5_X_reg_n_0_[2]\,
      O => \mac2X[m2][10]_i_27_n_0\
    );
\mac2X[m2][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(4),
      I1 => \Kernel_5_X_reg_n_0_[2]\,
      O => \mac2X[m2][10]_i_28_n_0\
    );
\mac2X[m2][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(3),
      I1 => \Kernel_5_X_reg_n_0_[2]\,
      O => \mac2X[m2][10]_i_29_n_0\
    );
\mac2X[m2][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m2][14]_i_11_n_6\,
      I1 => \mac2X_reg[m2][14]_i_12_n_6\,
      I2 => \mac2X_reg[m2][14]_i_10_n_7\,
      O => \mac2X[m2][10]_i_3_n_0\
    );
\mac2X[m2][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(2),
      I1 => \Kernel_5_X_reg_n_0_[2]\,
      O => \mac2X[m2][10]_i_30_n_0\
    );
\mac2X[m2][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(3),
      I1 => \Kernel_5_X_reg_n_0_[3]\,
      O => \mac2X[m2][10]_i_31_n_0\
    );
\mac2X[m2][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m2][14]_i_11_n_7\,
      I1 => \mac2X_reg[m2][14]_i_12_n_7\,
      I2 => \mac2X_reg[m2][10]_i_10_n_4\,
      O => \mac2X[m2][10]_i_4_n_0\
    );
\mac2X[m2][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap1x]\(0),
      I2 => \mac2X_reg[m2][10]_i_11_n_4\,
      I3 => \mac2X_reg[m2][10]_i_10_n_5\,
      O => \mac2X[m2][10]_i_5_n_0\
    );
\mac2X[m2][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m2][14]_i_11_n_4\,
      I1 => \mac2X_reg[m2][14]_i_12_n_4\,
      I2 => \mac2X_reg[m2][14]_i_10_n_5\,
      I3 => \mac2X[m2][10]_i_2_n_0\,
      O => \mac2X[m2][10]_i_6_n_0\
    );
\mac2X[m2][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m2][14]_i_11_n_5\,
      I1 => \mac2X_reg[m2][14]_i_12_n_5\,
      I2 => \mac2X_reg[m2][14]_i_10_n_6\,
      I3 => \mac2X[m2][10]_i_3_n_0\,
      O => \mac2X[m2][10]_i_7_n_0\
    );
\mac2X[m2][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m2][14]_i_11_n_6\,
      I1 => \mac2X_reg[m2][14]_i_12_n_6\,
      I2 => \mac2X_reg[m2][14]_i_10_n_7\,
      I3 => \mac2X[m2][10]_i_4_n_0\,
      O => \mac2X[m2][10]_i_8_n_0\
    );
\mac2X[m2][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m2][14]_i_11_n_7\,
      I1 => \mac2X_reg[m2][14]_i_12_n_7\,
      I2 => \mac2X_reg[m2][10]_i_10_n_4\,
      I3 => \mac2X[m2][10]_i_5_n_0\,
      O => \mac2X[m2][10]_i_9_n_0\
    );
\mac2X[m2][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][14]_i_13_n_0\
    );
\mac2X[m2][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap1x]\(6),
      I2 => \Kernel_5_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][14]_i_14_n_0\
    );
\mac2X[m2][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap1x]\(5),
      I2 => \Kernel_5_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap1x]\(6),
      I4 => \Kernel_5_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][14]_i_15_n_0\
    );
\mac2X[m2][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      I1 => \Kernel_5_X_reg_n_0_[2]\,
      O => \mac2X[m2][14]_i_16_n_0\
    );
\mac2X[m2][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[1]\,
      I1 => \tpd2_reg[vTap1x]\(6),
      I2 => \Kernel_5_X_reg_n_0_[2]\,
      I3 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][14]_i_17_n_0\
    );
\mac2X[m2][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[0]\,
      I1 => \tpd2_reg[vTap1x]\(5),
      I2 => \tpd2_reg[vTap1x]\(6),
      I3 => \Kernel_5_X_reg_n_0_[2]\,
      I4 => \tpd2_reg[vTap1x]\(7),
      I5 => \Kernel_5_X_reg_n_0_[1]\,
      O => \mac2X[m2][14]_i_18_n_0\
    );
\mac2X[m2][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap1x]\(2),
      I2 => \Kernel_5_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap1x]\(3),
      O => \mac2X[m2][14]_i_19_n_0\
    );
\mac2X[m2][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m2][16]_i_8_n_5\,
      I1 => \mac2X_reg[m2][16]_i_5_n_5\,
      O => \mac2X[m2][14]_i_2_n_0\
    );
\mac2X[m2][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      I2 => \Kernel_5_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap1x]\(2),
      O => \mac2X[m2][14]_i_20_n_0\
    );
\mac2X[m2][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap1x]\(0),
      I2 => \Kernel_5_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap1x]\(1),
      O => \mac2X[m2][14]_i_21_n_0\
    );
\mac2X[m2][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(2),
      I1 => \tpd2_reg[vTap1x]\(3),
      I2 => \Kernel_5_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap1x]\(4),
      I4 => \Kernel_5_X_reg_n_0_[6]\,
      O => \mac2X[m2][14]_i_22_n_0\
    );
\mac2X[m2][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(1),
      I1 => \tpd2_reg[vTap1x]\(2),
      I2 => \Kernel_5_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap1x]\(3),
      I4 => \Kernel_5_X_reg_n_0_[6]\,
      O => \mac2X[m2][14]_i_23_n_0\
    );
\mac2X[m2][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(0),
      I1 => \tpd2_reg[vTap1x]\(1),
      I2 => \Kernel_5_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap1x]\(2),
      I4 => \Kernel_5_X_reg_n_0_[6]\,
      O => \mac2X[m2][14]_i_24_n_0\
    );
\mac2X[m2][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      I2 => \Kernel_5_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap1x]\(0),
      O => \mac2X[m2][14]_i_25_n_0\
    );
\mac2X[m2][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap1x]\(4),
      I2 => \Kernel_5_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap1x]\(5),
      I4 => \Kernel_5_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap1x]\(6),
      O => \mac2X[m2][14]_i_26_n_0\
    );
\mac2X[m2][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap1x]\(3),
      I2 => \Kernel_5_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap1x]\(4),
      I4 => \Kernel_5_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap1x]\(5),
      O => \mac2X[m2][14]_i_27_n_0\
    );
\mac2X[m2][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap1x]\(2),
      I2 => \Kernel_5_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap1x]\(3),
      I4 => \Kernel_5_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap1x]\(4),
      O => \mac2X[m2][14]_i_28_n_0\
    );
\mac2X[m2][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      I2 => \Kernel_5_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap1x]\(2),
      I4 => \Kernel_5_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap1x]\(3),
      O => \mac2X[m2][14]_i_29_n_0\
    );
\mac2X[m2][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m2][16]_i_8_n_6\,
      I1 => \mac2X_reg[m2][16]_i_5_n_6\,
      O => \mac2X[m2][14]_i_3_n_0\
    );
\mac2X[m2][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m2][14]_i_26_n_0\,
      I1 => \Kernel_5_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap1x]\(6),
      I3 => \mac2X[m2][14]_i_34_n_0\,
      I4 => \tpd2_reg[vTap1x]\(7),
      I5 => \Kernel_5_X_reg_n_0_[3]\,
      O => \mac2X[m2][14]_i_30_n_0\
    );
\mac2X[m2][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m2][14]_i_27_n_0\,
      I1 => \Kernel_5_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap1x]\(5),
      I3 => \mac2X[m2][14]_i_35_n_0\,
      I4 => \tpd2_reg[vTap1x]\(6),
      I5 => \Kernel_5_X_reg_n_0_[3]\,
      O => \mac2X[m2][14]_i_31_n_0\
    );
\mac2X[m2][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m2][14]_i_28_n_0\,
      I1 => \Kernel_5_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap1x]\(4),
      I3 => \mac2X[m2][14]_i_36_n_0\,
      I4 => \tpd2_reg[vTap1x]\(5),
      I5 => \Kernel_5_X_reg_n_0_[3]\,
      O => \mac2X[m2][14]_i_32_n_0\
    );
\mac2X[m2][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m2][14]_i_29_n_0\,
      I1 => \Kernel_5_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap1x]\(3),
      I3 => \mac2X[m2][14]_i_37_n_0\,
      I4 => \tpd2_reg[vTap1x]\(4),
      I5 => \Kernel_5_X_reg_n_0_[3]\,
      O => \mac2X[m2][14]_i_33_n_0\
    );
\mac2X[m2][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(5),
      I1 => \Kernel_5_X_reg_n_0_[5]\,
      O => \mac2X[m2][14]_i_34_n_0\
    );
\mac2X[m2][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(4),
      I1 => \Kernel_5_X_reg_n_0_[5]\,
      O => \mac2X[m2][14]_i_35_n_0\
    );
\mac2X[m2][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(3),
      I1 => \Kernel_5_X_reg_n_0_[5]\,
      O => \mac2X[m2][14]_i_36_n_0\
    );
\mac2X[m2][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(2),
      I1 => \Kernel_5_X_reg_n_0_[5]\,
      O => \mac2X[m2][14]_i_37_n_0\
    );
\mac2X[m2][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m2][16]_i_5_n_7\,
      I1 => \mac2X_reg[m2][16]_i_8_n_7\,
      I2 => \mac2X_reg[m2][14]_i_10_n_0\,
      O => \mac2X[m2][14]_i_4_n_0\
    );
\mac2X[m2][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m2][14]_i_11_n_4\,
      I1 => \mac2X_reg[m2][14]_i_12_n_4\,
      I2 => \mac2X_reg[m2][14]_i_10_n_5\,
      O => \mac2X[m2][14]_i_5_n_0\
    );
\mac2X[m2][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2X_reg[m2][16]_i_8_n_5\,
      I1 => \mac2X_reg[m2][16]_i_5_n_5\,
      I2 => \mac2X_reg[m2][16]_i_5_n_4\,
      I3 => \mac2X_reg[m2][16]_i_8_n_0\,
      O => \mac2X[m2][14]_i_6_n_0\
    );
\mac2X[m2][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2X_reg[m2][16]_i_8_n_6\,
      I1 => \mac2X_reg[m2][16]_i_5_n_6\,
      I2 => \mac2X_reg[m2][16]_i_5_n_5\,
      I3 => \mac2X_reg[m2][16]_i_8_n_5\,
      O => \mac2X[m2][14]_i_7_n_0\
    );
\mac2X[m2][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac2X_reg[m2][14]_i_10_n_0\,
      I1 => \mac2X_reg[m2][16]_i_8_n_7\,
      I2 => \mac2X_reg[m2][16]_i_5_n_7\,
      I3 => \mac2X_reg[m2][16]_i_5_n_6\,
      I4 => \mac2X_reg[m2][16]_i_8_n_6\,
      O => \mac2X[m2][14]_i_8_n_0\
    );
\mac2X[m2][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X[m2][14]_i_5_n_0\,
      I1 => \mac2X_reg[m2][16]_i_8_n_7\,
      I2 => \mac2X_reg[m2][16]_i_5_n_7\,
      I3 => \mac2X_reg[m2][14]_i_10_n_0\,
      O => \mac2X[m2][14]_i_9_n_0\
    );
\mac2X[m2][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap1x]\(5),
      I2 => \Kernel_5_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap1x]\(6),
      O => \mac2X[m2][16]_i_10_n_0\
    );
\mac2X[m2][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap1x]\(4),
      I2 => \Kernel_5_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap1x]\(5),
      O => \mac2X[m2][16]_i_11_n_0\
    );
\mac2X[m2][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap1x]\(3),
      I2 => \Kernel_5_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap1x]\(4),
      O => \mac2X[m2][16]_i_12_n_0\
    );
\mac2X[m2][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap1x]\(6),
      I2 => \Kernel_5_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][16]_i_13_n_0\
    );
\mac2X[m2][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(5),
      I1 => \tpd2_reg[vTap1x]\(6),
      I2 => \Kernel_5_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap1x]\(7),
      I4 => \Kernel_5_X_reg_n_0_[6]\,
      O => \mac2X[m2][16]_i_14_n_0\
    );
\mac2X[m2][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(4),
      I1 => \tpd2_reg[vTap1x]\(5),
      I2 => \Kernel_5_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap1x]\(6),
      I4 => \Kernel_5_X_reg_n_0_[6]\,
      O => \mac2X[m2][16]_i_15_n_0\
    );
\mac2X[m2][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(3),
      I1 => \tpd2_reg[vTap1x]\(4),
      I2 => \Kernel_5_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap1x]\(5),
      I4 => \Kernel_5_X_reg_n_0_[6]\,
      O => \mac2X[m2][16]_i_16_n_0\
    );
\mac2X[m2][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][16]_i_17_n_0\
    );
\mac2X[m2][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap1x]\(6),
      I2 => \Kernel_5_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][16]_i_18_n_0\
    );
\mac2X[m2][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap1x]\(5),
      I2 => \Kernel_5_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap1x]\(6),
      I4 => \Kernel_5_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][16]_i_19_n_0\
    );
\mac2X[m2][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      I1 => \Kernel_5_X_reg_n_0_[5]\,
      O => \mac2X[m2][16]_i_20_n_0\
    );
\mac2X[m2][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[4]\,
      I1 => \tpd2_reg[vTap1x]\(6),
      I2 => \Kernel_5_X_reg_n_0_[5]\,
      I3 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][16]_i_21_n_0\
    );
\mac2X[m2][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[3]\,
      I1 => \tpd2_reg[vTap1x]\(5),
      I2 => \tpd2_reg[vTap1x]\(6),
      I3 => \Kernel_5_X_reg_n_0_[5]\,
      I4 => \tpd2_reg[vTap1x]\(7),
      I5 => \Kernel_5_X_reg_n_0_[4]\,
      O => \mac2X[m2][16]_i_22_n_0\
    );
\mac2X[m2][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m2][16]_i_2_n_6\,
      O => \mac2X[m2][16]_i_3_n_0\
    );
\mac2X[m2][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac2X_reg[m2][16]_i_8_n_0\,
      I1 => \mac2X_reg[m2][16]_i_5_n_4\,
      I2 => \mac2X_reg[m2][16]_i_2_n_7\,
      O => \mac2X[m2][16]_i_4_n_0\
    );
\mac2X[m2][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      I1 => \Kernel_5_X_reg_n_0_[7]\,
      O => \mac2X[m2][16]_i_6_n_0\
    );
\mac2X[m2][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(7),
      I1 => \Kernel_5_X_reg_n_0_[7]\,
      O => \mac2X[m2][16]_i_7_n_0\
    );
\mac2X[m2][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap1x]\(6),
      I2 => \Kernel_5_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap1x]\(7),
      O => \mac2X[m2][16]_i_9_n_0\
    );
\mac2X[m2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[1]\,
      I1 => \tpd2_reg[vTap1x]\(2),
      I2 => \Kernel_5_X_reg_n_0_[2]\,
      I3 => \tpd2_reg[vTap1x]\(1),
      I4 => \tpd2_reg[vTap1x]\(3),
      I5 => \Kernel_5_X_reg_n_0_[0]\,
      O => \mac2X[m2][2]_i_2_n_0\
    );
\mac2X[m2][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[1]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      I2 => \Kernel_5_X_reg_n_0_[2]\,
      I3 => \tpd2_reg[vTap1x]\(0),
      O => \mac2X[m2][2]_i_3_n_0\
    );
\mac2X[m2][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[0]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      O => \mac2X[m2][2]_i_4_n_0\
    );
\mac2X[m2][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(2),
      I1 => \mac2X[m2][2]_i_9_n_0\,
      I2 => \tpd2_reg[vTap1x]\(1),
      I3 => \Kernel_5_X_reg_n_0_[1]\,
      I4 => \tpd2_reg[vTap1x]\(0),
      I5 => \Kernel_5_X_reg_n_0_[2]\,
      O => \mac2X[m2][2]_i_5_n_0\
    );
\mac2X[m2][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(0),
      I1 => \Kernel_5_X_reg_n_0_[2]\,
      I2 => \tpd2_reg[vTap1x]\(1),
      I3 => \Kernel_5_X_reg_n_0_[1]\,
      I4 => \Kernel_5_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap1x]\(2),
      O => \mac2X[m2][2]_i_6_n_0\
    );
\mac2X[m2][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[0]\,
      I1 => \tpd2_reg[vTap1x]\(1),
      I2 => \Kernel_5_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap1x]\(0),
      O => \mac2X[m2][2]_i_7_n_0\
    );
\mac2X[m2][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(0),
      I1 => \Kernel_5_X_reg_n_0_[0]\,
      O => \mac2X[m2][2]_i_8_n_0\
    );
\mac2X[m2][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap1x]\(3),
      I1 => \Kernel_5_X_reg_n_0_[0]\,
      O => \mac2X[m2][2]_i_9_n_0\
    );
\mac2X[m2][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m2][10]_i_11_n_5\,
      I1 => \mac2X_reg[m2][10]_i_10_n_6\,
      O => \mac2X[m2][6]_i_2_n_0\
    );
\mac2X[m2][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m2][10]_i_10_n_7\,
      I1 => \mac2X_reg[m2][10]_i_11_n_6\,
      O => \mac2X[m2][6]_i_3_n_0\
    );
\mac2X[m2][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m2][2]_i_1_n_4\,
      I1 => \mac2X_reg[m2][10]_i_11_n_7\,
      O => \mac2X[m2][6]_i_4_n_0\
    );
\mac2X[m2][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \Kernel_5_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap1x]\(0),
      I2 => \mac2X_reg[m2][10]_i_11_n_4\,
      I3 => \mac2X_reg[m2][10]_i_10_n_5\,
      I4 => \mac2X[m2][6]_i_2_n_0\,
      O => \mac2X[m2][6]_i_5_n_0\
    );
\mac2X[m2][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac2X_reg[m2][10]_i_11_n_5\,
      I1 => \mac2X_reg[m2][10]_i_10_n_6\,
      I2 => \mac2X_reg[m2][10]_i_10_n_7\,
      I3 => \mac2X_reg[m2][10]_i_11_n_6\,
      O => \mac2X[m2][6]_i_6_n_0\
    );
\mac2X[m2][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2X_reg[m2][2]_i_1_n_4\,
      I1 => \mac2X_reg[m2][10]_i_11_n_7\,
      I2 => \mac2X_reg[m2][10]_i_11_n_6\,
      I3 => \mac2X_reg[m2][10]_i_10_n_7\,
      O => \mac2X[m2][6]_i_7_n_0\
    );
\mac2X[m2][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac2X_reg[m2][2]_i_1_n_4\,
      I1 => \mac2X_reg[m2][10]_i_11_n_7\,
      O => \mac2X[m2][6]_i_8_n_0\
    );
\mac2X[m3][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(2),
      I1 => \tpd3_reg[vTap1x]\(4),
      I2 => Kernel_4_X(1),
      I3 => \tpd3_reg[vTap1x]\(5),
      I4 => Kernel_4_X(0),
      I5 => \tpd3_reg[vTap1x]\(6),
      O => \mac2X[m3][10]_i_12_n_0\
    );
\mac2X[m3][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(2),
      I1 => \tpd3_reg[vTap1x]\(3),
      I2 => Kernel_4_X(1),
      I3 => \tpd3_reg[vTap1x]\(4),
      I4 => Kernel_4_X(0),
      I5 => \tpd3_reg[vTap1x]\(5),
      O => \mac2X[m3][10]_i_13_n_0\
    );
\mac2X[m3][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(2),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => Kernel_4_X(1),
      I3 => \tpd3_reg[vTap1x]\(3),
      I4 => Kernel_4_X(0),
      I5 => \tpd3_reg[vTap1x]\(4),
      O => \mac2X[m3][10]_i_14_n_0\
    );
\mac2X[m3][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(2),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => Kernel_4_X(1),
      I3 => \tpd3_reg[vTap1x]\(2),
      I4 => Kernel_4_X(0),
      I5 => \tpd3_reg[vTap1x]\(3),
      O => \mac2X[m3][10]_i_15_n_0\
    );
\mac2X[m3][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m3][10]_i_12_n_0\,
      I1 => Kernel_4_X(1),
      I2 => \tpd3_reg[vTap1x]\(6),
      I3 => \mac2X[m3][10]_i_27_n_0\,
      I4 => \tpd3_reg[vTap1x]\(7),
      I5 => Kernel_4_X(0),
      O => \mac2X[m3][10]_i_16_n_0\
    );
\mac2X[m3][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m3][10]_i_13_n_0\,
      I1 => Kernel_4_X(1),
      I2 => \tpd3_reg[vTap1x]\(5),
      I3 => \mac2X[m3][10]_i_28_n_0\,
      I4 => \tpd3_reg[vTap1x]\(6),
      I5 => Kernel_4_X(0),
      O => \mac2X[m3][10]_i_17_n_0\
    );
\mac2X[m3][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m3][10]_i_14_n_0\,
      I1 => Kernel_4_X(1),
      I2 => \tpd3_reg[vTap1x]\(4),
      I3 => \mac2X[m3][10]_i_29_n_0\,
      I4 => \tpd3_reg[vTap1x]\(5),
      I5 => Kernel_4_X(0),
      O => \mac2X[m3][10]_i_18_n_0\
    );
\mac2X[m3][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m3][10]_i_15_n_0\,
      I1 => Kernel_4_X(1),
      I2 => \tpd3_reg[vTap1x]\(3),
      I3 => \mac2X[m3][10]_i_30_n_0\,
      I4 => \tpd3_reg[vTap1x]\(4),
      I5 => Kernel_4_X(0),
      O => \mac2X[m3][10]_i_19_n_0\
    );
\mac2X[m3][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m3][14]_i_11_n_5\,
      I1 => \mac2X_reg[m3][14]_i_12_n_5\,
      I2 => \mac2X_reg[m3][14]_i_10_n_6\,
      O => \mac2X[m3][10]_i_2_n_0\
    );
\mac2X[m3][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_4_X(4),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => Kernel_4_X(5),
      I3 => \tpd3_reg[vTap1x]\(1),
      I4 => \tpd3_reg[vTap1x]\(3),
      I5 => Kernel_4_X(3),
      O => \mac2X[m3][10]_i_20_n_0\
    );
\mac2X[m3][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_4_X(4),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => Kernel_4_X(5),
      I3 => \tpd3_reg[vTap1x]\(0),
      O => \mac2X[m3][10]_i_21_n_0\
    );
\mac2X[m3][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_4_X(3),
      I1 => \tpd3_reg[vTap1x]\(1),
      O => \mac2X[m3][10]_i_22_n_0\
    );
\mac2X[m3][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(2),
      I1 => \mac2X[m3][10]_i_31_n_0\,
      I2 => \tpd3_reg[vTap1x]\(1),
      I3 => Kernel_4_X(4),
      I4 => \tpd3_reg[vTap1x]\(0),
      I5 => Kernel_4_X(5),
      O => \mac2X[m3][10]_i_23_n_0\
    );
\mac2X[m3][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(0),
      I1 => Kernel_4_X(5),
      I2 => \tpd3_reg[vTap1x]\(1),
      I3 => Kernel_4_X(4),
      I4 => Kernel_4_X(3),
      I5 => \tpd3_reg[vTap1x]\(2),
      O => \mac2X[m3][10]_i_24_n_0\
    );
\mac2X[m3][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_4_X(3),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => Kernel_4_X(4),
      I3 => \tpd3_reg[vTap1x]\(0),
      O => \mac2X[m3][10]_i_25_n_0\
    );
\mac2X[m3][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(0),
      I1 => Kernel_4_X(3),
      O => \mac2X[m3][10]_i_26_n_0\
    );
\mac2X[m3][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(5),
      I1 => Kernel_4_X(2),
      O => \mac2X[m3][10]_i_27_n_0\
    );
\mac2X[m3][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(4),
      I1 => Kernel_4_X(2),
      O => \mac2X[m3][10]_i_28_n_0\
    );
\mac2X[m3][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(3),
      I1 => Kernel_4_X(2),
      O => \mac2X[m3][10]_i_29_n_0\
    );
\mac2X[m3][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m3][14]_i_11_n_6\,
      I1 => \mac2X_reg[m3][14]_i_12_n_6\,
      I2 => \mac2X_reg[m3][14]_i_10_n_7\,
      O => \mac2X[m3][10]_i_3_n_0\
    );
\mac2X[m3][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(2),
      I1 => Kernel_4_X(2),
      O => \mac2X[m3][10]_i_30_n_0\
    );
\mac2X[m3][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(3),
      I1 => Kernel_4_X(3),
      O => \mac2X[m3][10]_i_31_n_0\
    );
\mac2X[m3][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m3][14]_i_11_n_7\,
      I1 => \mac2X_reg[m3][14]_i_12_n_7\,
      I2 => \mac2X_reg[m3][10]_i_10_n_4\,
      O => \mac2X[m3][10]_i_4_n_0\
    );
\mac2X[m3][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_4_X(6),
      I1 => \tpd3_reg[vTap1x]\(0),
      I2 => \mac2X_reg[m3][10]_i_11_n_4\,
      I3 => \mac2X_reg[m3][10]_i_10_n_5\,
      O => \mac2X[m3][10]_i_5_n_0\
    );
\mac2X[m3][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m3][14]_i_11_n_4\,
      I1 => \mac2X_reg[m3][14]_i_12_n_4\,
      I2 => \mac2X_reg[m3][14]_i_10_n_5\,
      I3 => \mac2X[m3][10]_i_2_n_0\,
      O => \mac2X[m3][10]_i_6_n_0\
    );
\mac2X[m3][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m3][14]_i_11_n_5\,
      I1 => \mac2X_reg[m3][14]_i_12_n_5\,
      I2 => \mac2X_reg[m3][14]_i_10_n_6\,
      I3 => \mac2X[m3][10]_i_3_n_0\,
      O => \mac2X[m3][10]_i_7_n_0\
    );
\mac2X[m3][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m3][14]_i_11_n_6\,
      I1 => \mac2X_reg[m3][14]_i_12_n_6\,
      I2 => \mac2X_reg[m3][14]_i_10_n_7\,
      I3 => \mac2X[m3][10]_i_4_n_0\,
      O => \mac2X[m3][10]_i_8_n_0\
    );
\mac2X[m3][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m3][14]_i_11_n_7\,
      I1 => \mac2X_reg[m3][14]_i_12_n_7\,
      I2 => \mac2X_reg[m3][10]_i_10_n_4\,
      I3 => \mac2X[m3][10]_i_5_n_0\,
      O => \mac2X[m3][10]_i_9_n_0\
    );
\mac2X[m3][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_4_X(2),
      I1 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][14]_i_13_n_0\
    );
\mac2X[m3][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_4_X(2),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => Kernel_4_X(1),
      I3 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][14]_i_14_n_0\
    );
\mac2X[m3][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(2),
      I1 => \tpd3_reg[vTap1x]\(5),
      I2 => Kernel_4_X(1),
      I3 => \tpd3_reg[vTap1x]\(6),
      I4 => Kernel_4_X(0),
      I5 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][14]_i_15_n_0\
    );
\mac2X[m3][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(7),
      I1 => Kernel_4_X(2),
      O => \mac2X[m3][14]_i_16_n_0\
    );
\mac2X[m3][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_4_X(1),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => Kernel_4_X(2),
      I3 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][14]_i_17_n_0\
    );
\mac2X[m3][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_4_X(0),
      I1 => \tpd3_reg[vTap1x]\(5),
      I2 => \tpd3_reg[vTap1x]\(6),
      I3 => Kernel_4_X(2),
      I4 => \tpd3_reg[vTap1x]\(7),
      I5 => Kernel_4_X(1),
      O => \mac2X[m3][14]_i_18_n_0\
    );
\mac2X[m3][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_4_X(7),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => Kernel_4_X(6),
      I3 => \tpd3_reg[vTap1x]\(3),
      O => \mac2X[m3][14]_i_19_n_0\
    );
\mac2X[m3][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m3][16]_i_8_n_5\,
      I1 => \mac2X_reg[m3][16]_i_5_n_5\,
      O => \mac2X[m3][14]_i_2_n_0\
    );
\mac2X[m3][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_4_X(7),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => Kernel_4_X(6),
      I3 => \tpd3_reg[vTap1x]\(2),
      O => \mac2X[m3][14]_i_20_n_0\
    );
\mac2X[m3][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_4_X(7),
      I1 => \tpd3_reg[vTap1x]\(0),
      I2 => Kernel_4_X(6),
      I3 => \tpd3_reg[vTap1x]\(1),
      O => \mac2X[m3][14]_i_21_n_0\
    );
\mac2X[m3][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(2),
      I1 => \tpd3_reg[vTap1x]\(3),
      I2 => Kernel_4_X(7),
      I3 => \tpd3_reg[vTap1x]\(4),
      I4 => Kernel_4_X(6),
      O => \mac2X[m3][14]_i_22_n_0\
    );
\mac2X[m3][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(1),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => Kernel_4_X(7),
      I3 => \tpd3_reg[vTap1x]\(3),
      I4 => Kernel_4_X(6),
      O => \mac2X[m3][14]_i_23_n_0\
    );
\mac2X[m3][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(0),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => Kernel_4_X(7),
      I3 => \tpd3_reg[vTap1x]\(2),
      I4 => Kernel_4_X(6),
      O => \mac2X[m3][14]_i_24_n_0\
    );
\mac2X[m3][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_4_X(6),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => Kernel_4_X(7),
      I3 => \tpd3_reg[vTap1x]\(0),
      O => \mac2X[m3][14]_i_25_n_0\
    );
\mac2X[m3][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(5),
      I1 => \tpd3_reg[vTap1x]\(4),
      I2 => Kernel_4_X(4),
      I3 => \tpd3_reg[vTap1x]\(5),
      I4 => Kernel_4_X(3),
      I5 => \tpd3_reg[vTap1x]\(6),
      O => \mac2X[m3][14]_i_26_n_0\
    );
\mac2X[m3][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(5),
      I1 => \tpd3_reg[vTap1x]\(3),
      I2 => Kernel_4_X(4),
      I3 => \tpd3_reg[vTap1x]\(4),
      I4 => Kernel_4_X(3),
      I5 => \tpd3_reg[vTap1x]\(5),
      O => \mac2X[m3][14]_i_27_n_0\
    );
\mac2X[m3][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(5),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => Kernel_4_X(4),
      I3 => \tpd3_reg[vTap1x]\(3),
      I4 => Kernel_4_X(3),
      I5 => \tpd3_reg[vTap1x]\(4),
      O => \mac2X[m3][14]_i_28_n_0\
    );
\mac2X[m3][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(5),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => Kernel_4_X(4),
      I3 => \tpd3_reg[vTap1x]\(2),
      I4 => Kernel_4_X(3),
      I5 => \tpd3_reg[vTap1x]\(3),
      O => \mac2X[m3][14]_i_29_n_0\
    );
\mac2X[m3][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m3][16]_i_8_n_6\,
      I1 => \mac2X_reg[m3][16]_i_5_n_6\,
      O => \mac2X[m3][14]_i_3_n_0\
    );
\mac2X[m3][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m3][14]_i_26_n_0\,
      I1 => Kernel_4_X(4),
      I2 => \tpd3_reg[vTap1x]\(6),
      I3 => \mac2X[m3][14]_i_34_n_0\,
      I4 => \tpd3_reg[vTap1x]\(7),
      I5 => Kernel_4_X(3),
      O => \mac2X[m3][14]_i_30_n_0\
    );
\mac2X[m3][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m3][14]_i_27_n_0\,
      I1 => Kernel_4_X(4),
      I2 => \tpd3_reg[vTap1x]\(5),
      I3 => \mac2X[m3][14]_i_35_n_0\,
      I4 => \tpd3_reg[vTap1x]\(6),
      I5 => Kernel_4_X(3),
      O => \mac2X[m3][14]_i_31_n_0\
    );
\mac2X[m3][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m3][14]_i_28_n_0\,
      I1 => Kernel_4_X(4),
      I2 => \tpd3_reg[vTap1x]\(4),
      I3 => \mac2X[m3][14]_i_36_n_0\,
      I4 => \tpd3_reg[vTap1x]\(5),
      I5 => Kernel_4_X(3),
      O => \mac2X[m3][14]_i_32_n_0\
    );
\mac2X[m3][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2X[m3][14]_i_29_n_0\,
      I1 => Kernel_4_X(4),
      I2 => \tpd3_reg[vTap1x]\(3),
      I3 => \mac2X[m3][14]_i_37_n_0\,
      I4 => \tpd3_reg[vTap1x]\(4),
      I5 => Kernel_4_X(3),
      O => \mac2X[m3][14]_i_33_n_0\
    );
\mac2X[m3][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(5),
      I1 => Kernel_4_X(5),
      O => \mac2X[m3][14]_i_34_n_0\
    );
\mac2X[m3][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(4),
      I1 => Kernel_4_X(5),
      O => \mac2X[m3][14]_i_35_n_0\
    );
\mac2X[m3][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(3),
      I1 => Kernel_4_X(5),
      O => \mac2X[m3][14]_i_36_n_0\
    );
\mac2X[m3][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(2),
      I1 => Kernel_4_X(5),
      O => \mac2X[m3][14]_i_37_n_0\
    );
\mac2X[m3][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m3][16]_i_5_n_7\,
      I1 => \mac2X_reg[m3][16]_i_8_n_7\,
      I2 => \mac2X_reg[m3][14]_i_10_n_0\,
      O => \mac2X[m3][14]_i_4_n_0\
    );
\mac2X[m3][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m3][14]_i_11_n_4\,
      I1 => \mac2X_reg[m3][14]_i_12_n_4\,
      I2 => \mac2X_reg[m3][14]_i_10_n_5\,
      O => \mac2X[m3][14]_i_5_n_0\
    );
\mac2X[m3][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2X_reg[m3][16]_i_8_n_5\,
      I1 => \mac2X_reg[m3][16]_i_5_n_5\,
      I2 => \mac2X_reg[m3][16]_i_5_n_4\,
      I3 => \mac2X_reg[m3][16]_i_8_n_0\,
      O => \mac2X[m3][14]_i_6_n_0\
    );
\mac2X[m3][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2X_reg[m3][16]_i_8_n_6\,
      I1 => \mac2X_reg[m3][16]_i_5_n_6\,
      I2 => \mac2X_reg[m3][16]_i_5_n_5\,
      I3 => \mac2X_reg[m3][16]_i_8_n_5\,
      O => \mac2X[m3][14]_i_7_n_0\
    );
\mac2X[m3][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac2X_reg[m3][14]_i_10_n_0\,
      I1 => \mac2X_reg[m3][16]_i_8_n_7\,
      I2 => \mac2X_reg[m3][16]_i_5_n_7\,
      I3 => \mac2X_reg[m3][16]_i_5_n_6\,
      I4 => \mac2X_reg[m3][16]_i_8_n_6\,
      O => \mac2X[m3][14]_i_8_n_0\
    );
\mac2X[m3][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X[m3][14]_i_5_n_0\,
      I1 => \mac2X_reg[m3][16]_i_8_n_7\,
      I2 => \mac2X_reg[m3][16]_i_5_n_7\,
      I3 => \mac2X_reg[m3][14]_i_10_n_0\,
      O => \mac2X[m3][14]_i_9_n_0\
    );
\mac2X[m3][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_4_X(7),
      I1 => \tpd3_reg[vTap1x]\(5),
      I2 => Kernel_4_X(6),
      I3 => \tpd3_reg[vTap1x]\(6),
      O => \mac2X[m3][16]_i_10_n_0\
    );
\mac2X[m3][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_4_X(7),
      I1 => \tpd3_reg[vTap1x]\(4),
      I2 => Kernel_4_X(6),
      I3 => \tpd3_reg[vTap1x]\(5),
      O => \mac2X[m3][16]_i_11_n_0\
    );
\mac2X[m3][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_4_X(7),
      I1 => \tpd3_reg[vTap1x]\(3),
      I2 => Kernel_4_X(6),
      I3 => \tpd3_reg[vTap1x]\(4),
      O => \mac2X[m3][16]_i_12_n_0\
    );
\mac2X[m3][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_4_X(6),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => Kernel_4_X(7),
      I3 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][16]_i_13_n_0\
    );
\mac2X[m3][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(5),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => Kernel_4_X(7),
      I3 => \tpd3_reg[vTap1x]\(7),
      I4 => Kernel_4_X(6),
      O => \mac2X[m3][16]_i_14_n_0\
    );
\mac2X[m3][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(4),
      I1 => \tpd3_reg[vTap1x]\(5),
      I2 => Kernel_4_X(7),
      I3 => \tpd3_reg[vTap1x]\(6),
      I4 => Kernel_4_X(6),
      O => \mac2X[m3][16]_i_15_n_0\
    );
\mac2X[m3][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(3),
      I1 => \tpd3_reg[vTap1x]\(4),
      I2 => Kernel_4_X(7),
      I3 => \tpd3_reg[vTap1x]\(5),
      I4 => Kernel_4_X(6),
      O => \mac2X[m3][16]_i_16_n_0\
    );
\mac2X[m3][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_4_X(5),
      I1 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][16]_i_17_n_0\
    );
\mac2X[m3][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_4_X(5),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => Kernel_4_X(4),
      I3 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][16]_i_18_n_0\
    );
\mac2X[m3][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_4_X(5),
      I1 => \tpd3_reg[vTap1x]\(5),
      I2 => Kernel_4_X(4),
      I3 => \tpd3_reg[vTap1x]\(6),
      I4 => Kernel_4_X(3),
      I5 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][16]_i_19_n_0\
    );
\mac2X[m3][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(7),
      I1 => Kernel_4_X(5),
      O => \mac2X[m3][16]_i_20_n_0\
    );
\mac2X[m3][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_4_X(4),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => Kernel_4_X(5),
      I3 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][16]_i_21_n_0\
    );
\mac2X[m3][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_4_X(3),
      I1 => \tpd3_reg[vTap1x]\(5),
      I2 => \tpd3_reg[vTap1x]\(6),
      I3 => Kernel_4_X(5),
      I4 => \tpd3_reg[vTap1x]\(7),
      I5 => Kernel_4_X(4),
      O => \mac2X[m3][16]_i_22_n_0\
    );
\mac2X[m3][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2X_reg[m3][16]_i_2_n_6\,
      O => \mac2X[m3][16]_i_3_n_0\
    );
\mac2X[m3][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac2X_reg[m3][16]_i_8_n_0\,
      I1 => \mac2X_reg[m3][16]_i_5_n_4\,
      I2 => \mac2X_reg[m3][16]_i_2_n_7\,
      O => \mac2X[m3][16]_i_4_n_0\
    );
\mac2X[m3][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(7),
      I1 => Kernel_4_X(7),
      O => \mac2X[m3][16]_i_6_n_0\
    );
\mac2X[m3][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(7),
      I1 => Kernel_4_X(7),
      O => \mac2X[m3][16]_i_7_n_0\
    );
\mac2X[m3][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_4_X(7),
      I1 => \tpd3_reg[vTap1x]\(6),
      I2 => Kernel_4_X(6),
      I3 => \tpd3_reg[vTap1x]\(7),
      O => \mac2X[m3][16]_i_9_n_0\
    );
\mac2X[m3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_4_X(1),
      I1 => \tpd3_reg[vTap1x]\(2),
      I2 => Kernel_4_X(2),
      I3 => \tpd3_reg[vTap1x]\(1),
      I4 => \tpd3_reg[vTap1x]\(3),
      I5 => Kernel_4_X(0),
      O => \mac2X[m3][2]_i_2_n_0\
    );
\mac2X[m3][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_4_X(1),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => Kernel_4_X(2),
      I3 => \tpd3_reg[vTap1x]\(0),
      O => \mac2X[m3][2]_i_3_n_0\
    );
\mac2X[m3][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_4_X(0),
      I1 => \tpd3_reg[vTap1x]\(1),
      O => \mac2X[m3][2]_i_4_n_0\
    );
\mac2X[m3][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(2),
      I1 => \mac2X[m3][2]_i_9_n_0\,
      I2 => \tpd3_reg[vTap1x]\(1),
      I3 => Kernel_4_X(1),
      I4 => \tpd3_reg[vTap1x]\(0),
      I5 => Kernel_4_X(2),
      O => \mac2X[m3][2]_i_5_n_0\
    );
\mac2X[m3][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(0),
      I1 => Kernel_4_X(2),
      I2 => \tpd3_reg[vTap1x]\(1),
      I3 => Kernel_4_X(1),
      I4 => Kernel_4_X(0),
      I5 => \tpd3_reg[vTap1x]\(2),
      O => \mac2X[m3][2]_i_6_n_0\
    );
\mac2X[m3][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_4_X(0),
      I1 => \tpd3_reg[vTap1x]\(1),
      I2 => Kernel_4_X(1),
      I3 => \tpd3_reg[vTap1x]\(0),
      O => \mac2X[m3][2]_i_7_n_0\
    );
\mac2X[m3][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(0),
      I1 => Kernel_4_X(0),
      O => \mac2X[m3][2]_i_8_n_0\
    );
\mac2X[m3][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap1x]\(3),
      I1 => Kernel_4_X(0),
      O => \mac2X[m3][2]_i_9_n_0\
    );
\mac2X[m3][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m3][10]_i_11_n_5\,
      I1 => \mac2X_reg[m3][10]_i_10_n_6\,
      O => \mac2X[m3][6]_i_2_n_0\
    );
\mac2X[m3][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m3][10]_i_10_n_7\,
      I1 => \mac2X_reg[m3][10]_i_11_n_6\,
      O => \mac2X[m3][6]_i_3_n_0\
    );
\mac2X[m3][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2X_reg[m3][2]_i_1_n_4\,
      I1 => \mac2X_reg[m3][10]_i_11_n_7\,
      O => \mac2X[m3][6]_i_4_n_0\
    );
\mac2X[m3][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_4_X(6),
      I1 => \tpd3_reg[vTap1x]\(0),
      I2 => \mac2X_reg[m3][10]_i_11_n_4\,
      I3 => \mac2X_reg[m3][10]_i_10_n_5\,
      I4 => \mac2X[m3][6]_i_2_n_0\,
      O => \mac2X[m3][6]_i_5_n_0\
    );
\mac2X[m3][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac2X_reg[m3][10]_i_11_n_5\,
      I1 => \mac2X_reg[m3][10]_i_10_n_6\,
      I2 => \mac2X_reg[m3][10]_i_10_n_7\,
      I3 => \mac2X_reg[m3][10]_i_11_n_6\,
      O => \mac2X[m3][6]_i_6_n_0\
    );
\mac2X[m3][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2X_reg[m3][2]_i_1_n_4\,
      I1 => \mac2X_reg[m3][10]_i_11_n_7\,
      I2 => \mac2X_reg[m3][10]_i_11_n_6\,
      I3 => \mac2X_reg[m3][10]_i_10_n_7\,
      O => \mac2X[m3][6]_i_7_n_0\
    );
\mac2X[m3][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac2X_reg[m3][2]_i_1_n_4\,
      I1 => \mac2X_reg[m3][10]_i_11_n_7\,
      O => \mac2X[m3][6]_i_8_n_0\
    );
\mac2X[mac][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][10]\,
      I1 => \mac2X_reg[m3]\(10),
      I2 => \mac2X_reg[m1]\(10),
      O => \mac2X[mac][11]_i_2_n_0\
    );
\mac2X[mac][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][9]\,
      I1 => \mac2X_reg[m3]\(9),
      I2 => \mac2X_reg[m1]\(9),
      O => \mac2X[mac][11]_i_3_n_0\
    );
\mac2X[mac][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][8]\,
      I1 => \mac2X_reg[m3]\(8),
      I2 => \mac2X_reg[m1]\(8),
      O => \mac2X[mac][11]_i_4_n_0\
    );
\mac2X[mac][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][7]\,
      I1 => \mac2X_reg[m3]\(7),
      I2 => \mac2X_reg[m1]\(7),
      O => \mac2X[mac][11]_i_5_n_0\
    );
\mac2X[mac][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][11]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      I3 => \mac2X[mac][11]_i_2_n_0\,
      O => \mac2X[mac][11]_i_6_n_0\
    );
\mac2X[mac][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][10]\,
      I1 => \mac2X_reg[m3]\(10),
      I2 => \mac2X_reg[m1]\(10),
      I3 => \mac2X[mac][11]_i_3_n_0\,
      O => \mac2X[mac][11]_i_7_n_0\
    );
\mac2X[mac][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][9]\,
      I1 => \mac2X_reg[m3]\(9),
      I2 => \mac2X_reg[m1]\(9),
      I3 => \mac2X[mac][11]_i_4_n_0\,
      O => \mac2X[mac][11]_i_8_n_0\
    );
\mac2X[mac][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][8]\,
      I1 => \mac2X_reg[m3]\(8),
      I2 => \mac2X_reg[m1]\(8),
      I3 => \mac2X[mac][11]_i_5_n_0\,
      O => \mac2X[mac][11]_i_9_n_0\
    );
\mac2X[mac][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][14]\,
      I1 => \mac2X_reg[m3]\(14),
      I2 => \mac2X_reg[m1]\(14),
      O => \mac2X[mac][15]_i_2_n_0\
    );
\mac2X[mac][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][13]\,
      I1 => \mac2X_reg[m3]\(13),
      I2 => \mac2X_reg[m1]\(13),
      O => \mac2X[mac][15]_i_3_n_0\
    );
\mac2X[mac][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][12]\,
      I1 => \mac2X_reg[m3]\(12),
      I2 => \mac2X_reg[m1]\(12),
      O => \mac2X[mac][15]_i_4_n_0\
    );
\mac2X[mac][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][11]\,
      I1 => \mac2X_reg[m3]\(11),
      I2 => \mac2X_reg[m1]\(11),
      O => \mac2X[mac][15]_i_5_n_0\
    );
\mac2X[mac][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X[mac][15]_i_2_n_0\,
      I1 => \mac2X_reg[m3]\(15),
      I2 => \mac2X_reg[m_n_0_2][15]\,
      I3 => \mac2X_reg[m1]\(15),
      O => \mac2X[mac][15]_i_6_n_0\
    );
\mac2X[mac][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][14]\,
      I1 => \mac2X_reg[m3]\(14),
      I2 => \mac2X_reg[m1]\(14),
      I3 => \mac2X[mac][15]_i_3_n_0\,
      O => \mac2X[mac][15]_i_7_n_0\
    );
\mac2X[mac][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][13]\,
      I1 => \mac2X_reg[m3]\(13),
      I2 => \mac2X_reg[m1]\(13),
      I3 => \mac2X[mac][15]_i_4_n_0\,
      O => \mac2X[mac][15]_i_8_n_0\
    );
\mac2X[mac][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][12]\,
      I1 => \mac2X_reg[m3]\(12),
      I2 => \mac2X_reg[m1]\(12),
      I3 => \mac2X[mac][15]_i_5_n_0\,
      O => \mac2X[mac][15]_i_9_n_0\
    );
\mac2X[mac][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \mac2X_reg[m1]\(15),
      I1 => \mac2X_reg[m3]\(15),
      I2 => \mac2X_reg[m_n_0_2][15]\,
      I3 => \mac2X_reg[m3]\(16),
      I4 => \mac2X_reg[m_n_0_2][16]\,
      I5 => \mac2X_reg[m1]\(16),
      O => \mac2X[mac][16]_i_2_n_0\
    );
\mac2X[mac][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][2]\,
      I1 => \mac2X_reg[m3]\(2),
      I2 => \mac2X_reg[m1]\(2),
      O => \mac2X[mac][3]_i_2_n_0\
    );
\mac2X[mac][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][1]\,
      I1 => \mac2X_reg[m3]\(1),
      I2 => \mac2X_reg[m1]\(1),
      O => \mac2X[mac][3]_i_3_n_0\
    );
\mac2X[mac][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \mac2X_reg[m3]\(0),
      I2 => \mac2X_reg[m1]\(0),
      O => \mac2X[mac][3]_i_4_n_0\
    );
\mac2X[mac][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][3]\,
      I1 => \mac2X_reg[m3]\(3),
      I2 => \mac2X_reg[m1]\(3),
      I3 => \mac2X[mac][3]_i_2_n_0\,
      O => \mac2X[mac][3]_i_5_n_0\
    );
\mac2X[mac][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][2]\,
      I1 => \mac2X_reg[m3]\(2),
      I2 => \mac2X_reg[m1]\(2),
      I3 => \mac2X[mac][3]_i_3_n_0\,
      O => \mac2X[mac][3]_i_6_n_0\
    );
\mac2X[mac][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][1]\,
      I1 => \mac2X_reg[m3]\(1),
      I2 => \mac2X_reg[m1]\(1),
      I3 => \mac2X[mac][3]_i_4_n_0\,
      O => \mac2X[mac][3]_i_7_n_0\
    );
\mac2X[mac][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][0]\,
      I1 => \mac2X_reg[m3]\(0),
      I2 => \mac2X_reg[m1]\(0),
      O => \mac2X[mac][3]_i_8_n_0\
    );
\mac2X[mac][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][6]\,
      I1 => \mac2X_reg[m3]\(6),
      I2 => \mac2X_reg[m1]\(6),
      O => \mac2X[mac][7]_i_2_n_0\
    );
\mac2X[mac][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][5]\,
      I1 => \mac2X_reg[m3]\(5),
      I2 => \mac2X_reg[m1]\(5),
      O => \mac2X[mac][7]_i_3_n_0\
    );
\mac2X[mac][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][4]\,
      I1 => \mac2X_reg[m3]\(4),
      I2 => \mac2X_reg[m1]\(4),
      O => \mac2X[mac][7]_i_4_n_0\
    );
\mac2X[mac][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][3]\,
      I1 => \mac2X_reg[m3]\(3),
      I2 => \mac2X_reg[m1]\(3),
      O => \mac2X[mac][7]_i_5_n_0\
    );
\mac2X[mac][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][7]\,
      I1 => \mac2X_reg[m3]\(7),
      I2 => \mac2X_reg[m1]\(7),
      I3 => \mac2X[mac][7]_i_2_n_0\,
      O => \mac2X[mac][7]_i_6_n_0\
    );
\mac2X[mac][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][6]\,
      I1 => \mac2X_reg[m3]\(6),
      I2 => \mac2X_reg[m1]\(6),
      I3 => \mac2X[mac][7]_i_3_n_0\,
      O => \mac2X[mac][7]_i_7_n_0\
    );
\mac2X[mac][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][5]\,
      I1 => \mac2X_reg[m3]\(5),
      I2 => \mac2X_reg[m1]\(5),
      I3 => \mac2X[mac][7]_i_4_n_0\,
      O => \mac2X[mac][7]_i_8_n_0\
    );
\mac2X[mac][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[m_n_0_2][4]\,
      I1 => \mac2X_reg[m3]\(4),
      I2 => \mac2X_reg[m1]\(4),
      I3 => \mac2X[mac][7]_i_5_n_0\,
      O => \mac2X[mac][7]_i_9_n_0\
    );
\mac2X_reg[m1][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(0),
      Q => \mac2X_reg[m1]\(0)
    );
\mac2X_reg[m1][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(10),
      Q => \mac2X_reg[m1]\(10)
    );
\mac2X_reg[m1][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m1][6]_i_1_n_0\,
      CO(3) => \mac2X_reg[m1][10]_i_1_n_0\,
      CO(2) => \mac2X_reg[m1][10]_i_1_n_1\,
      CO(1) => \mac2X_reg[m1][10]_i_1_n_2\,
      CO(0) => \mac2X_reg[m1][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m1][10]_i_2_n_0\,
      DI(2) => \mac2X[m1][10]_i_3_n_0\,
      DI(1) => \mac2X[m1][10]_i_4_n_0\,
      DI(0) => \mac2X[m1][10]_i_5_n_0\,
      O(3 downto 0) => \mac2X_reg[m1]0\(10 downto 7),
      S(3) => \mac2X[m1][10]_i_6_n_0\,
      S(2) => \mac2X[m1][10]_i_7_n_0\,
      S(1) => \mac2X[m1][10]_i_8_n_0\,
      S(0) => \mac2X[m1][10]_i_9_n_0\
    );
\mac2X_reg[m1][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m1][2]_i_1_n_0\,
      CO(3) => \mac2X_reg[m1][10]_i_10_n_0\,
      CO(2) => \mac2X_reg[m1][10]_i_10_n_1\,
      CO(1) => \mac2X_reg[m1][10]_i_10_n_2\,
      CO(0) => \mac2X_reg[m1][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m1][10]_i_12_n_0\,
      DI(2) => \mac2X[m1][10]_i_13_n_0\,
      DI(1) => \mac2X[m1][10]_i_14_n_0\,
      DI(0) => \mac2X[m1][10]_i_15_n_0\,
      O(3) => \mac2X_reg[m1][10]_i_10_n_4\,
      O(2) => \mac2X_reg[m1][10]_i_10_n_5\,
      O(1) => \mac2X_reg[m1][10]_i_10_n_6\,
      O(0) => \mac2X_reg[m1][10]_i_10_n_7\,
      S(3) => \mac2X[m1][10]_i_16_n_0\,
      S(2) => \mac2X[m1][10]_i_17_n_0\,
      S(1) => \mac2X[m1][10]_i_18_n_0\,
      S(0) => \mac2X[m1][10]_i_19_n_0\
    );
\mac2X_reg[m1][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m1][10]_i_11_n_0\,
      CO(2) => \mac2X_reg[m1][10]_i_11_n_1\,
      CO(1) => \mac2X_reg[m1][10]_i_11_n_2\,
      CO(0) => \mac2X_reg[m1][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m1][10]_i_20_n_0\,
      DI(2) => \mac2X[m1][10]_i_21_n_0\,
      DI(1) => \mac2X[m1][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[m1][10]_i_11_n_4\,
      O(2) => \mac2X_reg[m1][10]_i_11_n_5\,
      O(1) => \mac2X_reg[m1][10]_i_11_n_6\,
      O(0) => \mac2X_reg[m1][10]_i_11_n_7\,
      S(3) => \mac2X[m1][10]_i_23_n_0\,
      S(2) => \mac2X[m1][10]_i_24_n_0\,
      S(1) => \mac2X[m1][10]_i_25_n_0\,
      S(0) => \mac2X[m1][10]_i_26_n_0\
    );
\mac2X_reg[m1][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(11),
      Q => \mac2X_reg[m1]\(11)
    );
\mac2X_reg[m1][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(12),
      Q => \mac2X_reg[m1]\(12)
    );
\mac2X_reg[m1][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(13),
      Q => \mac2X_reg[m1]\(13)
    );
\mac2X_reg[m1][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(14),
      Q => \mac2X_reg[m1]\(14)
    );
\mac2X_reg[m1][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m1][10]_i_1_n_0\,
      CO(3) => \mac2X_reg[m1][14]_i_1_n_0\,
      CO(2) => \mac2X_reg[m1][14]_i_1_n_1\,
      CO(1) => \mac2X_reg[m1][14]_i_1_n_2\,
      CO(0) => \mac2X_reg[m1][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m1][14]_i_2_n_0\,
      DI(2) => \mac2X[m1][14]_i_3_n_0\,
      DI(1) => \mac2X[m1][14]_i_4_n_0\,
      DI(0) => \mac2X[m1][14]_i_5_n_0\,
      O(3 downto 0) => \mac2X_reg[m1]0\(14 downto 11),
      S(3) => \mac2X[m1][14]_i_6_n_0\,
      S(2) => \mac2X[m1][14]_i_7_n_0\,
      S(1) => \mac2X[m1][14]_i_8_n_0\,
      S(0) => \mac2X[m1][14]_i_9_n_0\
    );
\mac2X_reg[m1][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m1][10]_i_10_n_0\,
      CO(3) => \mac2X_reg[m1][14]_i_10_n_0\,
      CO(2) => \NLW_mac2X_reg[m1][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac2X_reg[m1][14]_i_10_n_2\,
      CO(0) => \mac2X_reg[m1][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2X[m1][14]_i_13_n_0\,
      DI(1) => \mac2X[m1][14]_i_14_n_0\,
      DI(0) => \mac2X[m1][14]_i_15_n_0\,
      O(3) => \NLW_mac2X_reg[m1][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac2X_reg[m1][14]_i_10_n_5\,
      O(1) => \mac2X_reg[m1][14]_i_10_n_6\,
      O(0) => \mac2X_reg[m1][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac2X[m1][14]_i_16_n_0\,
      S(1) => \mac2X[m1][14]_i_17_n_0\,
      S(0) => \mac2X[m1][14]_i_18_n_0\
    );
\mac2X_reg[m1][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m1][14]_i_11_n_0\,
      CO(2) => \mac2X_reg[m1][14]_i_11_n_1\,
      CO(1) => \mac2X_reg[m1][14]_i_11_n_2\,
      CO(0) => \mac2X_reg[m1][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m1][14]_i_19_n_0\,
      DI(2) => \mac2X[m1][14]_i_20_n_0\,
      DI(1) => \mac2X[m1][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[m1][14]_i_11_n_4\,
      O(2) => \mac2X_reg[m1][14]_i_11_n_5\,
      O(1) => \mac2X_reg[m1][14]_i_11_n_6\,
      O(0) => \mac2X_reg[m1][14]_i_11_n_7\,
      S(3) => \mac2X[m1][14]_i_22_n_0\,
      S(2) => \mac2X[m1][14]_i_23_n_0\,
      S(1) => \mac2X[m1][14]_i_24_n_0\,
      S(0) => \mac2X[m1][14]_i_25_n_0\
    );
\mac2X_reg[m1][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m1][10]_i_11_n_0\,
      CO(3) => \mac2X_reg[m1][14]_i_12_n_0\,
      CO(2) => \mac2X_reg[m1][14]_i_12_n_1\,
      CO(1) => \mac2X_reg[m1][14]_i_12_n_2\,
      CO(0) => \mac2X_reg[m1][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m1][14]_i_26_n_0\,
      DI(2) => \mac2X[m1][14]_i_27_n_0\,
      DI(1) => \mac2X[m1][14]_i_28_n_0\,
      DI(0) => \mac2X[m1][14]_i_29_n_0\,
      O(3) => \mac2X_reg[m1][14]_i_12_n_4\,
      O(2) => \mac2X_reg[m1][14]_i_12_n_5\,
      O(1) => \mac2X_reg[m1][14]_i_12_n_6\,
      O(0) => \mac2X_reg[m1][14]_i_12_n_7\,
      S(3) => \mac2X[m1][14]_i_30_n_0\,
      S(2) => \mac2X[m1][14]_i_31_n_0\,
      S(1) => \mac2X[m1][14]_i_32_n_0\,
      S(0) => \mac2X[m1][14]_i_33_n_0\
    );
\mac2X_reg[m1][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(15),
      Q => \mac2X_reg[m1]\(15)
    );
\mac2X_reg[m1][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(16),
      Q => \mac2X_reg[m1]\(16)
    );
\mac2X_reg[m1][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m1][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac2X_reg[m1][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2X_reg[m1][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2X_reg[m1][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac2X_reg[m1][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac2X_reg[m1]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac2X[m1][16]_i_3_n_0\,
      S(0) => \mac2X[m1][16]_i_4_n_0\
    );
\mac2X_reg[m1][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m1][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac2X_reg[m1][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2X_reg[m1][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2X[m1][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac2X_reg[m1][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac2X_reg[m1][16]_i_2_n_6\,
      O(0) => \mac2X_reg[m1][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac2X[m1][16]_i_7_n_0\
    );
\mac2X_reg[m1][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m1][14]_i_11_n_0\,
      CO(3) => \mac2X_reg[m1][16]_i_5_n_0\,
      CO(2) => \mac2X_reg[m1][16]_i_5_n_1\,
      CO(1) => \mac2X_reg[m1][16]_i_5_n_2\,
      CO(0) => \mac2X_reg[m1][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m1][16]_i_9_n_0\,
      DI(2) => \mac2X[m1][16]_i_10_n_0\,
      DI(1) => \mac2X[m1][16]_i_11_n_0\,
      DI(0) => \mac2X[m1][16]_i_12_n_0\,
      O(3) => \mac2X_reg[m1][16]_i_5_n_4\,
      O(2) => \mac2X_reg[m1][16]_i_5_n_5\,
      O(1) => \mac2X_reg[m1][16]_i_5_n_6\,
      O(0) => \mac2X_reg[m1][16]_i_5_n_7\,
      S(3) => \mac2X[m1][16]_i_13_n_0\,
      S(2) => \mac2X[m1][16]_i_14_n_0\,
      S(1) => \mac2X[m1][16]_i_15_n_0\,
      S(0) => \mac2X[m1][16]_i_16_n_0\
    );
\mac2X_reg[m1][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m1][14]_i_12_n_0\,
      CO(3) => \mac2X_reg[m1][16]_i_8_n_0\,
      CO(2) => \NLW_mac2X_reg[m1][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac2X_reg[m1][16]_i_8_n_2\,
      CO(0) => \mac2X_reg[m1][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2X[m1][16]_i_17_n_0\,
      DI(1) => \mac2X[m1][16]_i_18_n_0\,
      DI(0) => \mac2X[m1][16]_i_19_n_0\,
      O(3) => \NLW_mac2X_reg[m1][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac2X_reg[m1][16]_i_8_n_5\,
      O(1) => \mac2X_reg[m1][16]_i_8_n_6\,
      O(0) => \mac2X_reg[m1][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac2X[m1][16]_i_20_n_0\,
      S(1) => \mac2X[m1][16]_i_21_n_0\,
      S(0) => \mac2X[m1][16]_i_22_n_0\
    );
\mac2X_reg[m1][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(1),
      Q => \mac2X_reg[m1]\(1)
    );
\mac2X_reg[m1][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(2),
      Q => \mac2X_reg[m1]\(2)
    );
\mac2X_reg[m1][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m1][2]_i_1_n_0\,
      CO(2) => \mac2X_reg[m1][2]_i_1_n_1\,
      CO(1) => \mac2X_reg[m1][2]_i_1_n_2\,
      CO(0) => \mac2X_reg[m1][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m1][2]_i_2_n_0\,
      DI(2) => \mac2X[m1][2]_i_3_n_0\,
      DI(1) => \mac2X[m1][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[m1][2]_i_1_n_4\,
      O(2 downto 0) => \mac2X_reg[m1]0\(2 downto 0),
      S(3) => \mac2X[m1][2]_i_5_n_0\,
      S(2) => \mac2X[m1][2]_i_6_n_0\,
      S(1) => \mac2X[m1][2]_i_7_n_0\,
      S(0) => \mac2X[m1][2]_i_8_n_0\
    );
\mac2X_reg[m1][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(3),
      Q => \mac2X_reg[m1]\(3)
    );
\mac2X_reg[m1][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(4),
      Q => \mac2X_reg[m1]\(4)
    );
\mac2X_reg[m1][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(5),
      Q => \mac2X_reg[m1]\(5)
    );
\mac2X_reg[m1][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(6),
      Q => \mac2X_reg[m1]\(6)
    );
\mac2X_reg[m1][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m1][6]_i_1_n_0\,
      CO(2) => \mac2X_reg[m1][6]_i_1_n_1\,
      CO(1) => \mac2X_reg[m1][6]_i_1_n_2\,
      CO(0) => \mac2X_reg[m1][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m1][6]_i_2_n_0\,
      DI(2) => \mac2X[m1][6]_i_3_n_0\,
      DI(1) => \mac2X[m1][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac2X_reg[m1]0\(6 downto 3),
      S(3) => \mac2X[m1][6]_i_5_n_0\,
      S(2) => \mac2X[m1][6]_i_6_n_0\,
      S(1) => \mac2X[m1][6]_i_7_n_0\,
      S(0) => \mac2X[m1][6]_i_8_n_0\
    );
\mac2X_reg[m1][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(7),
      Q => \mac2X_reg[m1]\(7)
    );
\mac2X_reg[m1][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(8),
      Q => \mac2X_reg[m1]\(8)
    );
\mac2X_reg[m1][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m1]0\(9),
      Q => \mac2X_reg[m1]\(9)
    );
\mac2X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(0),
      Q => \mac2X_reg[m_n_0_2][0]\
    );
\mac2X_reg[m2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(10),
      Q => \mac2X_reg[m_n_0_2][10]\
    );
\mac2X_reg[m2][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2][6]_i_1_n_0\,
      CO(3) => \mac2X_reg[m2][10]_i_1_n_0\,
      CO(2) => \mac2X_reg[m2][10]_i_1_n_1\,
      CO(1) => \mac2X_reg[m2][10]_i_1_n_2\,
      CO(0) => \mac2X_reg[m2][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m2][10]_i_2_n_0\,
      DI(2) => \mac2X[m2][10]_i_3_n_0\,
      DI(1) => \mac2X[m2][10]_i_4_n_0\,
      DI(0) => \mac2X[m2][10]_i_5_n_0\,
      O(3 downto 0) => \mac2X_reg[m2]0\(10 downto 7),
      S(3) => \mac2X[m2][10]_i_6_n_0\,
      S(2) => \mac2X[m2][10]_i_7_n_0\,
      S(1) => \mac2X[m2][10]_i_8_n_0\,
      S(0) => \mac2X[m2][10]_i_9_n_0\
    );
\mac2X_reg[m2][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2][2]_i_1_n_0\,
      CO(3) => \mac2X_reg[m2][10]_i_10_n_0\,
      CO(2) => \mac2X_reg[m2][10]_i_10_n_1\,
      CO(1) => \mac2X_reg[m2][10]_i_10_n_2\,
      CO(0) => \mac2X_reg[m2][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m2][10]_i_12_n_0\,
      DI(2) => \mac2X[m2][10]_i_13_n_0\,
      DI(1) => \mac2X[m2][10]_i_14_n_0\,
      DI(0) => \mac2X[m2][10]_i_15_n_0\,
      O(3) => \mac2X_reg[m2][10]_i_10_n_4\,
      O(2) => \mac2X_reg[m2][10]_i_10_n_5\,
      O(1) => \mac2X_reg[m2][10]_i_10_n_6\,
      O(0) => \mac2X_reg[m2][10]_i_10_n_7\,
      S(3) => \mac2X[m2][10]_i_16_n_0\,
      S(2) => \mac2X[m2][10]_i_17_n_0\,
      S(1) => \mac2X[m2][10]_i_18_n_0\,
      S(0) => \mac2X[m2][10]_i_19_n_0\
    );
\mac2X_reg[m2][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2][10]_i_11_n_0\,
      CO(2) => \mac2X_reg[m2][10]_i_11_n_1\,
      CO(1) => \mac2X_reg[m2][10]_i_11_n_2\,
      CO(0) => \mac2X_reg[m2][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m2][10]_i_20_n_0\,
      DI(2) => \mac2X[m2][10]_i_21_n_0\,
      DI(1) => \mac2X[m2][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[m2][10]_i_11_n_4\,
      O(2) => \mac2X_reg[m2][10]_i_11_n_5\,
      O(1) => \mac2X_reg[m2][10]_i_11_n_6\,
      O(0) => \mac2X_reg[m2][10]_i_11_n_7\,
      S(3) => \mac2X[m2][10]_i_23_n_0\,
      S(2) => \mac2X[m2][10]_i_24_n_0\,
      S(1) => \mac2X[m2][10]_i_25_n_0\,
      S(0) => \mac2X[m2][10]_i_26_n_0\
    );
\mac2X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(11),
      Q => \mac2X_reg[m_n_0_2][11]\
    );
\mac2X_reg[m2][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(12),
      Q => \mac2X_reg[m_n_0_2][12]\
    );
\mac2X_reg[m2][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(13),
      Q => \mac2X_reg[m_n_0_2][13]\
    );
\mac2X_reg[m2][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(14),
      Q => \mac2X_reg[m_n_0_2][14]\
    );
\mac2X_reg[m2][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2][10]_i_1_n_0\,
      CO(3) => \mac2X_reg[m2][14]_i_1_n_0\,
      CO(2) => \mac2X_reg[m2][14]_i_1_n_1\,
      CO(1) => \mac2X_reg[m2][14]_i_1_n_2\,
      CO(0) => \mac2X_reg[m2][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m2][14]_i_2_n_0\,
      DI(2) => \mac2X[m2][14]_i_3_n_0\,
      DI(1) => \mac2X[m2][14]_i_4_n_0\,
      DI(0) => \mac2X[m2][14]_i_5_n_0\,
      O(3 downto 0) => \mac2X_reg[m2]0\(14 downto 11),
      S(3) => \mac2X[m2][14]_i_6_n_0\,
      S(2) => \mac2X[m2][14]_i_7_n_0\,
      S(1) => \mac2X[m2][14]_i_8_n_0\,
      S(0) => \mac2X[m2][14]_i_9_n_0\
    );
\mac2X_reg[m2][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2][10]_i_10_n_0\,
      CO(3) => \mac2X_reg[m2][14]_i_10_n_0\,
      CO(2) => \NLW_mac2X_reg[m2][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac2X_reg[m2][14]_i_10_n_2\,
      CO(0) => \mac2X_reg[m2][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2X[m2][14]_i_13_n_0\,
      DI(1) => \mac2X[m2][14]_i_14_n_0\,
      DI(0) => \mac2X[m2][14]_i_15_n_0\,
      O(3) => \NLW_mac2X_reg[m2][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac2X_reg[m2][14]_i_10_n_5\,
      O(1) => \mac2X_reg[m2][14]_i_10_n_6\,
      O(0) => \mac2X_reg[m2][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac2X[m2][14]_i_16_n_0\,
      S(1) => \mac2X[m2][14]_i_17_n_0\,
      S(0) => \mac2X[m2][14]_i_18_n_0\
    );
\mac2X_reg[m2][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2][14]_i_11_n_0\,
      CO(2) => \mac2X_reg[m2][14]_i_11_n_1\,
      CO(1) => \mac2X_reg[m2][14]_i_11_n_2\,
      CO(0) => \mac2X_reg[m2][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m2][14]_i_19_n_0\,
      DI(2) => \mac2X[m2][14]_i_20_n_0\,
      DI(1) => \mac2X[m2][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[m2][14]_i_11_n_4\,
      O(2) => \mac2X_reg[m2][14]_i_11_n_5\,
      O(1) => \mac2X_reg[m2][14]_i_11_n_6\,
      O(0) => \mac2X_reg[m2][14]_i_11_n_7\,
      S(3) => \mac2X[m2][14]_i_22_n_0\,
      S(2) => \mac2X[m2][14]_i_23_n_0\,
      S(1) => \mac2X[m2][14]_i_24_n_0\,
      S(0) => \mac2X[m2][14]_i_25_n_0\
    );
\mac2X_reg[m2][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2][10]_i_11_n_0\,
      CO(3) => \mac2X_reg[m2][14]_i_12_n_0\,
      CO(2) => \mac2X_reg[m2][14]_i_12_n_1\,
      CO(1) => \mac2X_reg[m2][14]_i_12_n_2\,
      CO(0) => \mac2X_reg[m2][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m2][14]_i_26_n_0\,
      DI(2) => \mac2X[m2][14]_i_27_n_0\,
      DI(1) => \mac2X[m2][14]_i_28_n_0\,
      DI(0) => \mac2X[m2][14]_i_29_n_0\,
      O(3) => \mac2X_reg[m2][14]_i_12_n_4\,
      O(2) => \mac2X_reg[m2][14]_i_12_n_5\,
      O(1) => \mac2X_reg[m2][14]_i_12_n_6\,
      O(0) => \mac2X_reg[m2][14]_i_12_n_7\,
      S(3) => \mac2X[m2][14]_i_30_n_0\,
      S(2) => \mac2X[m2][14]_i_31_n_0\,
      S(1) => \mac2X[m2][14]_i_32_n_0\,
      S(0) => \mac2X[m2][14]_i_33_n_0\
    );
\mac2X_reg[m2][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(15),
      Q => \mac2X_reg[m_n_0_2][15]\
    );
\mac2X_reg[m2][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(16),
      Q => \mac2X_reg[m_n_0_2][16]\
    );
\mac2X_reg[m2][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac2X_reg[m2][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2X_reg[m2][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2X_reg[m2][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac2X_reg[m2][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac2X_reg[m2]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac2X[m2][16]_i_3_n_0\,
      S(0) => \mac2X[m2][16]_i_4_n_0\
    );
\mac2X_reg[m2][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac2X_reg[m2][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2X_reg[m2][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2X[m2][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac2X_reg[m2][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac2X_reg[m2][16]_i_2_n_6\,
      O(0) => \mac2X_reg[m2][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac2X[m2][16]_i_7_n_0\
    );
\mac2X_reg[m2][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2][14]_i_11_n_0\,
      CO(3) => \mac2X_reg[m2][16]_i_5_n_0\,
      CO(2) => \mac2X_reg[m2][16]_i_5_n_1\,
      CO(1) => \mac2X_reg[m2][16]_i_5_n_2\,
      CO(0) => \mac2X_reg[m2][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m2][16]_i_9_n_0\,
      DI(2) => \mac2X[m2][16]_i_10_n_0\,
      DI(1) => \mac2X[m2][16]_i_11_n_0\,
      DI(0) => \mac2X[m2][16]_i_12_n_0\,
      O(3) => \mac2X_reg[m2][16]_i_5_n_4\,
      O(2) => \mac2X_reg[m2][16]_i_5_n_5\,
      O(1) => \mac2X_reg[m2][16]_i_5_n_6\,
      O(0) => \mac2X_reg[m2][16]_i_5_n_7\,
      S(3) => \mac2X[m2][16]_i_13_n_0\,
      S(2) => \mac2X[m2][16]_i_14_n_0\,
      S(1) => \mac2X[m2][16]_i_15_n_0\,
      S(0) => \mac2X[m2][16]_i_16_n_0\
    );
\mac2X_reg[m2][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m2][14]_i_12_n_0\,
      CO(3) => \mac2X_reg[m2][16]_i_8_n_0\,
      CO(2) => \NLW_mac2X_reg[m2][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac2X_reg[m2][16]_i_8_n_2\,
      CO(0) => \mac2X_reg[m2][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2X[m2][16]_i_17_n_0\,
      DI(1) => \mac2X[m2][16]_i_18_n_0\,
      DI(0) => \mac2X[m2][16]_i_19_n_0\,
      O(3) => \NLW_mac2X_reg[m2][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac2X_reg[m2][16]_i_8_n_5\,
      O(1) => \mac2X_reg[m2][16]_i_8_n_6\,
      O(0) => \mac2X_reg[m2][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac2X[m2][16]_i_20_n_0\,
      S(1) => \mac2X[m2][16]_i_21_n_0\,
      S(0) => \mac2X[m2][16]_i_22_n_0\
    );
\mac2X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(1),
      Q => \mac2X_reg[m_n_0_2][1]\
    );
\mac2X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(2),
      Q => \mac2X_reg[m_n_0_2][2]\
    );
\mac2X_reg[m2][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2][2]_i_1_n_0\,
      CO(2) => \mac2X_reg[m2][2]_i_1_n_1\,
      CO(1) => \mac2X_reg[m2][2]_i_1_n_2\,
      CO(0) => \mac2X_reg[m2][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m2][2]_i_2_n_0\,
      DI(2) => \mac2X[m2][2]_i_3_n_0\,
      DI(1) => \mac2X[m2][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[m2][2]_i_1_n_4\,
      O(2 downto 0) => \mac2X_reg[m2]0\(2 downto 0),
      S(3) => \mac2X[m2][2]_i_5_n_0\,
      S(2) => \mac2X[m2][2]_i_6_n_0\,
      S(1) => \mac2X[m2][2]_i_7_n_0\,
      S(0) => \mac2X[m2][2]_i_8_n_0\
    );
\mac2X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(3),
      Q => \mac2X_reg[m_n_0_2][3]\
    );
\mac2X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(4),
      Q => \mac2X_reg[m_n_0_2][4]\
    );
\mac2X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(5),
      Q => \mac2X_reg[m_n_0_2][5]\
    );
\mac2X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(6),
      Q => \mac2X_reg[m_n_0_2][6]\
    );
\mac2X_reg[m2][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m2][6]_i_1_n_0\,
      CO(2) => \mac2X_reg[m2][6]_i_1_n_1\,
      CO(1) => \mac2X_reg[m2][6]_i_1_n_2\,
      CO(0) => \mac2X_reg[m2][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m2][6]_i_2_n_0\,
      DI(2) => \mac2X[m2][6]_i_3_n_0\,
      DI(1) => \mac2X[m2][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac2X_reg[m2]0\(6 downto 3),
      S(3) => \mac2X[m2][6]_i_5_n_0\,
      S(2) => \mac2X[m2][6]_i_6_n_0\,
      S(1) => \mac2X[m2][6]_i_7_n_0\,
      S(0) => \mac2X[m2][6]_i_8_n_0\
    );
\mac2X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(7),
      Q => \mac2X_reg[m_n_0_2][7]\
    );
\mac2X_reg[m2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(8),
      Q => \mac2X_reg[m_n_0_2][8]\
    );
\mac2X_reg[m2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m2]0\(9),
      Q => \mac2X_reg[m_n_0_2][9]\
    );
\mac2X_reg[m3][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(0),
      Q => \mac2X_reg[m3]\(0)
    );
\mac2X_reg[m3][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(10),
      Q => \mac2X_reg[m3]\(10)
    );
\mac2X_reg[m3][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m3][6]_i_1_n_0\,
      CO(3) => \mac2X_reg[m3][10]_i_1_n_0\,
      CO(2) => \mac2X_reg[m3][10]_i_1_n_1\,
      CO(1) => \mac2X_reg[m3][10]_i_1_n_2\,
      CO(0) => \mac2X_reg[m3][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m3][10]_i_2_n_0\,
      DI(2) => \mac2X[m3][10]_i_3_n_0\,
      DI(1) => \mac2X[m3][10]_i_4_n_0\,
      DI(0) => \mac2X[m3][10]_i_5_n_0\,
      O(3 downto 0) => \mac2X_reg[m3]0\(10 downto 7),
      S(3) => \mac2X[m3][10]_i_6_n_0\,
      S(2) => \mac2X[m3][10]_i_7_n_0\,
      S(1) => \mac2X[m3][10]_i_8_n_0\,
      S(0) => \mac2X[m3][10]_i_9_n_0\
    );
\mac2X_reg[m3][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m3][2]_i_1_n_0\,
      CO(3) => \mac2X_reg[m3][10]_i_10_n_0\,
      CO(2) => \mac2X_reg[m3][10]_i_10_n_1\,
      CO(1) => \mac2X_reg[m3][10]_i_10_n_2\,
      CO(0) => \mac2X_reg[m3][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m3][10]_i_12_n_0\,
      DI(2) => \mac2X[m3][10]_i_13_n_0\,
      DI(1) => \mac2X[m3][10]_i_14_n_0\,
      DI(0) => \mac2X[m3][10]_i_15_n_0\,
      O(3) => \mac2X_reg[m3][10]_i_10_n_4\,
      O(2) => \mac2X_reg[m3][10]_i_10_n_5\,
      O(1) => \mac2X_reg[m3][10]_i_10_n_6\,
      O(0) => \mac2X_reg[m3][10]_i_10_n_7\,
      S(3) => \mac2X[m3][10]_i_16_n_0\,
      S(2) => \mac2X[m3][10]_i_17_n_0\,
      S(1) => \mac2X[m3][10]_i_18_n_0\,
      S(0) => \mac2X[m3][10]_i_19_n_0\
    );
\mac2X_reg[m3][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m3][10]_i_11_n_0\,
      CO(2) => \mac2X_reg[m3][10]_i_11_n_1\,
      CO(1) => \mac2X_reg[m3][10]_i_11_n_2\,
      CO(0) => \mac2X_reg[m3][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m3][10]_i_20_n_0\,
      DI(2) => \mac2X[m3][10]_i_21_n_0\,
      DI(1) => \mac2X[m3][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[m3][10]_i_11_n_4\,
      O(2) => \mac2X_reg[m3][10]_i_11_n_5\,
      O(1) => \mac2X_reg[m3][10]_i_11_n_6\,
      O(0) => \mac2X_reg[m3][10]_i_11_n_7\,
      S(3) => \mac2X[m3][10]_i_23_n_0\,
      S(2) => \mac2X[m3][10]_i_24_n_0\,
      S(1) => \mac2X[m3][10]_i_25_n_0\,
      S(0) => \mac2X[m3][10]_i_26_n_0\
    );
\mac2X_reg[m3][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(11),
      Q => \mac2X_reg[m3]\(11)
    );
\mac2X_reg[m3][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(12),
      Q => \mac2X_reg[m3]\(12)
    );
\mac2X_reg[m3][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(13),
      Q => \mac2X_reg[m3]\(13)
    );
\mac2X_reg[m3][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(14),
      Q => \mac2X_reg[m3]\(14)
    );
\mac2X_reg[m3][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m3][10]_i_1_n_0\,
      CO(3) => \mac2X_reg[m3][14]_i_1_n_0\,
      CO(2) => \mac2X_reg[m3][14]_i_1_n_1\,
      CO(1) => \mac2X_reg[m3][14]_i_1_n_2\,
      CO(0) => \mac2X_reg[m3][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m3][14]_i_2_n_0\,
      DI(2) => \mac2X[m3][14]_i_3_n_0\,
      DI(1) => \mac2X[m3][14]_i_4_n_0\,
      DI(0) => \mac2X[m3][14]_i_5_n_0\,
      O(3 downto 0) => \mac2X_reg[m3]0\(14 downto 11),
      S(3) => \mac2X[m3][14]_i_6_n_0\,
      S(2) => \mac2X[m3][14]_i_7_n_0\,
      S(1) => \mac2X[m3][14]_i_8_n_0\,
      S(0) => \mac2X[m3][14]_i_9_n_0\
    );
\mac2X_reg[m3][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m3][10]_i_10_n_0\,
      CO(3) => \mac2X_reg[m3][14]_i_10_n_0\,
      CO(2) => \NLW_mac2X_reg[m3][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac2X_reg[m3][14]_i_10_n_2\,
      CO(0) => \mac2X_reg[m3][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2X[m3][14]_i_13_n_0\,
      DI(1) => \mac2X[m3][14]_i_14_n_0\,
      DI(0) => \mac2X[m3][14]_i_15_n_0\,
      O(3) => \NLW_mac2X_reg[m3][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac2X_reg[m3][14]_i_10_n_5\,
      O(1) => \mac2X_reg[m3][14]_i_10_n_6\,
      O(0) => \mac2X_reg[m3][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac2X[m3][14]_i_16_n_0\,
      S(1) => \mac2X[m3][14]_i_17_n_0\,
      S(0) => \mac2X[m3][14]_i_18_n_0\
    );
\mac2X_reg[m3][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m3][14]_i_11_n_0\,
      CO(2) => \mac2X_reg[m3][14]_i_11_n_1\,
      CO(1) => \mac2X_reg[m3][14]_i_11_n_2\,
      CO(0) => \mac2X_reg[m3][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m3][14]_i_19_n_0\,
      DI(2) => \mac2X[m3][14]_i_20_n_0\,
      DI(1) => \mac2X[m3][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[m3][14]_i_11_n_4\,
      O(2) => \mac2X_reg[m3][14]_i_11_n_5\,
      O(1) => \mac2X_reg[m3][14]_i_11_n_6\,
      O(0) => \mac2X_reg[m3][14]_i_11_n_7\,
      S(3) => \mac2X[m3][14]_i_22_n_0\,
      S(2) => \mac2X[m3][14]_i_23_n_0\,
      S(1) => \mac2X[m3][14]_i_24_n_0\,
      S(0) => \mac2X[m3][14]_i_25_n_0\
    );
\mac2X_reg[m3][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m3][10]_i_11_n_0\,
      CO(3) => \mac2X_reg[m3][14]_i_12_n_0\,
      CO(2) => \mac2X_reg[m3][14]_i_12_n_1\,
      CO(1) => \mac2X_reg[m3][14]_i_12_n_2\,
      CO(0) => \mac2X_reg[m3][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m3][14]_i_26_n_0\,
      DI(2) => \mac2X[m3][14]_i_27_n_0\,
      DI(1) => \mac2X[m3][14]_i_28_n_0\,
      DI(0) => \mac2X[m3][14]_i_29_n_0\,
      O(3) => \mac2X_reg[m3][14]_i_12_n_4\,
      O(2) => \mac2X_reg[m3][14]_i_12_n_5\,
      O(1) => \mac2X_reg[m3][14]_i_12_n_6\,
      O(0) => \mac2X_reg[m3][14]_i_12_n_7\,
      S(3) => \mac2X[m3][14]_i_30_n_0\,
      S(2) => \mac2X[m3][14]_i_31_n_0\,
      S(1) => \mac2X[m3][14]_i_32_n_0\,
      S(0) => \mac2X[m3][14]_i_33_n_0\
    );
\mac2X_reg[m3][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(15),
      Q => \mac2X_reg[m3]\(15)
    );
\mac2X_reg[m3][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(16),
      Q => \mac2X_reg[m3]\(16)
    );
\mac2X_reg[m3][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m3][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac2X_reg[m3][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2X_reg[m3][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2X_reg[m3][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac2X_reg[m3][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac2X_reg[m3]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac2X[m3][16]_i_3_n_0\,
      S(0) => \mac2X[m3][16]_i_4_n_0\
    );
\mac2X_reg[m3][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m3][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac2X_reg[m3][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2X_reg[m3][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2X[m3][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac2X_reg[m3][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac2X_reg[m3][16]_i_2_n_6\,
      O(0) => \mac2X_reg[m3][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac2X[m3][16]_i_7_n_0\
    );
\mac2X_reg[m3][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m3][14]_i_11_n_0\,
      CO(3) => \mac2X_reg[m3][16]_i_5_n_0\,
      CO(2) => \mac2X_reg[m3][16]_i_5_n_1\,
      CO(1) => \mac2X_reg[m3][16]_i_5_n_2\,
      CO(0) => \mac2X_reg[m3][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m3][16]_i_9_n_0\,
      DI(2) => \mac2X[m3][16]_i_10_n_0\,
      DI(1) => \mac2X[m3][16]_i_11_n_0\,
      DI(0) => \mac2X[m3][16]_i_12_n_0\,
      O(3) => \mac2X_reg[m3][16]_i_5_n_4\,
      O(2) => \mac2X_reg[m3][16]_i_5_n_5\,
      O(1) => \mac2X_reg[m3][16]_i_5_n_6\,
      O(0) => \mac2X_reg[m3][16]_i_5_n_7\,
      S(3) => \mac2X[m3][16]_i_13_n_0\,
      S(2) => \mac2X[m3][16]_i_14_n_0\,
      S(1) => \mac2X[m3][16]_i_15_n_0\,
      S(0) => \mac2X[m3][16]_i_16_n_0\
    );
\mac2X_reg[m3][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[m3][14]_i_12_n_0\,
      CO(3) => \mac2X_reg[m3][16]_i_8_n_0\,
      CO(2) => \NLW_mac2X_reg[m3][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac2X_reg[m3][16]_i_8_n_2\,
      CO(0) => \mac2X_reg[m3][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2X[m3][16]_i_17_n_0\,
      DI(1) => \mac2X[m3][16]_i_18_n_0\,
      DI(0) => \mac2X[m3][16]_i_19_n_0\,
      O(3) => \NLW_mac2X_reg[m3][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac2X_reg[m3][16]_i_8_n_5\,
      O(1) => \mac2X_reg[m3][16]_i_8_n_6\,
      O(0) => \mac2X_reg[m3][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac2X[m3][16]_i_20_n_0\,
      S(1) => \mac2X[m3][16]_i_21_n_0\,
      S(0) => \mac2X[m3][16]_i_22_n_0\
    );
\mac2X_reg[m3][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(1),
      Q => \mac2X_reg[m3]\(1)
    );
\mac2X_reg[m3][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(2),
      Q => \mac2X_reg[m3]\(2)
    );
\mac2X_reg[m3][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m3][2]_i_1_n_0\,
      CO(2) => \mac2X_reg[m3][2]_i_1_n_1\,
      CO(1) => \mac2X_reg[m3][2]_i_1_n_2\,
      CO(0) => \mac2X_reg[m3][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m3][2]_i_2_n_0\,
      DI(2) => \mac2X[m3][2]_i_3_n_0\,
      DI(1) => \mac2X[m3][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[m3][2]_i_1_n_4\,
      O(2 downto 0) => \mac2X_reg[m3]0\(2 downto 0),
      S(3) => \mac2X[m3][2]_i_5_n_0\,
      S(2) => \mac2X[m3][2]_i_6_n_0\,
      S(1) => \mac2X[m3][2]_i_7_n_0\,
      S(0) => \mac2X[m3][2]_i_8_n_0\
    );
\mac2X_reg[m3][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(3),
      Q => \mac2X_reg[m3]\(3)
    );
\mac2X_reg[m3][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(4),
      Q => \mac2X_reg[m3]\(4)
    );
\mac2X_reg[m3][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(5),
      Q => \mac2X_reg[m3]\(5)
    );
\mac2X_reg[m3][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(6),
      Q => \mac2X_reg[m3]\(6)
    );
\mac2X_reg[m3][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[m3][6]_i_1_n_0\,
      CO(2) => \mac2X_reg[m3][6]_i_1_n_1\,
      CO(1) => \mac2X_reg[m3][6]_i_1_n_2\,
      CO(0) => \mac2X_reg[m3][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[m3][6]_i_2_n_0\,
      DI(2) => \mac2X[m3][6]_i_3_n_0\,
      DI(1) => \mac2X[m3][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac2X_reg[m3]0\(6 downto 3),
      S(3) => \mac2X[m3][6]_i_5_n_0\,
      S(2) => \mac2X[m3][6]_i_6_n_0\,
      S(1) => \mac2X[m3][6]_i_7_n_0\,
      S(0) => \mac2X[m3][6]_i_8_n_0\
    );
\mac2X_reg[m3][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(7),
      Q => \mac2X_reg[m3]\(7)
    );
\mac2X_reg[m3][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(8),
      Q => \mac2X_reg[m3]\(8)
    );
\mac2X_reg[m3][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[m3]0\(9),
      Q => \mac2X_reg[m3]\(9)
    );
\mac2X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][3]_i_1_n_7\,
      Q => \mac2X_reg[mac]\(0)
    );
\mac2X_reg[mac][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][11]_i_1_n_5\,
      Q => \mac2X_reg[mac]\(10)
    );
\mac2X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][11]_i_1_n_4\,
      Q => \mac2X_reg[mac]\(11)
    );
\mac2X_reg[mac][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac][7]_i_1_n_0\,
      CO(3) => \mac2X_reg[mac][11]_i_1_n_0\,
      CO(2) => \mac2X_reg[mac][11]_i_1_n_1\,
      CO(1) => \mac2X_reg[mac][11]_i_1_n_2\,
      CO(0) => \mac2X_reg[mac][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[mac][11]_i_2_n_0\,
      DI(2) => \mac2X[mac][11]_i_3_n_0\,
      DI(1) => \mac2X[mac][11]_i_4_n_0\,
      DI(0) => \mac2X[mac][11]_i_5_n_0\,
      O(3) => \mac2X_reg[mac][11]_i_1_n_4\,
      O(2) => \mac2X_reg[mac][11]_i_1_n_5\,
      O(1) => \mac2X_reg[mac][11]_i_1_n_6\,
      O(0) => \mac2X_reg[mac][11]_i_1_n_7\,
      S(3) => \mac2X[mac][11]_i_6_n_0\,
      S(2) => \mac2X[mac][11]_i_7_n_0\,
      S(1) => \mac2X[mac][11]_i_8_n_0\,
      S(0) => \mac2X[mac][11]_i_9_n_0\
    );
\mac2X_reg[mac][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][15]_i_1_n_7\,
      Q => \mac2X_reg[mac]\(12)
    );
\mac2X_reg[mac][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][15]_i_1_n_6\,
      Q => \mac2X_reg[mac]\(13)
    );
\mac2X_reg[mac][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][15]_i_1_n_5\,
      Q => \mac2X_reg[mac]\(14)
    );
\mac2X_reg[mac][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][15]_i_1_n_4\,
      Q => \mac2X_reg[mac]\(15)
    );
\mac2X_reg[mac][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac][11]_i_1_n_0\,
      CO(3) => \mac2X_reg[mac][15]_i_1_n_0\,
      CO(2) => \mac2X_reg[mac][15]_i_1_n_1\,
      CO(1) => \mac2X_reg[mac][15]_i_1_n_2\,
      CO(0) => \mac2X_reg[mac][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[mac][15]_i_2_n_0\,
      DI(2) => \mac2X[mac][15]_i_3_n_0\,
      DI(1) => \mac2X[mac][15]_i_4_n_0\,
      DI(0) => \mac2X[mac][15]_i_5_n_0\,
      O(3) => \mac2X_reg[mac][15]_i_1_n_4\,
      O(2) => \mac2X_reg[mac][15]_i_1_n_5\,
      O(1) => \mac2X_reg[mac][15]_i_1_n_6\,
      O(0) => \mac2X_reg[mac][15]_i_1_n_7\,
      S(3) => \mac2X[mac][15]_i_6_n_0\,
      S(2) => \mac2X[mac][15]_i_7_n_0\,
      S(1) => \mac2X[mac][15]_i_8_n_0\,
      S(0) => \mac2X[mac][15]_i_9_n_0\
    );
\mac2X_reg[mac][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][16]_i_1_n_7\,
      Q => \mac2X_reg[mac]\(16)
    );
\mac2X_reg[mac][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac][15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_mac2X_reg[mac][16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mac2X_reg[mac][16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \mac2X_reg[mac][16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \mac2X[mac][16]_i_2_n_0\
    );
\mac2X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][3]_i_1_n_6\,
      Q => \mac2X_reg[mac]\(1)
    );
\mac2X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][3]_i_1_n_5\,
      Q => \mac2X_reg[mac]\(2)
    );
\mac2X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][3]_i_1_n_4\,
      Q => \mac2X_reg[mac]\(3)
    );
\mac2X_reg[mac][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2X_reg[mac][3]_i_1_n_0\,
      CO(2) => \mac2X_reg[mac][3]_i_1_n_1\,
      CO(1) => \mac2X_reg[mac][3]_i_1_n_2\,
      CO(0) => \mac2X_reg[mac][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[mac][3]_i_2_n_0\,
      DI(2) => \mac2X[mac][3]_i_3_n_0\,
      DI(1) => \mac2X[mac][3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac2X_reg[mac][3]_i_1_n_4\,
      O(2) => \mac2X_reg[mac][3]_i_1_n_5\,
      O(1) => \mac2X_reg[mac][3]_i_1_n_6\,
      O(0) => \mac2X_reg[mac][3]_i_1_n_7\,
      S(3) => \mac2X[mac][3]_i_5_n_0\,
      S(2) => \mac2X[mac][3]_i_6_n_0\,
      S(1) => \mac2X[mac][3]_i_7_n_0\,
      S(0) => \mac2X[mac][3]_i_8_n_0\
    );
\mac2X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][7]_i_1_n_7\,
      Q => \mac2X_reg[mac]\(4)
    );
\mac2X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][7]_i_1_n_6\,
      Q => \mac2X_reg[mac]\(5)
    );
\mac2X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][7]_i_1_n_5\,
      Q => \mac2X_reg[mac]\(6)
    );
\mac2X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][7]_i_1_n_4\,
      Q => \mac2X_reg[mac]\(7)
    );
\mac2X_reg[mac][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2X_reg[mac][3]_i_1_n_0\,
      CO(3) => \mac2X_reg[mac][7]_i_1_n_0\,
      CO(2) => \mac2X_reg[mac][7]_i_1_n_1\,
      CO(1) => \mac2X_reg[mac][7]_i_1_n_2\,
      CO(0) => \mac2X_reg[mac][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2X[mac][7]_i_2_n_0\,
      DI(2) => \mac2X[mac][7]_i_3_n_0\,
      DI(1) => \mac2X[mac][7]_i_4_n_0\,
      DI(0) => \mac2X[mac][7]_i_5_n_0\,
      O(3) => \mac2X_reg[mac][7]_i_1_n_4\,
      O(2) => \mac2X_reg[mac][7]_i_1_n_5\,
      O(1) => \mac2X_reg[mac][7]_i_1_n_6\,
      O(0) => \mac2X_reg[mac][7]_i_1_n_7\,
      S(3) => \mac2X[mac][7]_i_6_n_0\,
      S(2) => \mac2X[mac][7]_i_7_n_0\,
      S(1) => \mac2X[mac][7]_i_8_n_0\,
      S(0) => \mac2X[mac][7]_i_9_n_0\
    );
\mac2X_reg[mac][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][11]_i_1_n_7\,
      Q => \mac2X_reg[mac]\(8)
    );
\mac2X_reg[mac][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2X_reg[mac][11]_i_1_n_6\,
      Q => \mac2X_reg[mac]\(9)
    );
\mac2Y[m1][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_6_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => \Kernel_6_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(6),
      O => \mac2Y[m1][10]_i_12_n_0\
    );
\mac2Y[m1][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_6_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => \Kernel_6_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2Y[m1][10]_i_13_n_0\
    );
\mac2Y[m1][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_6_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => \Kernel_6_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(4),
      O => \mac2Y[m1][10]_i_14_n_0\
    );
\mac2Y[m1][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_6_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \Kernel_6_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(3),
      O => \mac2Y[m1][10]_i_15_n_0\
    );
\mac2Y[m1][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m1][10]_i_12_n_0\,
      I1 => \Kernel_6_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \mac2Y[m1][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_6_Y_reg_n_0_[0]\,
      O => \mac2Y[m1][10]_i_16_n_0\
    );
\mac2Y[m1][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m1][10]_i_13_n_0\,
      I1 => \Kernel_6_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(5),
      I3 => \mac2Y[m1][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap1x]\(6),
      I5 => \Kernel_6_Y_reg_n_0_[0]\,
      O => \mac2Y[m1][10]_i_17_n_0\
    );
\mac2Y[m1][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m1][10]_i_14_n_0\,
      I1 => \Kernel_6_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(4),
      I3 => \mac2Y[m1][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap1x]\(5),
      I5 => \Kernel_6_Y_reg_n_0_[0]\,
      O => \mac2Y[m1][10]_i_18_n_0\
    );
\mac2Y[m1][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m1][10]_i_15_n_0\,
      I1 => \Kernel_6_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(3),
      I3 => \mac2Y[m1][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap1x]\(4),
      I5 => \Kernel_6_Y_reg_n_0_[0]\,
      O => \mac2Y[m1][10]_i_19_n_0\
    );
\mac2Y[m1][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m1][14]_i_11_n_5\,
      I1 => \mac2Y_reg[m1][14]_i_12_n_5\,
      I2 => \mac2Y_reg[m1][14]_i_10_n_6\,
      O => \mac2Y[m1][10]_i_2_n_0\
    );
\mac2Y[m1][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[4]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_6_Y_reg_n_0_[5]\,
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \Kernel_6_Y_reg_n_0_[3]\,
      O => \mac2Y[m1][10]_i_20_n_0\
    );
\mac2Y[m1][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[4]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_6_Y_reg_n_0_[5]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m1][10]_i_21_n_0\
    );
\mac2Y[m1][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[3]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2Y[m1][10]_i_22_n_0\
    );
\mac2Y[m1][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \mac2Y[m1][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_6_Y_reg_n_0_[4]\,
      I4 => \tpd1_reg[vTap1x]\(0),
      I5 => \Kernel_6_Y_reg_n_0_[5]\,
      O => \mac2Y[m1][10]_i_23_n_0\
    );
\mac2Y[m1][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_6_Y_reg_n_0_[5]\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_6_Y_reg_n_0_[4]\,
      I4 => \Kernel_6_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(2),
      O => \mac2Y[m1][10]_i_24_n_0\
    );
\mac2Y[m1][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[3]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_6_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m1][10]_i_25_n_0\
    );
\mac2Y[m1][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_6_Y_reg_n_0_[3]\,
      O => \mac2Y[m1][10]_i_26_n_0\
    );
\mac2Y[m1][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \Kernel_6_Y_reg_n_0_[2]\,
      O => \mac2Y[m1][10]_i_27_n_0\
    );
\mac2Y[m1][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \Kernel_6_Y_reg_n_0_[2]\,
      O => \mac2Y[m1][10]_i_28_n_0\
    );
\mac2Y[m1][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_6_Y_reg_n_0_[2]\,
      O => \mac2Y[m1][10]_i_29_n_0\
    );
\mac2Y[m1][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m1][14]_i_11_n_6\,
      I1 => \mac2Y_reg[m1][14]_i_12_n_6\,
      I2 => \mac2Y_reg[m1][14]_i_10_n_7\,
      O => \mac2Y[m1][10]_i_3_n_0\
    );
\mac2Y[m1][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \Kernel_6_Y_reg_n_0_[2]\,
      O => \mac2Y[m1][10]_i_30_n_0\
    );
\mac2Y[m1][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_6_Y_reg_n_0_[3]\,
      O => \mac2Y[m1][10]_i_31_n_0\
    );
\mac2Y[m1][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m1][14]_i_11_n_7\,
      I1 => \mac2Y_reg[m1][14]_i_12_n_7\,
      I2 => \mac2Y_reg[m1][10]_i_10_n_4\,
      O => \mac2Y[m1][10]_i_4_n_0\
    );
\mac2Y[m1][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \mac2Y_reg[m1][10]_i_11_n_4\,
      I3 => \mac2Y_reg[m1][10]_i_10_n_5\,
      O => \mac2Y[m1][10]_i_5_n_0\
    );
\mac2Y[m1][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m1][14]_i_11_n_4\,
      I1 => \mac2Y_reg[m1][14]_i_12_n_4\,
      I2 => \mac2Y_reg[m1][14]_i_10_n_5\,
      I3 => \mac2Y[m1][10]_i_2_n_0\,
      O => \mac2Y[m1][10]_i_6_n_0\
    );
\mac2Y[m1][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m1][14]_i_11_n_5\,
      I1 => \mac2Y_reg[m1][14]_i_12_n_5\,
      I2 => \mac2Y_reg[m1][14]_i_10_n_6\,
      I3 => \mac2Y[m1][10]_i_3_n_0\,
      O => \mac2Y[m1][10]_i_7_n_0\
    );
\mac2Y[m1][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m1][14]_i_11_n_6\,
      I1 => \mac2Y_reg[m1][14]_i_12_n_6\,
      I2 => \mac2Y_reg[m1][14]_i_10_n_7\,
      I3 => \mac2Y[m1][10]_i_4_n_0\,
      O => \mac2Y[m1][10]_i_8_n_0\
    );
\mac2Y[m1][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m1][14]_i_11_n_7\,
      I1 => \mac2Y_reg[m1][14]_i_12_n_7\,
      I2 => \mac2Y_reg[m1][10]_i_10_n_4\,
      I3 => \mac2Y[m1][10]_i_5_n_0\,
      O => \mac2Y[m1][10]_i_9_n_0\
    );
\mac2Y[m1][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][14]_i_13_n_0\
    );
\mac2Y[m1][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_6_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][14]_i_14_n_0\
    );
\mac2Y[m1][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_6_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => \Kernel_6_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][14]_i_15_n_0\
    );
\mac2Y[m1][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_6_Y_reg_n_0_[2]\,
      O => \mac2Y[m1][14]_i_16_n_0\
    );
\mac2Y[m1][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[1]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_6_Y_reg_n_0_[2]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][14]_i_17_n_0\
    );
\mac2Y[m1][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[0]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \Kernel_6_Y_reg_n_0_[2]\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_6_Y_reg_n_0_[1]\,
      O => \mac2Y[m1][14]_i_18_n_0\
    );
\mac2Y[m1][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_6_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      O => \mac2Y[m1][14]_i_19_n_0\
    );
\mac2Y[m1][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m1][16]_i_8_n_5\,
      I1 => \mac2Y_reg[m1][16]_i_5_n_5\,
      O => \mac2Y[m1][14]_i_2_n_0\
    );
\mac2Y[m1][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_6_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      O => \mac2Y[m1][14]_i_20_n_0\
    );
\mac2Y[m1][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \Kernel_6_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(1),
      O => \mac2Y[m1][14]_i_21_n_0\
    );
\mac2Y[m1][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_6_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => \Kernel_6_Y_reg_n_0_[6]\,
      O => \mac2Y[m1][14]_i_22_n_0\
    );
\mac2Y[m1][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(1),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_6_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => \Kernel_6_Y_reg_n_0_[6]\,
      O => \mac2Y[m1][14]_i_23_n_0\
    );
\mac2Y[m1][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_6_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \Kernel_6_Y_reg_n_0_[6]\,
      O => \mac2Y[m1][14]_i_24_n_0\
    );
\mac2Y[m1][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_6_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m1][14]_i_25_n_0\
    );
\mac2Y[m1][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_6_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => \Kernel_6_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(6),
      O => \mac2Y[m1][14]_i_26_n_0\
    );
\mac2Y[m1][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_6_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => \Kernel_6_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2Y[m1][14]_i_27_n_0\
    );
\mac2Y[m1][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_6_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => \Kernel_6_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(4),
      O => \mac2Y[m1][14]_i_28_n_0\
    );
\mac2Y[m1][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_6_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \Kernel_6_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(3),
      O => \mac2Y[m1][14]_i_29_n_0\
    );
\mac2Y[m1][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m1][16]_i_8_n_6\,
      I1 => \mac2Y_reg[m1][16]_i_5_n_6\,
      O => \mac2Y[m1][14]_i_3_n_0\
    );
\mac2Y[m1][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m1][14]_i_26_n_0\,
      I1 => \Kernel_6_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \mac2Y[m1][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_6_Y_reg_n_0_[3]\,
      O => \mac2Y[m1][14]_i_30_n_0\
    );
\mac2Y[m1][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m1][14]_i_27_n_0\,
      I1 => \Kernel_6_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(5),
      I3 => \mac2Y[m1][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap1x]\(6),
      I5 => \Kernel_6_Y_reg_n_0_[3]\,
      O => \mac2Y[m1][14]_i_31_n_0\
    );
\mac2Y[m1][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m1][14]_i_28_n_0\,
      I1 => \Kernel_6_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(4),
      I3 => \mac2Y[m1][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap1x]\(5),
      I5 => \Kernel_6_Y_reg_n_0_[3]\,
      O => \mac2Y[m1][14]_i_32_n_0\
    );
\mac2Y[m1][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m1][14]_i_29_n_0\,
      I1 => \Kernel_6_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(3),
      I3 => \mac2Y[m1][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap1x]\(4),
      I5 => \Kernel_6_Y_reg_n_0_[3]\,
      O => \mac2Y[m1][14]_i_33_n_0\
    );
\mac2Y[m1][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \Kernel_6_Y_reg_n_0_[5]\,
      O => \mac2Y[m1][14]_i_34_n_0\
    );
\mac2Y[m1][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \Kernel_6_Y_reg_n_0_[5]\,
      O => \mac2Y[m1][14]_i_35_n_0\
    );
\mac2Y[m1][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_6_Y_reg_n_0_[5]\,
      O => \mac2Y[m1][14]_i_36_n_0\
    );
\mac2Y[m1][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \Kernel_6_Y_reg_n_0_[5]\,
      O => \mac2Y[m1][14]_i_37_n_0\
    );
\mac2Y[m1][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m1][16]_i_5_n_7\,
      I1 => \mac2Y_reg[m1][16]_i_8_n_7\,
      I2 => \mac2Y_reg[m1][14]_i_10_n_0\,
      O => \mac2Y[m1][14]_i_4_n_0\
    );
\mac2Y[m1][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m1][14]_i_11_n_4\,
      I1 => \mac2Y_reg[m1][14]_i_12_n_4\,
      I2 => \mac2Y_reg[m1][14]_i_10_n_5\,
      O => \mac2Y[m1][14]_i_5_n_0\
    );
\mac2Y[m1][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2Y_reg[m1][16]_i_8_n_5\,
      I1 => \mac2Y_reg[m1][16]_i_5_n_5\,
      I2 => \mac2Y_reg[m1][16]_i_5_n_4\,
      I3 => \mac2Y_reg[m1][16]_i_8_n_0\,
      O => \mac2Y[m1][14]_i_6_n_0\
    );
\mac2Y[m1][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2Y_reg[m1][16]_i_8_n_6\,
      I1 => \mac2Y_reg[m1][16]_i_5_n_6\,
      I2 => \mac2Y_reg[m1][16]_i_5_n_5\,
      I3 => \mac2Y_reg[m1][16]_i_8_n_5\,
      O => \mac2Y[m1][14]_i_7_n_0\
    );
\mac2Y[m1][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac2Y_reg[m1][14]_i_10_n_0\,
      I1 => \mac2Y_reg[m1][16]_i_8_n_7\,
      I2 => \mac2Y_reg[m1][16]_i_5_n_7\,
      I3 => \mac2Y_reg[m1][16]_i_5_n_6\,
      I4 => \mac2Y_reg[m1][16]_i_8_n_6\,
      O => \mac2Y[m1][14]_i_8_n_0\
    );
\mac2Y[m1][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y[m1][14]_i_5_n_0\,
      I1 => \mac2Y_reg[m1][16]_i_8_n_7\,
      I2 => \mac2Y_reg[m1][16]_i_5_n_7\,
      I3 => \mac2Y_reg[m1][14]_i_10_n_0\,
      O => \mac2Y[m1][14]_i_9_n_0\
    );
\mac2Y[m1][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_6_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      O => \mac2Y[m1][16]_i_10_n_0\
    );
\mac2Y[m1][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_6_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      O => \mac2Y[m1][16]_i_11_n_0\
    );
\mac2Y[m1][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_6_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      O => \mac2Y[m1][16]_i_12_n_0\
    );
\mac2Y[m1][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_6_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][16]_i_13_n_0\
    );
\mac2Y[m1][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_6_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      I4 => \Kernel_6_Y_reg_n_0_[6]\,
      O => \mac2Y[m1][16]_i_14_n_0\
    );
\mac2Y[m1][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_6_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => \Kernel_6_Y_reg_n_0_[6]\,
      O => \mac2Y[m1][16]_i_15_n_0\
    );
\mac2Y[m1][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_6_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => \Kernel_6_Y_reg_n_0_[6]\,
      O => \mac2Y[m1][16]_i_16_n_0\
    );
\mac2Y[m1][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][16]_i_17_n_0\
    );
\mac2Y[m1][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_6_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][16]_i_18_n_0\
    );
\mac2Y[m1][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_6_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => \Kernel_6_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][16]_i_19_n_0\
    );
\mac2Y[m1][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_6_Y_reg_n_0_[5]\,
      O => \mac2Y[m1][16]_i_20_n_0\
    );
\mac2Y[m1][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[4]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_6_Y_reg_n_0_[5]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][16]_i_21_n_0\
    );
\mac2Y[m1][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[3]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \Kernel_6_Y_reg_n_0_[5]\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_6_Y_reg_n_0_[4]\,
      O => \mac2Y[m1][16]_i_22_n_0\
    );
\mac2Y[m1][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2Y_reg[m1][16]_i_2_n_6\,
      O => \mac2Y[m1][16]_i_3_n_0\
    );
\mac2Y[m1][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac2Y_reg[m1][16]_i_8_n_0\,
      I1 => \mac2Y_reg[m1][16]_i_5_n_4\,
      I2 => \mac2Y_reg[m1][16]_i_2_n_7\,
      O => \mac2Y[m1][16]_i_4_n_0\
    );
\mac2Y[m1][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_6_Y_reg_n_0_[7]\,
      O => \mac2Y[m1][16]_i_6_n_0\
    );
\mac2Y[m1][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_6_Y_reg_n_0_[7]\,
      O => \mac2Y[m1][16]_i_7_n_0\
    );
\mac2Y[m1][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_6_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m1][16]_i_9_n_0\
    );
\mac2Y[m1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[1]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_6_Y_reg_n_0_[2]\,
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \Kernel_6_Y_reg_n_0_[0]\,
      O => \mac2Y[m1][2]_i_2_n_0\
    );
\mac2Y[m1][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[1]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_6_Y_reg_n_0_[2]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m1][2]_i_3_n_0\
    );
\mac2Y[m1][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[0]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2Y[m1][2]_i_4_n_0\
    );
\mac2Y[m1][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \mac2Y[m1][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_6_Y_reg_n_0_[1]\,
      I4 => \tpd1_reg[vTap1x]\(0),
      I5 => \Kernel_6_Y_reg_n_0_[2]\,
      O => \mac2Y[m1][2]_i_5_n_0\
    );
\mac2Y[m1][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_6_Y_reg_n_0_[2]\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_6_Y_reg_n_0_[1]\,
      I4 => \Kernel_6_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(2),
      O => \mac2Y[m1][2]_i_6_n_0\
    );
\mac2Y[m1][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[0]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_6_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m1][2]_i_7_n_0\
    );
\mac2Y[m1][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_6_Y_reg_n_0_[0]\,
      O => \mac2Y[m1][2]_i_8_n_0\
    );
\mac2Y[m1][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_6_Y_reg_n_0_[0]\,
      O => \mac2Y[m1][2]_i_9_n_0\
    );
\mac2Y[m1][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m1][10]_i_11_n_5\,
      I1 => \mac2Y_reg[m1][10]_i_10_n_6\,
      O => \mac2Y[m1][6]_i_2_n_0\
    );
\mac2Y[m1][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m1][10]_i_10_n_7\,
      I1 => \mac2Y_reg[m1][10]_i_11_n_6\,
      O => \mac2Y[m1][6]_i_3_n_0\
    );
\mac2Y[m1][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m1][2]_i_1_n_4\,
      I1 => \mac2Y_reg[m1][10]_i_11_n_7\,
      O => \mac2Y[m1][6]_i_4_n_0\
    );
\mac2Y[m1][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \Kernel_6_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \mac2Y_reg[m1][10]_i_11_n_4\,
      I3 => \mac2Y_reg[m1][10]_i_10_n_5\,
      I4 => \mac2Y[m1][6]_i_2_n_0\,
      O => \mac2Y[m1][6]_i_5_n_0\
    );
\mac2Y[m1][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac2Y_reg[m1][10]_i_11_n_5\,
      I1 => \mac2Y_reg[m1][10]_i_10_n_6\,
      I2 => \mac2Y_reg[m1][10]_i_10_n_7\,
      I3 => \mac2Y_reg[m1][10]_i_11_n_6\,
      O => \mac2Y[m1][6]_i_6_n_0\
    );
\mac2Y[m1][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2Y_reg[m1][2]_i_1_n_4\,
      I1 => \mac2Y_reg[m1][10]_i_11_n_7\,
      I2 => \mac2Y_reg[m1][10]_i_11_n_6\,
      I3 => \mac2Y_reg[m1][10]_i_10_n_7\,
      O => \mac2Y[m1][6]_i_7_n_0\
    );
\mac2Y[m1][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac2Y_reg[m1][2]_i_1_n_4\,
      I1 => \mac2Y_reg[m1][10]_i_11_n_7\,
      O => \mac2Y[m1][6]_i_8_n_0\
    );
\mac2Y[m2][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_5_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => \Kernel_5_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(6),
      O => \mac2Y[m2][10]_i_12_n_0\
    );
\mac2Y[m2][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_5_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => \Kernel_5_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2Y[m2][10]_i_13_n_0\
    );
\mac2Y[m2][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_5_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => \Kernel_5_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(4),
      O => \mac2Y[m2][10]_i_14_n_0\
    );
\mac2Y[m2][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_5_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \Kernel_5_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(3),
      O => \mac2Y[m2][10]_i_15_n_0\
    );
\mac2Y[m2][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m2][10]_i_12_n_0\,
      I1 => \Kernel_5_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \mac2Y[m2][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_5_Y_reg_n_0_[0]\,
      O => \mac2Y[m2][10]_i_16_n_0\
    );
\mac2Y[m2][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m2][10]_i_13_n_0\,
      I1 => \Kernel_5_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(5),
      I3 => \mac2Y[m2][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap1x]\(6),
      I5 => \Kernel_5_Y_reg_n_0_[0]\,
      O => \mac2Y[m2][10]_i_17_n_0\
    );
\mac2Y[m2][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m2][10]_i_14_n_0\,
      I1 => \Kernel_5_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(4),
      I3 => \mac2Y[m2][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap1x]\(5),
      I5 => \Kernel_5_Y_reg_n_0_[0]\,
      O => \mac2Y[m2][10]_i_18_n_0\
    );
\mac2Y[m2][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m2][10]_i_15_n_0\,
      I1 => \Kernel_5_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(3),
      I3 => \mac2Y[m2][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap1x]\(4),
      I5 => \Kernel_5_Y_reg_n_0_[0]\,
      O => \mac2Y[m2][10]_i_19_n_0\
    );
\mac2Y[m2][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m2][14]_i_11_n_5\,
      I1 => \mac2Y_reg[m2][14]_i_12_n_5\,
      I2 => \mac2Y_reg[m2][14]_i_10_n_6\,
      O => \mac2Y[m2][10]_i_2_n_0\
    );
\mac2Y[m2][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[4]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_5_Y_reg_n_0_[5]\,
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \Kernel_5_Y_reg_n_0_[3]\,
      O => \mac2Y[m2][10]_i_20_n_0\
    );
\mac2Y[m2][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[4]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_5_Y_reg_n_0_[5]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m2][10]_i_21_n_0\
    );
\mac2Y[m2][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[3]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2Y[m2][10]_i_22_n_0\
    );
\mac2Y[m2][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \mac2Y[m2][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_5_Y_reg_n_0_[4]\,
      I4 => \tpd1_reg[vTap1x]\(0),
      I5 => \Kernel_5_Y_reg_n_0_[5]\,
      O => \mac2Y[m2][10]_i_23_n_0\
    );
\mac2Y[m2][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_5_Y_reg_n_0_[5]\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_5_Y_reg_n_0_[4]\,
      I4 => \Kernel_5_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(2),
      O => \mac2Y[m2][10]_i_24_n_0\
    );
\mac2Y[m2][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[3]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_5_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m2][10]_i_25_n_0\
    );
\mac2Y[m2][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_5_Y_reg_n_0_[3]\,
      O => \mac2Y[m2][10]_i_26_n_0\
    );
\mac2Y[m2][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \Kernel_5_Y_reg_n_0_[2]\,
      O => \mac2Y[m2][10]_i_27_n_0\
    );
\mac2Y[m2][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \Kernel_5_Y_reg_n_0_[2]\,
      O => \mac2Y[m2][10]_i_28_n_0\
    );
\mac2Y[m2][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_5_Y_reg_n_0_[2]\,
      O => \mac2Y[m2][10]_i_29_n_0\
    );
\mac2Y[m2][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m2][14]_i_11_n_6\,
      I1 => \mac2Y_reg[m2][14]_i_12_n_6\,
      I2 => \mac2Y_reg[m2][14]_i_10_n_7\,
      O => \mac2Y[m2][10]_i_3_n_0\
    );
\mac2Y[m2][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \Kernel_5_Y_reg_n_0_[2]\,
      O => \mac2Y[m2][10]_i_30_n_0\
    );
\mac2Y[m2][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_5_Y_reg_n_0_[3]\,
      O => \mac2Y[m2][10]_i_31_n_0\
    );
\mac2Y[m2][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m2][14]_i_11_n_7\,
      I1 => \mac2Y_reg[m2][14]_i_12_n_7\,
      I2 => \mac2Y_reg[m2][10]_i_10_n_4\,
      O => \mac2Y[m2][10]_i_4_n_0\
    );
\mac2Y[m2][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \mac2Y_reg[m2][10]_i_11_n_4\,
      I3 => \mac2Y_reg[m2][10]_i_10_n_5\,
      O => \mac2Y[m2][10]_i_5_n_0\
    );
\mac2Y[m2][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m2][14]_i_11_n_4\,
      I1 => \mac2Y_reg[m2][14]_i_12_n_4\,
      I2 => \mac2Y_reg[m2][14]_i_10_n_5\,
      I3 => \mac2Y[m2][10]_i_2_n_0\,
      O => \mac2Y[m2][10]_i_6_n_0\
    );
\mac2Y[m2][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m2][14]_i_11_n_5\,
      I1 => \mac2Y_reg[m2][14]_i_12_n_5\,
      I2 => \mac2Y_reg[m2][14]_i_10_n_6\,
      I3 => \mac2Y[m2][10]_i_3_n_0\,
      O => \mac2Y[m2][10]_i_7_n_0\
    );
\mac2Y[m2][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m2][14]_i_11_n_6\,
      I1 => \mac2Y_reg[m2][14]_i_12_n_6\,
      I2 => \mac2Y_reg[m2][14]_i_10_n_7\,
      I3 => \mac2Y[m2][10]_i_4_n_0\,
      O => \mac2Y[m2][10]_i_8_n_0\
    );
\mac2Y[m2][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m2][14]_i_11_n_7\,
      I1 => \mac2Y_reg[m2][14]_i_12_n_7\,
      I2 => \mac2Y_reg[m2][10]_i_10_n_4\,
      I3 => \mac2Y[m2][10]_i_5_n_0\,
      O => \mac2Y[m2][10]_i_9_n_0\
    );
\mac2Y[m2][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][14]_i_13_n_0\
    );
\mac2Y[m2][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_5_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][14]_i_14_n_0\
    );
\mac2Y[m2][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_5_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => \Kernel_5_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][14]_i_15_n_0\
    );
\mac2Y[m2][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_5_Y_reg_n_0_[2]\,
      O => \mac2Y[m2][14]_i_16_n_0\
    );
\mac2Y[m2][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[1]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_5_Y_reg_n_0_[2]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][14]_i_17_n_0\
    );
\mac2Y[m2][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[0]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \Kernel_5_Y_reg_n_0_[2]\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_5_Y_reg_n_0_[1]\,
      O => \mac2Y[m2][14]_i_18_n_0\
    );
\mac2Y[m2][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_5_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      O => \mac2Y[m2][14]_i_19_n_0\
    );
\mac2Y[m2][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m2][16]_i_8_n_5\,
      I1 => \mac2Y_reg[m2][16]_i_5_n_5\,
      O => \mac2Y[m2][14]_i_2_n_0\
    );
\mac2Y[m2][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_5_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      O => \mac2Y[m2][14]_i_20_n_0\
    );
\mac2Y[m2][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \Kernel_5_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(1),
      O => \mac2Y[m2][14]_i_21_n_0\
    );
\mac2Y[m2][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_5_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => \Kernel_5_Y_reg_n_0_[6]\,
      O => \mac2Y[m2][14]_i_22_n_0\
    );
\mac2Y[m2][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(1),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_5_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => \Kernel_5_Y_reg_n_0_[6]\,
      O => \mac2Y[m2][14]_i_23_n_0\
    );
\mac2Y[m2][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_5_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \Kernel_5_Y_reg_n_0_[6]\,
      O => \mac2Y[m2][14]_i_24_n_0\
    );
\mac2Y[m2][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_5_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m2][14]_i_25_n_0\
    );
\mac2Y[m2][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_5_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => \Kernel_5_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(6),
      O => \mac2Y[m2][14]_i_26_n_0\
    );
\mac2Y[m2][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_5_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => \Kernel_5_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2Y[m2][14]_i_27_n_0\
    );
\mac2Y[m2][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_5_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => \Kernel_5_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(4),
      O => \mac2Y[m2][14]_i_28_n_0\
    );
\mac2Y[m2][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_5_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \Kernel_5_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(3),
      O => \mac2Y[m2][14]_i_29_n_0\
    );
\mac2Y[m2][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m2][16]_i_8_n_6\,
      I1 => \mac2Y_reg[m2][16]_i_5_n_6\,
      O => \mac2Y[m2][14]_i_3_n_0\
    );
\mac2Y[m2][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m2][14]_i_26_n_0\,
      I1 => \Kernel_5_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \mac2Y[m2][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_5_Y_reg_n_0_[3]\,
      O => \mac2Y[m2][14]_i_30_n_0\
    );
\mac2Y[m2][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m2][14]_i_27_n_0\,
      I1 => \Kernel_5_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(5),
      I3 => \mac2Y[m2][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap1x]\(6),
      I5 => \Kernel_5_Y_reg_n_0_[3]\,
      O => \mac2Y[m2][14]_i_31_n_0\
    );
\mac2Y[m2][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m2][14]_i_28_n_0\,
      I1 => \Kernel_5_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(4),
      I3 => \mac2Y[m2][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap1x]\(5),
      I5 => \Kernel_5_Y_reg_n_0_[3]\,
      O => \mac2Y[m2][14]_i_32_n_0\
    );
\mac2Y[m2][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m2][14]_i_29_n_0\,
      I1 => \Kernel_5_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(3),
      I3 => \mac2Y[m2][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap1x]\(4),
      I5 => \Kernel_5_Y_reg_n_0_[3]\,
      O => \mac2Y[m2][14]_i_33_n_0\
    );
\mac2Y[m2][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \Kernel_5_Y_reg_n_0_[5]\,
      O => \mac2Y[m2][14]_i_34_n_0\
    );
\mac2Y[m2][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \Kernel_5_Y_reg_n_0_[5]\,
      O => \mac2Y[m2][14]_i_35_n_0\
    );
\mac2Y[m2][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_5_Y_reg_n_0_[5]\,
      O => \mac2Y[m2][14]_i_36_n_0\
    );
\mac2Y[m2][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \Kernel_5_Y_reg_n_0_[5]\,
      O => \mac2Y[m2][14]_i_37_n_0\
    );
\mac2Y[m2][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m2][16]_i_5_n_7\,
      I1 => \mac2Y_reg[m2][16]_i_8_n_7\,
      I2 => \mac2Y_reg[m2][14]_i_10_n_0\,
      O => \mac2Y[m2][14]_i_4_n_0\
    );
\mac2Y[m2][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m2][14]_i_11_n_4\,
      I1 => \mac2Y_reg[m2][14]_i_12_n_4\,
      I2 => \mac2Y_reg[m2][14]_i_10_n_5\,
      O => \mac2Y[m2][14]_i_5_n_0\
    );
\mac2Y[m2][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2Y_reg[m2][16]_i_8_n_5\,
      I1 => \mac2Y_reg[m2][16]_i_5_n_5\,
      I2 => \mac2Y_reg[m2][16]_i_5_n_4\,
      I3 => \mac2Y_reg[m2][16]_i_8_n_0\,
      O => \mac2Y[m2][14]_i_6_n_0\
    );
\mac2Y[m2][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2Y_reg[m2][16]_i_8_n_6\,
      I1 => \mac2Y_reg[m2][16]_i_5_n_6\,
      I2 => \mac2Y_reg[m2][16]_i_5_n_5\,
      I3 => \mac2Y_reg[m2][16]_i_8_n_5\,
      O => \mac2Y[m2][14]_i_7_n_0\
    );
\mac2Y[m2][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac2Y_reg[m2][14]_i_10_n_0\,
      I1 => \mac2Y_reg[m2][16]_i_8_n_7\,
      I2 => \mac2Y_reg[m2][16]_i_5_n_7\,
      I3 => \mac2Y_reg[m2][16]_i_5_n_6\,
      I4 => \mac2Y_reg[m2][16]_i_8_n_6\,
      O => \mac2Y[m2][14]_i_8_n_0\
    );
\mac2Y[m2][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y[m2][14]_i_5_n_0\,
      I1 => \mac2Y_reg[m2][16]_i_8_n_7\,
      I2 => \mac2Y_reg[m2][16]_i_5_n_7\,
      I3 => \mac2Y_reg[m2][14]_i_10_n_0\,
      O => \mac2Y[m2][14]_i_9_n_0\
    );
\mac2Y[m2][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_5_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      O => \mac2Y[m2][16]_i_10_n_0\
    );
\mac2Y[m2][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_5_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      O => \mac2Y[m2][16]_i_11_n_0\
    );
\mac2Y[m2][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_5_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      O => \mac2Y[m2][16]_i_12_n_0\
    );
\mac2Y[m2][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_5_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][16]_i_13_n_0\
    );
\mac2Y[m2][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_5_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      I4 => \Kernel_5_Y_reg_n_0_[6]\,
      O => \mac2Y[m2][16]_i_14_n_0\
    );
\mac2Y[m2][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_5_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => \Kernel_5_Y_reg_n_0_[6]\,
      O => \mac2Y[m2][16]_i_15_n_0\
    );
\mac2Y[m2][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_5_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => \Kernel_5_Y_reg_n_0_[6]\,
      O => \mac2Y[m2][16]_i_16_n_0\
    );
\mac2Y[m2][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][16]_i_17_n_0\
    );
\mac2Y[m2][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_5_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][16]_i_18_n_0\
    );
\mac2Y[m2][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_5_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => \Kernel_5_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][16]_i_19_n_0\
    );
\mac2Y[m2][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_5_Y_reg_n_0_[5]\,
      O => \mac2Y[m2][16]_i_20_n_0\
    );
\mac2Y[m2][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[4]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_5_Y_reg_n_0_[5]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][16]_i_21_n_0\
    );
\mac2Y[m2][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[3]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \Kernel_5_Y_reg_n_0_[5]\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_5_Y_reg_n_0_[4]\,
      O => \mac2Y[m2][16]_i_22_n_0\
    );
\mac2Y[m2][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2Y_reg[m2][16]_i_2_n_6\,
      O => \mac2Y[m2][16]_i_3_n_0\
    );
\mac2Y[m2][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac2Y_reg[m2][16]_i_8_n_0\,
      I1 => \mac2Y_reg[m2][16]_i_5_n_4\,
      I2 => \mac2Y_reg[m2][16]_i_2_n_7\,
      O => \mac2Y[m2][16]_i_4_n_0\
    );
\mac2Y[m2][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_5_Y_reg_n_0_[7]\,
      O => \mac2Y[m2][16]_i_6_n_0\
    );
\mac2Y[m2][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_5_Y_reg_n_0_[7]\,
      O => \mac2Y[m2][16]_i_7_n_0\
    );
\mac2Y[m2][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_5_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m2][16]_i_9_n_0\
    );
\mac2Y[m2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[1]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_5_Y_reg_n_0_[2]\,
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \Kernel_5_Y_reg_n_0_[0]\,
      O => \mac2Y[m2][2]_i_2_n_0\
    );
\mac2Y[m2][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[1]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_5_Y_reg_n_0_[2]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m2][2]_i_3_n_0\
    );
\mac2Y[m2][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[0]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2Y[m2][2]_i_4_n_0\
    );
\mac2Y[m2][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \mac2Y[m2][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_5_Y_reg_n_0_[1]\,
      I4 => \tpd1_reg[vTap1x]\(0),
      I5 => \Kernel_5_Y_reg_n_0_[2]\,
      O => \mac2Y[m2][2]_i_5_n_0\
    );
\mac2Y[m2][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_5_Y_reg_n_0_[2]\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_5_Y_reg_n_0_[1]\,
      I4 => \Kernel_5_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(2),
      O => \mac2Y[m2][2]_i_6_n_0\
    );
\mac2Y[m2][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[0]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_5_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m2][2]_i_7_n_0\
    );
\mac2Y[m2][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_5_Y_reg_n_0_[0]\,
      O => \mac2Y[m2][2]_i_8_n_0\
    );
\mac2Y[m2][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_5_Y_reg_n_0_[0]\,
      O => \mac2Y[m2][2]_i_9_n_0\
    );
\mac2Y[m2][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m2][10]_i_11_n_5\,
      I1 => \mac2Y_reg[m2][10]_i_10_n_6\,
      O => \mac2Y[m2][6]_i_2_n_0\
    );
\mac2Y[m2][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m2][10]_i_10_n_7\,
      I1 => \mac2Y_reg[m2][10]_i_11_n_6\,
      O => \mac2Y[m2][6]_i_3_n_0\
    );
\mac2Y[m2][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m2][2]_i_1_n_4\,
      I1 => \mac2Y_reg[m2][10]_i_11_n_7\,
      O => \mac2Y[m2][6]_i_4_n_0\
    );
\mac2Y[m2][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \Kernel_5_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \mac2Y_reg[m2][10]_i_11_n_4\,
      I3 => \mac2Y_reg[m2][10]_i_10_n_5\,
      I4 => \mac2Y[m2][6]_i_2_n_0\,
      O => \mac2Y[m2][6]_i_5_n_0\
    );
\mac2Y[m2][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac2Y_reg[m2][10]_i_11_n_5\,
      I1 => \mac2Y_reg[m2][10]_i_10_n_6\,
      I2 => \mac2Y_reg[m2][10]_i_10_n_7\,
      I3 => \mac2Y_reg[m2][10]_i_11_n_6\,
      O => \mac2Y[m2][6]_i_6_n_0\
    );
\mac2Y[m2][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2Y_reg[m2][2]_i_1_n_4\,
      I1 => \mac2Y_reg[m2][10]_i_11_n_7\,
      I2 => \mac2Y_reg[m2][10]_i_11_n_6\,
      I3 => \mac2Y_reg[m2][10]_i_10_n_7\,
      O => \mac2Y[m2][6]_i_7_n_0\
    );
\mac2Y[m2][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac2Y_reg[m2][2]_i_1_n_4\,
      I1 => \mac2Y_reg[m2][10]_i_11_n_7\,
      O => \mac2Y[m2][6]_i_8_n_0\
    );
\mac2Y[m3][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_4_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => \Kernel_4_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(6),
      O => \mac2Y[m3][10]_i_12_n_0\
    );
\mac2Y[m3][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_4_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => \Kernel_4_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2Y[m3][10]_i_13_n_0\
    );
\mac2Y[m3][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_4_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => \Kernel_4_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(4),
      O => \mac2Y[m3][10]_i_14_n_0\
    );
\mac2Y[m3][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_4_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \Kernel_4_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(3),
      O => \mac2Y[m3][10]_i_15_n_0\
    );
\mac2Y[m3][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m3][10]_i_12_n_0\,
      I1 => \Kernel_4_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \mac2Y[m3][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_4_Y_reg_n_0_[0]\,
      O => \mac2Y[m3][10]_i_16_n_0\
    );
\mac2Y[m3][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m3][10]_i_13_n_0\,
      I1 => \Kernel_4_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(5),
      I3 => \mac2Y[m3][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap1x]\(6),
      I5 => \Kernel_4_Y_reg_n_0_[0]\,
      O => \mac2Y[m3][10]_i_17_n_0\
    );
\mac2Y[m3][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m3][10]_i_14_n_0\,
      I1 => \Kernel_4_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(4),
      I3 => \mac2Y[m3][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap1x]\(5),
      I5 => \Kernel_4_Y_reg_n_0_[0]\,
      O => \mac2Y[m3][10]_i_18_n_0\
    );
\mac2Y[m3][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m3][10]_i_15_n_0\,
      I1 => \Kernel_4_Y_reg_n_0_[1]\,
      I2 => \tpd1_reg[vTap1x]\(3),
      I3 => \mac2Y[m3][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap1x]\(4),
      I5 => \Kernel_4_Y_reg_n_0_[0]\,
      O => \mac2Y[m3][10]_i_19_n_0\
    );
\mac2Y[m3][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m3][14]_i_11_n_5\,
      I1 => \mac2Y_reg[m3][14]_i_12_n_5\,
      I2 => \mac2Y_reg[m3][14]_i_10_n_6\,
      O => \mac2Y[m3][10]_i_2_n_0\
    );
\mac2Y[m3][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[4]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_4_Y_reg_n_0_[5]\,
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \Kernel_4_Y_reg_n_0_[3]\,
      O => \mac2Y[m3][10]_i_20_n_0\
    );
\mac2Y[m3][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[4]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_4_Y_reg_n_0_[5]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m3][10]_i_21_n_0\
    );
\mac2Y[m3][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[3]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2Y[m3][10]_i_22_n_0\
    );
\mac2Y[m3][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \mac2Y[m3][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_4_Y_reg_n_0_[4]\,
      I4 => \tpd1_reg[vTap1x]\(0),
      I5 => \Kernel_4_Y_reg_n_0_[5]\,
      O => \mac2Y[m3][10]_i_23_n_0\
    );
\mac2Y[m3][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_4_Y_reg_n_0_[5]\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_4_Y_reg_n_0_[4]\,
      I4 => \Kernel_4_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(2),
      O => \mac2Y[m3][10]_i_24_n_0\
    );
\mac2Y[m3][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[3]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_4_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m3][10]_i_25_n_0\
    );
\mac2Y[m3][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_4_Y_reg_n_0_[3]\,
      O => \mac2Y[m3][10]_i_26_n_0\
    );
\mac2Y[m3][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \Kernel_4_Y_reg_n_0_[2]\,
      O => \mac2Y[m3][10]_i_27_n_0\
    );
\mac2Y[m3][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \Kernel_4_Y_reg_n_0_[2]\,
      O => \mac2Y[m3][10]_i_28_n_0\
    );
\mac2Y[m3][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_4_Y_reg_n_0_[2]\,
      O => \mac2Y[m3][10]_i_29_n_0\
    );
\mac2Y[m3][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m3][14]_i_11_n_6\,
      I1 => \mac2Y_reg[m3][14]_i_12_n_6\,
      I2 => \mac2Y_reg[m3][14]_i_10_n_7\,
      O => \mac2Y[m3][10]_i_3_n_0\
    );
\mac2Y[m3][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \Kernel_4_Y_reg_n_0_[2]\,
      O => \mac2Y[m3][10]_i_30_n_0\
    );
\mac2Y[m3][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_4_Y_reg_n_0_[3]\,
      O => \mac2Y[m3][10]_i_31_n_0\
    );
\mac2Y[m3][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m3][14]_i_11_n_7\,
      I1 => \mac2Y_reg[m3][14]_i_12_n_7\,
      I2 => \mac2Y_reg[m3][10]_i_10_n_4\,
      O => \mac2Y[m3][10]_i_4_n_0\
    );
\mac2Y[m3][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \mac2Y_reg[m3][10]_i_11_n_4\,
      I3 => \mac2Y_reg[m3][10]_i_10_n_5\,
      O => \mac2Y[m3][10]_i_5_n_0\
    );
\mac2Y[m3][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m3][14]_i_11_n_4\,
      I1 => \mac2Y_reg[m3][14]_i_12_n_4\,
      I2 => \mac2Y_reg[m3][14]_i_10_n_5\,
      I3 => \mac2Y[m3][10]_i_2_n_0\,
      O => \mac2Y[m3][10]_i_6_n_0\
    );
\mac2Y[m3][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m3][14]_i_11_n_5\,
      I1 => \mac2Y_reg[m3][14]_i_12_n_5\,
      I2 => \mac2Y_reg[m3][14]_i_10_n_6\,
      I3 => \mac2Y[m3][10]_i_3_n_0\,
      O => \mac2Y[m3][10]_i_7_n_0\
    );
\mac2Y[m3][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m3][14]_i_11_n_6\,
      I1 => \mac2Y_reg[m3][14]_i_12_n_6\,
      I2 => \mac2Y_reg[m3][14]_i_10_n_7\,
      I3 => \mac2Y[m3][10]_i_4_n_0\,
      O => \mac2Y[m3][10]_i_8_n_0\
    );
\mac2Y[m3][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m3][14]_i_11_n_7\,
      I1 => \mac2Y_reg[m3][14]_i_12_n_7\,
      I2 => \mac2Y_reg[m3][10]_i_10_n_4\,
      I3 => \mac2Y[m3][10]_i_5_n_0\,
      O => \mac2Y[m3][10]_i_9_n_0\
    );
\mac2Y[m3][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][14]_i_13_n_0\
    );
\mac2Y[m3][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_4_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][14]_i_14_n_0\
    );
\mac2Y[m3][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[2]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_4_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => \Kernel_4_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][14]_i_15_n_0\
    );
\mac2Y[m3][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_4_Y_reg_n_0_[2]\,
      O => \mac2Y[m3][14]_i_16_n_0\
    );
\mac2Y[m3][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[1]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_4_Y_reg_n_0_[2]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][14]_i_17_n_0\
    );
\mac2Y[m3][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[0]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \Kernel_4_Y_reg_n_0_[2]\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_4_Y_reg_n_0_[1]\,
      O => \mac2Y[m3][14]_i_18_n_0\
    );
\mac2Y[m3][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_4_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      O => \mac2Y[m3][14]_i_19_n_0\
    );
\mac2Y[m3][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m3][16]_i_8_n_5\,
      I1 => \mac2Y_reg[m3][16]_i_5_n_5\,
      O => \mac2Y[m3][14]_i_2_n_0\
    );
\mac2Y[m3][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_4_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      O => \mac2Y[m3][14]_i_20_n_0\
    );
\mac2Y[m3][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \Kernel_4_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(1),
      O => \mac2Y[m3][14]_i_21_n_0\
    );
\mac2Y[m3][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_4_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => \Kernel_4_Y_reg_n_0_[6]\,
      O => \mac2Y[m3][14]_i_22_n_0\
    );
\mac2Y[m3][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(1),
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_4_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => \Kernel_4_Y_reg_n_0_[6]\,
      O => \mac2Y[m3][14]_i_23_n_0\
    );
\mac2Y[m3][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_4_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \Kernel_4_Y_reg_n_0_[6]\,
      O => \mac2Y[m3][14]_i_24_n_0\
    );
\mac2Y[m3][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_4_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m3][14]_i_25_n_0\
    );
\mac2Y[m3][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_4_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => \Kernel_4_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(6),
      O => \mac2Y[m3][14]_i_26_n_0\
    );
\mac2Y[m3][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_4_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      I4 => \Kernel_4_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(5),
      O => \mac2Y[m3][14]_i_27_n_0\
    );
\mac2Y[m3][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_4_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(3),
      I4 => \Kernel_4_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(4),
      O => \mac2Y[m3][14]_i_28_n_0\
    );
\mac2Y[m3][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_4_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(2),
      I4 => \Kernel_4_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(3),
      O => \mac2Y[m3][14]_i_29_n_0\
    );
\mac2Y[m3][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m3][16]_i_8_n_6\,
      I1 => \mac2Y_reg[m3][16]_i_5_n_6\,
      O => \mac2Y[m3][14]_i_3_n_0\
    );
\mac2Y[m3][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m3][14]_i_26_n_0\,
      I1 => \Kernel_4_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \mac2Y[m3][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_4_Y_reg_n_0_[3]\,
      O => \mac2Y[m3][14]_i_30_n_0\
    );
\mac2Y[m3][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m3][14]_i_27_n_0\,
      I1 => \Kernel_4_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(5),
      I3 => \mac2Y[m3][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap1x]\(6),
      I5 => \Kernel_4_Y_reg_n_0_[3]\,
      O => \mac2Y[m3][14]_i_31_n_0\
    );
\mac2Y[m3][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m3][14]_i_28_n_0\,
      I1 => \Kernel_4_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(4),
      I3 => \mac2Y[m3][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap1x]\(5),
      I5 => \Kernel_4_Y_reg_n_0_[3]\,
      O => \mac2Y[m3][14]_i_32_n_0\
    );
\mac2Y[m3][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac2Y[m3][14]_i_29_n_0\,
      I1 => \Kernel_4_Y_reg_n_0_[4]\,
      I2 => \tpd1_reg[vTap1x]\(3),
      I3 => \mac2Y[m3][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap1x]\(4),
      I5 => \Kernel_4_Y_reg_n_0_[3]\,
      O => \mac2Y[m3][14]_i_33_n_0\
    );
\mac2Y[m3][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \Kernel_4_Y_reg_n_0_[5]\,
      O => \mac2Y[m3][14]_i_34_n_0\
    );
\mac2Y[m3][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \Kernel_4_Y_reg_n_0_[5]\,
      O => \mac2Y[m3][14]_i_35_n_0\
    );
\mac2Y[m3][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_4_Y_reg_n_0_[5]\,
      O => \mac2Y[m3][14]_i_36_n_0\
    );
\mac2Y[m3][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \Kernel_4_Y_reg_n_0_[5]\,
      O => \mac2Y[m3][14]_i_37_n_0\
    );
\mac2Y[m3][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m3][16]_i_5_n_7\,
      I1 => \mac2Y_reg[m3][16]_i_8_n_7\,
      I2 => \mac2Y_reg[m3][14]_i_10_n_0\,
      O => \mac2Y[m3][14]_i_4_n_0\
    );
\mac2Y[m3][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m3][14]_i_11_n_4\,
      I1 => \mac2Y_reg[m3][14]_i_12_n_4\,
      I2 => \mac2Y_reg[m3][14]_i_10_n_5\,
      O => \mac2Y[m3][14]_i_5_n_0\
    );
\mac2Y[m3][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2Y_reg[m3][16]_i_8_n_5\,
      I1 => \mac2Y_reg[m3][16]_i_5_n_5\,
      I2 => \mac2Y_reg[m3][16]_i_5_n_4\,
      I3 => \mac2Y_reg[m3][16]_i_8_n_0\,
      O => \mac2Y[m3][14]_i_6_n_0\
    );
\mac2Y[m3][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2Y_reg[m3][16]_i_8_n_6\,
      I1 => \mac2Y_reg[m3][16]_i_5_n_6\,
      I2 => \mac2Y_reg[m3][16]_i_5_n_5\,
      I3 => \mac2Y_reg[m3][16]_i_8_n_5\,
      O => \mac2Y[m3][14]_i_7_n_0\
    );
\mac2Y[m3][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac2Y_reg[m3][14]_i_10_n_0\,
      I1 => \mac2Y_reg[m3][16]_i_8_n_7\,
      I2 => \mac2Y_reg[m3][16]_i_5_n_7\,
      I3 => \mac2Y_reg[m3][16]_i_5_n_6\,
      I4 => \mac2Y_reg[m3][16]_i_8_n_6\,
      O => \mac2Y[m3][14]_i_8_n_0\
    );
\mac2Y[m3][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y[m3][14]_i_5_n_0\,
      I1 => \mac2Y_reg[m3][16]_i_8_n_7\,
      I2 => \mac2Y_reg[m3][16]_i_5_n_7\,
      I3 => \mac2Y_reg[m3][14]_i_10_n_0\,
      O => \mac2Y[m3][14]_i_9_n_0\
    );
\mac2Y[m3][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_4_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      O => \mac2Y[m3][16]_i_10_n_0\
    );
\mac2Y[m3][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_4_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      O => \mac2Y[m3][16]_i_11_n_0\
    );
\mac2Y[m3][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(3),
      I2 => \Kernel_4_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(4),
      O => \mac2Y[m3][16]_i_12_n_0\
    );
\mac2Y[m3][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_4_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][16]_i_13_n_0\
    );
\mac2Y[m3][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(5),
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_4_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      I4 => \Kernel_4_Y_reg_n_0_[6]\,
      O => \mac2Y[m3][16]_i_14_n_0\
    );
\mac2Y[m3][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(4),
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_4_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => \Kernel_4_Y_reg_n_0_[6]\,
      O => \mac2Y[m3][16]_i_15_n_0\
    );
\mac2Y[m3][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \tpd1_reg[vTap1x]\(4),
      I2 => \Kernel_4_Y_reg_n_0_[7]\,
      I3 => \tpd1_reg[vTap1x]\(5),
      I4 => \Kernel_4_Y_reg_n_0_[6]\,
      O => \mac2Y[m3][16]_i_16_n_0\
    );
\mac2Y[m3][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][16]_i_17_n_0\
    );
\mac2Y[m3][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_4_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][16]_i_18_n_0\
    );
\mac2Y[m3][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[5]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \Kernel_4_Y_reg_n_0_[4]\,
      I3 => \tpd1_reg[vTap1x]\(6),
      I4 => \Kernel_4_Y_reg_n_0_[3]\,
      I5 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][16]_i_19_n_0\
    );
\mac2Y[m3][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_4_Y_reg_n_0_[5]\,
      O => \mac2Y[m3][16]_i_20_n_0\
    );
\mac2Y[m3][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[4]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_4_Y_reg_n_0_[5]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][16]_i_21_n_0\
    );
\mac2Y[m3][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[3]\,
      I1 => \tpd1_reg[vTap1x]\(5),
      I2 => \tpd1_reg[vTap1x]\(6),
      I3 => \Kernel_4_Y_reg_n_0_[5]\,
      I4 => \tpd1_reg[vTap1x]\(7),
      I5 => \Kernel_4_Y_reg_n_0_[4]\,
      O => \mac2Y[m3][16]_i_22_n_0\
    );
\mac2Y[m3][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac2Y_reg[m3][16]_i_2_n_6\,
      O => \mac2Y[m3][16]_i_3_n_0\
    );
\mac2Y[m3][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac2Y_reg[m3][16]_i_8_n_0\,
      I1 => \mac2Y_reg[m3][16]_i_5_n_4\,
      I2 => \mac2Y_reg[m3][16]_i_2_n_7\,
      O => \mac2Y[m3][16]_i_4_n_0\
    );
\mac2Y[m3][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_4_Y_reg_n_0_[7]\,
      O => \mac2Y[m3][16]_i_6_n_0\
    );
\mac2Y[m3][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(7),
      I1 => \Kernel_4_Y_reg_n_0_[7]\,
      O => \mac2Y[m3][16]_i_7_n_0\
    );
\mac2Y[m3][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[7]\,
      I1 => \tpd1_reg[vTap1x]\(6),
      I2 => \Kernel_4_Y_reg_n_0_[6]\,
      I3 => \tpd1_reg[vTap1x]\(7),
      O => \mac2Y[m3][16]_i_9_n_0\
    );
\mac2Y[m3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[1]\,
      I1 => \tpd1_reg[vTap1x]\(2),
      I2 => \Kernel_4_Y_reg_n_0_[2]\,
      I3 => \tpd1_reg[vTap1x]\(1),
      I4 => \tpd1_reg[vTap1x]\(3),
      I5 => \Kernel_4_Y_reg_n_0_[0]\,
      O => \mac2Y[m3][2]_i_2_n_0\
    );
\mac2Y[m3][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[1]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_4_Y_reg_n_0_[2]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m3][2]_i_3_n_0\
    );
\mac2Y[m3][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[0]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      O => \mac2Y[m3][2]_i_4_n_0\
    );
\mac2Y[m3][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(2),
      I1 => \mac2Y[m3][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_4_Y_reg_n_0_[1]\,
      I4 => \tpd1_reg[vTap1x]\(0),
      I5 => \Kernel_4_Y_reg_n_0_[2]\,
      O => \mac2Y[m3][2]_i_5_n_0\
    );
\mac2Y[m3][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_4_Y_reg_n_0_[2]\,
      I2 => \tpd1_reg[vTap1x]\(1),
      I3 => \Kernel_4_Y_reg_n_0_[1]\,
      I4 => \Kernel_4_Y_reg_n_0_[0]\,
      I5 => \tpd1_reg[vTap1x]\(2),
      O => \mac2Y[m3][2]_i_6_n_0\
    );
\mac2Y[m3][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[0]\,
      I1 => \tpd1_reg[vTap1x]\(1),
      I2 => \Kernel_4_Y_reg_n_0_[1]\,
      I3 => \tpd1_reg[vTap1x]\(0),
      O => \mac2Y[m3][2]_i_7_n_0\
    );
\mac2Y[m3][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(0),
      I1 => \Kernel_4_Y_reg_n_0_[0]\,
      O => \mac2Y[m3][2]_i_8_n_0\
    );
\mac2Y[m3][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap1x]\(3),
      I1 => \Kernel_4_Y_reg_n_0_[0]\,
      O => \mac2Y[m3][2]_i_9_n_0\
    );
\mac2Y[m3][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m3][10]_i_11_n_5\,
      I1 => \mac2Y_reg[m3][10]_i_10_n_6\,
      O => \mac2Y[m3][6]_i_2_n_0\
    );
\mac2Y[m3][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m3][10]_i_10_n_7\,
      I1 => \mac2Y_reg[m3][10]_i_11_n_6\,
      O => \mac2Y[m3][6]_i_3_n_0\
    );
\mac2Y[m3][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac2Y_reg[m3][2]_i_1_n_4\,
      I1 => \mac2Y_reg[m3][10]_i_11_n_7\,
      O => \mac2Y[m3][6]_i_4_n_0\
    );
\mac2Y[m3][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \Kernel_4_Y_reg_n_0_[6]\,
      I1 => \tpd1_reg[vTap1x]\(0),
      I2 => \mac2Y_reg[m3][10]_i_11_n_4\,
      I3 => \mac2Y_reg[m3][10]_i_10_n_5\,
      I4 => \mac2Y[m3][6]_i_2_n_0\,
      O => \mac2Y[m3][6]_i_5_n_0\
    );
\mac2Y[m3][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac2Y_reg[m3][10]_i_11_n_5\,
      I1 => \mac2Y_reg[m3][10]_i_10_n_6\,
      I2 => \mac2Y_reg[m3][10]_i_10_n_7\,
      I3 => \mac2Y_reg[m3][10]_i_11_n_6\,
      O => \mac2Y[m3][6]_i_6_n_0\
    );
\mac2Y[m3][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac2Y_reg[m3][2]_i_1_n_4\,
      I1 => \mac2Y_reg[m3][10]_i_11_n_7\,
      I2 => \mac2Y_reg[m3][10]_i_11_n_6\,
      I3 => \mac2Y_reg[m3][10]_i_10_n_7\,
      O => \mac2Y[m3][6]_i_7_n_0\
    );
\mac2Y[m3][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac2Y_reg[m3][2]_i_1_n_4\,
      I1 => \mac2Y_reg[m3][10]_i_11_n_7\,
      O => \mac2Y[m3][6]_i_8_n_0\
    );
\mac2Y[mac][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][10]\,
      I1 => \mac2Y_reg[m3]__0\(10),
      I2 => \mac2Y_reg[m1]__0\(10),
      O => \mac2Y[mac][11]_i_2_n_0\
    );
\mac2Y[mac][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][9]\,
      I1 => \mac2Y_reg[m3]__0\(9),
      I2 => \mac2Y_reg[m1]__0\(9),
      O => \mac2Y[mac][11]_i_3_n_0\
    );
\mac2Y[mac][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][8]\,
      I1 => \mac2Y_reg[m3]__0\(8),
      I2 => \mac2Y_reg[m1]__0\(8),
      O => \mac2Y[mac][11]_i_4_n_0\
    );
\mac2Y[mac][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][7]\,
      I1 => \mac2Y_reg[m3]__0\(7),
      I2 => \mac2Y_reg[m1]__0\(7),
      O => \mac2Y[mac][11]_i_5_n_0\
    );
\mac2Y[mac][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][11]\,
      I1 => \mac2Y_reg[m3]__0\(11),
      I2 => \mac2Y_reg[m1]__0\(11),
      I3 => \mac2Y[mac][11]_i_2_n_0\,
      O => \mac2Y[mac][11]_i_6_n_0\
    );
\mac2Y[mac][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][10]\,
      I1 => \mac2Y_reg[m3]__0\(10),
      I2 => \mac2Y_reg[m1]__0\(10),
      I3 => \mac2Y[mac][11]_i_3_n_0\,
      O => \mac2Y[mac][11]_i_7_n_0\
    );
\mac2Y[mac][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][9]\,
      I1 => \mac2Y_reg[m3]__0\(9),
      I2 => \mac2Y_reg[m1]__0\(9),
      I3 => \mac2Y[mac][11]_i_4_n_0\,
      O => \mac2Y[mac][11]_i_8_n_0\
    );
\mac2Y[mac][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][8]\,
      I1 => \mac2Y_reg[m3]__0\(8),
      I2 => \mac2Y_reg[m1]__0\(8),
      I3 => \mac2Y[mac][11]_i_5_n_0\,
      O => \mac2Y[mac][11]_i_9_n_0\
    );
\mac2Y[mac][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][14]\,
      I1 => \mac2Y_reg[m3]__0\(14),
      I2 => \mac2Y_reg[m1]__0\(14),
      O => \mac2Y[mac][15]_i_2_n_0\
    );
\mac2Y[mac][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][13]\,
      I1 => \mac2Y_reg[m3]__0\(13),
      I2 => \mac2Y_reg[m1]__0\(13),
      O => \mac2Y[mac][15]_i_3_n_0\
    );
\mac2Y[mac][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][12]\,
      I1 => \mac2Y_reg[m3]__0\(12),
      I2 => \mac2Y_reg[m1]__0\(12),
      O => \mac2Y[mac][15]_i_4_n_0\
    );
\mac2Y[mac][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][11]\,
      I1 => \mac2Y_reg[m3]__0\(11),
      I2 => \mac2Y_reg[m1]__0\(11),
      O => \mac2Y[mac][15]_i_5_n_0\
    );
\mac2Y[mac][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y[mac][15]_i_2_n_0\,
      I1 => \mac2Y_reg[m3]__0\(15),
      I2 => \mac2Y_reg[m_n_0_2][15]\,
      I3 => \mac2Y_reg[m1]__0\(15),
      O => \mac2Y[mac][15]_i_6_n_0\
    );
\mac2Y[mac][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][14]\,
      I1 => \mac2Y_reg[m3]__0\(14),
      I2 => \mac2Y_reg[m1]__0\(14),
      I3 => \mac2Y[mac][15]_i_3_n_0\,
      O => \mac2Y[mac][15]_i_7_n_0\
    );
\mac2Y[mac][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][13]\,
      I1 => \mac2Y_reg[m3]__0\(13),
      I2 => \mac2Y_reg[m1]__0\(13),
      I3 => \mac2Y[mac][15]_i_4_n_0\,
      O => \mac2Y[mac][15]_i_8_n_0\
    );
\mac2Y[mac][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][12]\,
      I1 => \mac2Y_reg[m3]__0\(12),
      I2 => \mac2Y_reg[m1]__0\(12),
      I3 => \mac2Y[mac][15]_i_5_n_0\,
      O => \mac2Y[mac][15]_i_9_n_0\
    );
\mac2Y[mac][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \mac2Y_reg[m1]__0\(15),
      I1 => \mac2Y_reg[m3]__0\(15),
      I2 => \mac2Y_reg[m_n_0_2][15]\,
      I3 => \mac2Y_reg[m3]__0\(16),
      I4 => \mac2Y_reg[m_n_0_2][16]\,
      I5 => \mac2Y_reg[m1]__0\(16),
      O => \mac2Y[mac][16]_i_2_n_0\
    );
\mac2Y[mac][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][2]\,
      I1 => \mac2Y_reg[m3]__0\(2),
      I2 => \mac2Y_reg[m1]__0\(2),
      O => \mac2Y[mac][3]_i_2_n_0\
    );
\mac2Y[mac][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][1]\,
      I1 => \mac2Y_reg[m3]__0\(1),
      I2 => \mac2Y_reg[m1]__0\(1),
      O => \mac2Y[mac][3]_i_3_n_0\
    );
\mac2Y[mac][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][0]\,
      I1 => \mac2Y_reg[m3]__0\(0),
      I2 => \mac2Y_reg[m1]__0\(0),
      O => \mac2Y[mac][3]_i_4_n_0\
    );
\mac2Y[mac][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][3]\,
      I1 => \mac2Y_reg[m3]__0\(3),
      I2 => \mac2Y_reg[m1]__0\(3),
      I3 => \mac2Y[mac][3]_i_2_n_0\,
      O => \mac2Y[mac][3]_i_5_n_0\
    );
\mac2Y[mac][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][2]\,
      I1 => \mac2Y_reg[m3]__0\(2),
      I2 => \mac2Y_reg[m1]__0\(2),
      I3 => \mac2Y[mac][3]_i_3_n_0\,
      O => \mac2Y[mac][3]_i_6_n_0\
    );
\mac2Y[mac][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][1]\,
      I1 => \mac2Y_reg[m3]__0\(1),
      I2 => \mac2Y_reg[m1]__0\(1),
      I3 => \mac2Y[mac][3]_i_4_n_0\,
      O => \mac2Y[mac][3]_i_7_n_0\
    );
\mac2Y[mac][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][0]\,
      I1 => \mac2Y_reg[m3]__0\(0),
      I2 => \mac2Y_reg[m1]__0\(0),
      O => \mac2Y[mac][3]_i_8_n_0\
    );
\mac2Y[mac][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][6]\,
      I1 => \mac2Y_reg[m3]__0\(6),
      I2 => \mac2Y_reg[m1]__0\(6),
      O => \mac2Y[mac][7]_i_2_n_0\
    );
\mac2Y[mac][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][5]\,
      I1 => \mac2Y_reg[m3]__0\(5),
      I2 => \mac2Y_reg[m1]__0\(5),
      O => \mac2Y[mac][7]_i_3_n_0\
    );
\mac2Y[mac][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][4]\,
      I1 => \mac2Y_reg[m3]__0\(4),
      I2 => \mac2Y_reg[m1]__0\(4),
      O => \mac2Y[mac][7]_i_4_n_0\
    );
\mac2Y[mac][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][3]\,
      I1 => \mac2Y_reg[m3]__0\(3),
      I2 => \mac2Y_reg[m1]__0\(3),
      O => \mac2Y[mac][7]_i_5_n_0\
    );
\mac2Y[mac][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][7]\,
      I1 => \mac2Y_reg[m3]__0\(7),
      I2 => \mac2Y_reg[m1]__0\(7),
      I3 => \mac2Y[mac][7]_i_2_n_0\,
      O => \mac2Y[mac][7]_i_6_n_0\
    );
\mac2Y[mac][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][6]\,
      I1 => \mac2Y_reg[m3]__0\(6),
      I2 => \mac2Y_reg[m1]__0\(6),
      I3 => \mac2Y[mac][7]_i_3_n_0\,
      O => \mac2Y[mac][7]_i_7_n_0\
    );
\mac2Y[mac][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][5]\,
      I1 => \mac2Y_reg[m3]__0\(5),
      I2 => \mac2Y_reg[m1]__0\(5),
      I3 => \mac2Y[mac][7]_i_4_n_0\,
      O => \mac2Y[mac][7]_i_8_n_0\
    );
\mac2Y[mac][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[m_n_0_2][4]\,
      I1 => \mac2Y_reg[m3]__0\(4),
      I2 => \mac2Y_reg[m1]__0\(4),
      I3 => \mac2Y[mac][7]_i_5_n_0\,
      O => \mac2Y[mac][7]_i_9_n_0\
    );
\mac2Y_reg[m1][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(0),
      Q => \mac2Y_reg[m1]__0\(0)
    );
\mac2Y_reg[m1][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(10),
      Q => \mac2Y_reg[m1]__0\(10)
    );
\mac2Y_reg[m1][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m1][6]_i_1_n_0\,
      CO(3) => \mac2Y_reg[m1][10]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m1][10]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m1][10]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m1][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m1][10]_i_2_n_0\,
      DI(2) => \mac2Y[m1][10]_i_3_n_0\,
      DI(1) => \mac2Y[m1][10]_i_4_n_0\,
      DI(0) => \mac2Y[m1][10]_i_5_n_0\,
      O(3 downto 0) => \mac2Y_reg[m1]0\(10 downto 7),
      S(3) => \mac2Y[m1][10]_i_6_n_0\,
      S(2) => \mac2Y[m1][10]_i_7_n_0\,
      S(1) => \mac2Y[m1][10]_i_8_n_0\,
      S(0) => \mac2Y[m1][10]_i_9_n_0\
    );
\mac2Y_reg[m1][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m1][2]_i_1_n_0\,
      CO(3) => \mac2Y_reg[m1][10]_i_10_n_0\,
      CO(2) => \mac2Y_reg[m1][10]_i_10_n_1\,
      CO(1) => \mac2Y_reg[m1][10]_i_10_n_2\,
      CO(0) => \mac2Y_reg[m1][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m1][10]_i_12_n_0\,
      DI(2) => \mac2Y[m1][10]_i_13_n_0\,
      DI(1) => \mac2Y[m1][10]_i_14_n_0\,
      DI(0) => \mac2Y[m1][10]_i_15_n_0\,
      O(3) => \mac2Y_reg[m1][10]_i_10_n_4\,
      O(2) => \mac2Y_reg[m1][10]_i_10_n_5\,
      O(1) => \mac2Y_reg[m1][10]_i_10_n_6\,
      O(0) => \mac2Y_reg[m1][10]_i_10_n_7\,
      S(3) => \mac2Y[m1][10]_i_16_n_0\,
      S(2) => \mac2Y[m1][10]_i_17_n_0\,
      S(1) => \mac2Y[m1][10]_i_18_n_0\,
      S(0) => \mac2Y[m1][10]_i_19_n_0\
    );
\mac2Y_reg[m1][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m1][10]_i_11_n_0\,
      CO(2) => \mac2Y_reg[m1][10]_i_11_n_1\,
      CO(1) => \mac2Y_reg[m1][10]_i_11_n_2\,
      CO(0) => \mac2Y_reg[m1][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m1][10]_i_20_n_0\,
      DI(2) => \mac2Y[m1][10]_i_21_n_0\,
      DI(1) => \mac2Y[m1][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[m1][10]_i_11_n_4\,
      O(2) => \mac2Y_reg[m1][10]_i_11_n_5\,
      O(1) => \mac2Y_reg[m1][10]_i_11_n_6\,
      O(0) => \mac2Y_reg[m1][10]_i_11_n_7\,
      S(3) => \mac2Y[m1][10]_i_23_n_0\,
      S(2) => \mac2Y[m1][10]_i_24_n_0\,
      S(1) => \mac2Y[m1][10]_i_25_n_0\,
      S(0) => \mac2Y[m1][10]_i_26_n_0\
    );
\mac2Y_reg[m1][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(11),
      Q => \mac2Y_reg[m1]__0\(11)
    );
\mac2Y_reg[m1][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(12),
      Q => \mac2Y_reg[m1]__0\(12)
    );
\mac2Y_reg[m1][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(13),
      Q => \mac2Y_reg[m1]__0\(13)
    );
\mac2Y_reg[m1][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(14),
      Q => \mac2Y_reg[m1]__0\(14)
    );
\mac2Y_reg[m1][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m1][10]_i_1_n_0\,
      CO(3) => \mac2Y_reg[m1][14]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m1][14]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m1][14]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m1][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m1][14]_i_2_n_0\,
      DI(2) => \mac2Y[m1][14]_i_3_n_0\,
      DI(1) => \mac2Y[m1][14]_i_4_n_0\,
      DI(0) => \mac2Y[m1][14]_i_5_n_0\,
      O(3 downto 0) => \mac2Y_reg[m1]0\(14 downto 11),
      S(3) => \mac2Y[m1][14]_i_6_n_0\,
      S(2) => \mac2Y[m1][14]_i_7_n_0\,
      S(1) => \mac2Y[m1][14]_i_8_n_0\,
      S(0) => \mac2Y[m1][14]_i_9_n_0\
    );
\mac2Y_reg[m1][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m1][10]_i_10_n_0\,
      CO(3) => \mac2Y_reg[m1][14]_i_10_n_0\,
      CO(2) => \NLW_mac2Y_reg[m1][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac2Y_reg[m1][14]_i_10_n_2\,
      CO(0) => \mac2Y_reg[m1][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2Y[m1][14]_i_13_n_0\,
      DI(1) => \mac2Y[m1][14]_i_14_n_0\,
      DI(0) => \mac2Y[m1][14]_i_15_n_0\,
      O(3) => \NLW_mac2Y_reg[m1][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac2Y_reg[m1][14]_i_10_n_5\,
      O(1) => \mac2Y_reg[m1][14]_i_10_n_6\,
      O(0) => \mac2Y_reg[m1][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac2Y[m1][14]_i_16_n_0\,
      S(1) => \mac2Y[m1][14]_i_17_n_0\,
      S(0) => \mac2Y[m1][14]_i_18_n_0\
    );
\mac2Y_reg[m1][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m1][14]_i_11_n_0\,
      CO(2) => \mac2Y_reg[m1][14]_i_11_n_1\,
      CO(1) => \mac2Y_reg[m1][14]_i_11_n_2\,
      CO(0) => \mac2Y_reg[m1][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m1][14]_i_19_n_0\,
      DI(2) => \mac2Y[m1][14]_i_20_n_0\,
      DI(1) => \mac2Y[m1][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[m1][14]_i_11_n_4\,
      O(2) => \mac2Y_reg[m1][14]_i_11_n_5\,
      O(1) => \mac2Y_reg[m1][14]_i_11_n_6\,
      O(0) => \mac2Y_reg[m1][14]_i_11_n_7\,
      S(3) => \mac2Y[m1][14]_i_22_n_0\,
      S(2) => \mac2Y[m1][14]_i_23_n_0\,
      S(1) => \mac2Y[m1][14]_i_24_n_0\,
      S(0) => \mac2Y[m1][14]_i_25_n_0\
    );
\mac2Y_reg[m1][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m1][10]_i_11_n_0\,
      CO(3) => \mac2Y_reg[m1][14]_i_12_n_0\,
      CO(2) => \mac2Y_reg[m1][14]_i_12_n_1\,
      CO(1) => \mac2Y_reg[m1][14]_i_12_n_2\,
      CO(0) => \mac2Y_reg[m1][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m1][14]_i_26_n_0\,
      DI(2) => \mac2Y[m1][14]_i_27_n_0\,
      DI(1) => \mac2Y[m1][14]_i_28_n_0\,
      DI(0) => \mac2Y[m1][14]_i_29_n_0\,
      O(3) => \mac2Y_reg[m1][14]_i_12_n_4\,
      O(2) => \mac2Y_reg[m1][14]_i_12_n_5\,
      O(1) => \mac2Y_reg[m1][14]_i_12_n_6\,
      O(0) => \mac2Y_reg[m1][14]_i_12_n_7\,
      S(3) => \mac2Y[m1][14]_i_30_n_0\,
      S(2) => \mac2Y[m1][14]_i_31_n_0\,
      S(1) => \mac2Y[m1][14]_i_32_n_0\,
      S(0) => \mac2Y[m1][14]_i_33_n_0\
    );
\mac2Y_reg[m1][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(15),
      Q => \mac2Y_reg[m1]__0\(15)
    );
\mac2Y_reg[m1][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(16),
      Q => \mac2Y_reg[m1]__0\(16)
    );
\mac2Y_reg[m1][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m1][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac2Y_reg[m1][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2Y_reg[m1][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2Y_reg[m1][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac2Y_reg[m1][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac2Y_reg[m1]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac2Y[m1][16]_i_3_n_0\,
      S(0) => \mac2Y[m1][16]_i_4_n_0\
    );
\mac2Y_reg[m1][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m1][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac2Y_reg[m1][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2Y_reg[m1][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2Y[m1][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac2Y_reg[m1][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac2Y_reg[m1][16]_i_2_n_6\,
      O(0) => \mac2Y_reg[m1][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac2Y[m1][16]_i_7_n_0\
    );
\mac2Y_reg[m1][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m1][14]_i_11_n_0\,
      CO(3) => \mac2Y_reg[m1][16]_i_5_n_0\,
      CO(2) => \mac2Y_reg[m1][16]_i_5_n_1\,
      CO(1) => \mac2Y_reg[m1][16]_i_5_n_2\,
      CO(0) => \mac2Y_reg[m1][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m1][16]_i_9_n_0\,
      DI(2) => \mac2Y[m1][16]_i_10_n_0\,
      DI(1) => \mac2Y[m1][16]_i_11_n_0\,
      DI(0) => \mac2Y[m1][16]_i_12_n_0\,
      O(3) => \mac2Y_reg[m1][16]_i_5_n_4\,
      O(2) => \mac2Y_reg[m1][16]_i_5_n_5\,
      O(1) => \mac2Y_reg[m1][16]_i_5_n_6\,
      O(0) => \mac2Y_reg[m1][16]_i_5_n_7\,
      S(3) => \mac2Y[m1][16]_i_13_n_0\,
      S(2) => \mac2Y[m1][16]_i_14_n_0\,
      S(1) => \mac2Y[m1][16]_i_15_n_0\,
      S(0) => \mac2Y[m1][16]_i_16_n_0\
    );
\mac2Y_reg[m1][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m1][14]_i_12_n_0\,
      CO(3) => \mac2Y_reg[m1][16]_i_8_n_0\,
      CO(2) => \NLW_mac2Y_reg[m1][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac2Y_reg[m1][16]_i_8_n_2\,
      CO(0) => \mac2Y_reg[m1][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2Y[m1][16]_i_17_n_0\,
      DI(1) => \mac2Y[m1][16]_i_18_n_0\,
      DI(0) => \mac2Y[m1][16]_i_19_n_0\,
      O(3) => \NLW_mac2Y_reg[m1][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac2Y_reg[m1][16]_i_8_n_5\,
      O(1) => \mac2Y_reg[m1][16]_i_8_n_6\,
      O(0) => \mac2Y_reg[m1][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac2Y[m1][16]_i_20_n_0\,
      S(1) => \mac2Y[m1][16]_i_21_n_0\,
      S(0) => \mac2Y[m1][16]_i_22_n_0\
    );
\mac2Y_reg[m1][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(1),
      Q => \mac2Y_reg[m1]__0\(1)
    );
\mac2Y_reg[m1][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(2),
      Q => \mac2Y_reg[m1]__0\(2)
    );
\mac2Y_reg[m1][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m1][2]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m1][2]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m1][2]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m1][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m1][2]_i_2_n_0\,
      DI(2) => \mac2Y[m1][2]_i_3_n_0\,
      DI(1) => \mac2Y[m1][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[m1][2]_i_1_n_4\,
      O(2 downto 0) => \mac2Y_reg[m1]0\(2 downto 0),
      S(3) => \mac2Y[m1][2]_i_5_n_0\,
      S(2) => \mac2Y[m1][2]_i_6_n_0\,
      S(1) => \mac2Y[m1][2]_i_7_n_0\,
      S(0) => \mac2Y[m1][2]_i_8_n_0\
    );
\mac2Y_reg[m1][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(3),
      Q => \mac2Y_reg[m1]__0\(3)
    );
\mac2Y_reg[m1][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(4),
      Q => \mac2Y_reg[m1]__0\(4)
    );
\mac2Y_reg[m1][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(5),
      Q => \mac2Y_reg[m1]__0\(5)
    );
\mac2Y_reg[m1][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(6),
      Q => \mac2Y_reg[m1]__0\(6)
    );
\mac2Y_reg[m1][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m1][6]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m1][6]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m1][6]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m1][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m1][6]_i_2_n_0\,
      DI(2) => \mac2Y[m1][6]_i_3_n_0\,
      DI(1) => \mac2Y[m1][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac2Y_reg[m1]0\(6 downto 3),
      S(3) => \mac2Y[m1][6]_i_5_n_0\,
      S(2) => \mac2Y[m1][6]_i_6_n_0\,
      S(1) => \mac2Y[m1][6]_i_7_n_0\,
      S(0) => \mac2Y[m1][6]_i_8_n_0\
    );
\mac2Y_reg[m1][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(7),
      Q => \mac2Y_reg[m1]__0\(7)
    );
\mac2Y_reg[m1][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(8),
      Q => \mac2Y_reg[m1]__0\(8)
    );
\mac2Y_reg[m1][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m1]0\(9),
      Q => \mac2Y_reg[m1]__0\(9)
    );
\mac2Y_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(0),
      Q => \mac2Y_reg[m_n_0_2][0]\
    );
\mac2Y_reg[m2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(10),
      Q => \mac2Y_reg[m_n_0_2][10]\
    );
\mac2Y_reg[m2][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m2][6]_i_1_n_0\,
      CO(3) => \mac2Y_reg[m2][10]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m2][10]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m2][10]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m2][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m2][10]_i_2_n_0\,
      DI(2) => \mac2Y[m2][10]_i_3_n_0\,
      DI(1) => \mac2Y[m2][10]_i_4_n_0\,
      DI(0) => \mac2Y[m2][10]_i_5_n_0\,
      O(3 downto 0) => \mac2Y_reg[m2]0\(10 downto 7),
      S(3) => \mac2Y[m2][10]_i_6_n_0\,
      S(2) => \mac2Y[m2][10]_i_7_n_0\,
      S(1) => \mac2Y[m2][10]_i_8_n_0\,
      S(0) => \mac2Y[m2][10]_i_9_n_0\
    );
\mac2Y_reg[m2][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m2][2]_i_1_n_0\,
      CO(3) => \mac2Y_reg[m2][10]_i_10_n_0\,
      CO(2) => \mac2Y_reg[m2][10]_i_10_n_1\,
      CO(1) => \mac2Y_reg[m2][10]_i_10_n_2\,
      CO(0) => \mac2Y_reg[m2][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m2][10]_i_12_n_0\,
      DI(2) => \mac2Y[m2][10]_i_13_n_0\,
      DI(1) => \mac2Y[m2][10]_i_14_n_0\,
      DI(0) => \mac2Y[m2][10]_i_15_n_0\,
      O(3) => \mac2Y_reg[m2][10]_i_10_n_4\,
      O(2) => \mac2Y_reg[m2][10]_i_10_n_5\,
      O(1) => \mac2Y_reg[m2][10]_i_10_n_6\,
      O(0) => \mac2Y_reg[m2][10]_i_10_n_7\,
      S(3) => \mac2Y[m2][10]_i_16_n_0\,
      S(2) => \mac2Y[m2][10]_i_17_n_0\,
      S(1) => \mac2Y[m2][10]_i_18_n_0\,
      S(0) => \mac2Y[m2][10]_i_19_n_0\
    );
\mac2Y_reg[m2][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m2][10]_i_11_n_0\,
      CO(2) => \mac2Y_reg[m2][10]_i_11_n_1\,
      CO(1) => \mac2Y_reg[m2][10]_i_11_n_2\,
      CO(0) => \mac2Y_reg[m2][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m2][10]_i_20_n_0\,
      DI(2) => \mac2Y[m2][10]_i_21_n_0\,
      DI(1) => \mac2Y[m2][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[m2][10]_i_11_n_4\,
      O(2) => \mac2Y_reg[m2][10]_i_11_n_5\,
      O(1) => \mac2Y_reg[m2][10]_i_11_n_6\,
      O(0) => \mac2Y_reg[m2][10]_i_11_n_7\,
      S(3) => \mac2Y[m2][10]_i_23_n_0\,
      S(2) => \mac2Y[m2][10]_i_24_n_0\,
      S(1) => \mac2Y[m2][10]_i_25_n_0\,
      S(0) => \mac2Y[m2][10]_i_26_n_0\
    );
\mac2Y_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(11),
      Q => \mac2Y_reg[m_n_0_2][11]\
    );
\mac2Y_reg[m2][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(12),
      Q => \mac2Y_reg[m_n_0_2][12]\
    );
\mac2Y_reg[m2][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(13),
      Q => \mac2Y_reg[m_n_0_2][13]\
    );
\mac2Y_reg[m2][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(14),
      Q => \mac2Y_reg[m_n_0_2][14]\
    );
\mac2Y_reg[m2][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m2][10]_i_1_n_0\,
      CO(3) => \mac2Y_reg[m2][14]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m2][14]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m2][14]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m2][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m2][14]_i_2_n_0\,
      DI(2) => \mac2Y[m2][14]_i_3_n_0\,
      DI(1) => \mac2Y[m2][14]_i_4_n_0\,
      DI(0) => \mac2Y[m2][14]_i_5_n_0\,
      O(3 downto 0) => \mac2Y_reg[m2]0\(14 downto 11),
      S(3) => \mac2Y[m2][14]_i_6_n_0\,
      S(2) => \mac2Y[m2][14]_i_7_n_0\,
      S(1) => \mac2Y[m2][14]_i_8_n_0\,
      S(0) => \mac2Y[m2][14]_i_9_n_0\
    );
\mac2Y_reg[m2][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m2][10]_i_10_n_0\,
      CO(3) => \mac2Y_reg[m2][14]_i_10_n_0\,
      CO(2) => \NLW_mac2Y_reg[m2][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac2Y_reg[m2][14]_i_10_n_2\,
      CO(0) => \mac2Y_reg[m2][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2Y[m2][14]_i_13_n_0\,
      DI(1) => \mac2Y[m2][14]_i_14_n_0\,
      DI(0) => \mac2Y[m2][14]_i_15_n_0\,
      O(3) => \NLW_mac2Y_reg[m2][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac2Y_reg[m2][14]_i_10_n_5\,
      O(1) => \mac2Y_reg[m2][14]_i_10_n_6\,
      O(0) => \mac2Y_reg[m2][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac2Y[m2][14]_i_16_n_0\,
      S(1) => \mac2Y[m2][14]_i_17_n_0\,
      S(0) => \mac2Y[m2][14]_i_18_n_0\
    );
\mac2Y_reg[m2][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m2][14]_i_11_n_0\,
      CO(2) => \mac2Y_reg[m2][14]_i_11_n_1\,
      CO(1) => \mac2Y_reg[m2][14]_i_11_n_2\,
      CO(0) => \mac2Y_reg[m2][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m2][14]_i_19_n_0\,
      DI(2) => \mac2Y[m2][14]_i_20_n_0\,
      DI(1) => \mac2Y[m2][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[m2][14]_i_11_n_4\,
      O(2) => \mac2Y_reg[m2][14]_i_11_n_5\,
      O(1) => \mac2Y_reg[m2][14]_i_11_n_6\,
      O(0) => \mac2Y_reg[m2][14]_i_11_n_7\,
      S(3) => \mac2Y[m2][14]_i_22_n_0\,
      S(2) => \mac2Y[m2][14]_i_23_n_0\,
      S(1) => \mac2Y[m2][14]_i_24_n_0\,
      S(0) => \mac2Y[m2][14]_i_25_n_0\
    );
\mac2Y_reg[m2][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m2][10]_i_11_n_0\,
      CO(3) => \mac2Y_reg[m2][14]_i_12_n_0\,
      CO(2) => \mac2Y_reg[m2][14]_i_12_n_1\,
      CO(1) => \mac2Y_reg[m2][14]_i_12_n_2\,
      CO(0) => \mac2Y_reg[m2][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m2][14]_i_26_n_0\,
      DI(2) => \mac2Y[m2][14]_i_27_n_0\,
      DI(1) => \mac2Y[m2][14]_i_28_n_0\,
      DI(0) => \mac2Y[m2][14]_i_29_n_0\,
      O(3) => \mac2Y_reg[m2][14]_i_12_n_4\,
      O(2) => \mac2Y_reg[m2][14]_i_12_n_5\,
      O(1) => \mac2Y_reg[m2][14]_i_12_n_6\,
      O(0) => \mac2Y_reg[m2][14]_i_12_n_7\,
      S(3) => \mac2Y[m2][14]_i_30_n_0\,
      S(2) => \mac2Y[m2][14]_i_31_n_0\,
      S(1) => \mac2Y[m2][14]_i_32_n_0\,
      S(0) => \mac2Y[m2][14]_i_33_n_0\
    );
\mac2Y_reg[m2][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(15),
      Q => \mac2Y_reg[m_n_0_2][15]\
    );
\mac2Y_reg[m2][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(16),
      Q => \mac2Y_reg[m_n_0_2][16]\
    );
\mac2Y_reg[m2][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m2][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac2Y_reg[m2][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2Y_reg[m2][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2Y_reg[m2][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac2Y_reg[m2][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac2Y_reg[m2]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac2Y[m2][16]_i_3_n_0\,
      S(0) => \mac2Y[m2][16]_i_4_n_0\
    );
\mac2Y_reg[m2][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m2][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac2Y_reg[m2][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2Y_reg[m2][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2Y[m2][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac2Y_reg[m2][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac2Y_reg[m2][16]_i_2_n_6\,
      O(0) => \mac2Y_reg[m2][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac2Y[m2][16]_i_7_n_0\
    );
\mac2Y_reg[m2][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m2][14]_i_11_n_0\,
      CO(3) => \mac2Y_reg[m2][16]_i_5_n_0\,
      CO(2) => \mac2Y_reg[m2][16]_i_5_n_1\,
      CO(1) => \mac2Y_reg[m2][16]_i_5_n_2\,
      CO(0) => \mac2Y_reg[m2][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m2][16]_i_9_n_0\,
      DI(2) => \mac2Y[m2][16]_i_10_n_0\,
      DI(1) => \mac2Y[m2][16]_i_11_n_0\,
      DI(0) => \mac2Y[m2][16]_i_12_n_0\,
      O(3) => \mac2Y_reg[m2][16]_i_5_n_4\,
      O(2) => \mac2Y_reg[m2][16]_i_5_n_5\,
      O(1) => \mac2Y_reg[m2][16]_i_5_n_6\,
      O(0) => \mac2Y_reg[m2][16]_i_5_n_7\,
      S(3) => \mac2Y[m2][16]_i_13_n_0\,
      S(2) => \mac2Y[m2][16]_i_14_n_0\,
      S(1) => \mac2Y[m2][16]_i_15_n_0\,
      S(0) => \mac2Y[m2][16]_i_16_n_0\
    );
\mac2Y_reg[m2][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m2][14]_i_12_n_0\,
      CO(3) => \mac2Y_reg[m2][16]_i_8_n_0\,
      CO(2) => \NLW_mac2Y_reg[m2][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac2Y_reg[m2][16]_i_8_n_2\,
      CO(0) => \mac2Y_reg[m2][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2Y[m2][16]_i_17_n_0\,
      DI(1) => \mac2Y[m2][16]_i_18_n_0\,
      DI(0) => \mac2Y[m2][16]_i_19_n_0\,
      O(3) => \NLW_mac2Y_reg[m2][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac2Y_reg[m2][16]_i_8_n_5\,
      O(1) => \mac2Y_reg[m2][16]_i_8_n_6\,
      O(0) => \mac2Y_reg[m2][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac2Y[m2][16]_i_20_n_0\,
      S(1) => \mac2Y[m2][16]_i_21_n_0\,
      S(0) => \mac2Y[m2][16]_i_22_n_0\
    );
\mac2Y_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(1),
      Q => \mac2Y_reg[m_n_0_2][1]\
    );
\mac2Y_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(2),
      Q => \mac2Y_reg[m_n_0_2][2]\
    );
\mac2Y_reg[m2][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m2][2]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m2][2]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m2][2]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m2][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m2][2]_i_2_n_0\,
      DI(2) => \mac2Y[m2][2]_i_3_n_0\,
      DI(1) => \mac2Y[m2][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[m2][2]_i_1_n_4\,
      O(2 downto 0) => \mac2Y_reg[m2]0\(2 downto 0),
      S(3) => \mac2Y[m2][2]_i_5_n_0\,
      S(2) => \mac2Y[m2][2]_i_6_n_0\,
      S(1) => \mac2Y[m2][2]_i_7_n_0\,
      S(0) => \mac2Y[m2][2]_i_8_n_0\
    );
\mac2Y_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(3),
      Q => \mac2Y_reg[m_n_0_2][3]\
    );
\mac2Y_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(4),
      Q => \mac2Y_reg[m_n_0_2][4]\
    );
\mac2Y_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(5),
      Q => \mac2Y_reg[m_n_0_2][5]\
    );
\mac2Y_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(6),
      Q => \mac2Y_reg[m_n_0_2][6]\
    );
\mac2Y_reg[m2][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m2][6]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m2][6]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m2][6]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m2][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m2][6]_i_2_n_0\,
      DI(2) => \mac2Y[m2][6]_i_3_n_0\,
      DI(1) => \mac2Y[m2][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac2Y_reg[m2]0\(6 downto 3),
      S(3) => \mac2Y[m2][6]_i_5_n_0\,
      S(2) => \mac2Y[m2][6]_i_6_n_0\,
      S(1) => \mac2Y[m2][6]_i_7_n_0\,
      S(0) => \mac2Y[m2][6]_i_8_n_0\
    );
\mac2Y_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(7),
      Q => \mac2Y_reg[m_n_0_2][7]\
    );
\mac2Y_reg[m2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(8),
      Q => \mac2Y_reg[m_n_0_2][8]\
    );
\mac2Y_reg[m2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m2]0\(9),
      Q => \mac2Y_reg[m_n_0_2][9]\
    );
\mac2Y_reg[m3][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(0),
      Q => \mac2Y_reg[m3]__0\(0)
    );
\mac2Y_reg[m3][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(10),
      Q => \mac2Y_reg[m3]__0\(10)
    );
\mac2Y_reg[m3][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m3][6]_i_1_n_0\,
      CO(3) => \mac2Y_reg[m3][10]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m3][10]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m3][10]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m3][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m3][10]_i_2_n_0\,
      DI(2) => \mac2Y[m3][10]_i_3_n_0\,
      DI(1) => \mac2Y[m3][10]_i_4_n_0\,
      DI(0) => \mac2Y[m3][10]_i_5_n_0\,
      O(3 downto 0) => \mac2Y_reg[m3]0\(10 downto 7),
      S(3) => \mac2Y[m3][10]_i_6_n_0\,
      S(2) => \mac2Y[m3][10]_i_7_n_0\,
      S(1) => \mac2Y[m3][10]_i_8_n_0\,
      S(0) => \mac2Y[m3][10]_i_9_n_0\
    );
\mac2Y_reg[m3][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m3][2]_i_1_n_0\,
      CO(3) => \mac2Y_reg[m3][10]_i_10_n_0\,
      CO(2) => \mac2Y_reg[m3][10]_i_10_n_1\,
      CO(1) => \mac2Y_reg[m3][10]_i_10_n_2\,
      CO(0) => \mac2Y_reg[m3][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m3][10]_i_12_n_0\,
      DI(2) => \mac2Y[m3][10]_i_13_n_0\,
      DI(1) => \mac2Y[m3][10]_i_14_n_0\,
      DI(0) => \mac2Y[m3][10]_i_15_n_0\,
      O(3) => \mac2Y_reg[m3][10]_i_10_n_4\,
      O(2) => \mac2Y_reg[m3][10]_i_10_n_5\,
      O(1) => \mac2Y_reg[m3][10]_i_10_n_6\,
      O(0) => \mac2Y_reg[m3][10]_i_10_n_7\,
      S(3) => \mac2Y[m3][10]_i_16_n_0\,
      S(2) => \mac2Y[m3][10]_i_17_n_0\,
      S(1) => \mac2Y[m3][10]_i_18_n_0\,
      S(0) => \mac2Y[m3][10]_i_19_n_0\
    );
\mac2Y_reg[m3][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m3][10]_i_11_n_0\,
      CO(2) => \mac2Y_reg[m3][10]_i_11_n_1\,
      CO(1) => \mac2Y_reg[m3][10]_i_11_n_2\,
      CO(0) => \mac2Y_reg[m3][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m3][10]_i_20_n_0\,
      DI(2) => \mac2Y[m3][10]_i_21_n_0\,
      DI(1) => \mac2Y[m3][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[m3][10]_i_11_n_4\,
      O(2) => \mac2Y_reg[m3][10]_i_11_n_5\,
      O(1) => \mac2Y_reg[m3][10]_i_11_n_6\,
      O(0) => \mac2Y_reg[m3][10]_i_11_n_7\,
      S(3) => \mac2Y[m3][10]_i_23_n_0\,
      S(2) => \mac2Y[m3][10]_i_24_n_0\,
      S(1) => \mac2Y[m3][10]_i_25_n_0\,
      S(0) => \mac2Y[m3][10]_i_26_n_0\
    );
\mac2Y_reg[m3][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(11),
      Q => \mac2Y_reg[m3]__0\(11)
    );
\mac2Y_reg[m3][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(12),
      Q => \mac2Y_reg[m3]__0\(12)
    );
\mac2Y_reg[m3][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(13),
      Q => \mac2Y_reg[m3]__0\(13)
    );
\mac2Y_reg[m3][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(14),
      Q => \mac2Y_reg[m3]__0\(14)
    );
\mac2Y_reg[m3][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m3][10]_i_1_n_0\,
      CO(3) => \mac2Y_reg[m3][14]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m3][14]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m3][14]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m3][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m3][14]_i_2_n_0\,
      DI(2) => \mac2Y[m3][14]_i_3_n_0\,
      DI(1) => \mac2Y[m3][14]_i_4_n_0\,
      DI(0) => \mac2Y[m3][14]_i_5_n_0\,
      O(3 downto 0) => \mac2Y_reg[m3]0\(14 downto 11),
      S(3) => \mac2Y[m3][14]_i_6_n_0\,
      S(2) => \mac2Y[m3][14]_i_7_n_0\,
      S(1) => \mac2Y[m3][14]_i_8_n_0\,
      S(0) => \mac2Y[m3][14]_i_9_n_0\
    );
\mac2Y_reg[m3][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m3][10]_i_10_n_0\,
      CO(3) => \mac2Y_reg[m3][14]_i_10_n_0\,
      CO(2) => \NLW_mac2Y_reg[m3][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac2Y_reg[m3][14]_i_10_n_2\,
      CO(0) => \mac2Y_reg[m3][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2Y[m3][14]_i_13_n_0\,
      DI(1) => \mac2Y[m3][14]_i_14_n_0\,
      DI(0) => \mac2Y[m3][14]_i_15_n_0\,
      O(3) => \NLW_mac2Y_reg[m3][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac2Y_reg[m3][14]_i_10_n_5\,
      O(1) => \mac2Y_reg[m3][14]_i_10_n_6\,
      O(0) => \mac2Y_reg[m3][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac2Y[m3][14]_i_16_n_0\,
      S(1) => \mac2Y[m3][14]_i_17_n_0\,
      S(0) => \mac2Y[m3][14]_i_18_n_0\
    );
\mac2Y_reg[m3][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m3][14]_i_11_n_0\,
      CO(2) => \mac2Y_reg[m3][14]_i_11_n_1\,
      CO(1) => \mac2Y_reg[m3][14]_i_11_n_2\,
      CO(0) => \mac2Y_reg[m3][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m3][14]_i_19_n_0\,
      DI(2) => \mac2Y[m3][14]_i_20_n_0\,
      DI(1) => \mac2Y[m3][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[m3][14]_i_11_n_4\,
      O(2) => \mac2Y_reg[m3][14]_i_11_n_5\,
      O(1) => \mac2Y_reg[m3][14]_i_11_n_6\,
      O(0) => \mac2Y_reg[m3][14]_i_11_n_7\,
      S(3) => \mac2Y[m3][14]_i_22_n_0\,
      S(2) => \mac2Y[m3][14]_i_23_n_0\,
      S(1) => \mac2Y[m3][14]_i_24_n_0\,
      S(0) => \mac2Y[m3][14]_i_25_n_0\
    );
\mac2Y_reg[m3][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m3][10]_i_11_n_0\,
      CO(3) => \mac2Y_reg[m3][14]_i_12_n_0\,
      CO(2) => \mac2Y_reg[m3][14]_i_12_n_1\,
      CO(1) => \mac2Y_reg[m3][14]_i_12_n_2\,
      CO(0) => \mac2Y_reg[m3][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m3][14]_i_26_n_0\,
      DI(2) => \mac2Y[m3][14]_i_27_n_0\,
      DI(1) => \mac2Y[m3][14]_i_28_n_0\,
      DI(0) => \mac2Y[m3][14]_i_29_n_0\,
      O(3) => \mac2Y_reg[m3][14]_i_12_n_4\,
      O(2) => \mac2Y_reg[m3][14]_i_12_n_5\,
      O(1) => \mac2Y_reg[m3][14]_i_12_n_6\,
      O(0) => \mac2Y_reg[m3][14]_i_12_n_7\,
      S(3) => \mac2Y[m3][14]_i_30_n_0\,
      S(2) => \mac2Y[m3][14]_i_31_n_0\,
      S(1) => \mac2Y[m3][14]_i_32_n_0\,
      S(0) => \mac2Y[m3][14]_i_33_n_0\
    );
\mac2Y_reg[m3][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(15),
      Q => \mac2Y_reg[m3]__0\(15)
    );
\mac2Y_reg[m3][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(16),
      Q => \mac2Y_reg[m3]__0\(16)
    );
\mac2Y_reg[m3][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m3][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac2Y_reg[m3][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2Y_reg[m3][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2Y_reg[m3][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac2Y_reg[m3][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac2Y_reg[m3]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac2Y[m3][16]_i_3_n_0\,
      S(0) => \mac2Y[m3][16]_i_4_n_0\
    );
\mac2Y_reg[m3][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m3][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac2Y_reg[m3][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac2Y_reg[m3][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac2Y[m3][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac2Y_reg[m3][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac2Y_reg[m3][16]_i_2_n_6\,
      O(0) => \mac2Y_reg[m3][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac2Y[m3][16]_i_7_n_0\
    );
\mac2Y_reg[m3][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m3][14]_i_11_n_0\,
      CO(3) => \mac2Y_reg[m3][16]_i_5_n_0\,
      CO(2) => \mac2Y_reg[m3][16]_i_5_n_1\,
      CO(1) => \mac2Y_reg[m3][16]_i_5_n_2\,
      CO(0) => \mac2Y_reg[m3][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m3][16]_i_9_n_0\,
      DI(2) => \mac2Y[m3][16]_i_10_n_0\,
      DI(1) => \mac2Y[m3][16]_i_11_n_0\,
      DI(0) => \mac2Y[m3][16]_i_12_n_0\,
      O(3) => \mac2Y_reg[m3][16]_i_5_n_4\,
      O(2) => \mac2Y_reg[m3][16]_i_5_n_5\,
      O(1) => \mac2Y_reg[m3][16]_i_5_n_6\,
      O(0) => \mac2Y_reg[m3][16]_i_5_n_7\,
      S(3) => \mac2Y[m3][16]_i_13_n_0\,
      S(2) => \mac2Y[m3][16]_i_14_n_0\,
      S(1) => \mac2Y[m3][16]_i_15_n_0\,
      S(0) => \mac2Y[m3][16]_i_16_n_0\
    );
\mac2Y_reg[m3][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[m3][14]_i_12_n_0\,
      CO(3) => \mac2Y_reg[m3][16]_i_8_n_0\,
      CO(2) => \NLW_mac2Y_reg[m3][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac2Y_reg[m3][16]_i_8_n_2\,
      CO(0) => \mac2Y_reg[m3][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac2Y[m3][16]_i_17_n_0\,
      DI(1) => \mac2Y[m3][16]_i_18_n_0\,
      DI(0) => \mac2Y[m3][16]_i_19_n_0\,
      O(3) => \NLW_mac2Y_reg[m3][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac2Y_reg[m3][16]_i_8_n_5\,
      O(1) => \mac2Y_reg[m3][16]_i_8_n_6\,
      O(0) => \mac2Y_reg[m3][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac2Y[m3][16]_i_20_n_0\,
      S(1) => \mac2Y[m3][16]_i_21_n_0\,
      S(0) => \mac2Y[m3][16]_i_22_n_0\
    );
\mac2Y_reg[m3][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(1),
      Q => \mac2Y_reg[m3]__0\(1)
    );
\mac2Y_reg[m3][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(2),
      Q => \mac2Y_reg[m3]__0\(2)
    );
\mac2Y_reg[m3][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m3][2]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m3][2]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m3][2]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m3][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m3][2]_i_2_n_0\,
      DI(2) => \mac2Y[m3][2]_i_3_n_0\,
      DI(1) => \mac2Y[m3][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[m3][2]_i_1_n_4\,
      O(2 downto 0) => \mac2Y_reg[m3]0\(2 downto 0),
      S(3) => \mac2Y[m3][2]_i_5_n_0\,
      S(2) => \mac2Y[m3][2]_i_6_n_0\,
      S(1) => \mac2Y[m3][2]_i_7_n_0\,
      S(0) => \mac2Y[m3][2]_i_8_n_0\
    );
\mac2Y_reg[m3][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(3),
      Q => \mac2Y_reg[m3]__0\(3)
    );
\mac2Y_reg[m3][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(4),
      Q => \mac2Y_reg[m3]__0\(4)
    );
\mac2Y_reg[m3][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(5),
      Q => \mac2Y_reg[m3]__0\(5)
    );
\mac2Y_reg[m3][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(6),
      Q => \mac2Y_reg[m3]__0\(6)
    );
\mac2Y_reg[m3][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[m3][6]_i_1_n_0\,
      CO(2) => \mac2Y_reg[m3][6]_i_1_n_1\,
      CO(1) => \mac2Y_reg[m3][6]_i_1_n_2\,
      CO(0) => \mac2Y_reg[m3][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[m3][6]_i_2_n_0\,
      DI(2) => \mac2Y[m3][6]_i_3_n_0\,
      DI(1) => \mac2Y[m3][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac2Y_reg[m3]0\(6 downto 3),
      S(3) => \mac2Y[m3][6]_i_5_n_0\,
      S(2) => \mac2Y[m3][6]_i_6_n_0\,
      S(1) => \mac2Y[m3][6]_i_7_n_0\,
      S(0) => \mac2Y[m3][6]_i_8_n_0\
    );
\mac2Y_reg[m3][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(7),
      Q => \mac2Y_reg[m3]__0\(7)
    );
\mac2Y_reg[m3][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(8),
      Q => \mac2Y_reg[m3]__0\(8)
    );
\mac2Y_reg[m3][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[m3]0\(9),
      Q => \mac2Y_reg[m3]__0\(9)
    );
\mac2Y_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][3]_i_1_n_7\,
      Q => \mac2Y_reg[mac]__0\(0)
    );
\mac2Y_reg[mac][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][11]_i_1_n_5\,
      Q => \mac2Y_reg[mac]__0\(10)
    );
\mac2Y_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][11]_i_1_n_4\,
      Q => \mac2Y_reg[mac]__0\(11)
    );
\mac2Y_reg[mac][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[mac][7]_i_1_n_0\,
      CO(3) => \mac2Y_reg[mac][11]_i_1_n_0\,
      CO(2) => \mac2Y_reg[mac][11]_i_1_n_1\,
      CO(1) => \mac2Y_reg[mac][11]_i_1_n_2\,
      CO(0) => \mac2Y_reg[mac][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[mac][11]_i_2_n_0\,
      DI(2) => \mac2Y[mac][11]_i_3_n_0\,
      DI(1) => \mac2Y[mac][11]_i_4_n_0\,
      DI(0) => \mac2Y[mac][11]_i_5_n_0\,
      O(3) => \mac2Y_reg[mac][11]_i_1_n_4\,
      O(2) => \mac2Y_reg[mac][11]_i_1_n_5\,
      O(1) => \mac2Y_reg[mac][11]_i_1_n_6\,
      O(0) => \mac2Y_reg[mac][11]_i_1_n_7\,
      S(3) => \mac2Y[mac][11]_i_6_n_0\,
      S(2) => \mac2Y[mac][11]_i_7_n_0\,
      S(1) => \mac2Y[mac][11]_i_8_n_0\,
      S(0) => \mac2Y[mac][11]_i_9_n_0\
    );
\mac2Y_reg[mac][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][15]_i_1_n_7\,
      Q => \mac2Y_reg[mac]__0\(12)
    );
\mac2Y_reg[mac][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][15]_i_1_n_6\,
      Q => \mac2Y_reg[mac]__0\(13)
    );
\mac2Y_reg[mac][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][15]_i_1_n_5\,
      Q => \mac2Y_reg[mac]__0\(14)
    );
\mac2Y_reg[mac][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][15]_i_1_n_4\,
      Q => \mac2Y_reg[mac]__0\(15)
    );
\mac2Y_reg[mac][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[mac][11]_i_1_n_0\,
      CO(3) => \mac2Y_reg[mac][15]_i_1_n_0\,
      CO(2) => \mac2Y_reg[mac][15]_i_1_n_1\,
      CO(1) => \mac2Y_reg[mac][15]_i_1_n_2\,
      CO(0) => \mac2Y_reg[mac][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[mac][15]_i_2_n_0\,
      DI(2) => \mac2Y[mac][15]_i_3_n_0\,
      DI(1) => \mac2Y[mac][15]_i_4_n_0\,
      DI(0) => \mac2Y[mac][15]_i_5_n_0\,
      O(3) => \mac2Y_reg[mac][15]_i_1_n_4\,
      O(2) => \mac2Y_reg[mac][15]_i_1_n_5\,
      O(1) => \mac2Y_reg[mac][15]_i_1_n_6\,
      O(0) => \mac2Y_reg[mac][15]_i_1_n_7\,
      S(3) => \mac2Y[mac][15]_i_6_n_0\,
      S(2) => \mac2Y[mac][15]_i_7_n_0\,
      S(1) => \mac2Y[mac][15]_i_8_n_0\,
      S(0) => \mac2Y[mac][15]_i_9_n_0\
    );
\mac2Y_reg[mac][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][16]_i_1_n_7\,
      Q => \mac2Y_reg[mac]__0\(16)
    );
\mac2Y_reg[mac][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[mac][15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_mac2Y_reg[mac][16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mac2Y_reg[mac][16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \mac2Y_reg[mac][16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \mac2Y[mac][16]_i_2_n_0\
    );
\mac2Y_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][3]_i_1_n_6\,
      Q => \mac2Y_reg[mac]__0\(1)
    );
\mac2Y_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][3]_i_1_n_5\,
      Q => \mac2Y_reg[mac]__0\(2)
    );
\mac2Y_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][3]_i_1_n_4\,
      Q => \mac2Y_reg[mac]__0\(3)
    );
\mac2Y_reg[mac][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac2Y_reg[mac][3]_i_1_n_0\,
      CO(2) => \mac2Y_reg[mac][3]_i_1_n_1\,
      CO(1) => \mac2Y_reg[mac][3]_i_1_n_2\,
      CO(0) => \mac2Y_reg[mac][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[mac][3]_i_2_n_0\,
      DI(2) => \mac2Y[mac][3]_i_3_n_0\,
      DI(1) => \mac2Y[mac][3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac2Y_reg[mac][3]_i_1_n_4\,
      O(2) => \mac2Y_reg[mac][3]_i_1_n_5\,
      O(1) => \mac2Y_reg[mac][3]_i_1_n_6\,
      O(0) => \mac2Y_reg[mac][3]_i_1_n_7\,
      S(3) => \mac2Y[mac][3]_i_5_n_0\,
      S(2) => \mac2Y[mac][3]_i_6_n_0\,
      S(1) => \mac2Y[mac][3]_i_7_n_0\,
      S(0) => \mac2Y[mac][3]_i_8_n_0\
    );
\mac2Y_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][7]_i_1_n_7\,
      Q => \mac2Y_reg[mac]__0\(4)
    );
\mac2Y_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][7]_i_1_n_6\,
      Q => \mac2Y_reg[mac]__0\(5)
    );
\mac2Y_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][7]_i_1_n_5\,
      Q => \mac2Y_reg[mac]__0\(6)
    );
\mac2Y_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][7]_i_1_n_4\,
      Q => \mac2Y_reg[mac]__0\(7)
    );
\mac2Y_reg[mac][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac2Y_reg[mac][3]_i_1_n_0\,
      CO(3) => \mac2Y_reg[mac][7]_i_1_n_0\,
      CO(2) => \mac2Y_reg[mac][7]_i_1_n_1\,
      CO(1) => \mac2Y_reg[mac][7]_i_1_n_2\,
      CO(0) => \mac2Y_reg[mac][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac2Y[mac][7]_i_2_n_0\,
      DI(2) => \mac2Y[mac][7]_i_3_n_0\,
      DI(1) => \mac2Y[mac][7]_i_4_n_0\,
      DI(0) => \mac2Y[mac][7]_i_5_n_0\,
      O(3) => \mac2Y_reg[mac][7]_i_1_n_4\,
      O(2) => \mac2Y_reg[mac][7]_i_1_n_5\,
      O(1) => \mac2Y_reg[mac][7]_i_1_n_6\,
      O(0) => \mac2Y_reg[mac][7]_i_1_n_7\,
      S(3) => \mac2Y[mac][7]_i_6_n_0\,
      S(2) => \mac2Y[mac][7]_i_7_n_0\,
      S(1) => \mac2Y[mac][7]_i_8_n_0\,
      S(0) => \mac2Y[mac][7]_i_9_n_0\
    );
\mac2Y_reg[mac][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][11]_i_1_n_7\,
      Q => \mac2Y_reg[mac]__0\(8)
    );
\mac2Y_reg[mac][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac2Y_reg[mac][11]_i_1_n_6\,
      Q => \mac2Y_reg[mac]__0\(9)
    );
\mac3X[m1][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(2),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_3_X(1),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_3_X(0),
      I5 => \tpd1_reg[vTap2x]\(6),
      O => \mac3X[m1][10]_i_12_n_0\
    );
\mac3X[m1][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(2),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_3_X(1),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_3_X(0),
      I5 => \tpd1_reg[vTap2x]\(5),
      O => \mac3X[m1][10]_i_13_n_0\
    );
\mac3X[m1][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(2),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_X(1),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_3_X(0),
      I5 => \tpd1_reg[vTap2x]\(4),
      O => \mac3X[m1][10]_i_14_n_0\
    );
\mac3X[m1][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(2),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_X(1),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_3_X(0),
      I5 => \tpd1_reg[vTap2x]\(3),
      O => \mac3X[m1][10]_i_15_n_0\
    );
\mac3X[m1][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m1][10]_i_12_n_0\,
      I1 => Kernel_3_X(1),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => \mac3X[m1][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_3_X(0),
      O => \mac3X[m1][10]_i_16_n_0\
    );
\mac3X[m1][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m1][10]_i_13_n_0\,
      I1 => Kernel_3_X(1),
      I2 => \tpd1_reg[vTap2x]\(5),
      I3 => \mac3X[m1][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap2x]\(6),
      I5 => Kernel_3_X(0),
      O => \mac3X[m1][10]_i_17_n_0\
    );
\mac3X[m1][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m1][10]_i_14_n_0\,
      I1 => Kernel_3_X(1),
      I2 => \tpd1_reg[vTap2x]\(4),
      I3 => \mac3X[m1][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap2x]\(5),
      I5 => Kernel_3_X(0),
      O => \mac3X[m1][10]_i_18_n_0\
    );
\mac3X[m1][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m1][10]_i_15_n_0\,
      I1 => Kernel_3_X(1),
      I2 => \tpd1_reg[vTap2x]\(3),
      I3 => \mac3X[m1][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap2x]\(4),
      I5 => Kernel_3_X(0),
      O => \mac3X[m1][10]_i_19_n_0\
    );
\mac3X[m1][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m1][14]_i_11_n_5\,
      I1 => \mac3X_reg[m1][14]_i_12_n_5\,
      I2 => \mac3X_reg[m1][14]_i_10_n_6\,
      O => \mac3X[m1][10]_i_2_n_0\
    );
\mac3X[m1][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_3_X(4),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_X(5),
      I3 => \tpd1_reg[vTap2x]\(1),
      I4 => \tpd1_reg[vTap2x]\(3),
      I5 => Kernel_3_X(3),
      O => \mac3X[m1][10]_i_20_n_0\
    );
\mac3X[m1][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_X(4),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_X(5),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3X[m1][10]_i_21_n_0\
    );
\mac3X[m1][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_3_X(3),
      I1 => \tpd1_reg[vTap2x]\(1),
      O => \mac3X[m1][10]_i_22_n_0\
    );
\mac3X[m1][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \mac3X[m1][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_3_X(4),
      I4 => \tpd1_reg[vTap2x]\(0),
      I5 => Kernel_3_X(5),
      O => \mac3X[m1][10]_i_23_n_0\
    );
\mac3X[m1][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_3_X(5),
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_3_X(4),
      I4 => Kernel_3_X(3),
      I5 => \tpd1_reg[vTap2x]\(2),
      O => \mac3X[m1][10]_i_24_n_0\
    );
\mac3X[m1][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_X(3),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_X(4),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3X[m1][10]_i_25_n_0\
    );
\mac3X[m1][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_3_X(3),
      O => \mac3X[m1][10]_i_26_n_0\
    );
\mac3X[m1][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => Kernel_3_X(2),
      O => \mac3X[m1][10]_i_27_n_0\
    );
\mac3X[m1][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => Kernel_3_X(2),
      O => \mac3X[m1][10]_i_28_n_0\
    );
\mac3X[m1][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_3_X(2),
      O => \mac3X[m1][10]_i_29_n_0\
    );
\mac3X[m1][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m1][14]_i_11_n_6\,
      I1 => \mac3X_reg[m1][14]_i_12_n_6\,
      I2 => \mac3X_reg[m1][14]_i_10_n_7\,
      O => \mac3X[m1][10]_i_3_n_0\
    );
\mac3X[m1][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => Kernel_3_X(2),
      O => \mac3X[m1][10]_i_30_n_0\
    );
\mac3X[m1][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_3_X(3),
      O => \mac3X[m1][10]_i_31_n_0\
    );
\mac3X[m1][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m1][14]_i_11_n_7\,
      I1 => \mac3X_reg[m1][14]_i_12_n_7\,
      I2 => \mac3X_reg[m1][10]_i_10_n_4\,
      O => \mac3X[m1][10]_i_4_n_0\
    );
\mac3X[m1][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_3_X(6),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => \mac3X_reg[m1][10]_i_11_n_4\,
      I3 => \mac3X_reg[m1][10]_i_10_n_5\,
      O => \mac3X[m1][10]_i_5_n_0\
    );
\mac3X[m1][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m1][14]_i_11_n_4\,
      I1 => \mac3X_reg[m1][14]_i_12_n_4\,
      I2 => \mac3X_reg[m1][14]_i_10_n_5\,
      I3 => \mac3X[m1][10]_i_2_n_0\,
      O => \mac3X[m1][10]_i_6_n_0\
    );
\mac3X[m1][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m1][14]_i_11_n_5\,
      I1 => \mac3X_reg[m1][14]_i_12_n_5\,
      I2 => \mac3X_reg[m1][14]_i_10_n_6\,
      I3 => \mac3X[m1][10]_i_3_n_0\,
      O => \mac3X[m1][10]_i_7_n_0\
    );
\mac3X[m1][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m1][14]_i_11_n_6\,
      I1 => \mac3X_reg[m1][14]_i_12_n_6\,
      I2 => \mac3X_reg[m1][14]_i_10_n_7\,
      I3 => \mac3X[m1][10]_i_4_n_0\,
      O => \mac3X[m1][10]_i_8_n_0\
    );
\mac3X[m1][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m1][14]_i_11_n_7\,
      I1 => \mac3X_reg[m1][14]_i_12_n_7\,
      I2 => \mac3X_reg[m1][10]_i_10_n_4\,
      I3 => \mac3X[m1][10]_i_5_n_0\,
      O => \mac3X[m1][10]_i_9_n_0\
    );
\mac3X[m1][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_3_X(2),
      I1 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][14]_i_13_n_0\
    );
\mac3X[m1][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_3_X(2),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_X(1),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][14]_i_14_n_0\
    );
\mac3X[m1][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(2),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_3_X(1),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_3_X(0),
      I5 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][14]_i_15_n_0\
    );
\mac3X[m1][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_3_X(2),
      O => \mac3X[m1][14]_i_16_n_0\
    );
\mac3X[m1][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_3_X(1),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_X(2),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][14]_i_17_n_0\
    );
\mac3X[m1][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_3_X(0),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => Kernel_3_X(2),
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_3_X(1),
      O => \mac3X[m1][14]_i_18_n_0\
    );
\mac3X[m1][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_X(7),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_X(6),
      I3 => \tpd1_reg[vTap2x]\(3),
      O => \mac3X[m1][14]_i_19_n_0\
    );
\mac3X[m1][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m1][16]_i_8_n_5\,
      I1 => \mac3X_reg[m1][16]_i_5_n_5\,
      O => \mac3X[m1][14]_i_2_n_0\
    );
\mac3X[m1][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_3_X(7),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_X(6),
      I3 => \tpd1_reg[vTap2x]\(2),
      O => \mac3X[m1][14]_i_20_n_0\
    );
\mac3X[m1][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_3_X(7),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => Kernel_3_X(6),
      I3 => \tpd1_reg[vTap2x]\(1),
      O => \mac3X[m1][14]_i_21_n_0\
    );
\mac3X[m1][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_3_X(7),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_3_X(6),
      O => \mac3X[m1][14]_i_22_n_0\
    );
\mac3X[m1][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(1),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_X(7),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_3_X(6),
      O => \mac3X[m1][14]_i_23_n_0\
    );
\mac3X[m1][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_X(7),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_3_X(6),
      O => \mac3X[m1][14]_i_24_n_0\
    );
\mac3X[m1][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_X(6),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_X(7),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3X[m1][14]_i_25_n_0\
    );
\mac3X[m1][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(5),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_3_X(4),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_3_X(3),
      I5 => \tpd1_reg[vTap2x]\(6),
      O => \mac3X[m1][14]_i_26_n_0\
    );
\mac3X[m1][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(5),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_3_X(4),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_3_X(3),
      I5 => \tpd1_reg[vTap2x]\(5),
      O => \mac3X[m1][14]_i_27_n_0\
    );
\mac3X[m1][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(5),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_X(4),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_3_X(3),
      I5 => \tpd1_reg[vTap2x]\(4),
      O => \mac3X[m1][14]_i_28_n_0\
    );
\mac3X[m1][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(5),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_X(4),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_3_X(3),
      I5 => \tpd1_reg[vTap2x]\(3),
      O => \mac3X[m1][14]_i_29_n_0\
    );
\mac3X[m1][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m1][16]_i_8_n_6\,
      I1 => \mac3X_reg[m1][16]_i_5_n_6\,
      O => \mac3X[m1][14]_i_3_n_0\
    );
\mac3X[m1][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m1][14]_i_26_n_0\,
      I1 => Kernel_3_X(4),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => \mac3X[m1][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_3_X(3),
      O => \mac3X[m1][14]_i_30_n_0\
    );
\mac3X[m1][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m1][14]_i_27_n_0\,
      I1 => Kernel_3_X(4),
      I2 => \tpd1_reg[vTap2x]\(5),
      I3 => \mac3X[m1][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap2x]\(6),
      I5 => Kernel_3_X(3),
      O => \mac3X[m1][14]_i_31_n_0\
    );
\mac3X[m1][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m1][14]_i_28_n_0\,
      I1 => Kernel_3_X(4),
      I2 => \tpd1_reg[vTap2x]\(4),
      I3 => \mac3X[m1][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap2x]\(5),
      I5 => Kernel_3_X(3),
      O => \mac3X[m1][14]_i_32_n_0\
    );
\mac3X[m1][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m1][14]_i_29_n_0\,
      I1 => Kernel_3_X(4),
      I2 => \tpd1_reg[vTap2x]\(3),
      I3 => \mac3X[m1][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap2x]\(4),
      I5 => Kernel_3_X(3),
      O => \mac3X[m1][14]_i_33_n_0\
    );
\mac3X[m1][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => Kernel_3_X(5),
      O => \mac3X[m1][14]_i_34_n_0\
    );
\mac3X[m1][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => Kernel_3_X(5),
      O => \mac3X[m1][14]_i_35_n_0\
    );
\mac3X[m1][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_3_X(5),
      O => \mac3X[m1][14]_i_36_n_0\
    );
\mac3X[m1][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => Kernel_3_X(5),
      O => \mac3X[m1][14]_i_37_n_0\
    );
\mac3X[m1][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m1][16]_i_5_n_7\,
      I1 => \mac3X_reg[m1][16]_i_8_n_7\,
      I2 => \mac3X_reg[m1][14]_i_10_n_0\,
      O => \mac3X[m1][14]_i_4_n_0\
    );
\mac3X[m1][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m1][14]_i_11_n_4\,
      I1 => \mac3X_reg[m1][14]_i_12_n_4\,
      I2 => \mac3X_reg[m1][14]_i_10_n_5\,
      O => \mac3X[m1][14]_i_5_n_0\
    );
\mac3X[m1][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3X_reg[m1][16]_i_8_n_5\,
      I1 => \mac3X_reg[m1][16]_i_5_n_5\,
      I2 => \mac3X_reg[m1][16]_i_5_n_4\,
      I3 => \mac3X_reg[m1][16]_i_8_n_0\,
      O => \mac3X[m1][14]_i_6_n_0\
    );
\mac3X[m1][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3X_reg[m1][16]_i_8_n_6\,
      I1 => \mac3X_reg[m1][16]_i_5_n_6\,
      I2 => \mac3X_reg[m1][16]_i_5_n_5\,
      I3 => \mac3X_reg[m1][16]_i_8_n_5\,
      O => \mac3X[m1][14]_i_7_n_0\
    );
\mac3X[m1][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac3X_reg[m1][14]_i_10_n_0\,
      I1 => \mac3X_reg[m1][16]_i_8_n_7\,
      I2 => \mac3X_reg[m1][16]_i_5_n_7\,
      I3 => \mac3X_reg[m1][16]_i_5_n_6\,
      I4 => \mac3X_reg[m1][16]_i_8_n_6\,
      O => \mac3X[m1][14]_i_8_n_0\
    );
\mac3X[m1][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X[m1][14]_i_5_n_0\,
      I1 => \mac3X_reg[m1][16]_i_8_n_7\,
      I2 => \mac3X_reg[m1][16]_i_5_n_7\,
      I3 => \mac3X_reg[m1][14]_i_10_n_0\,
      O => \mac3X[m1][14]_i_9_n_0\
    );
\mac3X[m1][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_X(7),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_3_X(6),
      I3 => \tpd1_reg[vTap2x]\(6),
      O => \mac3X[m1][16]_i_10_n_0\
    );
\mac3X[m1][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_X(7),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_3_X(6),
      I3 => \tpd1_reg[vTap2x]\(5),
      O => \mac3X[m1][16]_i_11_n_0\
    );
\mac3X[m1][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_X(7),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_3_X(6),
      I3 => \tpd1_reg[vTap2x]\(4),
      O => \mac3X[m1][16]_i_12_n_0\
    );
\mac3X[m1][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_3_X(6),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_X(7),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][16]_i_13_n_0\
    );
\mac3X[m1][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_X(7),
      I3 => \tpd1_reg[vTap2x]\(7),
      I4 => Kernel_3_X(6),
      O => \mac3X[m1][16]_i_14_n_0\
    );
\mac3X[m1][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_3_X(7),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_3_X(6),
      O => \mac3X[m1][16]_i_15_n_0\
    );
\mac3X[m1][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_3_X(7),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_3_X(6),
      O => \mac3X[m1][16]_i_16_n_0\
    );
\mac3X[m1][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_3_X(5),
      I1 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][16]_i_17_n_0\
    );
\mac3X[m1][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_3_X(5),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_X(4),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][16]_i_18_n_0\
    );
\mac3X[m1][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_X(5),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_3_X(4),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_3_X(3),
      I5 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][16]_i_19_n_0\
    );
\mac3X[m1][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_3_X(5),
      O => \mac3X[m1][16]_i_20_n_0\
    );
\mac3X[m1][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_3_X(4),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_X(5),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][16]_i_21_n_0\
    );
\mac3X[m1][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_3_X(3),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => Kernel_3_X(5),
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_3_X(4),
      O => \mac3X[m1][16]_i_22_n_0\
    );
\mac3X[m1][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac3X_reg[m1][16]_i_2_n_6\,
      O => \mac3X[m1][16]_i_3_n_0\
    );
\mac3X[m1][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac3X_reg[m1][16]_i_8_n_0\,
      I1 => \mac3X_reg[m1][16]_i_5_n_4\,
      I2 => \mac3X_reg[m1][16]_i_2_n_7\,
      O => \mac3X[m1][16]_i_4_n_0\
    );
\mac3X[m1][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_3_X(7),
      O => \mac3X[m1][16]_i_6_n_0\
    );
\mac3X[m1][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_3_X(7),
      O => \mac3X[m1][16]_i_7_n_0\
    );
\mac3X[m1][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_X(7),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_X(6),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3X[m1][16]_i_9_n_0\
    );
\mac3X[m1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_3_X(1),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_X(2),
      I3 => \tpd1_reg[vTap2x]\(1),
      I4 => \tpd1_reg[vTap2x]\(3),
      I5 => Kernel_3_X(0),
      O => \mac3X[m1][2]_i_2_n_0\
    );
\mac3X[m1][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_X(1),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_X(2),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3X[m1][2]_i_3_n_0\
    );
\mac3X[m1][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_3_X(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      O => \mac3X[m1][2]_i_4_n_0\
    );
\mac3X[m1][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \mac3X[m1][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_3_X(1),
      I4 => \tpd1_reg[vTap2x]\(0),
      I5 => Kernel_3_X(2),
      O => \mac3X[m1][2]_i_5_n_0\
    );
\mac3X[m1][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_3_X(2),
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_3_X(1),
      I4 => Kernel_3_X(0),
      I5 => \tpd1_reg[vTap2x]\(2),
      O => \mac3X[m1][2]_i_6_n_0\
    );
\mac3X[m1][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_X(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_X(1),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3X[m1][2]_i_7_n_0\
    );
\mac3X[m1][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_3_X(0),
      O => \mac3X[m1][2]_i_8_n_0\
    );
\mac3X[m1][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_3_X(0),
      O => \mac3X[m1][2]_i_9_n_0\
    );
\mac3X[m1][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m1][10]_i_11_n_5\,
      I1 => \mac3X_reg[m1][10]_i_10_n_6\,
      O => \mac3X[m1][6]_i_2_n_0\
    );
\mac3X[m1][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m1][10]_i_10_n_7\,
      I1 => \mac3X_reg[m1][10]_i_11_n_6\,
      O => \mac3X[m1][6]_i_3_n_0\
    );
\mac3X[m1][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m1][2]_i_1_n_4\,
      I1 => \mac3X_reg[m1][10]_i_11_n_7\,
      O => \mac3X[m1][6]_i_4_n_0\
    );
\mac3X[m1][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_3_X(6),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => \mac3X_reg[m1][10]_i_11_n_4\,
      I3 => \mac3X_reg[m1][10]_i_10_n_5\,
      I4 => \mac3X[m1][6]_i_2_n_0\,
      O => \mac3X[m1][6]_i_5_n_0\
    );
\mac3X[m1][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac3X_reg[m1][10]_i_11_n_5\,
      I1 => \mac3X_reg[m1][10]_i_10_n_6\,
      I2 => \mac3X_reg[m1][10]_i_10_n_7\,
      I3 => \mac3X_reg[m1][10]_i_11_n_6\,
      O => \mac3X[m1][6]_i_6_n_0\
    );
\mac3X[m1][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3X_reg[m1][2]_i_1_n_4\,
      I1 => \mac3X_reg[m1][10]_i_11_n_7\,
      I2 => \mac3X_reg[m1][10]_i_11_n_6\,
      I3 => \mac3X_reg[m1][10]_i_10_n_7\,
      O => \mac3X[m1][6]_i_7_n_0\
    );
\mac3X[m1][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac3X_reg[m1][2]_i_1_n_4\,
      I1 => \mac3X_reg[m1][10]_i_11_n_7\,
      O => \mac3X[m1][6]_i_8_n_0\
    );
\mac3X[m2][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap2x]\(4),
      I2 => \Kernel_2_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap2x]\(5),
      I4 => \Kernel_2_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap2x]\(6),
      O => \mac3X[m2][10]_i_12_n_0\
    );
\mac3X[m2][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap2x]\(3),
      I2 => \Kernel_2_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap2x]\(4),
      I4 => \Kernel_2_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap2x]\(5),
      O => \mac3X[m2][10]_i_13_n_0\
    );
\mac3X[m2][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \Kernel_2_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap2x]\(3),
      I4 => \Kernel_2_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap2x]\(4),
      O => \mac3X[m2][10]_i_14_n_0\
    );
\mac3X[m2][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \Kernel_2_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap2x]\(2),
      I4 => \Kernel_2_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap2x]\(3),
      O => \mac3X[m2][10]_i_15_n_0\
    );
\mac3X[m2][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m2][10]_i_12_n_0\,
      I1 => \Kernel_2_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap2x]\(6),
      I3 => \mac3X[m2][10]_i_27_n_0\,
      I4 => \tpd2_reg[vTap2x]\(7),
      I5 => \Kernel_2_X_reg_n_0_[0]\,
      O => \mac3X[m2][10]_i_16_n_0\
    );
\mac3X[m2][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m2][10]_i_13_n_0\,
      I1 => \Kernel_2_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap2x]\(5),
      I3 => \mac3X[m2][10]_i_28_n_0\,
      I4 => \tpd2_reg[vTap2x]\(6),
      I5 => \Kernel_2_X_reg_n_0_[0]\,
      O => \mac3X[m2][10]_i_17_n_0\
    );
\mac3X[m2][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m2][10]_i_14_n_0\,
      I1 => \Kernel_2_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap2x]\(4),
      I3 => \mac3X[m2][10]_i_29_n_0\,
      I4 => \tpd2_reg[vTap2x]\(5),
      I5 => \Kernel_2_X_reg_n_0_[0]\,
      O => \mac3X[m2][10]_i_18_n_0\
    );
\mac3X[m2][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m2][10]_i_15_n_0\,
      I1 => \Kernel_2_X_reg_n_0_[1]\,
      I2 => \tpd2_reg[vTap2x]\(3),
      I3 => \mac3X[m2][10]_i_30_n_0\,
      I4 => \tpd2_reg[vTap2x]\(4),
      I5 => \Kernel_2_X_reg_n_0_[0]\,
      O => \mac3X[m2][10]_i_19_n_0\
    );
\mac3X[m2][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m2][14]_i_11_n_5\,
      I1 => \mac3X_reg[m2][14]_i_12_n_5\,
      I2 => \mac3X_reg[m2][14]_i_10_n_6\,
      O => \mac3X[m2][10]_i_2_n_0\
    );
\mac3X[m2][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[4]\,
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \Kernel_2_X_reg_n_0_[5]\,
      I3 => \tpd2_reg[vTap2x]\(1),
      I4 => \tpd2_reg[vTap2x]\(3),
      I5 => \Kernel_2_X_reg_n_0_[3]\,
      O => \mac3X[m2][10]_i_20_n_0\
    );
\mac3X[m2][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[4]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \Kernel_2_X_reg_n_0_[5]\,
      I3 => \tpd2_reg[vTap2x]\(0),
      O => \mac3X[m2][10]_i_21_n_0\
    );
\mac3X[m2][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[3]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      O => \mac3X[m2][10]_i_22_n_0\
    );
\mac3X[m2][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(2),
      I1 => \mac3X[m2][10]_i_31_n_0\,
      I2 => \tpd2_reg[vTap2x]\(1),
      I3 => \Kernel_2_X_reg_n_0_[4]\,
      I4 => \tpd2_reg[vTap2x]\(0),
      I5 => \Kernel_2_X_reg_n_0_[5]\,
      O => \mac3X[m2][10]_i_23_n_0\
    );
\mac3X[m2][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(0),
      I1 => \Kernel_2_X_reg_n_0_[5]\,
      I2 => \tpd2_reg[vTap2x]\(1),
      I3 => \Kernel_2_X_reg_n_0_[4]\,
      I4 => \Kernel_2_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap2x]\(2),
      O => \mac3X[m2][10]_i_24_n_0\
    );
\mac3X[m2][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[3]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \Kernel_2_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap2x]\(0),
      O => \mac3X[m2][10]_i_25_n_0\
    );
\mac3X[m2][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(0),
      I1 => \Kernel_2_X_reg_n_0_[3]\,
      O => \mac3X[m2][10]_i_26_n_0\
    );
\mac3X[m2][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(5),
      I1 => \Kernel_2_X_reg_n_0_[2]\,
      O => \mac3X[m2][10]_i_27_n_0\
    );
\mac3X[m2][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(4),
      I1 => \Kernel_2_X_reg_n_0_[2]\,
      O => \mac3X[m2][10]_i_28_n_0\
    );
\mac3X[m2][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(3),
      I1 => \Kernel_2_X_reg_n_0_[2]\,
      O => \mac3X[m2][10]_i_29_n_0\
    );
\mac3X[m2][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m2][14]_i_11_n_6\,
      I1 => \mac3X_reg[m2][14]_i_12_n_6\,
      I2 => \mac3X_reg[m2][14]_i_10_n_7\,
      O => \mac3X[m2][10]_i_3_n_0\
    );
\mac3X[m2][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(2),
      I1 => \Kernel_2_X_reg_n_0_[2]\,
      O => \mac3X[m2][10]_i_30_n_0\
    );
\mac3X[m2][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(3),
      I1 => \Kernel_2_X_reg_n_0_[3]\,
      O => \mac3X[m2][10]_i_31_n_0\
    );
\mac3X[m2][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m2][14]_i_11_n_7\,
      I1 => \mac3X_reg[m2][14]_i_12_n_7\,
      I2 => \mac3X_reg[m2][10]_i_10_n_4\,
      O => \mac3X[m2][10]_i_4_n_0\
    );
\mac3X[m2][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap2x]\(0),
      I2 => \mac3X_reg[m2][10]_i_11_n_4\,
      I3 => \mac3X_reg[m2][10]_i_10_n_5\,
      O => \mac3X[m2][10]_i_5_n_0\
    );
\mac3X[m2][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m2][14]_i_11_n_4\,
      I1 => \mac3X_reg[m2][14]_i_12_n_4\,
      I2 => \mac3X_reg[m2][14]_i_10_n_5\,
      I3 => \mac3X[m2][10]_i_2_n_0\,
      O => \mac3X[m2][10]_i_6_n_0\
    );
\mac3X[m2][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m2][14]_i_11_n_5\,
      I1 => \mac3X_reg[m2][14]_i_12_n_5\,
      I2 => \mac3X_reg[m2][14]_i_10_n_6\,
      I3 => \mac3X[m2][10]_i_3_n_0\,
      O => \mac3X[m2][10]_i_7_n_0\
    );
\mac3X[m2][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m2][14]_i_11_n_6\,
      I1 => \mac3X_reg[m2][14]_i_12_n_6\,
      I2 => \mac3X_reg[m2][14]_i_10_n_7\,
      I3 => \mac3X[m2][10]_i_4_n_0\,
      O => \mac3X[m2][10]_i_8_n_0\
    );
\mac3X[m2][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m2][14]_i_11_n_7\,
      I1 => \mac3X_reg[m2][14]_i_12_n_7\,
      I2 => \mac3X_reg[m2][10]_i_10_n_4\,
      I3 => \mac3X[m2][10]_i_5_n_0\,
      O => \mac3X[m2][10]_i_9_n_0\
    );
\mac3X[m2][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][14]_i_13_n_0\
    );
\mac3X[m2][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \Kernel_2_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][14]_i_14_n_0\
    );
\mac3X[m2][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[2]\,
      I1 => \tpd2_reg[vTap2x]\(5),
      I2 => \Kernel_2_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap2x]\(6),
      I4 => \Kernel_2_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][14]_i_15_n_0\
    );
\mac3X[m2][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(7),
      I1 => \Kernel_2_X_reg_n_0_[2]\,
      O => \mac3X[m2][14]_i_16_n_0\
    );
\mac3X[m2][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[1]\,
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \Kernel_2_X_reg_n_0_[2]\,
      I3 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][14]_i_17_n_0\
    );
\mac3X[m2][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[0]\,
      I1 => \tpd2_reg[vTap2x]\(5),
      I2 => \tpd2_reg[vTap2x]\(6),
      I3 => \Kernel_2_X_reg_n_0_[2]\,
      I4 => \tpd2_reg[vTap2x]\(7),
      I5 => \Kernel_2_X_reg_n_0_[1]\,
      O => \mac3X[m2][14]_i_18_n_0\
    );
\mac3X[m2][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \Kernel_2_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap2x]\(3),
      O => \mac3X[m2][14]_i_19_n_0\
    );
\mac3X[m2][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m2][16]_i_8_n_5\,
      I1 => \mac3X_reg[m2][16]_i_5_n_5\,
      O => \mac3X[m2][14]_i_2_n_0\
    );
\mac3X[m2][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \Kernel_2_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap2x]\(2),
      O => \mac3X[m2][14]_i_20_n_0\
    );
\mac3X[m2][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap2x]\(0),
      I2 => \Kernel_2_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap2x]\(1),
      O => \mac3X[m2][14]_i_21_n_0\
    );
\mac3X[m2][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(2),
      I1 => \tpd2_reg[vTap2x]\(3),
      I2 => \Kernel_2_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap2x]\(4),
      I4 => \Kernel_2_X_reg_n_0_[6]\,
      O => \mac3X[m2][14]_i_22_n_0\
    );
\mac3X[m2][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(1),
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \Kernel_2_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap2x]\(3),
      I4 => \Kernel_2_X_reg_n_0_[6]\,
      O => \mac3X[m2][14]_i_23_n_0\
    );
\mac3X[m2][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(0),
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \Kernel_2_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap2x]\(2),
      I4 => \Kernel_2_X_reg_n_0_[6]\,
      O => \mac3X[m2][14]_i_24_n_0\
    );
\mac3X[m2][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \Kernel_2_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap2x]\(0),
      O => \mac3X[m2][14]_i_25_n_0\
    );
\mac3X[m2][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap2x]\(4),
      I2 => \Kernel_2_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap2x]\(5),
      I4 => \Kernel_2_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap2x]\(6),
      O => \mac3X[m2][14]_i_26_n_0\
    );
\mac3X[m2][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap2x]\(3),
      I2 => \Kernel_2_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap2x]\(4),
      I4 => \Kernel_2_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap2x]\(5),
      O => \mac3X[m2][14]_i_27_n_0\
    );
\mac3X[m2][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \Kernel_2_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap2x]\(3),
      I4 => \Kernel_2_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap2x]\(4),
      O => \mac3X[m2][14]_i_28_n_0\
    );
\mac3X[m2][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \Kernel_2_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap2x]\(2),
      I4 => \Kernel_2_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap2x]\(3),
      O => \mac3X[m2][14]_i_29_n_0\
    );
\mac3X[m2][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m2][16]_i_8_n_6\,
      I1 => \mac3X_reg[m2][16]_i_5_n_6\,
      O => \mac3X[m2][14]_i_3_n_0\
    );
\mac3X[m2][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m2][14]_i_26_n_0\,
      I1 => \Kernel_2_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap2x]\(6),
      I3 => \mac3X[m2][14]_i_34_n_0\,
      I4 => \tpd2_reg[vTap2x]\(7),
      I5 => \Kernel_2_X_reg_n_0_[3]\,
      O => \mac3X[m2][14]_i_30_n_0\
    );
\mac3X[m2][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m2][14]_i_27_n_0\,
      I1 => \Kernel_2_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap2x]\(5),
      I3 => \mac3X[m2][14]_i_35_n_0\,
      I4 => \tpd2_reg[vTap2x]\(6),
      I5 => \Kernel_2_X_reg_n_0_[3]\,
      O => \mac3X[m2][14]_i_31_n_0\
    );
\mac3X[m2][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m2][14]_i_28_n_0\,
      I1 => \Kernel_2_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap2x]\(4),
      I3 => \mac3X[m2][14]_i_36_n_0\,
      I4 => \tpd2_reg[vTap2x]\(5),
      I5 => \Kernel_2_X_reg_n_0_[3]\,
      O => \mac3X[m2][14]_i_32_n_0\
    );
\mac3X[m2][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m2][14]_i_29_n_0\,
      I1 => \Kernel_2_X_reg_n_0_[4]\,
      I2 => \tpd2_reg[vTap2x]\(3),
      I3 => \mac3X[m2][14]_i_37_n_0\,
      I4 => \tpd2_reg[vTap2x]\(4),
      I5 => \Kernel_2_X_reg_n_0_[3]\,
      O => \mac3X[m2][14]_i_33_n_0\
    );
\mac3X[m2][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(5),
      I1 => \Kernel_2_X_reg_n_0_[5]\,
      O => \mac3X[m2][14]_i_34_n_0\
    );
\mac3X[m2][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(4),
      I1 => \Kernel_2_X_reg_n_0_[5]\,
      O => \mac3X[m2][14]_i_35_n_0\
    );
\mac3X[m2][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(3),
      I1 => \Kernel_2_X_reg_n_0_[5]\,
      O => \mac3X[m2][14]_i_36_n_0\
    );
\mac3X[m2][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(2),
      I1 => \Kernel_2_X_reg_n_0_[5]\,
      O => \mac3X[m2][14]_i_37_n_0\
    );
\mac3X[m2][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m2][16]_i_5_n_7\,
      I1 => \mac3X_reg[m2][16]_i_8_n_7\,
      I2 => \mac3X_reg[m2][14]_i_10_n_0\,
      O => \mac3X[m2][14]_i_4_n_0\
    );
\mac3X[m2][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m2][14]_i_11_n_4\,
      I1 => \mac3X_reg[m2][14]_i_12_n_4\,
      I2 => \mac3X_reg[m2][14]_i_10_n_5\,
      O => \mac3X[m2][14]_i_5_n_0\
    );
\mac3X[m2][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3X_reg[m2][16]_i_8_n_5\,
      I1 => \mac3X_reg[m2][16]_i_5_n_5\,
      I2 => \mac3X_reg[m2][16]_i_5_n_4\,
      I3 => \mac3X_reg[m2][16]_i_8_n_0\,
      O => \mac3X[m2][14]_i_6_n_0\
    );
\mac3X[m2][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3X_reg[m2][16]_i_8_n_6\,
      I1 => \mac3X_reg[m2][16]_i_5_n_6\,
      I2 => \mac3X_reg[m2][16]_i_5_n_5\,
      I3 => \mac3X_reg[m2][16]_i_8_n_5\,
      O => \mac3X[m2][14]_i_7_n_0\
    );
\mac3X[m2][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac3X_reg[m2][14]_i_10_n_0\,
      I1 => \mac3X_reg[m2][16]_i_8_n_7\,
      I2 => \mac3X_reg[m2][16]_i_5_n_7\,
      I3 => \mac3X_reg[m2][16]_i_5_n_6\,
      I4 => \mac3X_reg[m2][16]_i_8_n_6\,
      O => \mac3X[m2][14]_i_8_n_0\
    );
\mac3X[m2][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X[m2][14]_i_5_n_0\,
      I1 => \mac3X_reg[m2][16]_i_8_n_7\,
      I2 => \mac3X_reg[m2][16]_i_5_n_7\,
      I3 => \mac3X_reg[m2][14]_i_10_n_0\,
      O => \mac3X[m2][14]_i_9_n_0\
    );
\mac3X[m2][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap2x]\(5),
      I2 => \Kernel_2_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap2x]\(6),
      O => \mac3X[m2][16]_i_10_n_0\
    );
\mac3X[m2][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap2x]\(4),
      I2 => \Kernel_2_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap2x]\(5),
      O => \mac3X[m2][16]_i_11_n_0\
    );
\mac3X[m2][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap2x]\(3),
      I2 => \Kernel_2_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap2x]\(4),
      O => \mac3X[m2][16]_i_12_n_0\
    );
\mac3X[m2][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \Kernel_2_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][16]_i_13_n_0\
    );
\mac3X[m2][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(5),
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \Kernel_2_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap2x]\(7),
      I4 => \Kernel_2_X_reg_n_0_[6]\,
      O => \mac3X[m2][16]_i_14_n_0\
    );
\mac3X[m2][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(4),
      I1 => \tpd2_reg[vTap2x]\(5),
      I2 => \Kernel_2_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap2x]\(6),
      I4 => \Kernel_2_X_reg_n_0_[6]\,
      O => \mac3X[m2][16]_i_15_n_0\
    );
\mac3X[m2][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(3),
      I1 => \tpd2_reg[vTap2x]\(4),
      I2 => \Kernel_2_X_reg_n_0_[7]\,
      I3 => \tpd2_reg[vTap2x]\(5),
      I4 => \Kernel_2_X_reg_n_0_[6]\,
      O => \mac3X[m2][16]_i_16_n_0\
    );
\mac3X[m2][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][16]_i_17_n_0\
    );
\mac3X[m2][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \Kernel_2_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][16]_i_18_n_0\
    );
\mac3X[m2][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[5]\,
      I1 => \tpd2_reg[vTap2x]\(5),
      I2 => \Kernel_2_X_reg_n_0_[4]\,
      I3 => \tpd2_reg[vTap2x]\(6),
      I4 => \Kernel_2_X_reg_n_0_[3]\,
      I5 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][16]_i_19_n_0\
    );
\mac3X[m2][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(7),
      I1 => \Kernel_2_X_reg_n_0_[5]\,
      O => \mac3X[m2][16]_i_20_n_0\
    );
\mac3X[m2][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[4]\,
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \Kernel_2_X_reg_n_0_[5]\,
      I3 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][16]_i_21_n_0\
    );
\mac3X[m2][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[3]\,
      I1 => \tpd2_reg[vTap2x]\(5),
      I2 => \tpd2_reg[vTap2x]\(6),
      I3 => \Kernel_2_X_reg_n_0_[5]\,
      I4 => \tpd2_reg[vTap2x]\(7),
      I5 => \Kernel_2_X_reg_n_0_[4]\,
      O => \mac3X[m2][16]_i_22_n_0\
    );
\mac3X[m2][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac3X_reg[m2][16]_i_2_n_6\,
      O => \mac3X[m2][16]_i_3_n_0\
    );
\mac3X[m2][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac3X_reg[m2][16]_i_8_n_0\,
      I1 => \mac3X_reg[m2][16]_i_5_n_4\,
      I2 => \mac3X_reg[m2][16]_i_2_n_7\,
      O => \mac3X[m2][16]_i_4_n_0\
    );
\mac3X[m2][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(7),
      I1 => \Kernel_2_X_reg_n_0_[7]\,
      O => \mac3X[m2][16]_i_6_n_0\
    );
\mac3X[m2][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(7),
      I1 => \Kernel_2_X_reg_n_0_[7]\,
      O => \mac3X[m2][16]_i_7_n_0\
    );
\mac3X[m2][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[7]\,
      I1 => \tpd2_reg[vTap2x]\(6),
      I2 => \Kernel_2_X_reg_n_0_[6]\,
      I3 => \tpd2_reg[vTap2x]\(7),
      O => \mac3X[m2][16]_i_9_n_0\
    );
\mac3X[m2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[1]\,
      I1 => \tpd2_reg[vTap2x]\(2),
      I2 => \Kernel_2_X_reg_n_0_[2]\,
      I3 => \tpd2_reg[vTap2x]\(1),
      I4 => \tpd2_reg[vTap2x]\(3),
      I5 => \Kernel_2_X_reg_n_0_[0]\,
      O => \mac3X[m2][2]_i_2_n_0\
    );
\mac3X[m2][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[1]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \Kernel_2_X_reg_n_0_[2]\,
      I3 => \tpd2_reg[vTap2x]\(0),
      O => \mac3X[m2][2]_i_3_n_0\
    );
\mac3X[m2][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[0]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      O => \mac3X[m2][2]_i_4_n_0\
    );
\mac3X[m2][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(2),
      I1 => \mac3X[m2][2]_i_9_n_0\,
      I2 => \tpd2_reg[vTap2x]\(1),
      I3 => \Kernel_2_X_reg_n_0_[1]\,
      I4 => \tpd2_reg[vTap2x]\(0),
      I5 => \Kernel_2_X_reg_n_0_[2]\,
      O => \mac3X[m2][2]_i_5_n_0\
    );
\mac3X[m2][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(0),
      I1 => \Kernel_2_X_reg_n_0_[2]\,
      I2 => \tpd2_reg[vTap2x]\(1),
      I3 => \Kernel_2_X_reg_n_0_[1]\,
      I4 => \Kernel_2_X_reg_n_0_[0]\,
      I5 => \tpd2_reg[vTap2x]\(2),
      O => \mac3X[m2][2]_i_6_n_0\
    );
\mac3X[m2][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[0]\,
      I1 => \tpd2_reg[vTap2x]\(1),
      I2 => \Kernel_2_X_reg_n_0_[1]\,
      I3 => \tpd2_reg[vTap2x]\(0),
      O => \mac3X[m2][2]_i_7_n_0\
    );
\mac3X[m2][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(0),
      I1 => \Kernel_2_X_reg_n_0_[0]\,
      O => \mac3X[m2][2]_i_8_n_0\
    );
\mac3X[m2][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd2_reg[vTap2x]\(3),
      I1 => \Kernel_2_X_reg_n_0_[0]\,
      O => \mac3X[m2][2]_i_9_n_0\
    );
\mac3X[m2][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m2][10]_i_11_n_5\,
      I1 => \mac3X_reg[m2][10]_i_10_n_6\,
      O => \mac3X[m2][6]_i_2_n_0\
    );
\mac3X[m2][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m2][10]_i_10_n_7\,
      I1 => \mac3X_reg[m2][10]_i_11_n_6\,
      O => \mac3X[m2][6]_i_3_n_0\
    );
\mac3X[m2][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m2][2]_i_1_n_4\,
      I1 => \mac3X_reg[m2][10]_i_11_n_7\,
      O => \mac3X[m2][6]_i_4_n_0\
    );
\mac3X[m2][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \Kernel_2_X_reg_n_0_[6]\,
      I1 => \tpd2_reg[vTap2x]\(0),
      I2 => \mac3X_reg[m2][10]_i_11_n_4\,
      I3 => \mac3X_reg[m2][10]_i_10_n_5\,
      I4 => \mac3X[m2][6]_i_2_n_0\,
      O => \mac3X[m2][6]_i_5_n_0\
    );
\mac3X[m2][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac3X_reg[m2][10]_i_11_n_5\,
      I1 => \mac3X_reg[m2][10]_i_10_n_6\,
      I2 => \mac3X_reg[m2][10]_i_10_n_7\,
      I3 => \mac3X_reg[m2][10]_i_11_n_6\,
      O => \mac3X[m2][6]_i_6_n_0\
    );
\mac3X[m2][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3X_reg[m2][2]_i_1_n_4\,
      I1 => \mac3X_reg[m2][10]_i_11_n_7\,
      I2 => \mac3X_reg[m2][10]_i_11_n_6\,
      I3 => \mac3X_reg[m2][10]_i_10_n_7\,
      O => \mac3X[m2][6]_i_7_n_0\
    );
\mac3X[m2][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac3X_reg[m2][2]_i_1_n_4\,
      I1 => \mac3X_reg[m2][10]_i_11_n_7\,
      O => \mac3X[m2][6]_i_8_n_0\
    );
\mac3X[m3][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(2),
      I1 => \tpd3_reg[vTap2x]__0\(4),
      I2 => Kernel_1_X(1),
      I3 => \tpd3_reg[vTap2x]__0\(5),
      I4 => Kernel_1_X(0),
      I5 => \tpd3_reg[vTap2x]__0\(6),
      O => \mac3X[m3][10]_i_12_n_0\
    );
\mac3X[m3][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(2),
      I1 => \tpd3_reg[vTap2x]__0\(3),
      I2 => Kernel_1_X(1),
      I3 => \tpd3_reg[vTap2x]__0\(4),
      I4 => Kernel_1_X(0),
      I5 => \tpd3_reg[vTap2x]__0\(5),
      O => \mac3X[m3][10]_i_13_n_0\
    );
\mac3X[m3][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(2),
      I1 => \tpd3_reg[vTap2x]__0\(2),
      I2 => Kernel_1_X(1),
      I3 => \tpd3_reg[vTap2x]__0\(3),
      I4 => Kernel_1_X(0),
      I5 => \tpd3_reg[vTap2x]__0\(4),
      O => \mac3X[m3][10]_i_14_n_0\
    );
\mac3X[m3][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(2),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      I2 => Kernel_1_X(1),
      I3 => \tpd3_reg[vTap2x]__0\(2),
      I4 => Kernel_1_X(0),
      I5 => \tpd3_reg[vTap2x]__0\(3),
      O => \mac3X[m3][10]_i_15_n_0\
    );
\mac3X[m3][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m3][10]_i_12_n_0\,
      I1 => Kernel_1_X(1),
      I2 => \tpd3_reg[vTap2x]__0\(6),
      I3 => \mac3X[m3][10]_i_27_n_0\,
      I4 => \tpd3_reg[vTap2x]__0\(7),
      I5 => Kernel_1_X(0),
      O => \mac3X[m3][10]_i_16_n_0\
    );
\mac3X[m3][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m3][10]_i_13_n_0\,
      I1 => Kernel_1_X(1),
      I2 => \tpd3_reg[vTap2x]__0\(5),
      I3 => \mac3X[m3][10]_i_28_n_0\,
      I4 => \tpd3_reg[vTap2x]__0\(6),
      I5 => Kernel_1_X(0),
      O => \mac3X[m3][10]_i_17_n_0\
    );
\mac3X[m3][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m3][10]_i_14_n_0\,
      I1 => Kernel_1_X(1),
      I2 => \tpd3_reg[vTap2x]__0\(4),
      I3 => \mac3X[m3][10]_i_29_n_0\,
      I4 => \tpd3_reg[vTap2x]__0\(5),
      I5 => Kernel_1_X(0),
      O => \mac3X[m3][10]_i_18_n_0\
    );
\mac3X[m3][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m3][10]_i_15_n_0\,
      I1 => Kernel_1_X(1),
      I2 => \tpd3_reg[vTap2x]__0\(3),
      I3 => \mac3X[m3][10]_i_30_n_0\,
      I4 => \tpd3_reg[vTap2x]__0\(4),
      I5 => Kernel_1_X(0),
      O => \mac3X[m3][10]_i_19_n_0\
    );
\mac3X[m3][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m3][14]_i_11_n_5\,
      I1 => \mac3X_reg[m3][14]_i_12_n_5\,
      I2 => \mac3X_reg[m3][14]_i_10_n_6\,
      O => \mac3X[m3][10]_i_2_n_0\
    );
\mac3X[m3][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_1_X(4),
      I1 => \tpd3_reg[vTap2x]__0\(2),
      I2 => Kernel_1_X(5),
      I3 => \tpd3_reg[vTap2x]__0\(1),
      I4 => \tpd3_reg[vTap2x]__0\(3),
      I5 => Kernel_1_X(3),
      O => \mac3X[m3][10]_i_20_n_0\
    );
\mac3X[m3][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_X(4),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      I2 => Kernel_1_X(5),
      I3 => \tpd3_reg[vTap2x]__0\(0),
      O => \mac3X[m3][10]_i_21_n_0\
    );
\mac3X[m3][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_1_X(3),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      O => \mac3X[m3][10]_i_22_n_0\
    );
\mac3X[m3][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(2),
      I1 => \mac3X[m3][10]_i_31_n_0\,
      I2 => \tpd3_reg[vTap2x]__0\(1),
      I3 => Kernel_1_X(4),
      I4 => \tpd3_reg[vTap2x]__0\(0),
      I5 => Kernel_1_X(5),
      O => \mac3X[m3][10]_i_23_n_0\
    );
\mac3X[m3][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(0),
      I1 => Kernel_1_X(5),
      I2 => \tpd3_reg[vTap2x]__0\(1),
      I3 => Kernel_1_X(4),
      I4 => Kernel_1_X(3),
      I5 => \tpd3_reg[vTap2x]__0\(2),
      O => \mac3X[m3][10]_i_24_n_0\
    );
\mac3X[m3][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_X(3),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      I2 => Kernel_1_X(4),
      I3 => \tpd3_reg[vTap2x]__0\(0),
      O => \mac3X[m3][10]_i_25_n_0\
    );
\mac3X[m3][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(0),
      I1 => Kernel_1_X(3),
      O => \mac3X[m3][10]_i_26_n_0\
    );
\mac3X[m3][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(5),
      I1 => Kernel_1_X(2),
      O => \mac3X[m3][10]_i_27_n_0\
    );
\mac3X[m3][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(4),
      I1 => Kernel_1_X(2),
      O => \mac3X[m3][10]_i_28_n_0\
    );
\mac3X[m3][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(3),
      I1 => Kernel_1_X(2),
      O => \mac3X[m3][10]_i_29_n_0\
    );
\mac3X[m3][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m3][14]_i_11_n_6\,
      I1 => \mac3X_reg[m3][14]_i_12_n_6\,
      I2 => \mac3X_reg[m3][14]_i_10_n_7\,
      O => \mac3X[m3][10]_i_3_n_0\
    );
\mac3X[m3][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(2),
      I1 => Kernel_1_X(2),
      O => \mac3X[m3][10]_i_30_n_0\
    );
\mac3X[m3][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(3),
      I1 => Kernel_1_X(3),
      O => \mac3X[m3][10]_i_31_n_0\
    );
\mac3X[m3][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m3][14]_i_11_n_7\,
      I1 => \mac3X_reg[m3][14]_i_12_n_7\,
      I2 => \mac3X_reg[m3][10]_i_10_n_4\,
      O => \mac3X[m3][10]_i_4_n_0\
    );
\mac3X[m3][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_1_X(6),
      I1 => \tpd3_reg[vTap2x]__0\(0),
      I2 => \mac3X_reg[m3][10]_i_11_n_4\,
      I3 => \mac3X_reg[m3][10]_i_10_n_5\,
      O => \mac3X[m3][10]_i_5_n_0\
    );
\mac3X[m3][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m3][14]_i_11_n_4\,
      I1 => \mac3X_reg[m3][14]_i_12_n_4\,
      I2 => \mac3X_reg[m3][14]_i_10_n_5\,
      I3 => \mac3X[m3][10]_i_2_n_0\,
      O => \mac3X[m3][10]_i_6_n_0\
    );
\mac3X[m3][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m3][14]_i_11_n_5\,
      I1 => \mac3X_reg[m3][14]_i_12_n_5\,
      I2 => \mac3X_reg[m3][14]_i_10_n_6\,
      I3 => \mac3X[m3][10]_i_3_n_0\,
      O => \mac3X[m3][10]_i_7_n_0\
    );
\mac3X[m3][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m3][14]_i_11_n_6\,
      I1 => \mac3X_reg[m3][14]_i_12_n_6\,
      I2 => \mac3X_reg[m3][14]_i_10_n_7\,
      I3 => \mac3X[m3][10]_i_4_n_0\,
      O => \mac3X[m3][10]_i_8_n_0\
    );
\mac3X[m3][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m3][14]_i_11_n_7\,
      I1 => \mac3X_reg[m3][14]_i_12_n_7\,
      I2 => \mac3X_reg[m3][10]_i_10_n_4\,
      I3 => \mac3X[m3][10]_i_5_n_0\,
      O => \mac3X[m3][10]_i_9_n_0\
    );
\mac3X[m3][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_1_X(2),
      I1 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][14]_i_13_n_0\
    );
\mac3X[m3][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_1_X(2),
      I1 => \tpd3_reg[vTap2x]__0\(6),
      I2 => Kernel_1_X(1),
      I3 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][14]_i_14_n_0\
    );
\mac3X[m3][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(2),
      I1 => \tpd3_reg[vTap2x]__0\(5),
      I2 => Kernel_1_X(1),
      I3 => \tpd3_reg[vTap2x]__0\(6),
      I4 => Kernel_1_X(0),
      I5 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][14]_i_15_n_0\
    );
\mac3X[m3][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(7),
      I1 => Kernel_1_X(2),
      O => \mac3X[m3][14]_i_16_n_0\
    );
\mac3X[m3][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_1_X(1),
      I1 => \tpd3_reg[vTap2x]__0\(6),
      I2 => Kernel_1_X(2),
      I3 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][14]_i_17_n_0\
    );
\mac3X[m3][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_1_X(0),
      I1 => \tpd3_reg[vTap2x]__0\(5),
      I2 => \tpd3_reg[vTap2x]__0\(6),
      I3 => Kernel_1_X(2),
      I4 => \tpd3_reg[vTap2x]__0\(7),
      I5 => Kernel_1_X(1),
      O => \mac3X[m3][14]_i_18_n_0\
    );
\mac3X[m3][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_X(7),
      I1 => \tpd3_reg[vTap2x]__0\(2),
      I2 => Kernel_1_X(6),
      I3 => \tpd3_reg[vTap2x]__0\(3),
      O => \mac3X[m3][14]_i_19_n_0\
    );
\mac3X[m3][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m3][16]_i_8_n_5\,
      I1 => \mac3X_reg[m3][16]_i_5_n_5\,
      O => \mac3X[m3][14]_i_2_n_0\
    );
\mac3X[m3][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_1_X(7),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      I2 => Kernel_1_X(6),
      I3 => \tpd3_reg[vTap2x]__0\(2),
      O => \mac3X[m3][14]_i_20_n_0\
    );
\mac3X[m3][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_1_X(7),
      I1 => \tpd3_reg[vTap2x]__0\(0),
      I2 => Kernel_1_X(6),
      I3 => \tpd3_reg[vTap2x]__0\(1),
      O => \mac3X[m3][14]_i_21_n_0\
    );
\mac3X[m3][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(2),
      I1 => \tpd3_reg[vTap2x]__0\(3),
      I2 => Kernel_1_X(7),
      I3 => \tpd3_reg[vTap2x]__0\(4),
      I4 => Kernel_1_X(6),
      O => \mac3X[m3][14]_i_22_n_0\
    );
\mac3X[m3][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(1),
      I1 => \tpd3_reg[vTap2x]__0\(2),
      I2 => Kernel_1_X(7),
      I3 => \tpd3_reg[vTap2x]__0\(3),
      I4 => Kernel_1_X(6),
      O => \mac3X[m3][14]_i_23_n_0\
    );
\mac3X[m3][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(0),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      I2 => Kernel_1_X(7),
      I3 => \tpd3_reg[vTap2x]__0\(2),
      I4 => Kernel_1_X(6),
      O => \mac3X[m3][14]_i_24_n_0\
    );
\mac3X[m3][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_X(6),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      I2 => Kernel_1_X(7),
      I3 => \tpd3_reg[vTap2x]__0\(0),
      O => \mac3X[m3][14]_i_25_n_0\
    );
\mac3X[m3][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(5),
      I1 => \tpd3_reg[vTap2x]__0\(4),
      I2 => Kernel_1_X(4),
      I3 => \tpd3_reg[vTap2x]__0\(5),
      I4 => Kernel_1_X(3),
      I5 => \tpd3_reg[vTap2x]__0\(6),
      O => \mac3X[m3][14]_i_26_n_0\
    );
\mac3X[m3][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(5),
      I1 => \tpd3_reg[vTap2x]__0\(3),
      I2 => Kernel_1_X(4),
      I3 => \tpd3_reg[vTap2x]__0\(4),
      I4 => Kernel_1_X(3),
      I5 => \tpd3_reg[vTap2x]__0\(5),
      O => \mac3X[m3][14]_i_27_n_0\
    );
\mac3X[m3][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(5),
      I1 => \tpd3_reg[vTap2x]__0\(2),
      I2 => Kernel_1_X(4),
      I3 => \tpd3_reg[vTap2x]__0\(3),
      I4 => Kernel_1_X(3),
      I5 => \tpd3_reg[vTap2x]__0\(4),
      O => \mac3X[m3][14]_i_28_n_0\
    );
\mac3X[m3][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(5),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      I2 => Kernel_1_X(4),
      I3 => \tpd3_reg[vTap2x]__0\(2),
      I4 => Kernel_1_X(3),
      I5 => \tpd3_reg[vTap2x]__0\(3),
      O => \mac3X[m3][14]_i_29_n_0\
    );
\mac3X[m3][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m3][16]_i_8_n_6\,
      I1 => \mac3X_reg[m3][16]_i_5_n_6\,
      O => \mac3X[m3][14]_i_3_n_0\
    );
\mac3X[m3][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m3][14]_i_26_n_0\,
      I1 => Kernel_1_X(4),
      I2 => \tpd3_reg[vTap2x]__0\(6),
      I3 => \mac3X[m3][14]_i_34_n_0\,
      I4 => \tpd3_reg[vTap2x]__0\(7),
      I5 => Kernel_1_X(3),
      O => \mac3X[m3][14]_i_30_n_0\
    );
\mac3X[m3][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m3][14]_i_27_n_0\,
      I1 => Kernel_1_X(4),
      I2 => \tpd3_reg[vTap2x]__0\(5),
      I3 => \mac3X[m3][14]_i_35_n_0\,
      I4 => \tpd3_reg[vTap2x]__0\(6),
      I5 => Kernel_1_X(3),
      O => \mac3X[m3][14]_i_31_n_0\
    );
\mac3X[m3][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m3][14]_i_28_n_0\,
      I1 => Kernel_1_X(4),
      I2 => \tpd3_reg[vTap2x]__0\(4),
      I3 => \mac3X[m3][14]_i_36_n_0\,
      I4 => \tpd3_reg[vTap2x]__0\(5),
      I5 => Kernel_1_X(3),
      O => \mac3X[m3][14]_i_32_n_0\
    );
\mac3X[m3][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3X[m3][14]_i_29_n_0\,
      I1 => Kernel_1_X(4),
      I2 => \tpd3_reg[vTap2x]__0\(3),
      I3 => \mac3X[m3][14]_i_37_n_0\,
      I4 => \tpd3_reg[vTap2x]__0\(4),
      I5 => Kernel_1_X(3),
      O => \mac3X[m3][14]_i_33_n_0\
    );
\mac3X[m3][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(5),
      I1 => Kernel_1_X(5),
      O => \mac3X[m3][14]_i_34_n_0\
    );
\mac3X[m3][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(4),
      I1 => Kernel_1_X(5),
      O => \mac3X[m3][14]_i_35_n_0\
    );
\mac3X[m3][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(3),
      I1 => Kernel_1_X(5),
      O => \mac3X[m3][14]_i_36_n_0\
    );
\mac3X[m3][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(2),
      I1 => Kernel_1_X(5),
      O => \mac3X[m3][14]_i_37_n_0\
    );
\mac3X[m3][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m3][16]_i_5_n_7\,
      I1 => \mac3X_reg[m3][16]_i_8_n_7\,
      I2 => \mac3X_reg[m3][14]_i_10_n_0\,
      O => \mac3X[m3][14]_i_4_n_0\
    );
\mac3X[m3][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m3][14]_i_11_n_4\,
      I1 => \mac3X_reg[m3][14]_i_12_n_4\,
      I2 => \mac3X_reg[m3][14]_i_10_n_5\,
      O => \mac3X[m3][14]_i_5_n_0\
    );
\mac3X[m3][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3X_reg[m3][16]_i_8_n_5\,
      I1 => \mac3X_reg[m3][16]_i_5_n_5\,
      I2 => \mac3X_reg[m3][16]_i_5_n_4\,
      I3 => \mac3X_reg[m3][16]_i_8_n_0\,
      O => \mac3X[m3][14]_i_6_n_0\
    );
\mac3X[m3][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3X_reg[m3][16]_i_8_n_6\,
      I1 => \mac3X_reg[m3][16]_i_5_n_6\,
      I2 => \mac3X_reg[m3][16]_i_5_n_5\,
      I3 => \mac3X_reg[m3][16]_i_8_n_5\,
      O => \mac3X[m3][14]_i_7_n_0\
    );
\mac3X[m3][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac3X_reg[m3][14]_i_10_n_0\,
      I1 => \mac3X_reg[m3][16]_i_8_n_7\,
      I2 => \mac3X_reg[m3][16]_i_5_n_7\,
      I3 => \mac3X_reg[m3][16]_i_5_n_6\,
      I4 => \mac3X_reg[m3][16]_i_8_n_6\,
      O => \mac3X[m3][14]_i_8_n_0\
    );
\mac3X[m3][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X[m3][14]_i_5_n_0\,
      I1 => \mac3X_reg[m3][16]_i_8_n_7\,
      I2 => \mac3X_reg[m3][16]_i_5_n_7\,
      I3 => \mac3X_reg[m3][14]_i_10_n_0\,
      O => \mac3X[m3][14]_i_9_n_0\
    );
\mac3X[m3][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_X(7),
      I1 => \tpd3_reg[vTap2x]__0\(5),
      I2 => Kernel_1_X(6),
      I3 => \tpd3_reg[vTap2x]__0\(6),
      O => \mac3X[m3][16]_i_10_n_0\
    );
\mac3X[m3][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_X(7),
      I1 => \tpd3_reg[vTap2x]__0\(4),
      I2 => Kernel_1_X(6),
      I3 => \tpd3_reg[vTap2x]__0\(5),
      O => \mac3X[m3][16]_i_11_n_0\
    );
\mac3X[m3][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_X(7),
      I1 => \tpd3_reg[vTap2x]__0\(3),
      I2 => Kernel_1_X(6),
      I3 => \tpd3_reg[vTap2x]__0\(4),
      O => \mac3X[m3][16]_i_12_n_0\
    );
\mac3X[m3][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_1_X(6),
      I1 => \tpd3_reg[vTap2x]__0\(6),
      I2 => Kernel_1_X(7),
      I3 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][16]_i_13_n_0\
    );
\mac3X[m3][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(5),
      I1 => \tpd3_reg[vTap2x]__0\(6),
      I2 => Kernel_1_X(7),
      I3 => \tpd3_reg[vTap2x]__0\(7),
      I4 => Kernel_1_X(6),
      O => \mac3X[m3][16]_i_14_n_0\
    );
\mac3X[m3][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(4),
      I1 => \tpd3_reg[vTap2x]__0\(5),
      I2 => Kernel_1_X(7),
      I3 => \tpd3_reg[vTap2x]__0\(6),
      I4 => Kernel_1_X(6),
      O => \mac3X[m3][16]_i_15_n_0\
    );
\mac3X[m3][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(3),
      I1 => \tpd3_reg[vTap2x]__0\(4),
      I2 => Kernel_1_X(7),
      I3 => \tpd3_reg[vTap2x]__0\(5),
      I4 => Kernel_1_X(6),
      O => \mac3X[m3][16]_i_16_n_0\
    );
\mac3X[m3][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_1_X(5),
      I1 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][16]_i_17_n_0\
    );
\mac3X[m3][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_1_X(5),
      I1 => \tpd3_reg[vTap2x]__0\(6),
      I2 => Kernel_1_X(4),
      I3 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][16]_i_18_n_0\
    );
\mac3X[m3][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_X(5),
      I1 => \tpd3_reg[vTap2x]__0\(5),
      I2 => Kernel_1_X(4),
      I3 => \tpd3_reg[vTap2x]__0\(6),
      I4 => Kernel_1_X(3),
      I5 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][16]_i_19_n_0\
    );
\mac3X[m3][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(7),
      I1 => Kernel_1_X(5),
      O => \mac3X[m3][16]_i_20_n_0\
    );
\mac3X[m3][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_1_X(4),
      I1 => \tpd3_reg[vTap2x]__0\(6),
      I2 => Kernel_1_X(5),
      I3 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][16]_i_21_n_0\
    );
\mac3X[m3][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_1_X(3),
      I1 => \tpd3_reg[vTap2x]__0\(5),
      I2 => \tpd3_reg[vTap2x]__0\(6),
      I3 => Kernel_1_X(5),
      I4 => \tpd3_reg[vTap2x]__0\(7),
      I5 => Kernel_1_X(4),
      O => \mac3X[m3][16]_i_22_n_0\
    );
\mac3X[m3][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac3X_reg[m3][16]_i_2_n_6\,
      O => \mac3X[m3][16]_i_3_n_0\
    );
\mac3X[m3][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac3X_reg[m3][16]_i_8_n_0\,
      I1 => \mac3X_reg[m3][16]_i_5_n_4\,
      I2 => \mac3X_reg[m3][16]_i_2_n_7\,
      O => \mac3X[m3][16]_i_4_n_0\
    );
\mac3X[m3][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(7),
      I1 => Kernel_1_X(7),
      O => \mac3X[m3][16]_i_6_n_0\
    );
\mac3X[m3][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(7),
      I1 => Kernel_1_X(7),
      O => \mac3X[m3][16]_i_7_n_0\
    );
\mac3X[m3][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_X(7),
      I1 => \tpd3_reg[vTap2x]__0\(6),
      I2 => Kernel_1_X(6),
      I3 => \tpd3_reg[vTap2x]__0\(7),
      O => \mac3X[m3][16]_i_9_n_0\
    );
\mac3X[m3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_1_X(1),
      I1 => \tpd3_reg[vTap2x]__0\(2),
      I2 => Kernel_1_X(2),
      I3 => \tpd3_reg[vTap2x]__0\(1),
      I4 => \tpd3_reg[vTap2x]__0\(3),
      I5 => Kernel_1_X(0),
      O => \mac3X[m3][2]_i_2_n_0\
    );
\mac3X[m3][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_X(1),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      I2 => Kernel_1_X(2),
      I3 => \tpd3_reg[vTap2x]__0\(0),
      O => \mac3X[m3][2]_i_3_n_0\
    );
\mac3X[m3][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_1_X(0),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      O => \mac3X[m3][2]_i_4_n_0\
    );
\mac3X[m3][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(2),
      I1 => \mac3X[m3][2]_i_9_n_0\,
      I2 => \tpd3_reg[vTap2x]__0\(1),
      I3 => Kernel_1_X(1),
      I4 => \tpd3_reg[vTap2x]__0\(0),
      I5 => Kernel_1_X(2),
      O => \mac3X[m3][2]_i_5_n_0\
    );
\mac3X[m3][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(0),
      I1 => Kernel_1_X(2),
      I2 => \tpd3_reg[vTap2x]__0\(1),
      I3 => Kernel_1_X(1),
      I4 => Kernel_1_X(0),
      I5 => \tpd3_reg[vTap2x]__0\(2),
      O => \mac3X[m3][2]_i_6_n_0\
    );
\mac3X[m3][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_X(0),
      I1 => \tpd3_reg[vTap2x]__0\(1),
      I2 => Kernel_1_X(1),
      I3 => \tpd3_reg[vTap2x]__0\(0),
      O => \mac3X[m3][2]_i_7_n_0\
    );
\mac3X[m3][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(0),
      I1 => Kernel_1_X(0),
      O => \mac3X[m3][2]_i_8_n_0\
    );
\mac3X[m3][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd3_reg[vTap2x]__0\(3),
      I1 => Kernel_1_X(0),
      O => \mac3X[m3][2]_i_9_n_0\
    );
\mac3X[m3][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m3][10]_i_11_n_5\,
      I1 => \mac3X_reg[m3][10]_i_10_n_6\,
      O => \mac3X[m3][6]_i_2_n_0\
    );
\mac3X[m3][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m3][10]_i_10_n_7\,
      I1 => \mac3X_reg[m3][10]_i_11_n_6\,
      O => \mac3X[m3][6]_i_3_n_0\
    );
\mac3X[m3][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3X_reg[m3][2]_i_1_n_4\,
      I1 => \mac3X_reg[m3][10]_i_11_n_7\,
      O => \mac3X[m3][6]_i_4_n_0\
    );
\mac3X[m3][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_1_X(6),
      I1 => \tpd3_reg[vTap2x]__0\(0),
      I2 => \mac3X_reg[m3][10]_i_11_n_4\,
      I3 => \mac3X_reg[m3][10]_i_10_n_5\,
      I4 => \mac3X[m3][6]_i_2_n_0\,
      O => \mac3X[m3][6]_i_5_n_0\
    );
\mac3X[m3][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac3X_reg[m3][10]_i_11_n_5\,
      I1 => \mac3X_reg[m3][10]_i_10_n_6\,
      I2 => \mac3X_reg[m3][10]_i_10_n_7\,
      I3 => \mac3X_reg[m3][10]_i_11_n_6\,
      O => \mac3X[m3][6]_i_6_n_0\
    );
\mac3X[m3][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3X_reg[m3][2]_i_1_n_4\,
      I1 => \mac3X_reg[m3][10]_i_11_n_7\,
      I2 => \mac3X_reg[m3][10]_i_11_n_6\,
      I3 => \mac3X_reg[m3][10]_i_10_n_7\,
      O => \mac3X[m3][6]_i_7_n_0\
    );
\mac3X[m3][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac3X_reg[m3][2]_i_1_n_4\,
      I1 => \mac3X_reg[m3][10]_i_11_n_7\,
      O => \mac3X[m3][6]_i_8_n_0\
    );
\mac3X[mac][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][10]\,
      I1 => \mac3X_reg[m3]__0\(10),
      I2 => \mac3X_reg[m1]__0\(10),
      O => \mac3X[mac][11]_i_2_n_0\
    );
\mac3X[mac][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][9]\,
      I1 => \mac3X_reg[m3]__0\(9),
      I2 => \mac3X_reg[m1]__0\(9),
      O => \mac3X[mac][11]_i_3_n_0\
    );
\mac3X[mac][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][8]\,
      I1 => \mac3X_reg[m3]__0\(8),
      I2 => \mac3X_reg[m1]__0\(8),
      O => \mac3X[mac][11]_i_4_n_0\
    );
\mac3X[mac][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][7]\,
      I1 => \mac3X_reg[m3]__0\(7),
      I2 => \mac3X_reg[m1]__0\(7),
      O => \mac3X[mac][11]_i_5_n_0\
    );
\mac3X[mac][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][11]\,
      I1 => \mac3X_reg[m3]__0\(11),
      I2 => \mac3X_reg[m1]__0\(11),
      I3 => \mac3X[mac][11]_i_2_n_0\,
      O => \mac3X[mac][11]_i_6_n_0\
    );
\mac3X[mac][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][10]\,
      I1 => \mac3X_reg[m3]__0\(10),
      I2 => \mac3X_reg[m1]__0\(10),
      I3 => \mac3X[mac][11]_i_3_n_0\,
      O => \mac3X[mac][11]_i_7_n_0\
    );
\mac3X[mac][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][9]\,
      I1 => \mac3X_reg[m3]__0\(9),
      I2 => \mac3X_reg[m1]__0\(9),
      I3 => \mac3X[mac][11]_i_4_n_0\,
      O => \mac3X[mac][11]_i_8_n_0\
    );
\mac3X[mac][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][8]\,
      I1 => \mac3X_reg[m3]__0\(8),
      I2 => \mac3X_reg[m1]__0\(8),
      I3 => \mac3X[mac][11]_i_5_n_0\,
      O => \mac3X[mac][11]_i_9_n_0\
    );
\mac3X[mac][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][14]\,
      I1 => \mac3X_reg[m3]__0\(14),
      I2 => \mac3X_reg[m1]__0\(14),
      O => \mac3X[mac][15]_i_2_n_0\
    );
\mac3X[mac][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][13]\,
      I1 => \mac3X_reg[m3]__0\(13),
      I2 => \mac3X_reg[m1]__0\(13),
      O => \mac3X[mac][15]_i_3_n_0\
    );
\mac3X[mac][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][12]\,
      I1 => \mac3X_reg[m3]__0\(12),
      I2 => \mac3X_reg[m1]__0\(12),
      O => \mac3X[mac][15]_i_4_n_0\
    );
\mac3X[mac][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][11]\,
      I1 => \mac3X_reg[m3]__0\(11),
      I2 => \mac3X_reg[m1]__0\(11),
      O => \mac3X[mac][15]_i_5_n_0\
    );
\mac3X[mac][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X[mac][15]_i_2_n_0\,
      I1 => \mac3X_reg[m3]__0\(15),
      I2 => \mac3X_reg[m_n_0_2][15]\,
      I3 => \mac3X_reg[m1]__0\(15),
      O => \mac3X[mac][15]_i_6_n_0\
    );
\mac3X[mac][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][14]\,
      I1 => \mac3X_reg[m3]__0\(14),
      I2 => \mac3X_reg[m1]__0\(14),
      I3 => \mac3X[mac][15]_i_3_n_0\,
      O => \mac3X[mac][15]_i_7_n_0\
    );
\mac3X[mac][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][13]\,
      I1 => \mac3X_reg[m3]__0\(13),
      I2 => \mac3X_reg[m1]__0\(13),
      I3 => \mac3X[mac][15]_i_4_n_0\,
      O => \mac3X[mac][15]_i_8_n_0\
    );
\mac3X[mac][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][12]\,
      I1 => \mac3X_reg[m3]__0\(12),
      I2 => \mac3X_reg[m1]__0\(12),
      I3 => \mac3X[mac][15]_i_5_n_0\,
      O => \mac3X[mac][15]_i_9_n_0\
    );
\mac3X[mac][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \mac3X_reg[m1]__0\(15),
      I1 => \mac3X_reg[m3]__0\(15),
      I2 => \mac3X_reg[m_n_0_2][15]\,
      I3 => \mac3X_reg[m3]__0\(16),
      I4 => \mac3X_reg[m_n_0_2][16]\,
      I5 => \mac3X_reg[m1]__0\(16),
      O => \mac3X[mac][16]_i_2_n_0\
    );
\mac3X[mac][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][2]\,
      I1 => \mac3X_reg[m3]__0\(2),
      I2 => \mac3X_reg[m1]__0\(2),
      O => \mac3X[mac][3]_i_2_n_0\
    );
\mac3X[mac][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][1]\,
      I1 => \mac3X_reg[m3]__0\(1),
      I2 => \mac3X_reg[m1]__0\(1),
      O => \mac3X[mac][3]_i_3_n_0\
    );
\mac3X[mac][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][0]\,
      I1 => \mac3X_reg[m3]__0\(0),
      I2 => \mac3X_reg[m1]__0\(0),
      O => \mac3X[mac][3]_i_4_n_0\
    );
\mac3X[mac][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][3]\,
      I1 => \mac3X_reg[m3]__0\(3),
      I2 => \mac3X_reg[m1]__0\(3),
      I3 => \mac3X[mac][3]_i_2_n_0\,
      O => \mac3X[mac][3]_i_5_n_0\
    );
\mac3X[mac][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][2]\,
      I1 => \mac3X_reg[m3]__0\(2),
      I2 => \mac3X_reg[m1]__0\(2),
      I3 => \mac3X[mac][3]_i_3_n_0\,
      O => \mac3X[mac][3]_i_6_n_0\
    );
\mac3X[mac][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][1]\,
      I1 => \mac3X_reg[m3]__0\(1),
      I2 => \mac3X_reg[m1]__0\(1),
      I3 => \mac3X[mac][3]_i_4_n_0\,
      O => \mac3X[mac][3]_i_7_n_0\
    );
\mac3X[mac][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][0]\,
      I1 => \mac3X_reg[m3]__0\(0),
      I2 => \mac3X_reg[m1]__0\(0),
      O => \mac3X[mac][3]_i_8_n_0\
    );
\mac3X[mac][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][6]\,
      I1 => \mac3X_reg[m3]__0\(6),
      I2 => \mac3X_reg[m1]__0\(6),
      O => \mac3X[mac][7]_i_2_n_0\
    );
\mac3X[mac][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][5]\,
      I1 => \mac3X_reg[m3]__0\(5),
      I2 => \mac3X_reg[m1]__0\(5),
      O => \mac3X[mac][7]_i_3_n_0\
    );
\mac3X[mac][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][4]\,
      I1 => \mac3X_reg[m3]__0\(4),
      I2 => \mac3X_reg[m1]__0\(4),
      O => \mac3X[mac][7]_i_4_n_0\
    );
\mac3X[mac][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][3]\,
      I1 => \mac3X_reg[m3]__0\(3),
      I2 => \mac3X_reg[m1]__0\(3),
      O => \mac3X[mac][7]_i_5_n_0\
    );
\mac3X[mac][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][7]\,
      I1 => \mac3X_reg[m3]__0\(7),
      I2 => \mac3X_reg[m1]__0\(7),
      I3 => \mac3X[mac][7]_i_2_n_0\,
      O => \mac3X[mac][7]_i_6_n_0\
    );
\mac3X[mac][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][6]\,
      I1 => \mac3X_reg[m3]__0\(6),
      I2 => \mac3X_reg[m1]__0\(6),
      I3 => \mac3X[mac][7]_i_3_n_0\,
      O => \mac3X[mac][7]_i_7_n_0\
    );
\mac3X[mac][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][5]\,
      I1 => \mac3X_reg[m3]__0\(5),
      I2 => \mac3X_reg[m1]__0\(5),
      I3 => \mac3X[mac][7]_i_4_n_0\,
      O => \mac3X[mac][7]_i_8_n_0\
    );
\mac3X[mac][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3X_reg[m_n_0_2][4]\,
      I1 => \mac3X_reg[m3]__0\(4),
      I2 => \mac3X_reg[m1]__0\(4),
      I3 => \mac3X[mac][7]_i_5_n_0\,
      O => \mac3X[mac][7]_i_9_n_0\
    );
\mac3X_reg[m1][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(0),
      Q => \mac3X_reg[m1]__0\(0)
    );
\mac3X_reg[m1][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(10),
      Q => \mac3X_reg[m1]__0\(10)
    );
\mac3X_reg[m1][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m1][6]_i_1_n_0\,
      CO(3) => \mac3X_reg[m1][10]_i_1_n_0\,
      CO(2) => \mac3X_reg[m1][10]_i_1_n_1\,
      CO(1) => \mac3X_reg[m1][10]_i_1_n_2\,
      CO(0) => \mac3X_reg[m1][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m1][10]_i_2_n_0\,
      DI(2) => \mac3X[m1][10]_i_3_n_0\,
      DI(1) => \mac3X[m1][10]_i_4_n_0\,
      DI(0) => \mac3X[m1][10]_i_5_n_0\,
      O(3 downto 0) => \mac3X_reg[m1]0\(10 downto 7),
      S(3) => \mac3X[m1][10]_i_6_n_0\,
      S(2) => \mac3X[m1][10]_i_7_n_0\,
      S(1) => \mac3X[m1][10]_i_8_n_0\,
      S(0) => \mac3X[m1][10]_i_9_n_0\
    );
\mac3X_reg[m1][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m1][2]_i_1_n_0\,
      CO(3) => \mac3X_reg[m1][10]_i_10_n_0\,
      CO(2) => \mac3X_reg[m1][10]_i_10_n_1\,
      CO(1) => \mac3X_reg[m1][10]_i_10_n_2\,
      CO(0) => \mac3X_reg[m1][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m1][10]_i_12_n_0\,
      DI(2) => \mac3X[m1][10]_i_13_n_0\,
      DI(1) => \mac3X[m1][10]_i_14_n_0\,
      DI(0) => \mac3X[m1][10]_i_15_n_0\,
      O(3) => \mac3X_reg[m1][10]_i_10_n_4\,
      O(2) => \mac3X_reg[m1][10]_i_10_n_5\,
      O(1) => \mac3X_reg[m1][10]_i_10_n_6\,
      O(0) => \mac3X_reg[m1][10]_i_10_n_7\,
      S(3) => \mac3X[m1][10]_i_16_n_0\,
      S(2) => \mac3X[m1][10]_i_17_n_0\,
      S(1) => \mac3X[m1][10]_i_18_n_0\,
      S(0) => \mac3X[m1][10]_i_19_n_0\
    );
\mac3X_reg[m1][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m1][10]_i_11_n_0\,
      CO(2) => \mac3X_reg[m1][10]_i_11_n_1\,
      CO(1) => \mac3X_reg[m1][10]_i_11_n_2\,
      CO(0) => \mac3X_reg[m1][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m1][10]_i_20_n_0\,
      DI(2) => \mac3X[m1][10]_i_21_n_0\,
      DI(1) => \mac3X[m1][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[m1][10]_i_11_n_4\,
      O(2) => \mac3X_reg[m1][10]_i_11_n_5\,
      O(1) => \mac3X_reg[m1][10]_i_11_n_6\,
      O(0) => \mac3X_reg[m1][10]_i_11_n_7\,
      S(3) => \mac3X[m1][10]_i_23_n_0\,
      S(2) => \mac3X[m1][10]_i_24_n_0\,
      S(1) => \mac3X[m1][10]_i_25_n_0\,
      S(0) => \mac3X[m1][10]_i_26_n_0\
    );
\mac3X_reg[m1][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(11),
      Q => \mac3X_reg[m1]__0\(11)
    );
\mac3X_reg[m1][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(12),
      Q => \mac3X_reg[m1]__0\(12)
    );
\mac3X_reg[m1][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(13),
      Q => \mac3X_reg[m1]__0\(13)
    );
\mac3X_reg[m1][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(14),
      Q => \mac3X_reg[m1]__0\(14)
    );
\mac3X_reg[m1][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m1][10]_i_1_n_0\,
      CO(3) => \mac3X_reg[m1][14]_i_1_n_0\,
      CO(2) => \mac3X_reg[m1][14]_i_1_n_1\,
      CO(1) => \mac3X_reg[m1][14]_i_1_n_2\,
      CO(0) => \mac3X_reg[m1][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m1][14]_i_2_n_0\,
      DI(2) => \mac3X[m1][14]_i_3_n_0\,
      DI(1) => \mac3X[m1][14]_i_4_n_0\,
      DI(0) => \mac3X[m1][14]_i_5_n_0\,
      O(3 downto 0) => \mac3X_reg[m1]0\(14 downto 11),
      S(3) => \mac3X[m1][14]_i_6_n_0\,
      S(2) => \mac3X[m1][14]_i_7_n_0\,
      S(1) => \mac3X[m1][14]_i_8_n_0\,
      S(0) => \mac3X[m1][14]_i_9_n_0\
    );
\mac3X_reg[m1][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m1][10]_i_10_n_0\,
      CO(3) => \mac3X_reg[m1][14]_i_10_n_0\,
      CO(2) => \NLW_mac3X_reg[m1][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac3X_reg[m1][14]_i_10_n_2\,
      CO(0) => \mac3X_reg[m1][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3X[m1][14]_i_13_n_0\,
      DI(1) => \mac3X[m1][14]_i_14_n_0\,
      DI(0) => \mac3X[m1][14]_i_15_n_0\,
      O(3) => \NLW_mac3X_reg[m1][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac3X_reg[m1][14]_i_10_n_5\,
      O(1) => \mac3X_reg[m1][14]_i_10_n_6\,
      O(0) => \mac3X_reg[m1][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac3X[m1][14]_i_16_n_0\,
      S(1) => \mac3X[m1][14]_i_17_n_0\,
      S(0) => \mac3X[m1][14]_i_18_n_0\
    );
\mac3X_reg[m1][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m1][14]_i_11_n_0\,
      CO(2) => \mac3X_reg[m1][14]_i_11_n_1\,
      CO(1) => \mac3X_reg[m1][14]_i_11_n_2\,
      CO(0) => \mac3X_reg[m1][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m1][14]_i_19_n_0\,
      DI(2) => \mac3X[m1][14]_i_20_n_0\,
      DI(1) => \mac3X[m1][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[m1][14]_i_11_n_4\,
      O(2) => \mac3X_reg[m1][14]_i_11_n_5\,
      O(1) => \mac3X_reg[m1][14]_i_11_n_6\,
      O(0) => \mac3X_reg[m1][14]_i_11_n_7\,
      S(3) => \mac3X[m1][14]_i_22_n_0\,
      S(2) => \mac3X[m1][14]_i_23_n_0\,
      S(1) => \mac3X[m1][14]_i_24_n_0\,
      S(0) => \mac3X[m1][14]_i_25_n_0\
    );
\mac3X_reg[m1][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m1][10]_i_11_n_0\,
      CO(3) => \mac3X_reg[m1][14]_i_12_n_0\,
      CO(2) => \mac3X_reg[m1][14]_i_12_n_1\,
      CO(1) => \mac3X_reg[m1][14]_i_12_n_2\,
      CO(0) => \mac3X_reg[m1][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m1][14]_i_26_n_0\,
      DI(2) => \mac3X[m1][14]_i_27_n_0\,
      DI(1) => \mac3X[m1][14]_i_28_n_0\,
      DI(0) => \mac3X[m1][14]_i_29_n_0\,
      O(3) => \mac3X_reg[m1][14]_i_12_n_4\,
      O(2) => \mac3X_reg[m1][14]_i_12_n_5\,
      O(1) => \mac3X_reg[m1][14]_i_12_n_6\,
      O(0) => \mac3X_reg[m1][14]_i_12_n_7\,
      S(3) => \mac3X[m1][14]_i_30_n_0\,
      S(2) => \mac3X[m1][14]_i_31_n_0\,
      S(1) => \mac3X[m1][14]_i_32_n_0\,
      S(0) => \mac3X[m1][14]_i_33_n_0\
    );
\mac3X_reg[m1][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(15),
      Q => \mac3X_reg[m1]__0\(15)
    );
\mac3X_reg[m1][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(16),
      Q => \mac3X_reg[m1]__0\(16)
    );
\mac3X_reg[m1][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m1][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac3X_reg[m1][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3X_reg[m1][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3X_reg[m1][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac3X_reg[m1][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac3X_reg[m1]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac3X[m1][16]_i_3_n_0\,
      S(0) => \mac3X[m1][16]_i_4_n_0\
    );
\mac3X_reg[m1][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m1][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac3X_reg[m1][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3X_reg[m1][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3X[m1][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac3X_reg[m1][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac3X_reg[m1][16]_i_2_n_6\,
      O(0) => \mac3X_reg[m1][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac3X[m1][16]_i_7_n_0\
    );
\mac3X_reg[m1][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m1][14]_i_11_n_0\,
      CO(3) => \mac3X_reg[m1][16]_i_5_n_0\,
      CO(2) => \mac3X_reg[m1][16]_i_5_n_1\,
      CO(1) => \mac3X_reg[m1][16]_i_5_n_2\,
      CO(0) => \mac3X_reg[m1][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m1][16]_i_9_n_0\,
      DI(2) => \mac3X[m1][16]_i_10_n_0\,
      DI(1) => \mac3X[m1][16]_i_11_n_0\,
      DI(0) => \mac3X[m1][16]_i_12_n_0\,
      O(3) => \mac3X_reg[m1][16]_i_5_n_4\,
      O(2) => \mac3X_reg[m1][16]_i_5_n_5\,
      O(1) => \mac3X_reg[m1][16]_i_5_n_6\,
      O(0) => \mac3X_reg[m1][16]_i_5_n_7\,
      S(3) => \mac3X[m1][16]_i_13_n_0\,
      S(2) => \mac3X[m1][16]_i_14_n_0\,
      S(1) => \mac3X[m1][16]_i_15_n_0\,
      S(0) => \mac3X[m1][16]_i_16_n_0\
    );
\mac3X_reg[m1][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m1][14]_i_12_n_0\,
      CO(3) => \mac3X_reg[m1][16]_i_8_n_0\,
      CO(2) => \NLW_mac3X_reg[m1][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac3X_reg[m1][16]_i_8_n_2\,
      CO(0) => \mac3X_reg[m1][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3X[m1][16]_i_17_n_0\,
      DI(1) => \mac3X[m1][16]_i_18_n_0\,
      DI(0) => \mac3X[m1][16]_i_19_n_0\,
      O(3) => \NLW_mac3X_reg[m1][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac3X_reg[m1][16]_i_8_n_5\,
      O(1) => \mac3X_reg[m1][16]_i_8_n_6\,
      O(0) => \mac3X_reg[m1][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac3X[m1][16]_i_20_n_0\,
      S(1) => \mac3X[m1][16]_i_21_n_0\,
      S(0) => \mac3X[m1][16]_i_22_n_0\
    );
\mac3X_reg[m1][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(1),
      Q => \mac3X_reg[m1]__0\(1)
    );
\mac3X_reg[m1][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(2),
      Q => \mac3X_reg[m1]__0\(2)
    );
\mac3X_reg[m1][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m1][2]_i_1_n_0\,
      CO(2) => \mac3X_reg[m1][2]_i_1_n_1\,
      CO(1) => \mac3X_reg[m1][2]_i_1_n_2\,
      CO(0) => \mac3X_reg[m1][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m1][2]_i_2_n_0\,
      DI(2) => \mac3X[m1][2]_i_3_n_0\,
      DI(1) => \mac3X[m1][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[m1][2]_i_1_n_4\,
      O(2 downto 0) => \mac3X_reg[m1]0\(2 downto 0),
      S(3) => \mac3X[m1][2]_i_5_n_0\,
      S(2) => \mac3X[m1][2]_i_6_n_0\,
      S(1) => \mac3X[m1][2]_i_7_n_0\,
      S(0) => \mac3X[m1][2]_i_8_n_0\
    );
\mac3X_reg[m1][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(3),
      Q => \mac3X_reg[m1]__0\(3)
    );
\mac3X_reg[m1][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(4),
      Q => \mac3X_reg[m1]__0\(4)
    );
\mac3X_reg[m1][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(5),
      Q => \mac3X_reg[m1]__0\(5)
    );
\mac3X_reg[m1][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(6),
      Q => \mac3X_reg[m1]__0\(6)
    );
\mac3X_reg[m1][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m1][6]_i_1_n_0\,
      CO(2) => \mac3X_reg[m1][6]_i_1_n_1\,
      CO(1) => \mac3X_reg[m1][6]_i_1_n_2\,
      CO(0) => \mac3X_reg[m1][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m1][6]_i_2_n_0\,
      DI(2) => \mac3X[m1][6]_i_3_n_0\,
      DI(1) => \mac3X[m1][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac3X_reg[m1]0\(6 downto 3),
      S(3) => \mac3X[m1][6]_i_5_n_0\,
      S(2) => \mac3X[m1][6]_i_6_n_0\,
      S(1) => \mac3X[m1][6]_i_7_n_0\,
      S(0) => \mac3X[m1][6]_i_8_n_0\
    );
\mac3X_reg[m1][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(7),
      Q => \mac3X_reg[m1]__0\(7)
    );
\mac3X_reg[m1][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(8),
      Q => \mac3X_reg[m1]__0\(8)
    );
\mac3X_reg[m1][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m1]0\(9),
      Q => \mac3X_reg[m1]__0\(9)
    );
\mac3X_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(0),
      Q => \mac3X_reg[m_n_0_2][0]\
    );
\mac3X_reg[m2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(10),
      Q => \mac3X_reg[m_n_0_2][10]\
    );
\mac3X_reg[m2][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m2][6]_i_1_n_0\,
      CO(3) => \mac3X_reg[m2][10]_i_1_n_0\,
      CO(2) => \mac3X_reg[m2][10]_i_1_n_1\,
      CO(1) => \mac3X_reg[m2][10]_i_1_n_2\,
      CO(0) => \mac3X_reg[m2][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m2][10]_i_2_n_0\,
      DI(2) => \mac3X[m2][10]_i_3_n_0\,
      DI(1) => \mac3X[m2][10]_i_4_n_0\,
      DI(0) => \mac3X[m2][10]_i_5_n_0\,
      O(3 downto 0) => \mac3X_reg[m2]0\(10 downto 7),
      S(3) => \mac3X[m2][10]_i_6_n_0\,
      S(2) => \mac3X[m2][10]_i_7_n_0\,
      S(1) => \mac3X[m2][10]_i_8_n_0\,
      S(0) => \mac3X[m2][10]_i_9_n_0\
    );
\mac3X_reg[m2][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m2][2]_i_1_n_0\,
      CO(3) => \mac3X_reg[m2][10]_i_10_n_0\,
      CO(2) => \mac3X_reg[m2][10]_i_10_n_1\,
      CO(1) => \mac3X_reg[m2][10]_i_10_n_2\,
      CO(0) => \mac3X_reg[m2][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m2][10]_i_12_n_0\,
      DI(2) => \mac3X[m2][10]_i_13_n_0\,
      DI(1) => \mac3X[m2][10]_i_14_n_0\,
      DI(0) => \mac3X[m2][10]_i_15_n_0\,
      O(3) => \mac3X_reg[m2][10]_i_10_n_4\,
      O(2) => \mac3X_reg[m2][10]_i_10_n_5\,
      O(1) => \mac3X_reg[m2][10]_i_10_n_6\,
      O(0) => \mac3X_reg[m2][10]_i_10_n_7\,
      S(3) => \mac3X[m2][10]_i_16_n_0\,
      S(2) => \mac3X[m2][10]_i_17_n_0\,
      S(1) => \mac3X[m2][10]_i_18_n_0\,
      S(0) => \mac3X[m2][10]_i_19_n_0\
    );
\mac3X_reg[m2][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m2][10]_i_11_n_0\,
      CO(2) => \mac3X_reg[m2][10]_i_11_n_1\,
      CO(1) => \mac3X_reg[m2][10]_i_11_n_2\,
      CO(0) => \mac3X_reg[m2][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m2][10]_i_20_n_0\,
      DI(2) => \mac3X[m2][10]_i_21_n_0\,
      DI(1) => \mac3X[m2][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[m2][10]_i_11_n_4\,
      O(2) => \mac3X_reg[m2][10]_i_11_n_5\,
      O(1) => \mac3X_reg[m2][10]_i_11_n_6\,
      O(0) => \mac3X_reg[m2][10]_i_11_n_7\,
      S(3) => \mac3X[m2][10]_i_23_n_0\,
      S(2) => \mac3X[m2][10]_i_24_n_0\,
      S(1) => \mac3X[m2][10]_i_25_n_0\,
      S(0) => \mac3X[m2][10]_i_26_n_0\
    );
\mac3X_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(11),
      Q => \mac3X_reg[m_n_0_2][11]\
    );
\mac3X_reg[m2][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(12),
      Q => \mac3X_reg[m_n_0_2][12]\
    );
\mac3X_reg[m2][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(13),
      Q => \mac3X_reg[m_n_0_2][13]\
    );
\mac3X_reg[m2][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(14),
      Q => \mac3X_reg[m_n_0_2][14]\
    );
\mac3X_reg[m2][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m2][10]_i_1_n_0\,
      CO(3) => \mac3X_reg[m2][14]_i_1_n_0\,
      CO(2) => \mac3X_reg[m2][14]_i_1_n_1\,
      CO(1) => \mac3X_reg[m2][14]_i_1_n_2\,
      CO(0) => \mac3X_reg[m2][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m2][14]_i_2_n_0\,
      DI(2) => \mac3X[m2][14]_i_3_n_0\,
      DI(1) => \mac3X[m2][14]_i_4_n_0\,
      DI(0) => \mac3X[m2][14]_i_5_n_0\,
      O(3 downto 0) => \mac3X_reg[m2]0\(14 downto 11),
      S(3) => \mac3X[m2][14]_i_6_n_0\,
      S(2) => \mac3X[m2][14]_i_7_n_0\,
      S(1) => \mac3X[m2][14]_i_8_n_0\,
      S(0) => \mac3X[m2][14]_i_9_n_0\
    );
\mac3X_reg[m2][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m2][10]_i_10_n_0\,
      CO(3) => \mac3X_reg[m2][14]_i_10_n_0\,
      CO(2) => \NLW_mac3X_reg[m2][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac3X_reg[m2][14]_i_10_n_2\,
      CO(0) => \mac3X_reg[m2][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3X[m2][14]_i_13_n_0\,
      DI(1) => \mac3X[m2][14]_i_14_n_0\,
      DI(0) => \mac3X[m2][14]_i_15_n_0\,
      O(3) => \NLW_mac3X_reg[m2][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac3X_reg[m2][14]_i_10_n_5\,
      O(1) => \mac3X_reg[m2][14]_i_10_n_6\,
      O(0) => \mac3X_reg[m2][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac3X[m2][14]_i_16_n_0\,
      S(1) => \mac3X[m2][14]_i_17_n_0\,
      S(0) => \mac3X[m2][14]_i_18_n_0\
    );
\mac3X_reg[m2][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m2][14]_i_11_n_0\,
      CO(2) => \mac3X_reg[m2][14]_i_11_n_1\,
      CO(1) => \mac3X_reg[m2][14]_i_11_n_2\,
      CO(0) => \mac3X_reg[m2][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m2][14]_i_19_n_0\,
      DI(2) => \mac3X[m2][14]_i_20_n_0\,
      DI(1) => \mac3X[m2][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[m2][14]_i_11_n_4\,
      O(2) => \mac3X_reg[m2][14]_i_11_n_5\,
      O(1) => \mac3X_reg[m2][14]_i_11_n_6\,
      O(0) => \mac3X_reg[m2][14]_i_11_n_7\,
      S(3) => \mac3X[m2][14]_i_22_n_0\,
      S(2) => \mac3X[m2][14]_i_23_n_0\,
      S(1) => \mac3X[m2][14]_i_24_n_0\,
      S(0) => \mac3X[m2][14]_i_25_n_0\
    );
\mac3X_reg[m2][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m2][10]_i_11_n_0\,
      CO(3) => \mac3X_reg[m2][14]_i_12_n_0\,
      CO(2) => \mac3X_reg[m2][14]_i_12_n_1\,
      CO(1) => \mac3X_reg[m2][14]_i_12_n_2\,
      CO(0) => \mac3X_reg[m2][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m2][14]_i_26_n_0\,
      DI(2) => \mac3X[m2][14]_i_27_n_0\,
      DI(1) => \mac3X[m2][14]_i_28_n_0\,
      DI(0) => \mac3X[m2][14]_i_29_n_0\,
      O(3) => \mac3X_reg[m2][14]_i_12_n_4\,
      O(2) => \mac3X_reg[m2][14]_i_12_n_5\,
      O(1) => \mac3X_reg[m2][14]_i_12_n_6\,
      O(0) => \mac3X_reg[m2][14]_i_12_n_7\,
      S(3) => \mac3X[m2][14]_i_30_n_0\,
      S(2) => \mac3X[m2][14]_i_31_n_0\,
      S(1) => \mac3X[m2][14]_i_32_n_0\,
      S(0) => \mac3X[m2][14]_i_33_n_0\
    );
\mac3X_reg[m2][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(15),
      Q => \mac3X_reg[m_n_0_2][15]\
    );
\mac3X_reg[m2][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(16),
      Q => \mac3X_reg[m_n_0_2][16]\
    );
\mac3X_reg[m2][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m2][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac3X_reg[m2][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3X_reg[m2][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3X_reg[m2][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac3X_reg[m2][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac3X_reg[m2]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac3X[m2][16]_i_3_n_0\,
      S(0) => \mac3X[m2][16]_i_4_n_0\
    );
\mac3X_reg[m2][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m2][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac3X_reg[m2][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3X_reg[m2][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3X[m2][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac3X_reg[m2][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac3X_reg[m2][16]_i_2_n_6\,
      O(0) => \mac3X_reg[m2][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac3X[m2][16]_i_7_n_0\
    );
\mac3X_reg[m2][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m2][14]_i_11_n_0\,
      CO(3) => \mac3X_reg[m2][16]_i_5_n_0\,
      CO(2) => \mac3X_reg[m2][16]_i_5_n_1\,
      CO(1) => \mac3X_reg[m2][16]_i_5_n_2\,
      CO(0) => \mac3X_reg[m2][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m2][16]_i_9_n_0\,
      DI(2) => \mac3X[m2][16]_i_10_n_0\,
      DI(1) => \mac3X[m2][16]_i_11_n_0\,
      DI(0) => \mac3X[m2][16]_i_12_n_0\,
      O(3) => \mac3X_reg[m2][16]_i_5_n_4\,
      O(2) => \mac3X_reg[m2][16]_i_5_n_5\,
      O(1) => \mac3X_reg[m2][16]_i_5_n_6\,
      O(0) => \mac3X_reg[m2][16]_i_5_n_7\,
      S(3) => \mac3X[m2][16]_i_13_n_0\,
      S(2) => \mac3X[m2][16]_i_14_n_0\,
      S(1) => \mac3X[m2][16]_i_15_n_0\,
      S(0) => \mac3X[m2][16]_i_16_n_0\
    );
\mac3X_reg[m2][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m2][14]_i_12_n_0\,
      CO(3) => \mac3X_reg[m2][16]_i_8_n_0\,
      CO(2) => \NLW_mac3X_reg[m2][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac3X_reg[m2][16]_i_8_n_2\,
      CO(0) => \mac3X_reg[m2][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3X[m2][16]_i_17_n_0\,
      DI(1) => \mac3X[m2][16]_i_18_n_0\,
      DI(0) => \mac3X[m2][16]_i_19_n_0\,
      O(3) => \NLW_mac3X_reg[m2][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac3X_reg[m2][16]_i_8_n_5\,
      O(1) => \mac3X_reg[m2][16]_i_8_n_6\,
      O(0) => \mac3X_reg[m2][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac3X[m2][16]_i_20_n_0\,
      S(1) => \mac3X[m2][16]_i_21_n_0\,
      S(0) => \mac3X[m2][16]_i_22_n_0\
    );
\mac3X_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(1),
      Q => \mac3X_reg[m_n_0_2][1]\
    );
\mac3X_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(2),
      Q => \mac3X_reg[m_n_0_2][2]\
    );
\mac3X_reg[m2][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m2][2]_i_1_n_0\,
      CO(2) => \mac3X_reg[m2][2]_i_1_n_1\,
      CO(1) => \mac3X_reg[m2][2]_i_1_n_2\,
      CO(0) => \mac3X_reg[m2][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m2][2]_i_2_n_0\,
      DI(2) => \mac3X[m2][2]_i_3_n_0\,
      DI(1) => \mac3X[m2][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[m2][2]_i_1_n_4\,
      O(2 downto 0) => \mac3X_reg[m2]0\(2 downto 0),
      S(3) => \mac3X[m2][2]_i_5_n_0\,
      S(2) => \mac3X[m2][2]_i_6_n_0\,
      S(1) => \mac3X[m2][2]_i_7_n_0\,
      S(0) => \mac3X[m2][2]_i_8_n_0\
    );
\mac3X_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(3),
      Q => \mac3X_reg[m_n_0_2][3]\
    );
\mac3X_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(4),
      Q => \mac3X_reg[m_n_0_2][4]\
    );
\mac3X_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(5),
      Q => \mac3X_reg[m_n_0_2][5]\
    );
\mac3X_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(6),
      Q => \mac3X_reg[m_n_0_2][6]\
    );
\mac3X_reg[m2][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m2][6]_i_1_n_0\,
      CO(2) => \mac3X_reg[m2][6]_i_1_n_1\,
      CO(1) => \mac3X_reg[m2][6]_i_1_n_2\,
      CO(0) => \mac3X_reg[m2][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m2][6]_i_2_n_0\,
      DI(2) => \mac3X[m2][6]_i_3_n_0\,
      DI(1) => \mac3X[m2][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac3X_reg[m2]0\(6 downto 3),
      S(3) => \mac3X[m2][6]_i_5_n_0\,
      S(2) => \mac3X[m2][6]_i_6_n_0\,
      S(1) => \mac3X[m2][6]_i_7_n_0\,
      S(0) => \mac3X[m2][6]_i_8_n_0\
    );
\mac3X_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(7),
      Q => \mac3X_reg[m_n_0_2][7]\
    );
\mac3X_reg[m2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(8),
      Q => \mac3X_reg[m_n_0_2][8]\
    );
\mac3X_reg[m2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m2]0\(9),
      Q => \mac3X_reg[m_n_0_2][9]\
    );
\mac3X_reg[m3][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(0),
      Q => \mac3X_reg[m3]__0\(0)
    );
\mac3X_reg[m3][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(10),
      Q => \mac3X_reg[m3]__0\(10)
    );
\mac3X_reg[m3][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m3][6]_i_1_n_0\,
      CO(3) => \mac3X_reg[m3][10]_i_1_n_0\,
      CO(2) => \mac3X_reg[m3][10]_i_1_n_1\,
      CO(1) => \mac3X_reg[m3][10]_i_1_n_2\,
      CO(0) => \mac3X_reg[m3][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m3][10]_i_2_n_0\,
      DI(2) => \mac3X[m3][10]_i_3_n_0\,
      DI(1) => \mac3X[m3][10]_i_4_n_0\,
      DI(0) => \mac3X[m3][10]_i_5_n_0\,
      O(3 downto 0) => \mac3X_reg[m3]0\(10 downto 7),
      S(3) => \mac3X[m3][10]_i_6_n_0\,
      S(2) => \mac3X[m3][10]_i_7_n_0\,
      S(1) => \mac3X[m3][10]_i_8_n_0\,
      S(0) => \mac3X[m3][10]_i_9_n_0\
    );
\mac3X_reg[m3][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m3][2]_i_1_n_0\,
      CO(3) => \mac3X_reg[m3][10]_i_10_n_0\,
      CO(2) => \mac3X_reg[m3][10]_i_10_n_1\,
      CO(1) => \mac3X_reg[m3][10]_i_10_n_2\,
      CO(0) => \mac3X_reg[m3][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m3][10]_i_12_n_0\,
      DI(2) => \mac3X[m3][10]_i_13_n_0\,
      DI(1) => \mac3X[m3][10]_i_14_n_0\,
      DI(0) => \mac3X[m3][10]_i_15_n_0\,
      O(3) => \mac3X_reg[m3][10]_i_10_n_4\,
      O(2) => \mac3X_reg[m3][10]_i_10_n_5\,
      O(1) => \mac3X_reg[m3][10]_i_10_n_6\,
      O(0) => \mac3X_reg[m3][10]_i_10_n_7\,
      S(3) => \mac3X[m3][10]_i_16_n_0\,
      S(2) => \mac3X[m3][10]_i_17_n_0\,
      S(1) => \mac3X[m3][10]_i_18_n_0\,
      S(0) => \mac3X[m3][10]_i_19_n_0\
    );
\mac3X_reg[m3][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m3][10]_i_11_n_0\,
      CO(2) => \mac3X_reg[m3][10]_i_11_n_1\,
      CO(1) => \mac3X_reg[m3][10]_i_11_n_2\,
      CO(0) => \mac3X_reg[m3][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m3][10]_i_20_n_0\,
      DI(2) => \mac3X[m3][10]_i_21_n_0\,
      DI(1) => \mac3X[m3][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[m3][10]_i_11_n_4\,
      O(2) => \mac3X_reg[m3][10]_i_11_n_5\,
      O(1) => \mac3X_reg[m3][10]_i_11_n_6\,
      O(0) => \mac3X_reg[m3][10]_i_11_n_7\,
      S(3) => \mac3X[m3][10]_i_23_n_0\,
      S(2) => \mac3X[m3][10]_i_24_n_0\,
      S(1) => \mac3X[m3][10]_i_25_n_0\,
      S(0) => \mac3X[m3][10]_i_26_n_0\
    );
\mac3X_reg[m3][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(11),
      Q => \mac3X_reg[m3]__0\(11)
    );
\mac3X_reg[m3][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(12),
      Q => \mac3X_reg[m3]__0\(12)
    );
\mac3X_reg[m3][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(13),
      Q => \mac3X_reg[m3]__0\(13)
    );
\mac3X_reg[m3][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(14),
      Q => \mac3X_reg[m3]__0\(14)
    );
\mac3X_reg[m3][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m3][10]_i_1_n_0\,
      CO(3) => \mac3X_reg[m3][14]_i_1_n_0\,
      CO(2) => \mac3X_reg[m3][14]_i_1_n_1\,
      CO(1) => \mac3X_reg[m3][14]_i_1_n_2\,
      CO(0) => \mac3X_reg[m3][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m3][14]_i_2_n_0\,
      DI(2) => \mac3X[m3][14]_i_3_n_0\,
      DI(1) => \mac3X[m3][14]_i_4_n_0\,
      DI(0) => \mac3X[m3][14]_i_5_n_0\,
      O(3 downto 0) => \mac3X_reg[m3]0\(14 downto 11),
      S(3) => \mac3X[m3][14]_i_6_n_0\,
      S(2) => \mac3X[m3][14]_i_7_n_0\,
      S(1) => \mac3X[m3][14]_i_8_n_0\,
      S(0) => \mac3X[m3][14]_i_9_n_0\
    );
\mac3X_reg[m3][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m3][10]_i_10_n_0\,
      CO(3) => \mac3X_reg[m3][14]_i_10_n_0\,
      CO(2) => \NLW_mac3X_reg[m3][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac3X_reg[m3][14]_i_10_n_2\,
      CO(0) => \mac3X_reg[m3][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3X[m3][14]_i_13_n_0\,
      DI(1) => \mac3X[m3][14]_i_14_n_0\,
      DI(0) => \mac3X[m3][14]_i_15_n_0\,
      O(3) => \NLW_mac3X_reg[m3][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac3X_reg[m3][14]_i_10_n_5\,
      O(1) => \mac3X_reg[m3][14]_i_10_n_6\,
      O(0) => \mac3X_reg[m3][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac3X[m3][14]_i_16_n_0\,
      S(1) => \mac3X[m3][14]_i_17_n_0\,
      S(0) => \mac3X[m3][14]_i_18_n_0\
    );
\mac3X_reg[m3][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m3][14]_i_11_n_0\,
      CO(2) => \mac3X_reg[m3][14]_i_11_n_1\,
      CO(1) => \mac3X_reg[m3][14]_i_11_n_2\,
      CO(0) => \mac3X_reg[m3][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m3][14]_i_19_n_0\,
      DI(2) => \mac3X[m3][14]_i_20_n_0\,
      DI(1) => \mac3X[m3][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[m3][14]_i_11_n_4\,
      O(2) => \mac3X_reg[m3][14]_i_11_n_5\,
      O(1) => \mac3X_reg[m3][14]_i_11_n_6\,
      O(0) => \mac3X_reg[m3][14]_i_11_n_7\,
      S(3) => \mac3X[m3][14]_i_22_n_0\,
      S(2) => \mac3X[m3][14]_i_23_n_0\,
      S(1) => \mac3X[m3][14]_i_24_n_0\,
      S(0) => \mac3X[m3][14]_i_25_n_0\
    );
\mac3X_reg[m3][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m3][10]_i_11_n_0\,
      CO(3) => \mac3X_reg[m3][14]_i_12_n_0\,
      CO(2) => \mac3X_reg[m3][14]_i_12_n_1\,
      CO(1) => \mac3X_reg[m3][14]_i_12_n_2\,
      CO(0) => \mac3X_reg[m3][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m3][14]_i_26_n_0\,
      DI(2) => \mac3X[m3][14]_i_27_n_0\,
      DI(1) => \mac3X[m3][14]_i_28_n_0\,
      DI(0) => \mac3X[m3][14]_i_29_n_0\,
      O(3) => \mac3X_reg[m3][14]_i_12_n_4\,
      O(2) => \mac3X_reg[m3][14]_i_12_n_5\,
      O(1) => \mac3X_reg[m3][14]_i_12_n_6\,
      O(0) => \mac3X_reg[m3][14]_i_12_n_7\,
      S(3) => \mac3X[m3][14]_i_30_n_0\,
      S(2) => \mac3X[m3][14]_i_31_n_0\,
      S(1) => \mac3X[m3][14]_i_32_n_0\,
      S(0) => \mac3X[m3][14]_i_33_n_0\
    );
\mac3X_reg[m3][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(15),
      Q => \mac3X_reg[m3]__0\(15)
    );
\mac3X_reg[m3][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(16),
      Q => \mac3X_reg[m3]__0\(16)
    );
\mac3X_reg[m3][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m3][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac3X_reg[m3][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3X_reg[m3][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3X_reg[m3][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac3X_reg[m3][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac3X_reg[m3]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac3X[m3][16]_i_3_n_0\,
      S(0) => \mac3X[m3][16]_i_4_n_0\
    );
\mac3X_reg[m3][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m3][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac3X_reg[m3][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3X_reg[m3][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3X[m3][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac3X_reg[m3][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac3X_reg[m3][16]_i_2_n_6\,
      O(0) => \mac3X_reg[m3][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac3X[m3][16]_i_7_n_0\
    );
\mac3X_reg[m3][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m3][14]_i_11_n_0\,
      CO(3) => \mac3X_reg[m3][16]_i_5_n_0\,
      CO(2) => \mac3X_reg[m3][16]_i_5_n_1\,
      CO(1) => \mac3X_reg[m3][16]_i_5_n_2\,
      CO(0) => \mac3X_reg[m3][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m3][16]_i_9_n_0\,
      DI(2) => \mac3X[m3][16]_i_10_n_0\,
      DI(1) => \mac3X[m3][16]_i_11_n_0\,
      DI(0) => \mac3X[m3][16]_i_12_n_0\,
      O(3) => \mac3X_reg[m3][16]_i_5_n_4\,
      O(2) => \mac3X_reg[m3][16]_i_5_n_5\,
      O(1) => \mac3X_reg[m3][16]_i_5_n_6\,
      O(0) => \mac3X_reg[m3][16]_i_5_n_7\,
      S(3) => \mac3X[m3][16]_i_13_n_0\,
      S(2) => \mac3X[m3][16]_i_14_n_0\,
      S(1) => \mac3X[m3][16]_i_15_n_0\,
      S(0) => \mac3X[m3][16]_i_16_n_0\
    );
\mac3X_reg[m3][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[m3][14]_i_12_n_0\,
      CO(3) => \mac3X_reg[m3][16]_i_8_n_0\,
      CO(2) => \NLW_mac3X_reg[m3][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac3X_reg[m3][16]_i_8_n_2\,
      CO(0) => \mac3X_reg[m3][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3X[m3][16]_i_17_n_0\,
      DI(1) => \mac3X[m3][16]_i_18_n_0\,
      DI(0) => \mac3X[m3][16]_i_19_n_0\,
      O(3) => \NLW_mac3X_reg[m3][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac3X_reg[m3][16]_i_8_n_5\,
      O(1) => \mac3X_reg[m3][16]_i_8_n_6\,
      O(0) => \mac3X_reg[m3][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac3X[m3][16]_i_20_n_0\,
      S(1) => \mac3X[m3][16]_i_21_n_0\,
      S(0) => \mac3X[m3][16]_i_22_n_0\
    );
\mac3X_reg[m3][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(1),
      Q => \mac3X_reg[m3]__0\(1)
    );
\mac3X_reg[m3][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(2),
      Q => \mac3X_reg[m3]__0\(2)
    );
\mac3X_reg[m3][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m3][2]_i_1_n_0\,
      CO(2) => \mac3X_reg[m3][2]_i_1_n_1\,
      CO(1) => \mac3X_reg[m3][2]_i_1_n_2\,
      CO(0) => \mac3X_reg[m3][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m3][2]_i_2_n_0\,
      DI(2) => \mac3X[m3][2]_i_3_n_0\,
      DI(1) => \mac3X[m3][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[m3][2]_i_1_n_4\,
      O(2 downto 0) => \mac3X_reg[m3]0\(2 downto 0),
      S(3) => \mac3X[m3][2]_i_5_n_0\,
      S(2) => \mac3X[m3][2]_i_6_n_0\,
      S(1) => \mac3X[m3][2]_i_7_n_0\,
      S(0) => \mac3X[m3][2]_i_8_n_0\
    );
\mac3X_reg[m3][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(3),
      Q => \mac3X_reg[m3]__0\(3)
    );
\mac3X_reg[m3][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(4),
      Q => \mac3X_reg[m3]__0\(4)
    );
\mac3X_reg[m3][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(5),
      Q => \mac3X_reg[m3]__0\(5)
    );
\mac3X_reg[m3][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(6),
      Q => \mac3X_reg[m3]__0\(6)
    );
\mac3X_reg[m3][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[m3][6]_i_1_n_0\,
      CO(2) => \mac3X_reg[m3][6]_i_1_n_1\,
      CO(1) => \mac3X_reg[m3][6]_i_1_n_2\,
      CO(0) => \mac3X_reg[m3][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[m3][6]_i_2_n_0\,
      DI(2) => \mac3X[m3][6]_i_3_n_0\,
      DI(1) => \mac3X[m3][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac3X_reg[m3]0\(6 downto 3),
      S(3) => \mac3X[m3][6]_i_5_n_0\,
      S(2) => \mac3X[m3][6]_i_6_n_0\,
      S(1) => \mac3X[m3][6]_i_7_n_0\,
      S(0) => \mac3X[m3][6]_i_8_n_0\
    );
\mac3X_reg[m3][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(7),
      Q => \mac3X_reg[m3]__0\(7)
    );
\mac3X_reg[m3][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(8),
      Q => \mac3X_reg[m3]__0\(8)
    );
\mac3X_reg[m3][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[m3]0\(9),
      Q => \mac3X_reg[m3]__0\(9)
    );
\mac3X_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][3]_i_1_n_7\,
      Q => \mac3X_reg[mac]\(0)
    );
\mac3X_reg[mac][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][11]_i_1_n_5\,
      Q => \mac3X_reg[mac]\(10)
    );
\mac3X_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][11]_i_1_n_4\,
      Q => \mac3X_reg[mac]\(11)
    );
\mac3X_reg[mac][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[mac][7]_i_1_n_0\,
      CO(3) => \mac3X_reg[mac][11]_i_1_n_0\,
      CO(2) => \mac3X_reg[mac][11]_i_1_n_1\,
      CO(1) => \mac3X_reg[mac][11]_i_1_n_2\,
      CO(0) => \mac3X_reg[mac][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[mac][11]_i_2_n_0\,
      DI(2) => \mac3X[mac][11]_i_3_n_0\,
      DI(1) => \mac3X[mac][11]_i_4_n_0\,
      DI(0) => \mac3X[mac][11]_i_5_n_0\,
      O(3) => \mac3X_reg[mac][11]_i_1_n_4\,
      O(2) => \mac3X_reg[mac][11]_i_1_n_5\,
      O(1) => \mac3X_reg[mac][11]_i_1_n_6\,
      O(0) => \mac3X_reg[mac][11]_i_1_n_7\,
      S(3) => \mac3X[mac][11]_i_6_n_0\,
      S(2) => \mac3X[mac][11]_i_7_n_0\,
      S(1) => \mac3X[mac][11]_i_8_n_0\,
      S(0) => \mac3X[mac][11]_i_9_n_0\
    );
\mac3X_reg[mac][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][15]_i_1_n_7\,
      Q => \mac3X_reg[mac]\(12)
    );
\mac3X_reg[mac][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][15]_i_1_n_6\,
      Q => \mac3X_reg[mac]\(13)
    );
\mac3X_reg[mac][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][15]_i_1_n_5\,
      Q => \mac3X_reg[mac]\(14)
    );
\mac3X_reg[mac][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][15]_i_1_n_4\,
      Q => \mac3X_reg[mac]\(15)
    );
\mac3X_reg[mac][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[mac][11]_i_1_n_0\,
      CO(3) => \mac3X_reg[mac][15]_i_1_n_0\,
      CO(2) => \mac3X_reg[mac][15]_i_1_n_1\,
      CO(1) => \mac3X_reg[mac][15]_i_1_n_2\,
      CO(0) => \mac3X_reg[mac][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[mac][15]_i_2_n_0\,
      DI(2) => \mac3X[mac][15]_i_3_n_0\,
      DI(1) => \mac3X[mac][15]_i_4_n_0\,
      DI(0) => \mac3X[mac][15]_i_5_n_0\,
      O(3) => \mac3X_reg[mac][15]_i_1_n_4\,
      O(2) => \mac3X_reg[mac][15]_i_1_n_5\,
      O(1) => \mac3X_reg[mac][15]_i_1_n_6\,
      O(0) => \mac3X_reg[mac][15]_i_1_n_7\,
      S(3) => \mac3X[mac][15]_i_6_n_0\,
      S(2) => \mac3X[mac][15]_i_7_n_0\,
      S(1) => \mac3X[mac][15]_i_8_n_0\,
      S(0) => \mac3X[mac][15]_i_9_n_0\
    );
\mac3X_reg[mac][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][16]_i_1_n_7\,
      Q => \mac3X_reg[mac]\(16)
    );
\mac3X_reg[mac][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[mac][15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_mac3X_reg[mac][16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mac3X_reg[mac][16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \mac3X_reg[mac][16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \mac3X[mac][16]_i_2_n_0\
    );
\mac3X_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][3]_i_1_n_6\,
      Q => \mac3X_reg[mac]\(1)
    );
\mac3X_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][3]_i_1_n_5\,
      Q => \mac3X_reg[mac]\(2)
    );
\mac3X_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][3]_i_1_n_4\,
      Q => \mac3X_reg[mac]\(3)
    );
\mac3X_reg[mac][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3X_reg[mac][3]_i_1_n_0\,
      CO(2) => \mac3X_reg[mac][3]_i_1_n_1\,
      CO(1) => \mac3X_reg[mac][3]_i_1_n_2\,
      CO(0) => \mac3X_reg[mac][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[mac][3]_i_2_n_0\,
      DI(2) => \mac3X[mac][3]_i_3_n_0\,
      DI(1) => \mac3X[mac][3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac3X_reg[mac][3]_i_1_n_4\,
      O(2) => \mac3X_reg[mac][3]_i_1_n_5\,
      O(1) => \mac3X_reg[mac][3]_i_1_n_6\,
      O(0) => \mac3X_reg[mac][3]_i_1_n_7\,
      S(3) => \mac3X[mac][3]_i_5_n_0\,
      S(2) => \mac3X[mac][3]_i_6_n_0\,
      S(1) => \mac3X[mac][3]_i_7_n_0\,
      S(0) => \mac3X[mac][3]_i_8_n_0\
    );
\mac3X_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][7]_i_1_n_7\,
      Q => \mac3X_reg[mac]\(4)
    );
\mac3X_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][7]_i_1_n_6\,
      Q => \mac3X_reg[mac]\(5)
    );
\mac3X_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][7]_i_1_n_5\,
      Q => \mac3X_reg[mac]\(6)
    );
\mac3X_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][7]_i_1_n_4\,
      Q => \mac3X_reg[mac]\(7)
    );
\mac3X_reg[mac][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3X_reg[mac][3]_i_1_n_0\,
      CO(3) => \mac3X_reg[mac][7]_i_1_n_0\,
      CO(2) => \mac3X_reg[mac][7]_i_1_n_1\,
      CO(1) => \mac3X_reg[mac][7]_i_1_n_2\,
      CO(0) => \mac3X_reg[mac][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3X[mac][7]_i_2_n_0\,
      DI(2) => \mac3X[mac][7]_i_3_n_0\,
      DI(1) => \mac3X[mac][7]_i_4_n_0\,
      DI(0) => \mac3X[mac][7]_i_5_n_0\,
      O(3) => \mac3X_reg[mac][7]_i_1_n_4\,
      O(2) => \mac3X_reg[mac][7]_i_1_n_5\,
      O(1) => \mac3X_reg[mac][7]_i_1_n_6\,
      O(0) => \mac3X_reg[mac][7]_i_1_n_7\,
      S(3) => \mac3X[mac][7]_i_6_n_0\,
      S(2) => \mac3X[mac][7]_i_7_n_0\,
      S(1) => \mac3X[mac][7]_i_8_n_0\,
      S(0) => \mac3X[mac][7]_i_9_n_0\
    );
\mac3X_reg[mac][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][11]_i_1_n_7\,
      Q => \mac3X_reg[mac]\(8)
    );
\mac3X_reg[mac][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3X_reg[mac][11]_i_1_n_6\,
      Q => \mac3X_reg[mac]\(9)
    );
\mac3Y[m1][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(2),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_3_Y(1),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_3_Y(0),
      I5 => \tpd1_reg[vTap2x]\(6),
      O => \mac3Y[m1][10]_i_12_n_0\
    );
\mac3Y[m1][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(2),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_3_Y(1),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_3_Y(0),
      I5 => \tpd1_reg[vTap2x]\(5),
      O => \mac3Y[m1][10]_i_13_n_0\
    );
\mac3Y[m1][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(2),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_Y(1),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_3_Y(0),
      I5 => \tpd1_reg[vTap2x]\(4),
      O => \mac3Y[m1][10]_i_14_n_0\
    );
\mac3Y[m1][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(2),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_Y(1),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_3_Y(0),
      I5 => \tpd1_reg[vTap2x]\(3),
      O => \mac3Y[m1][10]_i_15_n_0\
    );
\mac3Y[m1][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m1][10]_i_12_n_0\,
      I1 => Kernel_3_Y(1),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => \mac3Y[m1][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_3_Y(0),
      O => \mac3Y[m1][10]_i_16_n_0\
    );
\mac3Y[m1][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m1][10]_i_13_n_0\,
      I1 => Kernel_3_Y(1),
      I2 => \tpd1_reg[vTap2x]\(5),
      I3 => \mac3Y[m1][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap2x]\(6),
      I5 => Kernel_3_Y(0),
      O => \mac3Y[m1][10]_i_17_n_0\
    );
\mac3Y[m1][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m1][10]_i_14_n_0\,
      I1 => Kernel_3_Y(1),
      I2 => \tpd1_reg[vTap2x]\(4),
      I3 => \mac3Y[m1][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap2x]\(5),
      I5 => Kernel_3_Y(0),
      O => \mac3Y[m1][10]_i_18_n_0\
    );
\mac3Y[m1][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m1][10]_i_15_n_0\,
      I1 => Kernel_3_Y(1),
      I2 => \tpd1_reg[vTap2x]\(3),
      I3 => \mac3Y[m1][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap2x]\(4),
      I5 => Kernel_3_Y(0),
      O => \mac3Y[m1][10]_i_19_n_0\
    );
\mac3Y[m1][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m1][14]_i_11_n_5\,
      I1 => \mac3Y_reg[m1][14]_i_12_n_5\,
      I2 => \mac3Y_reg[m1][14]_i_10_n_6\,
      O => \mac3Y[m1][10]_i_2_n_0\
    );
\mac3Y[m1][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_3_Y(4),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_Y(5),
      I3 => \tpd1_reg[vTap2x]\(1),
      I4 => \tpd1_reg[vTap2x]\(3),
      I5 => Kernel_3_Y(3),
      O => \mac3Y[m1][10]_i_20_n_0\
    );
\mac3Y[m1][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_Y(4),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_Y(5),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m1][10]_i_21_n_0\
    );
\mac3Y[m1][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_3_Y(3),
      I1 => \tpd1_reg[vTap2x]\(1),
      O => \mac3Y[m1][10]_i_22_n_0\
    );
\mac3Y[m1][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \mac3Y[m1][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_3_Y(4),
      I4 => \tpd1_reg[vTap2x]\(0),
      I5 => Kernel_3_Y(5),
      O => \mac3Y[m1][10]_i_23_n_0\
    );
\mac3Y[m1][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_3_Y(5),
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_3_Y(4),
      I4 => Kernel_3_Y(3),
      I5 => \tpd1_reg[vTap2x]\(2),
      O => \mac3Y[m1][10]_i_24_n_0\
    );
\mac3Y[m1][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_Y(3),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_Y(4),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m1][10]_i_25_n_0\
    );
\mac3Y[m1][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_3_Y(3),
      O => \mac3Y[m1][10]_i_26_n_0\
    );
\mac3Y[m1][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => Kernel_3_Y(2),
      O => \mac3Y[m1][10]_i_27_n_0\
    );
\mac3Y[m1][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => Kernel_3_Y(2),
      O => \mac3Y[m1][10]_i_28_n_0\
    );
\mac3Y[m1][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_3_Y(2),
      O => \mac3Y[m1][10]_i_29_n_0\
    );
\mac3Y[m1][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m1][14]_i_11_n_6\,
      I1 => \mac3Y_reg[m1][14]_i_12_n_6\,
      I2 => \mac3Y_reg[m1][14]_i_10_n_7\,
      O => \mac3Y[m1][10]_i_3_n_0\
    );
\mac3Y[m1][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => Kernel_3_Y(2),
      O => \mac3Y[m1][10]_i_30_n_0\
    );
\mac3Y[m1][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_3_Y(3),
      O => \mac3Y[m1][10]_i_31_n_0\
    );
\mac3Y[m1][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m1][14]_i_11_n_7\,
      I1 => \mac3Y_reg[m1][14]_i_12_n_7\,
      I2 => \mac3Y_reg[m1][10]_i_10_n_4\,
      O => \mac3Y[m1][10]_i_4_n_0\
    );
\mac3Y[m1][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_3_Y(6),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => \mac3Y_reg[m1][10]_i_11_n_4\,
      I3 => \mac3Y_reg[m1][10]_i_10_n_5\,
      O => \mac3Y[m1][10]_i_5_n_0\
    );
\mac3Y[m1][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m1][14]_i_11_n_4\,
      I1 => \mac3Y_reg[m1][14]_i_12_n_4\,
      I2 => \mac3Y_reg[m1][14]_i_10_n_5\,
      I3 => \mac3Y[m1][10]_i_2_n_0\,
      O => \mac3Y[m1][10]_i_6_n_0\
    );
\mac3Y[m1][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m1][14]_i_11_n_5\,
      I1 => \mac3Y_reg[m1][14]_i_12_n_5\,
      I2 => \mac3Y_reg[m1][14]_i_10_n_6\,
      I3 => \mac3Y[m1][10]_i_3_n_0\,
      O => \mac3Y[m1][10]_i_7_n_0\
    );
\mac3Y[m1][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m1][14]_i_11_n_6\,
      I1 => \mac3Y_reg[m1][14]_i_12_n_6\,
      I2 => \mac3Y_reg[m1][14]_i_10_n_7\,
      I3 => \mac3Y[m1][10]_i_4_n_0\,
      O => \mac3Y[m1][10]_i_8_n_0\
    );
\mac3Y[m1][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m1][14]_i_11_n_7\,
      I1 => \mac3Y_reg[m1][14]_i_12_n_7\,
      I2 => \mac3Y_reg[m1][10]_i_10_n_4\,
      I3 => \mac3Y[m1][10]_i_5_n_0\,
      O => \mac3Y[m1][10]_i_9_n_0\
    );
\mac3Y[m1][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_3_Y(2),
      I1 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][14]_i_13_n_0\
    );
\mac3Y[m1][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_3_Y(2),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_Y(1),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][14]_i_14_n_0\
    );
\mac3Y[m1][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(2),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_3_Y(1),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_3_Y(0),
      I5 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][14]_i_15_n_0\
    );
\mac3Y[m1][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_3_Y(2),
      O => \mac3Y[m1][14]_i_16_n_0\
    );
\mac3Y[m1][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_3_Y(1),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_Y(2),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][14]_i_17_n_0\
    );
\mac3Y[m1][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_3_Y(0),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => Kernel_3_Y(2),
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_3_Y(1),
      O => \mac3Y[m1][14]_i_18_n_0\
    );
\mac3Y[m1][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_Y(7),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_Y(6),
      I3 => \tpd1_reg[vTap2x]\(3),
      O => \mac3Y[m1][14]_i_19_n_0\
    );
\mac3Y[m1][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m1][16]_i_8_n_5\,
      I1 => \mac3Y_reg[m1][16]_i_5_n_5\,
      O => \mac3Y[m1][14]_i_2_n_0\
    );
\mac3Y[m1][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_3_Y(7),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_Y(6),
      I3 => \tpd1_reg[vTap2x]\(2),
      O => \mac3Y[m1][14]_i_20_n_0\
    );
\mac3Y[m1][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_3_Y(7),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => Kernel_3_Y(6),
      I3 => \tpd1_reg[vTap2x]\(1),
      O => \mac3Y[m1][14]_i_21_n_0\
    );
\mac3Y[m1][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_3_Y(7),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_3_Y(6),
      O => \mac3Y[m1][14]_i_22_n_0\
    );
\mac3Y[m1][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(1),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_Y(7),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_3_Y(6),
      O => \mac3Y[m1][14]_i_23_n_0\
    );
\mac3Y[m1][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_Y(7),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_3_Y(6),
      O => \mac3Y[m1][14]_i_24_n_0\
    );
\mac3Y[m1][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_Y(6),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_Y(7),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m1][14]_i_25_n_0\
    );
\mac3Y[m1][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(5),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_3_Y(4),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_3_Y(3),
      I5 => \tpd1_reg[vTap2x]\(6),
      O => \mac3Y[m1][14]_i_26_n_0\
    );
\mac3Y[m1][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(5),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_3_Y(4),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_3_Y(3),
      I5 => \tpd1_reg[vTap2x]\(5),
      O => \mac3Y[m1][14]_i_27_n_0\
    );
\mac3Y[m1][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(5),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_Y(4),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_3_Y(3),
      I5 => \tpd1_reg[vTap2x]\(4),
      O => \mac3Y[m1][14]_i_28_n_0\
    );
\mac3Y[m1][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(5),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_Y(4),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_3_Y(3),
      I5 => \tpd1_reg[vTap2x]\(3),
      O => \mac3Y[m1][14]_i_29_n_0\
    );
\mac3Y[m1][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m1][16]_i_8_n_6\,
      I1 => \mac3Y_reg[m1][16]_i_5_n_6\,
      O => \mac3Y[m1][14]_i_3_n_0\
    );
\mac3Y[m1][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m1][14]_i_26_n_0\,
      I1 => Kernel_3_Y(4),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => \mac3Y[m1][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_3_Y(3),
      O => \mac3Y[m1][14]_i_30_n_0\
    );
\mac3Y[m1][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m1][14]_i_27_n_0\,
      I1 => Kernel_3_Y(4),
      I2 => \tpd1_reg[vTap2x]\(5),
      I3 => \mac3Y[m1][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap2x]\(6),
      I5 => Kernel_3_Y(3),
      O => \mac3Y[m1][14]_i_31_n_0\
    );
\mac3Y[m1][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m1][14]_i_28_n_0\,
      I1 => Kernel_3_Y(4),
      I2 => \tpd1_reg[vTap2x]\(4),
      I3 => \mac3Y[m1][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap2x]\(5),
      I5 => Kernel_3_Y(3),
      O => \mac3Y[m1][14]_i_32_n_0\
    );
\mac3Y[m1][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m1][14]_i_29_n_0\,
      I1 => Kernel_3_Y(4),
      I2 => \tpd1_reg[vTap2x]\(3),
      I3 => \mac3Y[m1][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap2x]\(4),
      I5 => Kernel_3_Y(3),
      O => \mac3Y[m1][14]_i_33_n_0\
    );
\mac3Y[m1][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => Kernel_3_Y(5),
      O => \mac3Y[m1][14]_i_34_n_0\
    );
\mac3Y[m1][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => Kernel_3_Y(5),
      O => \mac3Y[m1][14]_i_35_n_0\
    );
\mac3Y[m1][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_3_Y(5),
      O => \mac3Y[m1][14]_i_36_n_0\
    );
\mac3Y[m1][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => Kernel_3_Y(5),
      O => \mac3Y[m1][14]_i_37_n_0\
    );
\mac3Y[m1][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m1][16]_i_5_n_7\,
      I1 => \mac3Y_reg[m1][16]_i_8_n_7\,
      I2 => \mac3Y_reg[m1][14]_i_10_n_0\,
      O => \mac3Y[m1][14]_i_4_n_0\
    );
\mac3Y[m1][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m1][14]_i_11_n_4\,
      I1 => \mac3Y_reg[m1][14]_i_12_n_4\,
      I2 => \mac3Y_reg[m1][14]_i_10_n_5\,
      O => \mac3Y[m1][14]_i_5_n_0\
    );
\mac3Y[m1][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3Y_reg[m1][16]_i_8_n_5\,
      I1 => \mac3Y_reg[m1][16]_i_5_n_5\,
      I2 => \mac3Y_reg[m1][16]_i_5_n_4\,
      I3 => \mac3Y_reg[m1][16]_i_8_n_0\,
      O => \mac3Y[m1][14]_i_6_n_0\
    );
\mac3Y[m1][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3Y_reg[m1][16]_i_8_n_6\,
      I1 => \mac3Y_reg[m1][16]_i_5_n_6\,
      I2 => \mac3Y_reg[m1][16]_i_5_n_5\,
      I3 => \mac3Y_reg[m1][16]_i_8_n_5\,
      O => \mac3Y[m1][14]_i_7_n_0\
    );
\mac3Y[m1][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac3Y_reg[m1][14]_i_10_n_0\,
      I1 => \mac3Y_reg[m1][16]_i_8_n_7\,
      I2 => \mac3Y_reg[m1][16]_i_5_n_7\,
      I3 => \mac3Y_reg[m1][16]_i_5_n_6\,
      I4 => \mac3Y_reg[m1][16]_i_8_n_6\,
      O => \mac3Y[m1][14]_i_8_n_0\
    );
\mac3Y[m1][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y[m1][14]_i_5_n_0\,
      I1 => \mac3Y_reg[m1][16]_i_8_n_7\,
      I2 => \mac3Y_reg[m1][16]_i_5_n_7\,
      I3 => \mac3Y_reg[m1][14]_i_10_n_0\,
      O => \mac3Y[m1][14]_i_9_n_0\
    );
\mac3Y[m1][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_Y(7),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_3_Y(6),
      I3 => \tpd1_reg[vTap2x]\(6),
      O => \mac3Y[m1][16]_i_10_n_0\
    );
\mac3Y[m1][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_Y(7),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_3_Y(6),
      I3 => \tpd1_reg[vTap2x]\(5),
      O => \mac3Y[m1][16]_i_11_n_0\
    );
\mac3Y[m1][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_Y(7),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_3_Y(6),
      I3 => \tpd1_reg[vTap2x]\(4),
      O => \mac3Y[m1][16]_i_12_n_0\
    );
\mac3Y[m1][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_3_Y(6),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_Y(7),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][16]_i_13_n_0\
    );
\mac3Y[m1][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_Y(7),
      I3 => \tpd1_reg[vTap2x]\(7),
      I4 => Kernel_3_Y(6),
      O => \mac3Y[m1][16]_i_14_n_0\
    );
\mac3Y[m1][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_3_Y(7),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_3_Y(6),
      O => \mac3Y[m1][16]_i_15_n_0\
    );
\mac3Y[m1][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_3_Y(7),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_3_Y(6),
      O => \mac3Y[m1][16]_i_16_n_0\
    );
\mac3Y[m1][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_3_Y(5),
      I1 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][16]_i_17_n_0\
    );
\mac3Y[m1][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_3_Y(5),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_Y(4),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][16]_i_18_n_0\
    );
\mac3Y[m1][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_3_Y(5),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_3_Y(4),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_3_Y(3),
      I5 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][16]_i_19_n_0\
    );
\mac3Y[m1][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_3_Y(5),
      O => \mac3Y[m1][16]_i_20_n_0\
    );
\mac3Y[m1][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_3_Y(4),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_Y(5),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][16]_i_21_n_0\
    );
\mac3Y[m1][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_3_Y(3),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => Kernel_3_Y(5),
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_3_Y(4),
      O => \mac3Y[m1][16]_i_22_n_0\
    );
\mac3Y[m1][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac3Y_reg[m1][16]_i_2_n_6\,
      O => \mac3Y[m1][16]_i_3_n_0\
    );
\mac3Y[m1][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac3Y_reg[m1][16]_i_8_n_0\,
      I1 => \mac3Y_reg[m1][16]_i_5_n_4\,
      I2 => \mac3Y_reg[m1][16]_i_2_n_7\,
      O => \mac3Y[m1][16]_i_4_n_0\
    );
\mac3Y[m1][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_3_Y(7),
      O => \mac3Y[m1][16]_i_6_n_0\
    );
\mac3Y[m1][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_3_Y(7),
      O => \mac3Y[m1][16]_i_7_n_0\
    );
\mac3Y[m1][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_3_Y(7),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_3_Y(6),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m1][16]_i_9_n_0\
    );
\mac3Y[m1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_3_Y(1),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_3_Y(2),
      I3 => \tpd1_reg[vTap2x]\(1),
      I4 => \tpd1_reg[vTap2x]\(3),
      I5 => Kernel_3_Y(0),
      O => \mac3Y[m1][2]_i_2_n_0\
    );
\mac3Y[m1][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_Y(1),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_Y(2),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m1][2]_i_3_n_0\
    );
\mac3Y[m1][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_3_Y(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      O => \mac3Y[m1][2]_i_4_n_0\
    );
\mac3Y[m1][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \mac3Y[m1][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_3_Y(1),
      I4 => \tpd1_reg[vTap2x]\(0),
      I5 => Kernel_3_Y(2),
      O => \mac3Y[m1][2]_i_5_n_0\
    );
\mac3Y[m1][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_3_Y(2),
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_3_Y(1),
      I4 => Kernel_3_Y(0),
      I5 => \tpd1_reg[vTap2x]\(2),
      O => \mac3Y[m1][2]_i_6_n_0\
    );
\mac3Y[m1][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_3_Y(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_3_Y(1),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m1][2]_i_7_n_0\
    );
\mac3Y[m1][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_3_Y(0),
      O => \mac3Y[m1][2]_i_8_n_0\
    );
\mac3Y[m1][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_3_Y(0),
      O => \mac3Y[m1][2]_i_9_n_0\
    );
\mac3Y[m1][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m1][10]_i_11_n_5\,
      I1 => \mac3Y_reg[m1][10]_i_10_n_6\,
      O => \mac3Y[m1][6]_i_2_n_0\
    );
\mac3Y[m1][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m1][10]_i_10_n_7\,
      I1 => \mac3Y_reg[m1][10]_i_11_n_6\,
      O => \mac3Y[m1][6]_i_3_n_0\
    );
\mac3Y[m1][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m1][2]_i_1_n_4\,
      I1 => \mac3Y_reg[m1][10]_i_11_n_7\,
      O => \mac3Y[m1][6]_i_4_n_0\
    );
\mac3Y[m1][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_3_Y(6),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => \mac3Y_reg[m1][10]_i_11_n_4\,
      I3 => \mac3Y_reg[m1][10]_i_10_n_5\,
      I4 => \mac3Y[m1][6]_i_2_n_0\,
      O => \mac3Y[m1][6]_i_5_n_0\
    );
\mac3Y[m1][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac3Y_reg[m1][10]_i_11_n_5\,
      I1 => \mac3Y_reg[m1][10]_i_10_n_6\,
      I2 => \mac3Y_reg[m1][10]_i_10_n_7\,
      I3 => \mac3Y_reg[m1][10]_i_11_n_6\,
      O => \mac3Y[m1][6]_i_6_n_0\
    );
\mac3Y[m1][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3Y_reg[m1][2]_i_1_n_4\,
      I1 => \mac3Y_reg[m1][10]_i_11_n_7\,
      I2 => \mac3Y_reg[m1][10]_i_11_n_6\,
      I3 => \mac3Y_reg[m1][10]_i_10_n_7\,
      O => \mac3Y[m1][6]_i_7_n_0\
    );
\mac3Y[m1][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac3Y_reg[m1][2]_i_1_n_4\,
      I1 => \mac3Y_reg[m1][10]_i_11_n_7\,
      O => \mac3Y[m1][6]_i_8_n_0\
    );
\mac3Y[m2][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(2),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_2_Y(1),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_2_Y(0),
      I5 => \tpd1_reg[vTap2x]\(6),
      O => \mac3Y[m2][10]_i_12_n_0\
    );
\mac3Y[m2][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(2),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_2_Y(1),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_2_Y(0),
      I5 => \tpd1_reg[vTap2x]\(5),
      O => \mac3Y[m2][10]_i_13_n_0\
    );
\mac3Y[m2][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(2),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_2_Y(1),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_2_Y(0),
      I5 => \tpd1_reg[vTap2x]\(4),
      O => \mac3Y[m2][10]_i_14_n_0\
    );
\mac3Y[m2][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(2),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_2_Y(1),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_2_Y(0),
      I5 => \tpd1_reg[vTap2x]\(3),
      O => \mac3Y[m2][10]_i_15_n_0\
    );
\mac3Y[m2][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m2][10]_i_12_n_0\,
      I1 => Kernel_2_Y(1),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => \mac3Y[m2][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_2_Y(0),
      O => \mac3Y[m2][10]_i_16_n_0\
    );
\mac3Y[m2][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m2][10]_i_13_n_0\,
      I1 => Kernel_2_Y(1),
      I2 => \tpd1_reg[vTap2x]\(5),
      I3 => \mac3Y[m2][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap2x]\(6),
      I5 => Kernel_2_Y(0),
      O => \mac3Y[m2][10]_i_17_n_0\
    );
\mac3Y[m2][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m2][10]_i_14_n_0\,
      I1 => Kernel_2_Y(1),
      I2 => \tpd1_reg[vTap2x]\(4),
      I3 => \mac3Y[m2][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap2x]\(5),
      I5 => Kernel_2_Y(0),
      O => \mac3Y[m2][10]_i_18_n_0\
    );
\mac3Y[m2][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m2][10]_i_15_n_0\,
      I1 => Kernel_2_Y(1),
      I2 => \tpd1_reg[vTap2x]\(3),
      I3 => \mac3Y[m2][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap2x]\(4),
      I5 => Kernel_2_Y(0),
      O => \mac3Y[m2][10]_i_19_n_0\
    );
\mac3Y[m2][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m2][14]_i_11_n_5\,
      I1 => \mac3Y_reg[m2][14]_i_12_n_5\,
      I2 => \mac3Y_reg[m2][14]_i_10_n_6\,
      O => \mac3Y[m2][10]_i_2_n_0\
    );
\mac3Y[m2][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_2_Y(4),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_2_Y(5),
      I3 => \tpd1_reg[vTap2x]\(1),
      I4 => \tpd1_reg[vTap2x]\(3),
      I5 => Kernel_2_Y(3),
      O => \mac3Y[m2][10]_i_20_n_0\
    );
\mac3Y[m2][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_2_Y(4),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_2_Y(5),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m2][10]_i_21_n_0\
    );
\mac3Y[m2][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_2_Y(3),
      I1 => \tpd1_reg[vTap2x]\(1),
      O => \mac3Y[m2][10]_i_22_n_0\
    );
\mac3Y[m2][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \mac3Y[m2][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_2_Y(4),
      I4 => \tpd1_reg[vTap2x]\(0),
      I5 => Kernel_2_Y(5),
      O => \mac3Y[m2][10]_i_23_n_0\
    );
\mac3Y[m2][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_2_Y(5),
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_2_Y(4),
      I4 => Kernel_2_Y(3),
      I5 => \tpd1_reg[vTap2x]\(2),
      O => \mac3Y[m2][10]_i_24_n_0\
    );
\mac3Y[m2][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_2_Y(3),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_2_Y(4),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m2][10]_i_25_n_0\
    );
\mac3Y[m2][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_2_Y(3),
      O => \mac3Y[m2][10]_i_26_n_0\
    );
\mac3Y[m2][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => Kernel_2_Y(2),
      O => \mac3Y[m2][10]_i_27_n_0\
    );
\mac3Y[m2][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => Kernel_2_Y(2),
      O => \mac3Y[m2][10]_i_28_n_0\
    );
\mac3Y[m2][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_2_Y(2),
      O => \mac3Y[m2][10]_i_29_n_0\
    );
\mac3Y[m2][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m2][14]_i_11_n_6\,
      I1 => \mac3Y_reg[m2][14]_i_12_n_6\,
      I2 => \mac3Y_reg[m2][14]_i_10_n_7\,
      O => \mac3Y[m2][10]_i_3_n_0\
    );
\mac3Y[m2][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => Kernel_2_Y(2),
      O => \mac3Y[m2][10]_i_30_n_0\
    );
\mac3Y[m2][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_2_Y(3),
      O => \mac3Y[m2][10]_i_31_n_0\
    );
\mac3Y[m2][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m2][14]_i_11_n_7\,
      I1 => \mac3Y_reg[m2][14]_i_12_n_7\,
      I2 => \mac3Y_reg[m2][10]_i_10_n_4\,
      O => \mac3Y[m2][10]_i_4_n_0\
    );
\mac3Y[m2][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_2_Y(6),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => \mac3Y_reg[m2][10]_i_11_n_4\,
      I3 => \mac3Y_reg[m2][10]_i_10_n_5\,
      O => \mac3Y[m2][10]_i_5_n_0\
    );
\mac3Y[m2][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m2][14]_i_11_n_4\,
      I1 => \mac3Y_reg[m2][14]_i_12_n_4\,
      I2 => \mac3Y_reg[m2][14]_i_10_n_5\,
      I3 => \mac3Y[m2][10]_i_2_n_0\,
      O => \mac3Y[m2][10]_i_6_n_0\
    );
\mac3Y[m2][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m2][14]_i_11_n_5\,
      I1 => \mac3Y_reg[m2][14]_i_12_n_5\,
      I2 => \mac3Y_reg[m2][14]_i_10_n_6\,
      I3 => \mac3Y[m2][10]_i_3_n_0\,
      O => \mac3Y[m2][10]_i_7_n_0\
    );
\mac3Y[m2][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m2][14]_i_11_n_6\,
      I1 => \mac3Y_reg[m2][14]_i_12_n_6\,
      I2 => \mac3Y_reg[m2][14]_i_10_n_7\,
      I3 => \mac3Y[m2][10]_i_4_n_0\,
      O => \mac3Y[m2][10]_i_8_n_0\
    );
\mac3Y[m2][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m2][14]_i_11_n_7\,
      I1 => \mac3Y_reg[m2][14]_i_12_n_7\,
      I2 => \mac3Y_reg[m2][10]_i_10_n_4\,
      I3 => \mac3Y[m2][10]_i_5_n_0\,
      O => \mac3Y[m2][10]_i_9_n_0\
    );
\mac3Y[m2][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_2_Y(2),
      I1 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][14]_i_13_n_0\
    );
\mac3Y[m2][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_2_Y(2),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_2_Y(1),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][14]_i_14_n_0\
    );
\mac3Y[m2][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(2),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_2_Y(1),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_2_Y(0),
      I5 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][14]_i_15_n_0\
    );
\mac3Y[m2][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_2_Y(2),
      O => \mac3Y[m2][14]_i_16_n_0\
    );
\mac3Y[m2][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_2_Y(1),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_2_Y(2),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][14]_i_17_n_0\
    );
\mac3Y[m2][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_2_Y(0),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => Kernel_2_Y(2),
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_2_Y(1),
      O => \mac3Y[m2][14]_i_18_n_0\
    );
\mac3Y[m2][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_2_Y(7),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_2_Y(6),
      I3 => \tpd1_reg[vTap2x]\(3),
      O => \mac3Y[m2][14]_i_19_n_0\
    );
\mac3Y[m2][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m2][16]_i_8_n_5\,
      I1 => \mac3Y_reg[m2][16]_i_5_n_5\,
      O => \mac3Y[m2][14]_i_2_n_0\
    );
\mac3Y[m2][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_2_Y(7),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_2_Y(6),
      I3 => \tpd1_reg[vTap2x]\(2),
      O => \mac3Y[m2][14]_i_20_n_0\
    );
\mac3Y[m2][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_2_Y(7),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => Kernel_2_Y(6),
      I3 => \tpd1_reg[vTap2x]\(1),
      O => \mac3Y[m2][14]_i_21_n_0\
    );
\mac3Y[m2][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_2_Y(7),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_2_Y(6),
      O => \mac3Y[m2][14]_i_22_n_0\
    );
\mac3Y[m2][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(1),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_2_Y(7),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_2_Y(6),
      O => \mac3Y[m2][14]_i_23_n_0\
    );
\mac3Y[m2][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_2_Y(7),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_2_Y(6),
      O => \mac3Y[m2][14]_i_24_n_0\
    );
\mac3Y[m2][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_2_Y(6),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_2_Y(7),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m2][14]_i_25_n_0\
    );
\mac3Y[m2][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(5),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_2_Y(4),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_2_Y(3),
      I5 => \tpd1_reg[vTap2x]\(6),
      O => \mac3Y[m2][14]_i_26_n_0\
    );
\mac3Y[m2][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(5),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_2_Y(4),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_2_Y(3),
      I5 => \tpd1_reg[vTap2x]\(5),
      O => \mac3Y[m2][14]_i_27_n_0\
    );
\mac3Y[m2][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(5),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_2_Y(4),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_2_Y(3),
      I5 => \tpd1_reg[vTap2x]\(4),
      O => \mac3Y[m2][14]_i_28_n_0\
    );
\mac3Y[m2][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(5),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_2_Y(4),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_2_Y(3),
      I5 => \tpd1_reg[vTap2x]\(3),
      O => \mac3Y[m2][14]_i_29_n_0\
    );
\mac3Y[m2][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m2][16]_i_8_n_6\,
      I1 => \mac3Y_reg[m2][16]_i_5_n_6\,
      O => \mac3Y[m2][14]_i_3_n_0\
    );
\mac3Y[m2][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m2][14]_i_26_n_0\,
      I1 => Kernel_2_Y(4),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => \mac3Y[m2][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_2_Y(3),
      O => \mac3Y[m2][14]_i_30_n_0\
    );
\mac3Y[m2][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m2][14]_i_27_n_0\,
      I1 => Kernel_2_Y(4),
      I2 => \tpd1_reg[vTap2x]\(5),
      I3 => \mac3Y[m2][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap2x]\(6),
      I5 => Kernel_2_Y(3),
      O => \mac3Y[m2][14]_i_31_n_0\
    );
\mac3Y[m2][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m2][14]_i_28_n_0\,
      I1 => Kernel_2_Y(4),
      I2 => \tpd1_reg[vTap2x]\(4),
      I3 => \mac3Y[m2][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap2x]\(5),
      I5 => Kernel_2_Y(3),
      O => \mac3Y[m2][14]_i_32_n_0\
    );
\mac3Y[m2][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m2][14]_i_29_n_0\,
      I1 => Kernel_2_Y(4),
      I2 => \tpd1_reg[vTap2x]\(3),
      I3 => \mac3Y[m2][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap2x]\(4),
      I5 => Kernel_2_Y(3),
      O => \mac3Y[m2][14]_i_33_n_0\
    );
\mac3Y[m2][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => Kernel_2_Y(5),
      O => \mac3Y[m2][14]_i_34_n_0\
    );
\mac3Y[m2][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => Kernel_2_Y(5),
      O => \mac3Y[m2][14]_i_35_n_0\
    );
\mac3Y[m2][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_2_Y(5),
      O => \mac3Y[m2][14]_i_36_n_0\
    );
\mac3Y[m2][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => Kernel_2_Y(5),
      O => \mac3Y[m2][14]_i_37_n_0\
    );
\mac3Y[m2][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m2][16]_i_5_n_7\,
      I1 => \mac3Y_reg[m2][16]_i_8_n_7\,
      I2 => \mac3Y_reg[m2][14]_i_10_n_0\,
      O => \mac3Y[m2][14]_i_4_n_0\
    );
\mac3Y[m2][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m2][14]_i_11_n_4\,
      I1 => \mac3Y_reg[m2][14]_i_12_n_4\,
      I2 => \mac3Y_reg[m2][14]_i_10_n_5\,
      O => \mac3Y[m2][14]_i_5_n_0\
    );
\mac3Y[m2][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3Y_reg[m2][16]_i_8_n_5\,
      I1 => \mac3Y_reg[m2][16]_i_5_n_5\,
      I2 => \mac3Y_reg[m2][16]_i_5_n_4\,
      I3 => \mac3Y_reg[m2][16]_i_8_n_0\,
      O => \mac3Y[m2][14]_i_6_n_0\
    );
\mac3Y[m2][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3Y_reg[m2][16]_i_8_n_6\,
      I1 => \mac3Y_reg[m2][16]_i_5_n_6\,
      I2 => \mac3Y_reg[m2][16]_i_5_n_5\,
      I3 => \mac3Y_reg[m2][16]_i_8_n_5\,
      O => \mac3Y[m2][14]_i_7_n_0\
    );
\mac3Y[m2][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac3Y_reg[m2][14]_i_10_n_0\,
      I1 => \mac3Y_reg[m2][16]_i_8_n_7\,
      I2 => \mac3Y_reg[m2][16]_i_5_n_7\,
      I3 => \mac3Y_reg[m2][16]_i_5_n_6\,
      I4 => \mac3Y_reg[m2][16]_i_8_n_6\,
      O => \mac3Y[m2][14]_i_8_n_0\
    );
\mac3Y[m2][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y[m2][14]_i_5_n_0\,
      I1 => \mac3Y_reg[m2][16]_i_8_n_7\,
      I2 => \mac3Y_reg[m2][16]_i_5_n_7\,
      I3 => \mac3Y_reg[m2][14]_i_10_n_0\,
      O => \mac3Y[m2][14]_i_9_n_0\
    );
\mac3Y[m2][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_2_Y(7),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_2_Y(6),
      I3 => \tpd1_reg[vTap2x]\(6),
      O => \mac3Y[m2][16]_i_10_n_0\
    );
\mac3Y[m2][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_2_Y(7),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_2_Y(6),
      I3 => \tpd1_reg[vTap2x]\(5),
      O => \mac3Y[m2][16]_i_11_n_0\
    );
\mac3Y[m2][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_2_Y(7),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_2_Y(6),
      I3 => \tpd1_reg[vTap2x]\(4),
      O => \mac3Y[m2][16]_i_12_n_0\
    );
\mac3Y[m2][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_2_Y(6),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_2_Y(7),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][16]_i_13_n_0\
    );
\mac3Y[m2][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_2_Y(7),
      I3 => \tpd1_reg[vTap2x]\(7),
      I4 => Kernel_2_Y(6),
      O => \mac3Y[m2][16]_i_14_n_0\
    );
\mac3Y[m2][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_2_Y(7),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_2_Y(6),
      O => \mac3Y[m2][16]_i_15_n_0\
    );
\mac3Y[m2][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_2_Y(7),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_2_Y(6),
      O => \mac3Y[m2][16]_i_16_n_0\
    );
\mac3Y[m2][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_2_Y(5),
      I1 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][16]_i_17_n_0\
    );
\mac3Y[m2][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_2_Y(5),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_2_Y(4),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][16]_i_18_n_0\
    );
\mac3Y[m2][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_2_Y(5),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_2_Y(4),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_2_Y(3),
      I5 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][16]_i_19_n_0\
    );
\mac3Y[m2][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_2_Y(5),
      O => \mac3Y[m2][16]_i_20_n_0\
    );
\mac3Y[m2][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_2_Y(4),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_2_Y(5),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][16]_i_21_n_0\
    );
\mac3Y[m2][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_2_Y(3),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => Kernel_2_Y(5),
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_2_Y(4),
      O => \mac3Y[m2][16]_i_22_n_0\
    );
\mac3Y[m2][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac3Y_reg[m2][16]_i_2_n_6\,
      O => \mac3Y[m2][16]_i_3_n_0\
    );
\mac3Y[m2][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac3Y_reg[m2][16]_i_8_n_0\,
      I1 => \mac3Y_reg[m2][16]_i_5_n_4\,
      I2 => \mac3Y_reg[m2][16]_i_2_n_7\,
      O => \mac3Y[m2][16]_i_4_n_0\
    );
\mac3Y[m2][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_2_Y(7),
      O => \mac3Y[m2][16]_i_6_n_0\
    );
\mac3Y[m2][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_2_Y(7),
      O => \mac3Y[m2][16]_i_7_n_0\
    );
\mac3Y[m2][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_2_Y(7),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_2_Y(6),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m2][16]_i_9_n_0\
    );
\mac3Y[m2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_2_Y(1),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_2_Y(2),
      I3 => \tpd1_reg[vTap2x]\(1),
      I4 => \tpd1_reg[vTap2x]\(3),
      I5 => Kernel_2_Y(0),
      O => \mac3Y[m2][2]_i_2_n_0\
    );
\mac3Y[m2][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_2_Y(1),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_2_Y(2),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m2][2]_i_3_n_0\
    );
\mac3Y[m2][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_2_Y(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      O => \mac3Y[m2][2]_i_4_n_0\
    );
\mac3Y[m2][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \mac3Y[m2][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_2_Y(1),
      I4 => \tpd1_reg[vTap2x]\(0),
      I5 => Kernel_2_Y(2),
      O => \mac3Y[m2][2]_i_5_n_0\
    );
\mac3Y[m2][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_2_Y(2),
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_2_Y(1),
      I4 => Kernel_2_Y(0),
      I5 => \tpd1_reg[vTap2x]\(2),
      O => \mac3Y[m2][2]_i_6_n_0\
    );
\mac3Y[m2][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_2_Y(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_2_Y(1),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m2][2]_i_7_n_0\
    );
\mac3Y[m2][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_2_Y(0),
      O => \mac3Y[m2][2]_i_8_n_0\
    );
\mac3Y[m2][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_2_Y(0),
      O => \mac3Y[m2][2]_i_9_n_0\
    );
\mac3Y[m2][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m2][10]_i_11_n_5\,
      I1 => \mac3Y_reg[m2][10]_i_10_n_6\,
      O => \mac3Y[m2][6]_i_2_n_0\
    );
\mac3Y[m2][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m2][10]_i_10_n_7\,
      I1 => \mac3Y_reg[m2][10]_i_11_n_6\,
      O => \mac3Y[m2][6]_i_3_n_0\
    );
\mac3Y[m2][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m2][2]_i_1_n_4\,
      I1 => \mac3Y_reg[m2][10]_i_11_n_7\,
      O => \mac3Y[m2][6]_i_4_n_0\
    );
\mac3Y[m2][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_2_Y(6),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => \mac3Y_reg[m2][10]_i_11_n_4\,
      I3 => \mac3Y_reg[m2][10]_i_10_n_5\,
      I4 => \mac3Y[m2][6]_i_2_n_0\,
      O => \mac3Y[m2][6]_i_5_n_0\
    );
\mac3Y[m2][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac3Y_reg[m2][10]_i_11_n_5\,
      I1 => \mac3Y_reg[m2][10]_i_10_n_6\,
      I2 => \mac3Y_reg[m2][10]_i_10_n_7\,
      I3 => \mac3Y_reg[m2][10]_i_11_n_6\,
      O => \mac3Y[m2][6]_i_6_n_0\
    );
\mac3Y[m2][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3Y_reg[m2][2]_i_1_n_4\,
      I1 => \mac3Y_reg[m2][10]_i_11_n_7\,
      I2 => \mac3Y_reg[m2][10]_i_11_n_6\,
      I3 => \mac3Y_reg[m2][10]_i_10_n_7\,
      O => \mac3Y[m2][6]_i_7_n_0\
    );
\mac3Y[m2][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac3Y_reg[m2][2]_i_1_n_4\,
      I1 => \mac3Y_reg[m2][10]_i_11_n_7\,
      O => \mac3Y[m2][6]_i_8_n_0\
    );
\mac3Y[m3][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(2),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_1_Y(1),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_1_Y(0),
      I5 => \tpd1_reg[vTap2x]\(6),
      O => \mac3Y[m3][10]_i_12_n_0\
    );
\mac3Y[m3][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(2),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_1_Y(1),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_1_Y(0),
      I5 => \tpd1_reg[vTap2x]\(5),
      O => \mac3Y[m3][10]_i_13_n_0\
    );
\mac3Y[m3][10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(2),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_1_Y(1),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_1_Y(0),
      I5 => \tpd1_reg[vTap2x]\(4),
      O => \mac3Y[m3][10]_i_14_n_0\
    );
\mac3Y[m3][10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(2),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_1_Y(1),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_1_Y(0),
      I5 => \tpd1_reg[vTap2x]\(3),
      O => \mac3Y[m3][10]_i_15_n_0\
    );
\mac3Y[m3][10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m3][10]_i_12_n_0\,
      I1 => Kernel_1_Y(1),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => \mac3Y[m3][10]_i_27_n_0\,
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_1_Y(0),
      O => \mac3Y[m3][10]_i_16_n_0\
    );
\mac3Y[m3][10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m3][10]_i_13_n_0\,
      I1 => Kernel_1_Y(1),
      I2 => \tpd1_reg[vTap2x]\(5),
      I3 => \mac3Y[m3][10]_i_28_n_0\,
      I4 => \tpd1_reg[vTap2x]\(6),
      I5 => Kernel_1_Y(0),
      O => \mac3Y[m3][10]_i_17_n_0\
    );
\mac3Y[m3][10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m3][10]_i_14_n_0\,
      I1 => Kernel_1_Y(1),
      I2 => \tpd1_reg[vTap2x]\(4),
      I3 => \mac3Y[m3][10]_i_29_n_0\,
      I4 => \tpd1_reg[vTap2x]\(5),
      I5 => Kernel_1_Y(0),
      O => \mac3Y[m3][10]_i_18_n_0\
    );
\mac3Y[m3][10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m3][10]_i_15_n_0\,
      I1 => Kernel_1_Y(1),
      I2 => \tpd1_reg[vTap2x]\(3),
      I3 => \mac3Y[m3][10]_i_30_n_0\,
      I4 => \tpd1_reg[vTap2x]\(4),
      I5 => Kernel_1_Y(0),
      O => \mac3Y[m3][10]_i_19_n_0\
    );
\mac3Y[m3][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m3][14]_i_11_n_5\,
      I1 => \mac3Y_reg[m3][14]_i_12_n_5\,
      I2 => \mac3Y_reg[m3][14]_i_10_n_6\,
      O => \mac3Y[m3][10]_i_2_n_0\
    );
\mac3Y[m3][10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_1_Y(4),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_1_Y(5),
      I3 => \tpd1_reg[vTap2x]\(1),
      I4 => \tpd1_reg[vTap2x]\(3),
      I5 => Kernel_1_Y(3),
      O => \mac3Y[m3][10]_i_20_n_0\
    );
\mac3Y[m3][10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_Y(4),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_1_Y(5),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m3][10]_i_21_n_0\
    );
\mac3Y[m3][10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_1_Y(3),
      I1 => \tpd1_reg[vTap2x]\(1),
      O => \mac3Y[m3][10]_i_22_n_0\
    );
\mac3Y[m3][10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \mac3Y[m3][10]_i_31_n_0\,
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_1_Y(4),
      I4 => \tpd1_reg[vTap2x]\(0),
      I5 => Kernel_1_Y(5),
      O => \mac3Y[m3][10]_i_23_n_0\
    );
\mac3Y[m3][10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_1_Y(5),
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_1_Y(4),
      I4 => Kernel_1_Y(3),
      I5 => \tpd1_reg[vTap2x]\(2),
      O => \mac3Y[m3][10]_i_24_n_0\
    );
\mac3Y[m3][10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_Y(3),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_1_Y(4),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m3][10]_i_25_n_0\
    );
\mac3Y[m3][10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_1_Y(3),
      O => \mac3Y[m3][10]_i_26_n_0\
    );
\mac3Y[m3][10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => Kernel_1_Y(2),
      O => \mac3Y[m3][10]_i_27_n_0\
    );
\mac3Y[m3][10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => Kernel_1_Y(2),
      O => \mac3Y[m3][10]_i_28_n_0\
    );
\mac3Y[m3][10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_1_Y(2),
      O => \mac3Y[m3][10]_i_29_n_0\
    );
\mac3Y[m3][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m3][14]_i_11_n_6\,
      I1 => \mac3Y_reg[m3][14]_i_12_n_6\,
      I2 => \mac3Y_reg[m3][14]_i_10_n_7\,
      O => \mac3Y[m3][10]_i_3_n_0\
    );
\mac3Y[m3][10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => Kernel_1_Y(2),
      O => \mac3Y[m3][10]_i_30_n_0\
    );
\mac3Y[m3][10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_1_Y(3),
      O => \mac3Y[m3][10]_i_31_n_0\
    );
\mac3Y[m3][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m3][14]_i_11_n_7\,
      I1 => \mac3Y_reg[m3][14]_i_12_n_7\,
      I2 => \mac3Y_reg[m3][10]_i_10_n_4\,
      O => \mac3Y[m3][10]_i_4_n_0\
    );
\mac3Y[m3][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => Kernel_1_Y(6),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => \mac3Y_reg[m3][10]_i_11_n_4\,
      I3 => \mac3Y_reg[m3][10]_i_10_n_5\,
      O => \mac3Y[m3][10]_i_5_n_0\
    );
\mac3Y[m3][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m3][14]_i_11_n_4\,
      I1 => \mac3Y_reg[m3][14]_i_12_n_4\,
      I2 => \mac3Y_reg[m3][14]_i_10_n_5\,
      I3 => \mac3Y[m3][10]_i_2_n_0\,
      O => \mac3Y[m3][10]_i_6_n_0\
    );
\mac3Y[m3][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m3][14]_i_11_n_5\,
      I1 => \mac3Y_reg[m3][14]_i_12_n_5\,
      I2 => \mac3Y_reg[m3][14]_i_10_n_6\,
      I3 => \mac3Y[m3][10]_i_3_n_0\,
      O => \mac3Y[m3][10]_i_7_n_0\
    );
\mac3Y[m3][10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m3][14]_i_11_n_6\,
      I1 => \mac3Y_reg[m3][14]_i_12_n_6\,
      I2 => \mac3Y_reg[m3][14]_i_10_n_7\,
      I3 => \mac3Y[m3][10]_i_4_n_0\,
      O => \mac3Y[m3][10]_i_8_n_0\
    );
\mac3Y[m3][10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m3][14]_i_11_n_7\,
      I1 => \mac3Y_reg[m3][14]_i_12_n_7\,
      I2 => \mac3Y_reg[m3][10]_i_10_n_4\,
      I3 => \mac3Y[m3][10]_i_5_n_0\,
      O => \mac3Y[m3][10]_i_9_n_0\
    );
\mac3Y[m3][14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_1_Y(2),
      I1 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][14]_i_13_n_0\
    );
\mac3Y[m3][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_1_Y(2),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_1_Y(1),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][14]_i_14_n_0\
    );
\mac3Y[m3][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(2),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_1_Y(1),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_1_Y(0),
      I5 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][14]_i_15_n_0\
    );
\mac3Y[m3][14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_1_Y(2),
      O => \mac3Y[m3][14]_i_16_n_0\
    );
\mac3Y[m3][14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_1_Y(1),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_1_Y(2),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][14]_i_17_n_0\
    );
\mac3Y[m3][14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_1_Y(0),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => Kernel_1_Y(2),
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_1_Y(1),
      O => \mac3Y[m3][14]_i_18_n_0\
    );
\mac3Y[m3][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_Y(7),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_1_Y(6),
      I3 => \tpd1_reg[vTap2x]\(3),
      O => \mac3Y[m3][14]_i_19_n_0\
    );
\mac3Y[m3][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m3][16]_i_8_n_5\,
      I1 => \mac3Y_reg[m3][16]_i_5_n_5\,
      O => \mac3Y[m3][14]_i_2_n_0\
    );
\mac3Y[m3][14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_1_Y(7),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_1_Y(6),
      I3 => \tpd1_reg[vTap2x]\(2),
      O => \mac3Y[m3][14]_i_20_n_0\
    );
\mac3Y[m3][14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Kernel_1_Y(7),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => Kernel_1_Y(6),
      I3 => \tpd1_reg[vTap2x]\(1),
      O => \mac3Y[m3][14]_i_21_n_0\
    );
\mac3Y[m3][14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_1_Y(7),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_1_Y(6),
      O => \mac3Y[m3][14]_i_22_n_0\
    );
\mac3Y[m3][14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(1),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_1_Y(7),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_1_Y(6),
      O => \mac3Y[m3][14]_i_23_n_0\
    );
\mac3Y[m3][14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01F9F9F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_1_Y(7),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_1_Y(6),
      O => \mac3Y[m3][14]_i_24_n_0\
    );
\mac3Y[m3][14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_Y(6),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_1_Y(7),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m3][14]_i_25_n_0\
    );
\mac3Y[m3][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(5),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_1_Y(4),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_1_Y(3),
      I5 => \tpd1_reg[vTap2x]\(6),
      O => \mac3Y[m3][14]_i_26_n_0\
    );
\mac3Y[m3][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(5),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_1_Y(4),
      I3 => \tpd1_reg[vTap2x]\(4),
      I4 => Kernel_1_Y(3),
      I5 => \tpd1_reg[vTap2x]\(5),
      O => \mac3Y[m3][14]_i_27_n_0\
    );
\mac3Y[m3][14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(5),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_1_Y(4),
      I3 => \tpd1_reg[vTap2x]\(3),
      I4 => Kernel_1_Y(3),
      I5 => \tpd1_reg[vTap2x]\(4),
      O => \mac3Y[m3][14]_i_28_n_0\
    );
\mac3Y[m3][14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(5),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_1_Y(4),
      I3 => \tpd1_reg[vTap2x]\(2),
      I4 => Kernel_1_Y(3),
      I5 => \tpd1_reg[vTap2x]\(3),
      O => \mac3Y[m3][14]_i_29_n_0\
    );
\mac3Y[m3][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m3][16]_i_8_n_6\,
      I1 => \mac3Y_reg[m3][16]_i_5_n_6\,
      O => \mac3Y[m3][14]_i_3_n_0\
    );
\mac3Y[m3][14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m3][14]_i_26_n_0\,
      I1 => Kernel_1_Y(4),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => \mac3Y[m3][14]_i_34_n_0\,
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_1_Y(3),
      O => \mac3Y[m3][14]_i_30_n_0\
    );
\mac3Y[m3][14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m3][14]_i_27_n_0\,
      I1 => Kernel_1_Y(4),
      I2 => \tpd1_reg[vTap2x]\(5),
      I3 => \mac3Y[m3][14]_i_35_n_0\,
      I4 => \tpd1_reg[vTap2x]\(6),
      I5 => Kernel_1_Y(3),
      O => \mac3Y[m3][14]_i_31_n_0\
    );
\mac3Y[m3][14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m3][14]_i_28_n_0\,
      I1 => Kernel_1_Y(4),
      I2 => \tpd1_reg[vTap2x]\(4),
      I3 => \mac3Y[m3][14]_i_36_n_0\,
      I4 => \tpd1_reg[vTap2x]\(5),
      I5 => Kernel_1_Y(3),
      O => \mac3Y[m3][14]_i_32_n_0\
    );
\mac3Y[m3][14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mac3Y[m3][14]_i_29_n_0\,
      I1 => Kernel_1_Y(4),
      I2 => \tpd1_reg[vTap2x]\(3),
      I3 => \mac3Y[m3][14]_i_37_n_0\,
      I4 => \tpd1_reg[vTap2x]\(4),
      I5 => Kernel_1_Y(3),
      O => \mac3Y[m3][14]_i_33_n_0\
    );
\mac3Y[m3][14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => Kernel_1_Y(5),
      O => \mac3Y[m3][14]_i_34_n_0\
    );
\mac3Y[m3][14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => Kernel_1_Y(5),
      O => \mac3Y[m3][14]_i_35_n_0\
    );
\mac3Y[m3][14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_1_Y(5),
      O => \mac3Y[m3][14]_i_36_n_0\
    );
\mac3Y[m3][14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => Kernel_1_Y(5),
      O => \mac3Y[m3][14]_i_37_n_0\
    );
\mac3Y[m3][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m3][16]_i_5_n_7\,
      I1 => \mac3Y_reg[m3][16]_i_8_n_7\,
      I2 => \mac3Y_reg[m3][14]_i_10_n_0\,
      O => \mac3Y[m3][14]_i_4_n_0\
    );
\mac3Y[m3][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m3][14]_i_11_n_4\,
      I1 => \mac3Y_reg[m3][14]_i_12_n_4\,
      I2 => \mac3Y_reg[m3][14]_i_10_n_5\,
      O => \mac3Y[m3][14]_i_5_n_0\
    );
\mac3Y[m3][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3Y_reg[m3][16]_i_8_n_5\,
      I1 => \mac3Y_reg[m3][16]_i_5_n_5\,
      I2 => \mac3Y_reg[m3][16]_i_5_n_4\,
      I3 => \mac3Y_reg[m3][16]_i_8_n_0\,
      O => \mac3Y[m3][14]_i_6_n_0\
    );
\mac3Y[m3][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3Y_reg[m3][16]_i_8_n_6\,
      I1 => \mac3Y_reg[m3][16]_i_5_n_6\,
      I2 => \mac3Y_reg[m3][16]_i_5_n_5\,
      I3 => \mac3Y_reg[m3][16]_i_8_n_5\,
      O => \mac3Y[m3][14]_i_7_n_0\
    );
\mac3Y[m3][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \mac3Y_reg[m3][14]_i_10_n_0\,
      I1 => \mac3Y_reg[m3][16]_i_8_n_7\,
      I2 => \mac3Y_reg[m3][16]_i_5_n_7\,
      I3 => \mac3Y_reg[m3][16]_i_5_n_6\,
      I4 => \mac3Y_reg[m3][16]_i_8_n_6\,
      O => \mac3Y[m3][14]_i_8_n_0\
    );
\mac3Y[m3][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y[m3][14]_i_5_n_0\,
      I1 => \mac3Y_reg[m3][16]_i_8_n_7\,
      I2 => \mac3Y_reg[m3][16]_i_5_n_7\,
      I3 => \mac3Y_reg[m3][14]_i_10_n_0\,
      O => \mac3Y[m3][14]_i_9_n_0\
    );
\mac3Y[m3][16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_Y(7),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_1_Y(6),
      I3 => \tpd1_reg[vTap2x]\(6),
      O => \mac3Y[m3][16]_i_10_n_0\
    );
\mac3Y[m3][16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_Y(7),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_1_Y(6),
      I3 => \tpd1_reg[vTap2x]\(5),
      O => \mac3Y[m3][16]_i_11_n_0\
    );
\mac3Y[m3][16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_Y(7),
      I1 => \tpd1_reg[vTap2x]\(3),
      I2 => Kernel_1_Y(6),
      I3 => \tpd1_reg[vTap2x]\(4),
      O => \mac3Y[m3][16]_i_12_n_0\
    );
\mac3Y[m3][16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => Kernel_1_Y(6),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_1_Y(7),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][16]_i_13_n_0\
    );
\mac3Y[m3][16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(5),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_1_Y(7),
      I3 => \tpd1_reg[vTap2x]\(7),
      I4 => Kernel_1_Y(6),
      O => \mac3Y[m3][16]_i_14_n_0\
    );
\mac3Y[m3][16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(4),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_1_Y(7),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_1_Y(6),
      O => \mac3Y[m3][16]_i_15_n_0\
    );
\mac3Y[m3][16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => \tpd1_reg[vTap2x]\(4),
      I2 => Kernel_1_Y(7),
      I3 => \tpd1_reg[vTap2x]\(5),
      I4 => Kernel_1_Y(6),
      O => \mac3Y[m3][16]_i_16_n_0\
    );
\mac3Y[m3][16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_1_Y(5),
      I1 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][16]_i_17_n_0\
    );
\mac3Y[m3][16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Kernel_1_Y(5),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_1_Y(4),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][16]_i_18_n_0\
    );
\mac3Y[m3][16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Kernel_1_Y(5),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => Kernel_1_Y(4),
      I3 => \tpd1_reg[vTap2x]\(6),
      I4 => Kernel_1_Y(3),
      I5 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][16]_i_19_n_0\
    );
\mac3Y[m3][16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_1_Y(5),
      O => \mac3Y[m3][16]_i_20_n_0\
    );
\mac3Y[m3][16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Kernel_1_Y(4),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_1_Y(5),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][16]_i_21_n_0\
    );
\mac3Y[m3][16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Kernel_1_Y(3),
      I1 => \tpd1_reg[vTap2x]\(5),
      I2 => \tpd1_reg[vTap2x]\(6),
      I3 => Kernel_1_Y(5),
      I4 => \tpd1_reg[vTap2x]\(7),
      I5 => Kernel_1_Y(4),
      O => \mac3Y[m3][16]_i_22_n_0\
    );
\mac3Y[m3][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mac3Y_reg[m3][16]_i_2_n_6\,
      O => \mac3Y[m3][16]_i_3_n_0\
    );
\mac3Y[m3][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mac3Y_reg[m3][16]_i_8_n_0\,
      I1 => \mac3Y_reg[m3][16]_i_5_n_4\,
      I2 => \mac3Y_reg[m3][16]_i_2_n_7\,
      O => \mac3Y[m3][16]_i_4_n_0\
    );
\mac3Y[m3][16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_1_Y(7),
      O => \mac3Y[m3][16]_i_6_n_0\
    );
\mac3Y[m3][16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(7),
      I1 => Kernel_1_Y(7),
      O => \mac3Y[m3][16]_i_7_n_0\
    );
\mac3Y[m3][16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Kernel_1_Y(7),
      I1 => \tpd1_reg[vTap2x]\(6),
      I2 => Kernel_1_Y(6),
      I3 => \tpd1_reg[vTap2x]\(7),
      O => \mac3Y[m3][16]_i_9_n_0\
    );
\mac3Y[m3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Kernel_1_Y(1),
      I1 => \tpd1_reg[vTap2x]\(2),
      I2 => Kernel_1_Y(2),
      I3 => \tpd1_reg[vTap2x]\(1),
      I4 => \tpd1_reg[vTap2x]\(3),
      I5 => Kernel_1_Y(0),
      O => \mac3Y[m3][2]_i_2_n_0\
    );
\mac3Y[m3][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_Y(1),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_1_Y(2),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m3][2]_i_3_n_0\
    );
\mac3Y[m3][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Kernel_1_Y(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      O => \mac3Y[m3][2]_i_4_n_0\
    );
\mac3Y[m3][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(2),
      I1 => \mac3Y[m3][2]_i_9_n_0\,
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_1_Y(1),
      I4 => \tpd1_reg[vTap2x]\(0),
      I5 => Kernel_1_Y(2),
      O => \mac3Y[m3][2]_i_5_n_0\
    );
\mac3Y[m3][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_1_Y(2),
      I2 => \tpd1_reg[vTap2x]\(1),
      I3 => Kernel_1_Y(1),
      I4 => Kernel_1_Y(0),
      I5 => \tpd1_reg[vTap2x]\(2),
      O => \mac3Y[m3][2]_i_6_n_0\
    );
\mac3Y[m3][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Kernel_1_Y(0),
      I1 => \tpd1_reg[vTap2x]\(1),
      I2 => Kernel_1_Y(1),
      I3 => \tpd1_reg[vTap2x]\(0),
      O => \mac3Y[m3][2]_i_7_n_0\
    );
\mac3Y[m3][2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(0),
      I1 => Kernel_1_Y(0),
      O => \mac3Y[m3][2]_i_8_n_0\
    );
\mac3Y[m3][2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tpd1_reg[vTap2x]\(3),
      I1 => Kernel_1_Y(0),
      O => \mac3Y[m3][2]_i_9_n_0\
    );
\mac3Y[m3][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m3][10]_i_11_n_5\,
      I1 => \mac3Y_reg[m3][10]_i_10_n_6\,
      O => \mac3Y[m3][6]_i_2_n_0\
    );
\mac3Y[m3][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m3][10]_i_10_n_7\,
      I1 => \mac3Y_reg[m3][10]_i_11_n_6\,
      O => \mac3Y[m3][6]_i_3_n_0\
    );
\mac3Y[m3][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mac3Y_reg[m3][2]_i_1_n_4\,
      I1 => \mac3Y_reg[m3][10]_i_11_n_7\,
      O => \mac3Y[m3][6]_i_4_n_0\
    );
\mac3Y[m3][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => Kernel_1_Y(6),
      I1 => \tpd1_reg[vTap2x]\(0),
      I2 => \mac3Y_reg[m3][10]_i_11_n_4\,
      I3 => \mac3Y_reg[m3][10]_i_10_n_5\,
      I4 => \mac3Y[m3][6]_i_2_n_0\,
      O => \mac3Y[m3][6]_i_5_n_0\
    );
\mac3Y[m3][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mac3Y_reg[m3][10]_i_11_n_5\,
      I1 => \mac3Y_reg[m3][10]_i_10_n_6\,
      I2 => \mac3Y_reg[m3][10]_i_10_n_7\,
      I3 => \mac3Y_reg[m3][10]_i_11_n_6\,
      O => \mac3Y[m3][6]_i_6_n_0\
    );
\mac3Y[m3][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mac3Y_reg[m3][2]_i_1_n_4\,
      I1 => \mac3Y_reg[m3][10]_i_11_n_7\,
      I2 => \mac3Y_reg[m3][10]_i_11_n_6\,
      I3 => \mac3Y_reg[m3][10]_i_10_n_7\,
      O => \mac3Y[m3][6]_i_7_n_0\
    );
\mac3Y[m3][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mac3Y_reg[m3][2]_i_1_n_4\,
      I1 => \mac3Y_reg[m3][10]_i_11_n_7\,
      O => \mac3Y[m3][6]_i_8_n_0\
    );
\mac3Y[mac][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][10]\,
      I1 => \mac3Y_reg[m3]__0\(10),
      I2 => \mac3Y_reg[m1]__0\(10),
      O => \mac3Y[mac][11]_i_2_n_0\
    );
\mac3Y[mac][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][9]\,
      I1 => \mac3Y_reg[m3]__0\(9),
      I2 => \mac3Y_reg[m1]__0\(9),
      O => \mac3Y[mac][11]_i_3_n_0\
    );
\mac3Y[mac][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][8]\,
      I1 => \mac3Y_reg[m3]__0\(8),
      I2 => \mac3Y_reg[m1]__0\(8),
      O => \mac3Y[mac][11]_i_4_n_0\
    );
\mac3Y[mac][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][7]\,
      I1 => \mac3Y_reg[m3]__0\(7),
      I2 => \mac3Y_reg[m1]__0\(7),
      O => \mac3Y[mac][11]_i_5_n_0\
    );
\mac3Y[mac][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][11]\,
      I1 => \mac3Y_reg[m3]__0\(11),
      I2 => \mac3Y_reg[m1]__0\(11),
      I3 => \mac3Y[mac][11]_i_2_n_0\,
      O => \mac3Y[mac][11]_i_6_n_0\
    );
\mac3Y[mac][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][10]\,
      I1 => \mac3Y_reg[m3]__0\(10),
      I2 => \mac3Y_reg[m1]__0\(10),
      I3 => \mac3Y[mac][11]_i_3_n_0\,
      O => \mac3Y[mac][11]_i_7_n_0\
    );
\mac3Y[mac][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][9]\,
      I1 => \mac3Y_reg[m3]__0\(9),
      I2 => \mac3Y_reg[m1]__0\(9),
      I3 => \mac3Y[mac][11]_i_4_n_0\,
      O => \mac3Y[mac][11]_i_8_n_0\
    );
\mac3Y[mac][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][8]\,
      I1 => \mac3Y_reg[m3]__0\(8),
      I2 => \mac3Y_reg[m1]__0\(8),
      I3 => \mac3Y[mac][11]_i_5_n_0\,
      O => \mac3Y[mac][11]_i_9_n_0\
    );
\mac3Y[mac][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][14]\,
      I1 => \mac3Y_reg[m3]__0\(14),
      I2 => \mac3Y_reg[m1]__0\(14),
      O => \mac3Y[mac][15]_i_2_n_0\
    );
\mac3Y[mac][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][13]\,
      I1 => \mac3Y_reg[m3]__0\(13),
      I2 => \mac3Y_reg[m1]__0\(13),
      O => \mac3Y[mac][15]_i_3_n_0\
    );
\mac3Y[mac][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][12]\,
      I1 => \mac3Y_reg[m3]__0\(12),
      I2 => \mac3Y_reg[m1]__0\(12),
      O => \mac3Y[mac][15]_i_4_n_0\
    );
\mac3Y[mac][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][11]\,
      I1 => \mac3Y_reg[m3]__0\(11),
      I2 => \mac3Y_reg[m1]__0\(11),
      O => \mac3Y[mac][15]_i_5_n_0\
    );
\mac3Y[mac][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y[mac][15]_i_2_n_0\,
      I1 => \mac3Y_reg[m3]__0\(15),
      I2 => \mac3Y_reg[m_n_0_2][15]\,
      I3 => \mac3Y_reg[m1]__0\(15),
      O => \mac3Y[mac][15]_i_6_n_0\
    );
\mac3Y[mac][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][14]\,
      I1 => \mac3Y_reg[m3]__0\(14),
      I2 => \mac3Y_reg[m1]__0\(14),
      I3 => \mac3Y[mac][15]_i_3_n_0\,
      O => \mac3Y[mac][15]_i_7_n_0\
    );
\mac3Y[mac][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][13]\,
      I1 => \mac3Y_reg[m3]__0\(13),
      I2 => \mac3Y_reg[m1]__0\(13),
      I3 => \mac3Y[mac][15]_i_4_n_0\,
      O => \mac3Y[mac][15]_i_8_n_0\
    );
\mac3Y[mac][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][12]\,
      I1 => \mac3Y_reg[m3]__0\(12),
      I2 => \mac3Y_reg[m1]__0\(12),
      I3 => \mac3Y[mac][15]_i_5_n_0\,
      O => \mac3Y[mac][15]_i_9_n_0\
    );
\mac3Y[mac][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \mac3Y_reg[m1]__0\(15),
      I1 => \mac3Y_reg[m3]__0\(15),
      I2 => \mac3Y_reg[m_n_0_2][15]\,
      I3 => \mac3Y_reg[m3]__0\(16),
      I4 => \mac3Y_reg[m_n_0_2][16]\,
      I5 => \mac3Y_reg[m1]__0\(16),
      O => \mac3Y[mac][16]_i_2_n_0\
    );
\mac3Y[mac][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][2]\,
      I1 => \mac3Y_reg[m3]__0\(2),
      I2 => \mac3Y_reg[m1]__0\(2),
      O => \mac3Y[mac][3]_i_2_n_0\
    );
\mac3Y[mac][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][1]\,
      I1 => \mac3Y_reg[m3]__0\(1),
      I2 => \mac3Y_reg[m1]__0\(1),
      O => \mac3Y[mac][3]_i_3_n_0\
    );
\mac3Y[mac][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][0]\,
      I1 => \mac3Y_reg[m3]__0\(0),
      I2 => \mac3Y_reg[m1]__0\(0),
      O => \mac3Y[mac][3]_i_4_n_0\
    );
\mac3Y[mac][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][3]\,
      I1 => \mac3Y_reg[m3]__0\(3),
      I2 => \mac3Y_reg[m1]__0\(3),
      I3 => \mac3Y[mac][3]_i_2_n_0\,
      O => \mac3Y[mac][3]_i_5_n_0\
    );
\mac3Y[mac][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][2]\,
      I1 => \mac3Y_reg[m3]__0\(2),
      I2 => \mac3Y_reg[m1]__0\(2),
      I3 => \mac3Y[mac][3]_i_3_n_0\,
      O => \mac3Y[mac][3]_i_6_n_0\
    );
\mac3Y[mac][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][1]\,
      I1 => \mac3Y_reg[m3]__0\(1),
      I2 => \mac3Y_reg[m1]__0\(1),
      I3 => \mac3Y[mac][3]_i_4_n_0\,
      O => \mac3Y[mac][3]_i_7_n_0\
    );
\mac3Y[mac][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][0]\,
      I1 => \mac3Y_reg[m3]__0\(0),
      I2 => \mac3Y_reg[m1]__0\(0),
      O => \mac3Y[mac][3]_i_8_n_0\
    );
\mac3Y[mac][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][6]\,
      I1 => \mac3Y_reg[m3]__0\(6),
      I2 => \mac3Y_reg[m1]__0\(6),
      O => \mac3Y[mac][7]_i_2_n_0\
    );
\mac3Y[mac][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][5]\,
      I1 => \mac3Y_reg[m3]__0\(5),
      I2 => \mac3Y_reg[m1]__0\(5),
      O => \mac3Y[mac][7]_i_3_n_0\
    );
\mac3Y[mac][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][4]\,
      I1 => \mac3Y_reg[m3]__0\(4),
      I2 => \mac3Y_reg[m1]__0\(4),
      O => \mac3Y[mac][7]_i_4_n_0\
    );
\mac3Y[mac][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][3]\,
      I1 => \mac3Y_reg[m3]__0\(3),
      I2 => \mac3Y_reg[m1]__0\(3),
      O => \mac3Y[mac][7]_i_5_n_0\
    );
\mac3Y[mac][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][7]\,
      I1 => \mac3Y_reg[m3]__0\(7),
      I2 => \mac3Y_reg[m1]__0\(7),
      I3 => \mac3Y[mac][7]_i_2_n_0\,
      O => \mac3Y[mac][7]_i_6_n_0\
    );
\mac3Y[mac][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][6]\,
      I1 => \mac3Y_reg[m3]__0\(6),
      I2 => \mac3Y_reg[m1]__0\(6),
      I3 => \mac3Y[mac][7]_i_3_n_0\,
      O => \mac3Y[mac][7]_i_7_n_0\
    );
\mac3Y[mac][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][5]\,
      I1 => \mac3Y_reg[m3]__0\(5),
      I2 => \mac3Y_reg[m1]__0\(5),
      I3 => \mac3Y[mac][7]_i_4_n_0\,
      O => \mac3Y[mac][7]_i_8_n_0\
    );
\mac3Y[mac][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac3Y_reg[m_n_0_2][4]\,
      I1 => \mac3Y_reg[m3]__0\(4),
      I2 => \mac3Y_reg[m1]__0\(4),
      I3 => \mac3Y[mac][7]_i_5_n_0\,
      O => \mac3Y[mac][7]_i_9_n_0\
    );
\mac3Y_reg[m1][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(0),
      Q => \mac3Y_reg[m1]__0\(0)
    );
\mac3Y_reg[m1][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(10),
      Q => \mac3Y_reg[m1]__0\(10)
    );
\mac3Y_reg[m1][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m1][6]_i_1_n_0\,
      CO(3) => \mac3Y_reg[m1][10]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m1][10]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m1][10]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m1][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m1][10]_i_2_n_0\,
      DI(2) => \mac3Y[m1][10]_i_3_n_0\,
      DI(1) => \mac3Y[m1][10]_i_4_n_0\,
      DI(0) => \mac3Y[m1][10]_i_5_n_0\,
      O(3 downto 0) => \mac3Y_reg[m1]0\(10 downto 7),
      S(3) => \mac3Y[m1][10]_i_6_n_0\,
      S(2) => \mac3Y[m1][10]_i_7_n_0\,
      S(1) => \mac3Y[m1][10]_i_8_n_0\,
      S(0) => \mac3Y[m1][10]_i_9_n_0\
    );
\mac3Y_reg[m1][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m1][2]_i_1_n_0\,
      CO(3) => \mac3Y_reg[m1][10]_i_10_n_0\,
      CO(2) => \mac3Y_reg[m1][10]_i_10_n_1\,
      CO(1) => \mac3Y_reg[m1][10]_i_10_n_2\,
      CO(0) => \mac3Y_reg[m1][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m1][10]_i_12_n_0\,
      DI(2) => \mac3Y[m1][10]_i_13_n_0\,
      DI(1) => \mac3Y[m1][10]_i_14_n_0\,
      DI(0) => \mac3Y[m1][10]_i_15_n_0\,
      O(3) => \mac3Y_reg[m1][10]_i_10_n_4\,
      O(2) => \mac3Y_reg[m1][10]_i_10_n_5\,
      O(1) => \mac3Y_reg[m1][10]_i_10_n_6\,
      O(0) => \mac3Y_reg[m1][10]_i_10_n_7\,
      S(3) => \mac3Y[m1][10]_i_16_n_0\,
      S(2) => \mac3Y[m1][10]_i_17_n_0\,
      S(1) => \mac3Y[m1][10]_i_18_n_0\,
      S(0) => \mac3Y[m1][10]_i_19_n_0\
    );
\mac3Y_reg[m1][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m1][10]_i_11_n_0\,
      CO(2) => \mac3Y_reg[m1][10]_i_11_n_1\,
      CO(1) => \mac3Y_reg[m1][10]_i_11_n_2\,
      CO(0) => \mac3Y_reg[m1][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m1][10]_i_20_n_0\,
      DI(2) => \mac3Y[m1][10]_i_21_n_0\,
      DI(1) => \mac3Y[m1][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[m1][10]_i_11_n_4\,
      O(2) => \mac3Y_reg[m1][10]_i_11_n_5\,
      O(1) => \mac3Y_reg[m1][10]_i_11_n_6\,
      O(0) => \mac3Y_reg[m1][10]_i_11_n_7\,
      S(3) => \mac3Y[m1][10]_i_23_n_0\,
      S(2) => \mac3Y[m1][10]_i_24_n_0\,
      S(1) => \mac3Y[m1][10]_i_25_n_0\,
      S(0) => \mac3Y[m1][10]_i_26_n_0\
    );
\mac3Y_reg[m1][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(11),
      Q => \mac3Y_reg[m1]__0\(11)
    );
\mac3Y_reg[m1][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(12),
      Q => \mac3Y_reg[m1]__0\(12)
    );
\mac3Y_reg[m1][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(13),
      Q => \mac3Y_reg[m1]__0\(13)
    );
\mac3Y_reg[m1][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(14),
      Q => \mac3Y_reg[m1]__0\(14)
    );
\mac3Y_reg[m1][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m1][10]_i_1_n_0\,
      CO(3) => \mac3Y_reg[m1][14]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m1][14]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m1][14]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m1][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m1][14]_i_2_n_0\,
      DI(2) => \mac3Y[m1][14]_i_3_n_0\,
      DI(1) => \mac3Y[m1][14]_i_4_n_0\,
      DI(0) => \mac3Y[m1][14]_i_5_n_0\,
      O(3 downto 0) => \mac3Y_reg[m1]0\(14 downto 11),
      S(3) => \mac3Y[m1][14]_i_6_n_0\,
      S(2) => \mac3Y[m1][14]_i_7_n_0\,
      S(1) => \mac3Y[m1][14]_i_8_n_0\,
      S(0) => \mac3Y[m1][14]_i_9_n_0\
    );
\mac3Y_reg[m1][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m1][10]_i_10_n_0\,
      CO(3) => \mac3Y_reg[m1][14]_i_10_n_0\,
      CO(2) => \NLW_mac3Y_reg[m1][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac3Y_reg[m1][14]_i_10_n_2\,
      CO(0) => \mac3Y_reg[m1][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3Y[m1][14]_i_13_n_0\,
      DI(1) => \mac3Y[m1][14]_i_14_n_0\,
      DI(0) => \mac3Y[m1][14]_i_15_n_0\,
      O(3) => \NLW_mac3Y_reg[m1][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac3Y_reg[m1][14]_i_10_n_5\,
      O(1) => \mac3Y_reg[m1][14]_i_10_n_6\,
      O(0) => \mac3Y_reg[m1][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac3Y[m1][14]_i_16_n_0\,
      S(1) => \mac3Y[m1][14]_i_17_n_0\,
      S(0) => \mac3Y[m1][14]_i_18_n_0\
    );
\mac3Y_reg[m1][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m1][14]_i_11_n_0\,
      CO(2) => \mac3Y_reg[m1][14]_i_11_n_1\,
      CO(1) => \mac3Y_reg[m1][14]_i_11_n_2\,
      CO(0) => \mac3Y_reg[m1][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m1][14]_i_19_n_0\,
      DI(2) => \mac3Y[m1][14]_i_20_n_0\,
      DI(1) => \mac3Y[m1][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[m1][14]_i_11_n_4\,
      O(2) => \mac3Y_reg[m1][14]_i_11_n_5\,
      O(1) => \mac3Y_reg[m1][14]_i_11_n_6\,
      O(0) => \mac3Y_reg[m1][14]_i_11_n_7\,
      S(3) => \mac3Y[m1][14]_i_22_n_0\,
      S(2) => \mac3Y[m1][14]_i_23_n_0\,
      S(1) => \mac3Y[m1][14]_i_24_n_0\,
      S(0) => \mac3Y[m1][14]_i_25_n_0\
    );
\mac3Y_reg[m1][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m1][10]_i_11_n_0\,
      CO(3) => \mac3Y_reg[m1][14]_i_12_n_0\,
      CO(2) => \mac3Y_reg[m1][14]_i_12_n_1\,
      CO(1) => \mac3Y_reg[m1][14]_i_12_n_2\,
      CO(0) => \mac3Y_reg[m1][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m1][14]_i_26_n_0\,
      DI(2) => \mac3Y[m1][14]_i_27_n_0\,
      DI(1) => \mac3Y[m1][14]_i_28_n_0\,
      DI(0) => \mac3Y[m1][14]_i_29_n_0\,
      O(3) => \mac3Y_reg[m1][14]_i_12_n_4\,
      O(2) => \mac3Y_reg[m1][14]_i_12_n_5\,
      O(1) => \mac3Y_reg[m1][14]_i_12_n_6\,
      O(0) => \mac3Y_reg[m1][14]_i_12_n_7\,
      S(3) => \mac3Y[m1][14]_i_30_n_0\,
      S(2) => \mac3Y[m1][14]_i_31_n_0\,
      S(1) => \mac3Y[m1][14]_i_32_n_0\,
      S(0) => \mac3Y[m1][14]_i_33_n_0\
    );
\mac3Y_reg[m1][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(15),
      Q => \mac3Y_reg[m1]__0\(15)
    );
\mac3Y_reg[m1][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(16),
      Q => \mac3Y_reg[m1]__0\(16)
    );
\mac3Y_reg[m1][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m1][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac3Y_reg[m1][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3Y_reg[m1][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3Y_reg[m1][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac3Y_reg[m1][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac3Y_reg[m1]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac3Y[m1][16]_i_3_n_0\,
      S(0) => \mac3Y[m1][16]_i_4_n_0\
    );
\mac3Y_reg[m1][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m1][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac3Y_reg[m1][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3Y_reg[m1][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3Y[m1][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac3Y_reg[m1][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac3Y_reg[m1][16]_i_2_n_6\,
      O(0) => \mac3Y_reg[m1][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac3Y[m1][16]_i_7_n_0\
    );
\mac3Y_reg[m1][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m1][14]_i_11_n_0\,
      CO(3) => \mac3Y_reg[m1][16]_i_5_n_0\,
      CO(2) => \mac3Y_reg[m1][16]_i_5_n_1\,
      CO(1) => \mac3Y_reg[m1][16]_i_5_n_2\,
      CO(0) => \mac3Y_reg[m1][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m1][16]_i_9_n_0\,
      DI(2) => \mac3Y[m1][16]_i_10_n_0\,
      DI(1) => \mac3Y[m1][16]_i_11_n_0\,
      DI(0) => \mac3Y[m1][16]_i_12_n_0\,
      O(3) => \mac3Y_reg[m1][16]_i_5_n_4\,
      O(2) => \mac3Y_reg[m1][16]_i_5_n_5\,
      O(1) => \mac3Y_reg[m1][16]_i_5_n_6\,
      O(0) => \mac3Y_reg[m1][16]_i_5_n_7\,
      S(3) => \mac3Y[m1][16]_i_13_n_0\,
      S(2) => \mac3Y[m1][16]_i_14_n_0\,
      S(1) => \mac3Y[m1][16]_i_15_n_0\,
      S(0) => \mac3Y[m1][16]_i_16_n_0\
    );
\mac3Y_reg[m1][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m1][14]_i_12_n_0\,
      CO(3) => \mac3Y_reg[m1][16]_i_8_n_0\,
      CO(2) => \NLW_mac3Y_reg[m1][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac3Y_reg[m1][16]_i_8_n_2\,
      CO(0) => \mac3Y_reg[m1][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3Y[m1][16]_i_17_n_0\,
      DI(1) => \mac3Y[m1][16]_i_18_n_0\,
      DI(0) => \mac3Y[m1][16]_i_19_n_0\,
      O(3) => \NLW_mac3Y_reg[m1][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac3Y_reg[m1][16]_i_8_n_5\,
      O(1) => \mac3Y_reg[m1][16]_i_8_n_6\,
      O(0) => \mac3Y_reg[m1][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac3Y[m1][16]_i_20_n_0\,
      S(1) => \mac3Y[m1][16]_i_21_n_0\,
      S(0) => \mac3Y[m1][16]_i_22_n_0\
    );
\mac3Y_reg[m1][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(1),
      Q => \mac3Y_reg[m1]__0\(1)
    );
\mac3Y_reg[m1][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(2),
      Q => \mac3Y_reg[m1]__0\(2)
    );
\mac3Y_reg[m1][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m1][2]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m1][2]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m1][2]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m1][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m1][2]_i_2_n_0\,
      DI(2) => \mac3Y[m1][2]_i_3_n_0\,
      DI(1) => \mac3Y[m1][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[m1][2]_i_1_n_4\,
      O(2 downto 0) => \mac3Y_reg[m1]0\(2 downto 0),
      S(3) => \mac3Y[m1][2]_i_5_n_0\,
      S(2) => \mac3Y[m1][2]_i_6_n_0\,
      S(1) => \mac3Y[m1][2]_i_7_n_0\,
      S(0) => \mac3Y[m1][2]_i_8_n_0\
    );
\mac3Y_reg[m1][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(3),
      Q => \mac3Y_reg[m1]__0\(3)
    );
\mac3Y_reg[m1][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(4),
      Q => \mac3Y_reg[m1]__0\(4)
    );
\mac3Y_reg[m1][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(5),
      Q => \mac3Y_reg[m1]__0\(5)
    );
\mac3Y_reg[m1][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(6),
      Q => \mac3Y_reg[m1]__0\(6)
    );
\mac3Y_reg[m1][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m1][6]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m1][6]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m1][6]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m1][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m1][6]_i_2_n_0\,
      DI(2) => \mac3Y[m1][6]_i_3_n_0\,
      DI(1) => \mac3Y[m1][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac3Y_reg[m1]0\(6 downto 3),
      S(3) => \mac3Y[m1][6]_i_5_n_0\,
      S(2) => \mac3Y[m1][6]_i_6_n_0\,
      S(1) => \mac3Y[m1][6]_i_7_n_0\,
      S(0) => \mac3Y[m1][6]_i_8_n_0\
    );
\mac3Y_reg[m1][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(7),
      Q => \mac3Y_reg[m1]__0\(7)
    );
\mac3Y_reg[m1][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(8),
      Q => \mac3Y_reg[m1]__0\(8)
    );
\mac3Y_reg[m1][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m1]0\(9),
      Q => \mac3Y_reg[m1]__0\(9)
    );
\mac3Y_reg[m2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(0),
      Q => \mac3Y_reg[m_n_0_2][0]\
    );
\mac3Y_reg[m2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(10),
      Q => \mac3Y_reg[m_n_0_2][10]\
    );
\mac3Y_reg[m2][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m2][6]_i_1_n_0\,
      CO(3) => \mac3Y_reg[m2][10]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m2][10]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m2][10]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m2][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m2][10]_i_2_n_0\,
      DI(2) => \mac3Y[m2][10]_i_3_n_0\,
      DI(1) => \mac3Y[m2][10]_i_4_n_0\,
      DI(0) => \mac3Y[m2][10]_i_5_n_0\,
      O(3 downto 0) => \mac3Y_reg[m2]0\(10 downto 7),
      S(3) => \mac3Y[m2][10]_i_6_n_0\,
      S(2) => \mac3Y[m2][10]_i_7_n_0\,
      S(1) => \mac3Y[m2][10]_i_8_n_0\,
      S(0) => \mac3Y[m2][10]_i_9_n_0\
    );
\mac3Y_reg[m2][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m2][2]_i_1_n_0\,
      CO(3) => \mac3Y_reg[m2][10]_i_10_n_0\,
      CO(2) => \mac3Y_reg[m2][10]_i_10_n_1\,
      CO(1) => \mac3Y_reg[m2][10]_i_10_n_2\,
      CO(0) => \mac3Y_reg[m2][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m2][10]_i_12_n_0\,
      DI(2) => \mac3Y[m2][10]_i_13_n_0\,
      DI(1) => \mac3Y[m2][10]_i_14_n_0\,
      DI(0) => \mac3Y[m2][10]_i_15_n_0\,
      O(3) => \mac3Y_reg[m2][10]_i_10_n_4\,
      O(2) => \mac3Y_reg[m2][10]_i_10_n_5\,
      O(1) => \mac3Y_reg[m2][10]_i_10_n_6\,
      O(0) => \mac3Y_reg[m2][10]_i_10_n_7\,
      S(3) => \mac3Y[m2][10]_i_16_n_0\,
      S(2) => \mac3Y[m2][10]_i_17_n_0\,
      S(1) => \mac3Y[m2][10]_i_18_n_0\,
      S(0) => \mac3Y[m2][10]_i_19_n_0\
    );
\mac3Y_reg[m2][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m2][10]_i_11_n_0\,
      CO(2) => \mac3Y_reg[m2][10]_i_11_n_1\,
      CO(1) => \mac3Y_reg[m2][10]_i_11_n_2\,
      CO(0) => \mac3Y_reg[m2][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m2][10]_i_20_n_0\,
      DI(2) => \mac3Y[m2][10]_i_21_n_0\,
      DI(1) => \mac3Y[m2][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[m2][10]_i_11_n_4\,
      O(2) => \mac3Y_reg[m2][10]_i_11_n_5\,
      O(1) => \mac3Y_reg[m2][10]_i_11_n_6\,
      O(0) => \mac3Y_reg[m2][10]_i_11_n_7\,
      S(3) => \mac3Y[m2][10]_i_23_n_0\,
      S(2) => \mac3Y[m2][10]_i_24_n_0\,
      S(1) => \mac3Y[m2][10]_i_25_n_0\,
      S(0) => \mac3Y[m2][10]_i_26_n_0\
    );
\mac3Y_reg[m2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(11),
      Q => \mac3Y_reg[m_n_0_2][11]\
    );
\mac3Y_reg[m2][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(12),
      Q => \mac3Y_reg[m_n_0_2][12]\
    );
\mac3Y_reg[m2][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(13),
      Q => \mac3Y_reg[m_n_0_2][13]\
    );
\mac3Y_reg[m2][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(14),
      Q => \mac3Y_reg[m_n_0_2][14]\
    );
\mac3Y_reg[m2][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m2][10]_i_1_n_0\,
      CO(3) => \mac3Y_reg[m2][14]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m2][14]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m2][14]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m2][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m2][14]_i_2_n_0\,
      DI(2) => \mac3Y[m2][14]_i_3_n_0\,
      DI(1) => \mac3Y[m2][14]_i_4_n_0\,
      DI(0) => \mac3Y[m2][14]_i_5_n_0\,
      O(3 downto 0) => \mac3Y_reg[m2]0\(14 downto 11),
      S(3) => \mac3Y[m2][14]_i_6_n_0\,
      S(2) => \mac3Y[m2][14]_i_7_n_0\,
      S(1) => \mac3Y[m2][14]_i_8_n_0\,
      S(0) => \mac3Y[m2][14]_i_9_n_0\
    );
\mac3Y_reg[m2][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m2][10]_i_10_n_0\,
      CO(3) => \mac3Y_reg[m2][14]_i_10_n_0\,
      CO(2) => \NLW_mac3Y_reg[m2][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac3Y_reg[m2][14]_i_10_n_2\,
      CO(0) => \mac3Y_reg[m2][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3Y[m2][14]_i_13_n_0\,
      DI(1) => \mac3Y[m2][14]_i_14_n_0\,
      DI(0) => \mac3Y[m2][14]_i_15_n_0\,
      O(3) => \NLW_mac3Y_reg[m2][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac3Y_reg[m2][14]_i_10_n_5\,
      O(1) => \mac3Y_reg[m2][14]_i_10_n_6\,
      O(0) => \mac3Y_reg[m2][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac3Y[m2][14]_i_16_n_0\,
      S(1) => \mac3Y[m2][14]_i_17_n_0\,
      S(0) => \mac3Y[m2][14]_i_18_n_0\
    );
\mac3Y_reg[m2][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m2][14]_i_11_n_0\,
      CO(2) => \mac3Y_reg[m2][14]_i_11_n_1\,
      CO(1) => \mac3Y_reg[m2][14]_i_11_n_2\,
      CO(0) => \mac3Y_reg[m2][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m2][14]_i_19_n_0\,
      DI(2) => \mac3Y[m2][14]_i_20_n_0\,
      DI(1) => \mac3Y[m2][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[m2][14]_i_11_n_4\,
      O(2) => \mac3Y_reg[m2][14]_i_11_n_5\,
      O(1) => \mac3Y_reg[m2][14]_i_11_n_6\,
      O(0) => \mac3Y_reg[m2][14]_i_11_n_7\,
      S(3) => \mac3Y[m2][14]_i_22_n_0\,
      S(2) => \mac3Y[m2][14]_i_23_n_0\,
      S(1) => \mac3Y[m2][14]_i_24_n_0\,
      S(0) => \mac3Y[m2][14]_i_25_n_0\
    );
\mac3Y_reg[m2][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m2][10]_i_11_n_0\,
      CO(3) => \mac3Y_reg[m2][14]_i_12_n_0\,
      CO(2) => \mac3Y_reg[m2][14]_i_12_n_1\,
      CO(1) => \mac3Y_reg[m2][14]_i_12_n_2\,
      CO(0) => \mac3Y_reg[m2][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m2][14]_i_26_n_0\,
      DI(2) => \mac3Y[m2][14]_i_27_n_0\,
      DI(1) => \mac3Y[m2][14]_i_28_n_0\,
      DI(0) => \mac3Y[m2][14]_i_29_n_0\,
      O(3) => \mac3Y_reg[m2][14]_i_12_n_4\,
      O(2) => \mac3Y_reg[m2][14]_i_12_n_5\,
      O(1) => \mac3Y_reg[m2][14]_i_12_n_6\,
      O(0) => \mac3Y_reg[m2][14]_i_12_n_7\,
      S(3) => \mac3Y[m2][14]_i_30_n_0\,
      S(2) => \mac3Y[m2][14]_i_31_n_0\,
      S(1) => \mac3Y[m2][14]_i_32_n_0\,
      S(0) => \mac3Y[m2][14]_i_33_n_0\
    );
\mac3Y_reg[m2][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(15),
      Q => \mac3Y_reg[m_n_0_2][15]\
    );
\mac3Y_reg[m2][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(16),
      Q => \mac3Y_reg[m_n_0_2][16]\
    );
\mac3Y_reg[m2][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m2][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac3Y_reg[m2][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3Y_reg[m2][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3Y_reg[m2][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac3Y_reg[m2][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac3Y_reg[m2]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac3Y[m2][16]_i_3_n_0\,
      S(0) => \mac3Y[m2][16]_i_4_n_0\
    );
\mac3Y_reg[m2][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m2][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac3Y_reg[m2][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3Y_reg[m2][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3Y[m2][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac3Y_reg[m2][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac3Y_reg[m2][16]_i_2_n_6\,
      O(0) => \mac3Y_reg[m2][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac3Y[m2][16]_i_7_n_0\
    );
\mac3Y_reg[m2][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m2][14]_i_11_n_0\,
      CO(3) => \mac3Y_reg[m2][16]_i_5_n_0\,
      CO(2) => \mac3Y_reg[m2][16]_i_5_n_1\,
      CO(1) => \mac3Y_reg[m2][16]_i_5_n_2\,
      CO(0) => \mac3Y_reg[m2][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m2][16]_i_9_n_0\,
      DI(2) => \mac3Y[m2][16]_i_10_n_0\,
      DI(1) => \mac3Y[m2][16]_i_11_n_0\,
      DI(0) => \mac3Y[m2][16]_i_12_n_0\,
      O(3) => \mac3Y_reg[m2][16]_i_5_n_4\,
      O(2) => \mac3Y_reg[m2][16]_i_5_n_5\,
      O(1) => \mac3Y_reg[m2][16]_i_5_n_6\,
      O(0) => \mac3Y_reg[m2][16]_i_5_n_7\,
      S(3) => \mac3Y[m2][16]_i_13_n_0\,
      S(2) => \mac3Y[m2][16]_i_14_n_0\,
      S(1) => \mac3Y[m2][16]_i_15_n_0\,
      S(0) => \mac3Y[m2][16]_i_16_n_0\
    );
\mac3Y_reg[m2][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m2][14]_i_12_n_0\,
      CO(3) => \mac3Y_reg[m2][16]_i_8_n_0\,
      CO(2) => \NLW_mac3Y_reg[m2][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac3Y_reg[m2][16]_i_8_n_2\,
      CO(0) => \mac3Y_reg[m2][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3Y[m2][16]_i_17_n_0\,
      DI(1) => \mac3Y[m2][16]_i_18_n_0\,
      DI(0) => \mac3Y[m2][16]_i_19_n_0\,
      O(3) => \NLW_mac3Y_reg[m2][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac3Y_reg[m2][16]_i_8_n_5\,
      O(1) => \mac3Y_reg[m2][16]_i_8_n_6\,
      O(0) => \mac3Y_reg[m2][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac3Y[m2][16]_i_20_n_0\,
      S(1) => \mac3Y[m2][16]_i_21_n_0\,
      S(0) => \mac3Y[m2][16]_i_22_n_0\
    );
\mac3Y_reg[m2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(1),
      Q => \mac3Y_reg[m_n_0_2][1]\
    );
\mac3Y_reg[m2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(2),
      Q => \mac3Y_reg[m_n_0_2][2]\
    );
\mac3Y_reg[m2][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m2][2]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m2][2]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m2][2]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m2][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m2][2]_i_2_n_0\,
      DI(2) => \mac3Y[m2][2]_i_3_n_0\,
      DI(1) => \mac3Y[m2][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[m2][2]_i_1_n_4\,
      O(2 downto 0) => \mac3Y_reg[m2]0\(2 downto 0),
      S(3) => \mac3Y[m2][2]_i_5_n_0\,
      S(2) => \mac3Y[m2][2]_i_6_n_0\,
      S(1) => \mac3Y[m2][2]_i_7_n_0\,
      S(0) => \mac3Y[m2][2]_i_8_n_0\
    );
\mac3Y_reg[m2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(3),
      Q => \mac3Y_reg[m_n_0_2][3]\
    );
\mac3Y_reg[m2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(4),
      Q => \mac3Y_reg[m_n_0_2][4]\
    );
\mac3Y_reg[m2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(5),
      Q => \mac3Y_reg[m_n_0_2][5]\
    );
\mac3Y_reg[m2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(6),
      Q => \mac3Y_reg[m_n_0_2][6]\
    );
\mac3Y_reg[m2][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m2][6]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m2][6]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m2][6]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m2][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m2][6]_i_2_n_0\,
      DI(2) => \mac3Y[m2][6]_i_3_n_0\,
      DI(1) => \mac3Y[m2][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac3Y_reg[m2]0\(6 downto 3),
      S(3) => \mac3Y[m2][6]_i_5_n_0\,
      S(2) => \mac3Y[m2][6]_i_6_n_0\,
      S(1) => \mac3Y[m2][6]_i_7_n_0\,
      S(0) => \mac3Y[m2][6]_i_8_n_0\
    );
\mac3Y_reg[m2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(7),
      Q => \mac3Y_reg[m_n_0_2][7]\
    );
\mac3Y_reg[m2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(8),
      Q => \mac3Y_reg[m_n_0_2][8]\
    );
\mac3Y_reg[m2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m2]0\(9),
      Q => \mac3Y_reg[m_n_0_2][9]\
    );
\mac3Y_reg[m3][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(0),
      Q => \mac3Y_reg[m3]__0\(0)
    );
\mac3Y_reg[m3][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(10),
      Q => \mac3Y_reg[m3]__0\(10)
    );
\mac3Y_reg[m3][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m3][6]_i_1_n_0\,
      CO(3) => \mac3Y_reg[m3][10]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m3][10]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m3][10]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m3][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m3][10]_i_2_n_0\,
      DI(2) => \mac3Y[m3][10]_i_3_n_0\,
      DI(1) => \mac3Y[m3][10]_i_4_n_0\,
      DI(0) => \mac3Y[m3][10]_i_5_n_0\,
      O(3 downto 0) => \mac3Y_reg[m3]0\(10 downto 7),
      S(3) => \mac3Y[m3][10]_i_6_n_0\,
      S(2) => \mac3Y[m3][10]_i_7_n_0\,
      S(1) => \mac3Y[m3][10]_i_8_n_0\,
      S(0) => \mac3Y[m3][10]_i_9_n_0\
    );
\mac3Y_reg[m3][10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m3][2]_i_1_n_0\,
      CO(3) => \mac3Y_reg[m3][10]_i_10_n_0\,
      CO(2) => \mac3Y_reg[m3][10]_i_10_n_1\,
      CO(1) => \mac3Y_reg[m3][10]_i_10_n_2\,
      CO(0) => \mac3Y_reg[m3][10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m3][10]_i_12_n_0\,
      DI(2) => \mac3Y[m3][10]_i_13_n_0\,
      DI(1) => \mac3Y[m3][10]_i_14_n_0\,
      DI(0) => \mac3Y[m3][10]_i_15_n_0\,
      O(3) => \mac3Y_reg[m3][10]_i_10_n_4\,
      O(2) => \mac3Y_reg[m3][10]_i_10_n_5\,
      O(1) => \mac3Y_reg[m3][10]_i_10_n_6\,
      O(0) => \mac3Y_reg[m3][10]_i_10_n_7\,
      S(3) => \mac3Y[m3][10]_i_16_n_0\,
      S(2) => \mac3Y[m3][10]_i_17_n_0\,
      S(1) => \mac3Y[m3][10]_i_18_n_0\,
      S(0) => \mac3Y[m3][10]_i_19_n_0\
    );
\mac3Y_reg[m3][10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m3][10]_i_11_n_0\,
      CO(2) => \mac3Y_reg[m3][10]_i_11_n_1\,
      CO(1) => \mac3Y_reg[m3][10]_i_11_n_2\,
      CO(0) => \mac3Y_reg[m3][10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m3][10]_i_20_n_0\,
      DI(2) => \mac3Y[m3][10]_i_21_n_0\,
      DI(1) => \mac3Y[m3][10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[m3][10]_i_11_n_4\,
      O(2) => \mac3Y_reg[m3][10]_i_11_n_5\,
      O(1) => \mac3Y_reg[m3][10]_i_11_n_6\,
      O(0) => \mac3Y_reg[m3][10]_i_11_n_7\,
      S(3) => \mac3Y[m3][10]_i_23_n_0\,
      S(2) => \mac3Y[m3][10]_i_24_n_0\,
      S(1) => \mac3Y[m3][10]_i_25_n_0\,
      S(0) => \mac3Y[m3][10]_i_26_n_0\
    );
\mac3Y_reg[m3][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(11),
      Q => \mac3Y_reg[m3]__0\(11)
    );
\mac3Y_reg[m3][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(12),
      Q => \mac3Y_reg[m3]__0\(12)
    );
\mac3Y_reg[m3][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(13),
      Q => \mac3Y_reg[m3]__0\(13)
    );
\mac3Y_reg[m3][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(14),
      Q => \mac3Y_reg[m3]__0\(14)
    );
\mac3Y_reg[m3][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m3][10]_i_1_n_0\,
      CO(3) => \mac3Y_reg[m3][14]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m3][14]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m3][14]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m3][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m3][14]_i_2_n_0\,
      DI(2) => \mac3Y[m3][14]_i_3_n_0\,
      DI(1) => \mac3Y[m3][14]_i_4_n_0\,
      DI(0) => \mac3Y[m3][14]_i_5_n_0\,
      O(3 downto 0) => \mac3Y_reg[m3]0\(14 downto 11),
      S(3) => \mac3Y[m3][14]_i_6_n_0\,
      S(2) => \mac3Y[m3][14]_i_7_n_0\,
      S(1) => \mac3Y[m3][14]_i_8_n_0\,
      S(0) => \mac3Y[m3][14]_i_9_n_0\
    );
\mac3Y_reg[m3][14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m3][10]_i_10_n_0\,
      CO(3) => \mac3Y_reg[m3][14]_i_10_n_0\,
      CO(2) => \NLW_mac3Y_reg[m3][14]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \mac3Y_reg[m3][14]_i_10_n_2\,
      CO(0) => \mac3Y_reg[m3][14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3Y[m3][14]_i_13_n_0\,
      DI(1) => \mac3Y[m3][14]_i_14_n_0\,
      DI(0) => \mac3Y[m3][14]_i_15_n_0\,
      O(3) => \NLW_mac3Y_reg[m3][14]_i_10_O_UNCONNECTED\(3),
      O(2) => \mac3Y_reg[m3][14]_i_10_n_5\,
      O(1) => \mac3Y_reg[m3][14]_i_10_n_6\,
      O(0) => \mac3Y_reg[m3][14]_i_10_n_7\,
      S(3) => '1',
      S(2) => \mac3Y[m3][14]_i_16_n_0\,
      S(1) => \mac3Y[m3][14]_i_17_n_0\,
      S(0) => \mac3Y[m3][14]_i_18_n_0\
    );
\mac3Y_reg[m3][14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m3][14]_i_11_n_0\,
      CO(2) => \mac3Y_reg[m3][14]_i_11_n_1\,
      CO(1) => \mac3Y_reg[m3][14]_i_11_n_2\,
      CO(0) => \mac3Y_reg[m3][14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m3][14]_i_19_n_0\,
      DI(2) => \mac3Y[m3][14]_i_20_n_0\,
      DI(1) => \mac3Y[m3][14]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[m3][14]_i_11_n_4\,
      O(2) => \mac3Y_reg[m3][14]_i_11_n_5\,
      O(1) => \mac3Y_reg[m3][14]_i_11_n_6\,
      O(0) => \mac3Y_reg[m3][14]_i_11_n_7\,
      S(3) => \mac3Y[m3][14]_i_22_n_0\,
      S(2) => \mac3Y[m3][14]_i_23_n_0\,
      S(1) => \mac3Y[m3][14]_i_24_n_0\,
      S(0) => \mac3Y[m3][14]_i_25_n_0\
    );
\mac3Y_reg[m3][14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m3][10]_i_11_n_0\,
      CO(3) => \mac3Y_reg[m3][14]_i_12_n_0\,
      CO(2) => \mac3Y_reg[m3][14]_i_12_n_1\,
      CO(1) => \mac3Y_reg[m3][14]_i_12_n_2\,
      CO(0) => \mac3Y_reg[m3][14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m3][14]_i_26_n_0\,
      DI(2) => \mac3Y[m3][14]_i_27_n_0\,
      DI(1) => \mac3Y[m3][14]_i_28_n_0\,
      DI(0) => \mac3Y[m3][14]_i_29_n_0\,
      O(3) => \mac3Y_reg[m3][14]_i_12_n_4\,
      O(2) => \mac3Y_reg[m3][14]_i_12_n_5\,
      O(1) => \mac3Y_reg[m3][14]_i_12_n_6\,
      O(0) => \mac3Y_reg[m3][14]_i_12_n_7\,
      S(3) => \mac3Y[m3][14]_i_30_n_0\,
      S(2) => \mac3Y[m3][14]_i_31_n_0\,
      S(1) => \mac3Y[m3][14]_i_32_n_0\,
      S(0) => \mac3Y[m3][14]_i_33_n_0\
    );
\mac3Y_reg[m3][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(15),
      Q => \mac3Y_reg[m3]__0\(15)
    );
\mac3Y_reg[m3][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(16),
      Q => \mac3Y_reg[m3]__0\(16)
    );
\mac3Y_reg[m3][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m3][14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mac3Y_reg[m3][16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3Y_reg[m3][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3Y_reg[m3][16]_i_2_n_7\,
      O(3 downto 2) => \NLW_mac3Y_reg[m3][16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \mac3Y_reg[m3]0\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \mac3Y[m3][16]_i_3_n_0\,
      S(0) => \mac3Y[m3][16]_i_4_n_0\
    );
\mac3Y_reg[m3][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m3][16]_i_5_n_0\,
      CO(3 downto 1) => \NLW_mac3Y_reg[m3][16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mac3Y_reg[m3][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mac3Y[m3][16]_i_6_n_0\,
      O(3 downto 2) => \NLW_mac3Y_reg[m3][16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mac3Y_reg[m3][16]_i_2_n_6\,
      O(0) => \mac3Y_reg[m3][16]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mac3Y[m3][16]_i_7_n_0\
    );
\mac3Y_reg[m3][16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m3][14]_i_11_n_0\,
      CO(3) => \mac3Y_reg[m3][16]_i_5_n_0\,
      CO(2) => \mac3Y_reg[m3][16]_i_5_n_1\,
      CO(1) => \mac3Y_reg[m3][16]_i_5_n_2\,
      CO(0) => \mac3Y_reg[m3][16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m3][16]_i_9_n_0\,
      DI(2) => \mac3Y[m3][16]_i_10_n_0\,
      DI(1) => \mac3Y[m3][16]_i_11_n_0\,
      DI(0) => \mac3Y[m3][16]_i_12_n_0\,
      O(3) => \mac3Y_reg[m3][16]_i_5_n_4\,
      O(2) => \mac3Y_reg[m3][16]_i_5_n_5\,
      O(1) => \mac3Y_reg[m3][16]_i_5_n_6\,
      O(0) => \mac3Y_reg[m3][16]_i_5_n_7\,
      S(3) => \mac3Y[m3][16]_i_13_n_0\,
      S(2) => \mac3Y[m3][16]_i_14_n_0\,
      S(1) => \mac3Y[m3][16]_i_15_n_0\,
      S(0) => \mac3Y[m3][16]_i_16_n_0\
    );
\mac3Y_reg[m3][16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[m3][14]_i_12_n_0\,
      CO(3) => \mac3Y_reg[m3][16]_i_8_n_0\,
      CO(2) => \NLW_mac3Y_reg[m3][16]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \mac3Y_reg[m3][16]_i_8_n_2\,
      CO(0) => \mac3Y_reg[m3][16]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mac3Y[m3][16]_i_17_n_0\,
      DI(1) => \mac3Y[m3][16]_i_18_n_0\,
      DI(0) => \mac3Y[m3][16]_i_19_n_0\,
      O(3) => \NLW_mac3Y_reg[m3][16]_i_8_O_UNCONNECTED\(3),
      O(2) => \mac3Y_reg[m3][16]_i_8_n_5\,
      O(1) => \mac3Y_reg[m3][16]_i_8_n_6\,
      O(0) => \mac3Y_reg[m3][16]_i_8_n_7\,
      S(3) => '1',
      S(2) => \mac3Y[m3][16]_i_20_n_0\,
      S(1) => \mac3Y[m3][16]_i_21_n_0\,
      S(0) => \mac3Y[m3][16]_i_22_n_0\
    );
\mac3Y_reg[m3][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(1),
      Q => \mac3Y_reg[m3]__0\(1)
    );
\mac3Y_reg[m3][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(2),
      Q => \mac3Y_reg[m3]__0\(2)
    );
\mac3Y_reg[m3][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m3][2]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m3][2]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m3][2]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m3][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m3][2]_i_2_n_0\,
      DI(2) => \mac3Y[m3][2]_i_3_n_0\,
      DI(1) => \mac3Y[m3][2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[m3][2]_i_1_n_4\,
      O(2 downto 0) => \mac3Y_reg[m3]0\(2 downto 0),
      S(3) => \mac3Y[m3][2]_i_5_n_0\,
      S(2) => \mac3Y[m3][2]_i_6_n_0\,
      S(1) => \mac3Y[m3][2]_i_7_n_0\,
      S(0) => \mac3Y[m3][2]_i_8_n_0\
    );
\mac3Y_reg[m3][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(3),
      Q => \mac3Y_reg[m3]__0\(3)
    );
\mac3Y_reg[m3][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(4),
      Q => \mac3Y_reg[m3]__0\(4)
    );
\mac3Y_reg[m3][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(5),
      Q => \mac3Y_reg[m3]__0\(5)
    );
\mac3Y_reg[m3][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(6),
      Q => \mac3Y_reg[m3]__0\(6)
    );
\mac3Y_reg[m3][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[m3][6]_i_1_n_0\,
      CO(2) => \mac3Y_reg[m3][6]_i_1_n_1\,
      CO(1) => \mac3Y_reg[m3][6]_i_1_n_2\,
      CO(0) => \mac3Y_reg[m3][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[m3][6]_i_2_n_0\,
      DI(2) => \mac3Y[m3][6]_i_3_n_0\,
      DI(1) => \mac3Y[m3][6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \mac3Y_reg[m3]0\(6 downto 3),
      S(3) => \mac3Y[m3][6]_i_5_n_0\,
      S(2) => \mac3Y[m3][6]_i_6_n_0\,
      S(1) => \mac3Y[m3][6]_i_7_n_0\,
      S(0) => \mac3Y[m3][6]_i_8_n_0\
    );
\mac3Y_reg[m3][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(7),
      Q => \mac3Y_reg[m3]__0\(7)
    );
\mac3Y_reg[m3][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(8),
      Q => \mac3Y_reg[m3]__0\(8)
    );
\mac3Y_reg[m3][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[m3]0\(9),
      Q => \mac3Y_reg[m3]__0\(9)
    );
\mac3Y_reg[mac][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][3]_i_1_n_7\,
      Q => \mac3Y_reg[mac]__0\(0)
    );
\mac3Y_reg[mac][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][11]_i_1_n_5\,
      Q => \mac3Y_reg[mac]__0\(10)
    );
\mac3Y_reg[mac][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][11]_i_1_n_4\,
      Q => \mac3Y_reg[mac]__0\(11)
    );
\mac3Y_reg[mac][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[mac][7]_i_1_n_0\,
      CO(3) => \mac3Y_reg[mac][11]_i_1_n_0\,
      CO(2) => \mac3Y_reg[mac][11]_i_1_n_1\,
      CO(1) => \mac3Y_reg[mac][11]_i_1_n_2\,
      CO(0) => \mac3Y_reg[mac][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[mac][11]_i_2_n_0\,
      DI(2) => \mac3Y[mac][11]_i_3_n_0\,
      DI(1) => \mac3Y[mac][11]_i_4_n_0\,
      DI(0) => \mac3Y[mac][11]_i_5_n_0\,
      O(3) => \mac3Y_reg[mac][11]_i_1_n_4\,
      O(2) => \mac3Y_reg[mac][11]_i_1_n_5\,
      O(1) => \mac3Y_reg[mac][11]_i_1_n_6\,
      O(0) => \mac3Y_reg[mac][11]_i_1_n_7\,
      S(3) => \mac3Y[mac][11]_i_6_n_0\,
      S(2) => \mac3Y[mac][11]_i_7_n_0\,
      S(1) => \mac3Y[mac][11]_i_8_n_0\,
      S(0) => \mac3Y[mac][11]_i_9_n_0\
    );
\mac3Y_reg[mac][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][15]_i_1_n_7\,
      Q => \mac3Y_reg[mac]__0\(12)
    );
\mac3Y_reg[mac][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][15]_i_1_n_6\,
      Q => \mac3Y_reg[mac]__0\(13)
    );
\mac3Y_reg[mac][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][15]_i_1_n_5\,
      Q => \mac3Y_reg[mac]__0\(14)
    );
\mac3Y_reg[mac][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][15]_i_1_n_4\,
      Q => \mac3Y_reg[mac]__0\(15)
    );
\mac3Y_reg[mac][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[mac][11]_i_1_n_0\,
      CO(3) => \mac3Y_reg[mac][15]_i_1_n_0\,
      CO(2) => \mac3Y_reg[mac][15]_i_1_n_1\,
      CO(1) => \mac3Y_reg[mac][15]_i_1_n_2\,
      CO(0) => \mac3Y_reg[mac][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[mac][15]_i_2_n_0\,
      DI(2) => \mac3Y[mac][15]_i_3_n_0\,
      DI(1) => \mac3Y[mac][15]_i_4_n_0\,
      DI(0) => \mac3Y[mac][15]_i_5_n_0\,
      O(3) => \mac3Y_reg[mac][15]_i_1_n_4\,
      O(2) => \mac3Y_reg[mac][15]_i_1_n_5\,
      O(1) => \mac3Y_reg[mac][15]_i_1_n_6\,
      O(0) => \mac3Y_reg[mac][15]_i_1_n_7\,
      S(3) => \mac3Y[mac][15]_i_6_n_0\,
      S(2) => \mac3Y[mac][15]_i_7_n_0\,
      S(1) => \mac3Y[mac][15]_i_8_n_0\,
      S(0) => \mac3Y[mac][15]_i_9_n_0\
    );
\mac3Y_reg[mac][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][16]_i_1_n_7\,
      Q => \mac3Y_reg[mac]__0\(16)
    );
\mac3Y_reg[mac][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[mac][15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_mac3Y_reg[mac][16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mac3Y_reg[mac][16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \mac3Y_reg[mac][16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \mac3Y[mac][16]_i_2_n_0\
    );
\mac3Y_reg[mac][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][3]_i_1_n_6\,
      Q => \mac3Y_reg[mac]__0\(1)
    );
\mac3Y_reg[mac][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][3]_i_1_n_5\,
      Q => \mac3Y_reg[mac]__0\(2)
    );
\mac3Y_reg[mac][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][3]_i_1_n_4\,
      Q => \mac3Y_reg[mac]__0\(3)
    );
\mac3Y_reg[mac][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mac3Y_reg[mac][3]_i_1_n_0\,
      CO(2) => \mac3Y_reg[mac][3]_i_1_n_1\,
      CO(1) => \mac3Y_reg[mac][3]_i_1_n_2\,
      CO(0) => \mac3Y_reg[mac][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[mac][3]_i_2_n_0\,
      DI(2) => \mac3Y[mac][3]_i_3_n_0\,
      DI(1) => \mac3Y[mac][3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mac3Y_reg[mac][3]_i_1_n_4\,
      O(2) => \mac3Y_reg[mac][3]_i_1_n_5\,
      O(1) => \mac3Y_reg[mac][3]_i_1_n_6\,
      O(0) => \mac3Y_reg[mac][3]_i_1_n_7\,
      S(3) => \mac3Y[mac][3]_i_5_n_0\,
      S(2) => \mac3Y[mac][3]_i_6_n_0\,
      S(1) => \mac3Y[mac][3]_i_7_n_0\,
      S(0) => \mac3Y[mac][3]_i_8_n_0\
    );
\mac3Y_reg[mac][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][7]_i_1_n_7\,
      Q => \mac3Y_reg[mac]__0\(4)
    );
\mac3Y_reg[mac][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][7]_i_1_n_6\,
      Q => \mac3Y_reg[mac]__0\(5)
    );
\mac3Y_reg[mac][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][7]_i_1_n_5\,
      Q => \mac3Y_reg[mac]__0\(6)
    );
\mac3Y_reg[mac][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][7]_i_1_n_4\,
      Q => \mac3Y_reg[mac]__0\(7)
    );
\mac3Y_reg[mac][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mac3Y_reg[mac][3]_i_1_n_0\,
      CO(3) => \mac3Y_reg[mac][7]_i_1_n_0\,
      CO(2) => \mac3Y_reg[mac][7]_i_1_n_1\,
      CO(1) => \mac3Y_reg[mac][7]_i_1_n_2\,
      CO(0) => \mac3Y_reg[mac][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mac3Y[mac][7]_i_2_n_0\,
      DI(2) => \mac3Y[mac][7]_i_3_n_0\,
      DI(1) => \mac3Y[mac][7]_i_4_n_0\,
      DI(0) => \mac3Y[mac][7]_i_5_n_0\,
      O(3) => \mac3Y_reg[mac][7]_i_1_n_4\,
      O(2) => \mac3Y_reg[mac][7]_i_1_n_5\,
      O(1) => \mac3Y_reg[mac][7]_i_1_n_6\,
      O(0) => \mac3Y_reg[mac][7]_i_1_n_7\,
      S(3) => \mac3Y[mac][7]_i_6_n_0\,
      S(2) => \mac3Y[mac][7]_i_7_n_0\,
      S(1) => \mac3Y[mac][7]_i_8_n_0\,
      S(0) => \mac3Y[mac][7]_i_9_n_0\
    );
\mac3Y_reg[mac][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][11]_i_1_n_7\,
      Q => \mac3Y_reg[mac]__0\(8)
    );
\mac3Y_reg[mac][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \mac3Y_reg[mac][11]_i_1_n_6\,
      Q => \mac3Y_reg[mac]__0\(9)
    );
mod1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller__parameterized1\
     port map (
      ADDRARDADDR(11 downto 0) => \RGB_inst/int_line_d2/w3s_address\(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      Q(7 downto 0) => d2G(7 downto 0),
      en_datao => en_datao,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      qValid => qValid,
      rowbuffer_reg(0) => write_chs(0),
      \tpd1_reg[vTap0x][7]\(7 downto 0) => vTap0x(7 downto 0),
      \tpd1_reg[vTap1x][7]\(7 downto 0) => vTap1x(7 downto 0),
      \tpd1_reg[vTap2x][7]\(7 downto 0) => vTap2x(7 downto 0),
      write_s => \RGB_inst/write_s\,
      write_s_reg => SHARP_inst_n_38
    );
oValid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_aresetn,
      D => qValid_reg,
      Q => oValid,
      R => '0'
    );
\sobel[pax][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(10),
      I1 => \mac3X_reg[mac]\(10),
      I2 => \mac1X_reg[mac]\(10),
      O => \sobel[pax][11]_i_2_n_0\
    );
\sobel[pax][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(9),
      I1 => \mac3X_reg[mac]\(9),
      I2 => \mac1X_reg[mac]\(9),
      O => \sobel[pax][11]_i_3_n_0\
    );
\sobel[pax][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(8),
      I1 => \mac3X_reg[mac]\(8),
      I2 => \mac1X_reg[mac]\(8),
      O => \sobel[pax][11]_i_4_n_0\
    );
\sobel[pax][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(7),
      I1 => \mac3X_reg[mac]\(7),
      I2 => \mac1X_reg[mac]\(7),
      O => \sobel[pax][11]_i_5_n_0\
    );
\sobel[pax][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(11),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      I3 => \sobel[pax][11]_i_2_n_0\,
      O => \sobel[pax][11]_i_6_n_0\
    );
\sobel[pax][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(10),
      I1 => \mac3X_reg[mac]\(10),
      I2 => \mac1X_reg[mac]\(10),
      I3 => \sobel[pax][11]_i_3_n_0\,
      O => \sobel[pax][11]_i_7_n_0\
    );
\sobel[pax][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(9),
      I1 => \mac3X_reg[mac]\(9),
      I2 => \mac1X_reg[mac]\(9),
      I3 => \sobel[pax][11]_i_4_n_0\,
      O => \sobel[pax][11]_i_8_n_0\
    );
\sobel[pax][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(8),
      I1 => \mac3X_reg[mac]\(8),
      I2 => \mac1X_reg[mac]\(8),
      I3 => \sobel[pax][11]_i_5_n_0\,
      O => \sobel[pax][11]_i_9_n_0\
    );
\sobel[pax][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(14),
      I1 => \mac3X_reg[mac]\(14),
      I2 => \mac1X_reg[mac]\(14),
      O => \sobel[pax][15]_i_2_n_0\
    );
\sobel[pax][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(13),
      I1 => \mac3X_reg[mac]\(13),
      I2 => \mac1X_reg[mac]\(13),
      O => \sobel[pax][15]_i_3_n_0\
    );
\sobel[pax][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(12),
      I1 => \mac3X_reg[mac]\(12),
      I2 => \mac1X_reg[mac]\(12),
      O => \sobel[pax][15]_i_4_n_0\
    );
\sobel[pax][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(11),
      I1 => \mac3X_reg[mac]\(11),
      I2 => \mac1X_reg[mac]\(11),
      O => \sobel[pax][15]_i_5_n_0\
    );
\sobel[pax][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sobel[pax][15]_i_2_n_0\,
      I1 => \mac3X_reg[mac]\(15),
      I2 => \mac2X_reg[mac]\(15),
      I3 => \mac1X_reg[mac]\(15),
      O => \sobel[pax][15]_i_6_n_0\
    );
\sobel[pax][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(14),
      I1 => \mac3X_reg[mac]\(14),
      I2 => \mac1X_reg[mac]\(14),
      I3 => \sobel[pax][15]_i_3_n_0\,
      O => \sobel[pax][15]_i_7_n_0\
    );
\sobel[pax][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(13),
      I1 => \mac3X_reg[mac]\(13),
      I2 => \mac1X_reg[mac]\(13),
      I3 => \sobel[pax][15]_i_4_n_0\,
      O => \sobel[pax][15]_i_8_n_0\
    );
\sobel[pax][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(12),
      I1 => \mac3X_reg[mac]\(12),
      I2 => \mac1X_reg[mac]\(12),
      I3 => \sobel[pax][15]_i_5_n_0\,
      O => \sobel[pax][15]_i_9_n_0\
    );
\sobel[pax][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \mac1X_reg[mac]\(15),
      I1 => \mac3X_reg[mac]\(15),
      I2 => \mac2X_reg[mac]\(15),
      I3 => \mac3X_reg[mac]\(16),
      I4 => \mac2X_reg[mac]\(16),
      I5 => \mac1X_reg[mac]\(16),
      O => \sobel[pax][16]_i_2_n_0\
    );
\sobel[pax][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(2),
      I1 => \mac3X_reg[mac]\(2),
      I2 => \mac1X_reg[mac]\(2),
      O => \sobel[pax][3]_i_2_n_0\
    );
\sobel[pax][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(1),
      I1 => \mac3X_reg[mac]\(1),
      I2 => \mac1X_reg[mac]\(1),
      O => \sobel[pax][3]_i_3_n_0\
    );
\sobel[pax][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(0),
      I1 => \mac3X_reg[mac]\(0),
      I2 => \mac1X_reg[mac]\(0),
      O => \sobel[pax][3]_i_4_n_0\
    );
\sobel[pax][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(3),
      I1 => \mac3X_reg[mac]\(3),
      I2 => \mac1X_reg[mac]\(3),
      I3 => \sobel[pax][3]_i_2_n_0\,
      O => \sobel[pax][3]_i_5_n_0\
    );
\sobel[pax][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(2),
      I1 => \mac3X_reg[mac]\(2),
      I2 => \mac1X_reg[mac]\(2),
      I3 => \sobel[pax][3]_i_3_n_0\,
      O => \sobel[pax][3]_i_6_n_0\
    );
\sobel[pax][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(1),
      I1 => \mac3X_reg[mac]\(1),
      I2 => \mac1X_reg[mac]\(1),
      I3 => \sobel[pax][3]_i_4_n_0\,
      O => \sobel[pax][3]_i_7_n_0\
    );
\sobel[pax][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2X_reg[mac]\(0),
      I1 => \mac3X_reg[mac]\(0),
      I2 => \mac1X_reg[mac]\(0),
      O => \sobel[pax][3]_i_8_n_0\
    );
\sobel[pax][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(6),
      I1 => \mac3X_reg[mac]\(6),
      I2 => \mac1X_reg[mac]\(6),
      O => \sobel[pax][7]_i_2_n_0\
    );
\sobel[pax][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(5),
      I1 => \mac3X_reg[mac]\(5),
      I2 => \mac1X_reg[mac]\(5),
      O => \sobel[pax][7]_i_3_n_0\
    );
\sobel[pax][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(4),
      I1 => \mac3X_reg[mac]\(4),
      I2 => \mac1X_reg[mac]\(4),
      O => \sobel[pax][7]_i_4_n_0\
    );
\sobel[pax][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2X_reg[mac]\(3),
      I1 => \mac3X_reg[mac]\(3),
      I2 => \mac1X_reg[mac]\(3),
      O => \sobel[pax][7]_i_5_n_0\
    );
\sobel[pax][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(7),
      I1 => \mac3X_reg[mac]\(7),
      I2 => \mac1X_reg[mac]\(7),
      I3 => \sobel[pax][7]_i_2_n_0\,
      O => \sobel[pax][7]_i_6_n_0\
    );
\sobel[pax][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(6),
      I1 => \mac3X_reg[mac]\(6),
      I2 => \mac1X_reg[mac]\(6),
      I3 => \sobel[pax][7]_i_3_n_0\,
      O => \sobel[pax][7]_i_7_n_0\
    );
\sobel[pax][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(5),
      I1 => \mac3X_reg[mac]\(5),
      I2 => \mac1X_reg[mac]\(5),
      I3 => \sobel[pax][7]_i_4_n_0\,
      O => \sobel[pax][7]_i_8_n_0\
    );
\sobel[pax][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2X_reg[mac]\(4),
      I1 => \mac3X_reg[mac]\(4),
      I2 => \mac1X_reg[mac]\(4),
      I3 => \sobel[pax][7]_i_5_n_0\,
      O => \sobel[pax][7]_i_9_n_0\
    );
\sobel[pay][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(10),
      I1 => \mac3Y_reg[mac]__0\(10),
      I2 => \mac1Y_reg[mac]__0\(10),
      O => \sobel[pay][11]_i_2_n_0\
    );
\sobel[pay][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(9),
      I1 => \mac3Y_reg[mac]__0\(9),
      I2 => \mac1Y_reg[mac]__0\(9),
      O => \sobel[pay][11]_i_3_n_0\
    );
\sobel[pay][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(8),
      I1 => \mac3Y_reg[mac]__0\(8),
      I2 => \mac1Y_reg[mac]__0\(8),
      O => \sobel[pay][11]_i_4_n_0\
    );
\sobel[pay][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(7),
      I1 => \mac3Y_reg[mac]__0\(7),
      I2 => \mac1Y_reg[mac]__0\(7),
      O => \sobel[pay][11]_i_5_n_0\
    );
\sobel[pay][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(11),
      I1 => \mac3Y_reg[mac]__0\(11),
      I2 => \mac1Y_reg[mac]__0\(11),
      I3 => \sobel[pay][11]_i_2_n_0\,
      O => \sobel[pay][11]_i_6_n_0\
    );
\sobel[pay][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(10),
      I1 => \mac3Y_reg[mac]__0\(10),
      I2 => \mac1Y_reg[mac]__0\(10),
      I3 => \sobel[pay][11]_i_3_n_0\,
      O => \sobel[pay][11]_i_7_n_0\
    );
\sobel[pay][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(9),
      I1 => \mac3Y_reg[mac]__0\(9),
      I2 => \mac1Y_reg[mac]__0\(9),
      I3 => \sobel[pay][11]_i_4_n_0\,
      O => \sobel[pay][11]_i_8_n_0\
    );
\sobel[pay][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(8),
      I1 => \mac3Y_reg[mac]__0\(8),
      I2 => \mac1Y_reg[mac]__0\(8),
      I3 => \sobel[pay][11]_i_5_n_0\,
      O => \sobel[pay][11]_i_9_n_0\
    );
\sobel[pay][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(14),
      I1 => \mac3Y_reg[mac]__0\(14),
      I2 => \mac1Y_reg[mac]__0\(14),
      O => \sobel[pay][15]_i_2_n_0\
    );
\sobel[pay][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(13),
      I1 => \mac3Y_reg[mac]__0\(13),
      I2 => \mac1Y_reg[mac]__0\(13),
      O => \sobel[pay][15]_i_3_n_0\
    );
\sobel[pay][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(12),
      I1 => \mac3Y_reg[mac]__0\(12),
      I2 => \mac1Y_reg[mac]__0\(12),
      O => \sobel[pay][15]_i_4_n_0\
    );
\sobel[pay][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(11),
      I1 => \mac3Y_reg[mac]__0\(11),
      I2 => \mac1Y_reg[mac]__0\(11),
      O => \sobel[pay][15]_i_5_n_0\
    );
\sobel[pay][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sobel[pay][15]_i_2_n_0\,
      I1 => \mac3Y_reg[mac]__0\(15),
      I2 => \mac2Y_reg[mac]__0\(15),
      I3 => \mac1Y_reg[mac]__0\(15),
      O => \sobel[pay][15]_i_6_n_0\
    );
\sobel[pay][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(14),
      I1 => \mac3Y_reg[mac]__0\(14),
      I2 => \mac1Y_reg[mac]__0\(14),
      I3 => \sobel[pay][15]_i_3_n_0\,
      O => \sobel[pay][15]_i_7_n_0\
    );
\sobel[pay][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(13),
      I1 => \mac3Y_reg[mac]__0\(13),
      I2 => \mac1Y_reg[mac]__0\(13),
      I3 => \sobel[pay][15]_i_4_n_0\,
      O => \sobel[pay][15]_i_8_n_0\
    );
\sobel[pay][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(12),
      I1 => \mac3Y_reg[mac]__0\(12),
      I2 => \mac1Y_reg[mac]__0\(12),
      I3 => \sobel[pay][15]_i_5_n_0\,
      O => \sobel[pay][15]_i_9_n_0\
    );
\sobel[pay][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \mac1Y_reg[mac]__0\(15),
      I1 => \mac3Y_reg[mac]__0\(15),
      I2 => \mac2Y_reg[mac]__0\(15),
      I3 => \mac3Y_reg[mac]__0\(16),
      I4 => \mac2Y_reg[mac]__0\(16),
      I5 => \mac1Y_reg[mac]__0\(16),
      O => \sobel[pay][16]_i_2_n_0\
    );
\sobel[pay][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(2),
      I1 => \mac3Y_reg[mac]__0\(2),
      I2 => \mac1Y_reg[mac]__0\(2),
      O => \sobel[pay][3]_i_2_n_0\
    );
\sobel[pay][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(1),
      I1 => \mac3Y_reg[mac]__0\(1),
      I2 => \mac1Y_reg[mac]__0\(1),
      O => \sobel[pay][3]_i_3_n_0\
    );
\sobel[pay][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(0),
      I1 => \mac3Y_reg[mac]__0\(0),
      I2 => \mac1Y_reg[mac]__0\(0),
      O => \sobel[pay][3]_i_4_n_0\
    );
\sobel[pay][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(3),
      I1 => \mac3Y_reg[mac]__0\(3),
      I2 => \mac1Y_reg[mac]__0\(3),
      I3 => \sobel[pay][3]_i_2_n_0\,
      O => \sobel[pay][3]_i_5_n_0\
    );
\sobel[pay][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(2),
      I1 => \mac3Y_reg[mac]__0\(2),
      I2 => \mac1Y_reg[mac]__0\(2),
      I3 => \sobel[pay][3]_i_3_n_0\,
      O => \sobel[pay][3]_i_6_n_0\
    );
\sobel[pay][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(1),
      I1 => \mac3Y_reg[mac]__0\(1),
      I2 => \mac1Y_reg[mac]__0\(1),
      I3 => \sobel[pay][3]_i_4_n_0\,
      O => \sobel[pay][3]_i_7_n_0\
    );
\sobel[pay][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(0),
      I1 => \mac3Y_reg[mac]__0\(0),
      I2 => \mac1Y_reg[mac]__0\(0),
      O => \sobel[pay][3]_i_8_n_0\
    );
\sobel[pay][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(6),
      I1 => \mac3Y_reg[mac]__0\(6),
      I2 => \mac1Y_reg[mac]__0\(6),
      O => \sobel[pay][7]_i_2_n_0\
    );
\sobel[pay][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(5),
      I1 => \mac3Y_reg[mac]__0\(5),
      I2 => \mac1Y_reg[mac]__0\(5),
      O => \sobel[pay][7]_i_3_n_0\
    );
\sobel[pay][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(4),
      I1 => \mac3Y_reg[mac]__0\(4),
      I2 => \mac1Y_reg[mac]__0\(4),
      O => \sobel[pay][7]_i_4_n_0\
    );
\sobel[pay][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(3),
      I1 => \mac3Y_reg[mac]__0\(3),
      I2 => \mac1Y_reg[mac]__0\(3),
      O => \sobel[pay][7]_i_5_n_0\
    );
\sobel[pay][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(7),
      I1 => \mac3Y_reg[mac]__0\(7),
      I2 => \mac1Y_reg[mac]__0\(7),
      I3 => \sobel[pay][7]_i_2_n_0\,
      O => \sobel[pay][7]_i_6_n_0\
    );
\sobel[pay][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(6),
      I1 => \mac3Y_reg[mac]__0\(6),
      I2 => \mac1Y_reg[mac]__0\(6),
      I3 => \sobel[pay][7]_i_3_n_0\,
      O => \sobel[pay][7]_i_7_n_0\
    );
\sobel[pay][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(5),
      I1 => \mac3Y_reg[mac]__0\(5),
      I2 => \mac1Y_reg[mac]__0\(5),
      I3 => \sobel[pay][7]_i_4_n_0\,
      O => \sobel[pay][7]_i_8_n_0\
    );
\sobel[pay][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mac2Y_reg[mac]__0\(4),
      I1 => \mac3Y_reg[mac]__0\(4),
      I2 => \mac1Y_reg[mac]__0\(4),
      I3 => \sobel[pay][7]_i_5_n_0\,
      O => \sobel[pay][7]_i_9_n_0\
    );
\sobel[sxy][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_94\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(11)
    );
\sobel[sxy][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_95\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(10)
    );
\sobel[sxy][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_96\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(9)
    );
\sobel[sxy][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_97\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(8)
    );
\sobel[sxy][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_94\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_94\,
      O => \sobel[sxy][11]_i_6_n_0\
    );
\sobel[sxy][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_95\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_95\,
      O => \sobel[sxy][11]_i_7_n_0\
    );
\sobel[sxy][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_96\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_96\,
      O => \sobel[sxy][11]_i_8_n_0\
    );
\sobel[sxy][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_97\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_97\,
      O => \sobel[sxy][11]_i_9_n_0\
    );
\sobel[sxy][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_90\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(15)
    );
\sobel[sxy][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_91\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(14)
    );
\sobel[sxy][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_92\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(13)
    );
\sobel[sxy][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_93\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(12)
    );
\sobel[sxy][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_90\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_90\,
      O => \sobel[sxy][15]_i_6_n_0\
    );
\sobel[sxy][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_91\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_91\,
      O => \sobel[sxy][15]_i_7_n_0\
    );
\sobel[sxy][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_92\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_92\,
      O => \sobel[sxy][15]_i_8_n_0\
    );
\sobel[sxy][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_93\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_93\,
      O => \sobel[sxy][15]_i_9_n_0\
    );
\sobel[sxy][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_86\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(19)
    );
\sobel[sxy][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_87\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(18)
    );
\sobel[sxy][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_88\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(17)
    );
\sobel[sxy][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_89\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(16)
    );
\sobel[sxy][19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_86\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_86\,
      O => \sobel[sxy][19]_i_6_n_0\
    );
\sobel[sxy][19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_87\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_87\,
      O => \sobel[sxy][19]_i_7_n_0\
    );
\sobel[sxy][19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_88\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_88\,
      O => \sobel[sxy][19]_i_8_n_0\
    );
\sobel[sxy][19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_89\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_89\,
      O => \sobel[sxy][19]_i_9_n_0\
    );
\sobel[sxy][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_82\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(23)
    );
\sobel[sxy][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_83\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(22)
    );
\sobel[sxy][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_84\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(21)
    );
\sobel[sxy][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_85\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(20)
    );
\sobel[sxy][23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_82\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_82\,
      O => \sobel[sxy][23]_i_6_n_0\
    );
\sobel[sxy][23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_83\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_83\,
      O => \sobel[sxy][23]_i_7_n_0\
    );
\sobel[sxy][23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_84\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_84\,
      O => \sobel[sxy][23]_i_8_n_0\
    );
\sobel[sxy][23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_85\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_85\,
      O => \sobel[sxy][23]_i_9_n_0\
    );
\sobel[sxy][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_78\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(27)
    );
\sobel[sxy][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_79\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(26)
    );
\sobel[sxy][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_80\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(25)
    );
\sobel[sxy][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_81\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(24)
    );
\sobel[sxy][27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_78\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_78\,
      O => \sobel[sxy][27]_i_6_n_0\
    );
\sobel[sxy][27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_79\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_79\,
      O => \sobel[sxy][27]_i_7_n_0\
    );
\sobel[sxy][27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_80\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_80\,
      O => \sobel[sxy][27]_i_8_n_0\
    );
\sobel[sxy][27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_81\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_81\,
      O => \sobel[sxy][27]_i_9_n_0\
    );
\sobel[sxy][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_75\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(30)
    );
\sobel[sxy][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_76\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(29)
    );
\sobel[sxy][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_77\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(28)
    );
\sobel[sxy][31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_74\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_74\,
      O => \sobel[sxy][31]_i_5_n_0\
    );
\sobel[sxy][31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_75\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_75\,
      O => \sobel[sxy][31]_i_6_n_0\
    );
\sobel[sxy][31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_76\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_76\,
      O => \sobel[sxy][31]_i_7_n_0\
    );
\sobel[sxy][31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_77\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_77\,
      O => \sobel[sxy][31]_i_8_n_0\
    );
\sobel[sxy][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_102\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(3)
    );
\sobel[sxy][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_103\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(2)
    );
\sobel[sxy][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_104\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(1)
    );
\sobel[sxy][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_105\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(0)
    );
\sobel[sxy][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_102\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_102\,
      O => \sobel[sxy][3]_i_6_n_0\
    );
\sobel[sxy][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_103\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_103\,
      O => \sobel[sxy][3]_i_7_n_0\
    );
\sobel[sxy][3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_104\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_104\,
      O => \sobel[sxy][3]_i_8_n_0\
    );
\sobel[sxy][3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_105\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_105\,
      O => \sobel[sxy][3]_i_9_n_0\
    );
\sobel[sxy][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_98\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(7)
    );
\sobel[sxy][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_99\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(6)
    );
\sobel[sxy][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_100\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(5)
    );
\sobel[sxy][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sobel_reg[mx]0_n_101\,
      I1 => \sobel_reg[sxy][31]_i_9\,
      O => \sobel_reg[mx]\(4)
    );
\sobel[sxy][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_98\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_98\,
      O => \sobel[sxy][7]_i_6_n_0\
    );
\sobel[sxy][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_99\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_99\,
      O => \sobel[sxy][7]_i_7_n_0\
    );
\sobel[sxy][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_100\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_100\,
      O => \sobel[sxy][7]_i_8_n_0\
    );
\sobel[sxy][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sobel_reg[sxy][31]_i_9\,
      I1 => \sobel_reg[mx]0_n_101\,
      I2 => \sobel_reg[sxy][31]_i_10\,
      I3 => \sobel_reg[my]0_n_101\,
      O => \sobel[sxy][7]_i_9_n_0\
    );
\sobel_reg[mx]0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \sobel_reg[pax]__0\(16),
      A(28) => \sobel_reg[pax]__0\(16),
      A(27) => \sobel_reg[pax]__0\(16),
      A(26) => \sobel_reg[pax]__0\(16),
      A(25) => \sobel_reg[pax]__0\(16),
      A(24) => \sobel_reg[pax]__0\(16),
      A(23) => \sobel_reg[pax]__0\(16),
      A(22) => \sobel_reg[pax]__0\(16),
      A(21) => \sobel_reg[pax]__0\(16),
      A(20) => \sobel_reg[pax]__0\(16),
      A(19) => \sobel_reg[pax]__0\(16),
      A(18) => \sobel_reg[pax]__0\(16),
      A(17) => \sobel_reg[pax]__0\(16),
      A(16 downto 0) => \sobel_reg[pax]__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_sobel_reg[mx]0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \sobel_reg[pax]__0\(16),
      B(16 downto 0) => \sobel_reg[pax]__0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_sobel_reg[mx]0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_sobel_reg[mx]0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_sobel_reg[mx]0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axis_mm2s_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_sobel_reg[mx]0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_sobel_reg[mx]0_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_sobel_reg[mx]0_P_UNCONNECTED\(47 downto 34),
      P(33) => \sobel_reg[mx]0_n_72\,
      P(32) => \sobel_reg[mx]0_n_73\,
      P(31) => \sobel_reg[mx]0_n_74\,
      P(30) => \sobel_reg[mx]0_n_75\,
      P(29) => \sobel_reg[mx]0_n_76\,
      P(28) => \sobel_reg[mx]0_n_77\,
      P(27) => \sobel_reg[mx]0_n_78\,
      P(26) => \sobel_reg[mx]0_n_79\,
      P(25) => \sobel_reg[mx]0_n_80\,
      P(24) => \sobel_reg[mx]0_n_81\,
      P(23) => \sobel_reg[mx]0_n_82\,
      P(22) => \sobel_reg[mx]0_n_83\,
      P(21) => \sobel_reg[mx]0_n_84\,
      P(20) => \sobel_reg[mx]0_n_85\,
      P(19) => \sobel_reg[mx]0_n_86\,
      P(18) => \sobel_reg[mx]0_n_87\,
      P(17) => \sobel_reg[mx]0_n_88\,
      P(16) => \sobel_reg[mx]0_n_89\,
      P(15) => \sobel_reg[mx]0_n_90\,
      P(14) => \sobel_reg[mx]0_n_91\,
      P(13) => \sobel_reg[mx]0_n_92\,
      P(12) => \sobel_reg[mx]0_n_93\,
      P(11) => \sobel_reg[mx]0_n_94\,
      P(10) => \sobel_reg[mx]0_n_95\,
      P(9) => \sobel_reg[mx]0_n_96\,
      P(8) => \sobel_reg[mx]0_n_97\,
      P(7) => \sobel_reg[mx]0_n_98\,
      P(6) => \sobel_reg[mx]0_n_99\,
      P(5) => \sobel_reg[mx]0_n_100\,
      P(4) => \sobel_reg[mx]0_n_101\,
      P(3) => \sobel_reg[mx]0_n_102\,
      P(2) => \sobel_reg[mx]0_n_103\,
      P(1) => \sobel_reg[mx]0_n_104\,
      P(0) => \sobel_reg[mx]0_n_105\,
      PATTERNBDETECT => \NLW_sobel_reg[mx]0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_sobel_reg[mx]0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_sobel_reg[mx]0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_sobel_reg[mx]0_UNDERFLOW_UNCONNECTED\
    );
\sobel_reg[my]0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \sobel_reg[pay]__0\(16),
      A(28) => \sobel_reg[pay]__0\(16),
      A(27) => \sobel_reg[pay]__0\(16),
      A(26) => \sobel_reg[pay]__0\(16),
      A(25) => \sobel_reg[pay]__0\(16),
      A(24) => \sobel_reg[pay]__0\(16),
      A(23) => \sobel_reg[pay]__0\(16),
      A(22) => \sobel_reg[pay]__0\(16),
      A(21) => \sobel_reg[pay]__0\(16),
      A(20) => \sobel_reg[pay]__0\(16),
      A(19) => \sobel_reg[pay]__0\(16),
      A(18) => \sobel_reg[pay]__0\(16),
      A(17) => \sobel_reg[pay]__0\(16),
      A(16 downto 0) => \sobel_reg[pay]__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_sobel_reg[my]0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \sobel_reg[pay]__0\(16),
      B(16 downto 0) => \sobel_reg[pay]__0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_sobel_reg[my]0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_sobel_reg[my]0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_sobel_reg[my]0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axis_mm2s_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_sobel_reg[my]0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_sobel_reg[my]0_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_sobel_reg[my]0_P_UNCONNECTED\(47 downto 34),
      P(33) => \sobel_reg[my]0_n_72\,
      P(32) => \sobel_reg[my]0_n_73\,
      P(31) => \sobel_reg[my]0_n_74\,
      P(30) => \sobel_reg[my]0_n_75\,
      P(29) => \sobel_reg[my]0_n_76\,
      P(28) => \sobel_reg[my]0_n_77\,
      P(27) => \sobel_reg[my]0_n_78\,
      P(26) => \sobel_reg[my]0_n_79\,
      P(25) => \sobel_reg[my]0_n_80\,
      P(24) => \sobel_reg[my]0_n_81\,
      P(23) => \sobel_reg[my]0_n_82\,
      P(22) => \sobel_reg[my]0_n_83\,
      P(21) => \sobel_reg[my]0_n_84\,
      P(20) => \sobel_reg[my]0_n_85\,
      P(19) => \sobel_reg[my]0_n_86\,
      P(18) => \sobel_reg[my]0_n_87\,
      P(17) => \sobel_reg[my]0_n_88\,
      P(16) => \sobel_reg[my]0_n_89\,
      P(15) => \sobel_reg[my]0_n_90\,
      P(14) => \sobel_reg[my]0_n_91\,
      P(13) => \sobel_reg[my]0_n_92\,
      P(12) => \sobel_reg[my]0_n_93\,
      P(11) => \sobel_reg[my]0_n_94\,
      P(10) => \sobel_reg[my]0_n_95\,
      P(9) => \sobel_reg[my]0_n_96\,
      P(8) => \sobel_reg[my]0_n_97\,
      P(7) => \sobel_reg[my]0_n_98\,
      P(6) => \sobel_reg[my]0_n_99\,
      P(5) => \sobel_reg[my]0_n_100\,
      P(4) => \sobel_reg[my]0_n_101\,
      P(3) => \sobel_reg[my]0_n_102\,
      P(2) => \sobel_reg[my]0_n_103\,
      P(1) => \sobel_reg[my]0_n_104\,
      P(0) => \sobel_reg[my]0_n_105\,
      PATTERNBDETECT => \NLW_sobel_reg[my]0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_sobel_reg[my]0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_sobel_reg[my]0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_sobel_reg[my]0_UNDERFLOW_UNCONNECTED\
    );
\sobel_reg[pax][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][3]_i_1_n_7\,
      Q => \sobel_reg[pax]__0\(0)
    );
\sobel_reg[pax][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][11]_i_1_n_5\,
      Q => \sobel_reg[pax]__0\(10)
    );
\sobel_reg[pax][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][11]_i_1_n_4\,
      Q => \sobel_reg[pax]__0\(11)
    );
\sobel_reg[pax][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[pax][7]_i_1_n_0\,
      CO(3) => \sobel_reg[pax][11]_i_1_n_0\,
      CO(2) => \sobel_reg[pax][11]_i_1_n_1\,
      CO(1) => \sobel_reg[pax][11]_i_1_n_2\,
      CO(0) => \sobel_reg[pax][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sobel[pax][11]_i_2_n_0\,
      DI(2) => \sobel[pax][11]_i_3_n_0\,
      DI(1) => \sobel[pax][11]_i_4_n_0\,
      DI(0) => \sobel[pax][11]_i_5_n_0\,
      O(3) => \sobel_reg[pax][11]_i_1_n_4\,
      O(2) => \sobel_reg[pax][11]_i_1_n_5\,
      O(1) => \sobel_reg[pax][11]_i_1_n_6\,
      O(0) => \sobel_reg[pax][11]_i_1_n_7\,
      S(3) => \sobel[pax][11]_i_6_n_0\,
      S(2) => \sobel[pax][11]_i_7_n_0\,
      S(1) => \sobel[pax][11]_i_8_n_0\,
      S(0) => \sobel[pax][11]_i_9_n_0\
    );
\sobel_reg[pax][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][15]_i_1_n_7\,
      Q => \sobel_reg[pax]__0\(12)
    );
\sobel_reg[pax][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][15]_i_1_n_6\,
      Q => \sobel_reg[pax]__0\(13)
    );
\sobel_reg[pax][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][15]_i_1_n_5\,
      Q => \sobel_reg[pax]__0\(14)
    );
\sobel_reg[pax][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][15]_i_1_n_4\,
      Q => \sobel_reg[pax]__0\(15)
    );
\sobel_reg[pax][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[pax][11]_i_1_n_0\,
      CO(3) => \sobel_reg[pax][15]_i_1_n_0\,
      CO(2) => \sobel_reg[pax][15]_i_1_n_1\,
      CO(1) => \sobel_reg[pax][15]_i_1_n_2\,
      CO(0) => \sobel_reg[pax][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sobel[pax][15]_i_2_n_0\,
      DI(2) => \sobel[pax][15]_i_3_n_0\,
      DI(1) => \sobel[pax][15]_i_4_n_0\,
      DI(0) => \sobel[pax][15]_i_5_n_0\,
      O(3) => \sobel_reg[pax][15]_i_1_n_4\,
      O(2) => \sobel_reg[pax][15]_i_1_n_5\,
      O(1) => \sobel_reg[pax][15]_i_1_n_6\,
      O(0) => \sobel_reg[pax][15]_i_1_n_7\,
      S(3) => \sobel[pax][15]_i_6_n_0\,
      S(2) => \sobel[pax][15]_i_7_n_0\,
      S(1) => \sobel[pax][15]_i_8_n_0\,
      S(0) => \sobel[pax][15]_i_9_n_0\
    );
\sobel_reg[pax][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][16]_i_1_n_7\,
      Q => \sobel_reg[pax]__0\(16)
    );
\sobel_reg[pax][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[pax][15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_sobel_reg[pax][16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sobel_reg[pax][16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \sobel_reg[pax][16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \sobel[pax][16]_i_2_n_0\
    );
\sobel_reg[pax][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][3]_i_1_n_6\,
      Q => \sobel_reg[pax]__0\(1)
    );
\sobel_reg[pax][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][3]_i_1_n_5\,
      Q => \sobel_reg[pax]__0\(2)
    );
\sobel_reg[pax][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][3]_i_1_n_4\,
      Q => \sobel_reg[pax]__0\(3)
    );
\sobel_reg[pax][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sobel_reg[pax][3]_i_1_n_0\,
      CO(2) => \sobel_reg[pax][3]_i_1_n_1\,
      CO(1) => \sobel_reg[pax][3]_i_1_n_2\,
      CO(0) => \sobel_reg[pax][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sobel[pax][3]_i_2_n_0\,
      DI(2) => \sobel[pax][3]_i_3_n_0\,
      DI(1) => \sobel[pax][3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \sobel_reg[pax][3]_i_1_n_4\,
      O(2) => \sobel_reg[pax][3]_i_1_n_5\,
      O(1) => \sobel_reg[pax][3]_i_1_n_6\,
      O(0) => \sobel_reg[pax][3]_i_1_n_7\,
      S(3) => \sobel[pax][3]_i_5_n_0\,
      S(2) => \sobel[pax][3]_i_6_n_0\,
      S(1) => \sobel[pax][3]_i_7_n_0\,
      S(0) => \sobel[pax][3]_i_8_n_0\
    );
\sobel_reg[pax][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][7]_i_1_n_7\,
      Q => \sobel_reg[pax]__0\(4)
    );
\sobel_reg[pax][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][7]_i_1_n_6\,
      Q => \sobel_reg[pax]__0\(5)
    );
\sobel_reg[pax][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][7]_i_1_n_5\,
      Q => \sobel_reg[pax]__0\(6)
    );
\sobel_reg[pax][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][7]_i_1_n_4\,
      Q => \sobel_reg[pax]__0\(7)
    );
\sobel_reg[pax][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[pax][3]_i_1_n_0\,
      CO(3) => \sobel_reg[pax][7]_i_1_n_0\,
      CO(2) => \sobel_reg[pax][7]_i_1_n_1\,
      CO(1) => \sobel_reg[pax][7]_i_1_n_2\,
      CO(0) => \sobel_reg[pax][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sobel[pax][7]_i_2_n_0\,
      DI(2) => \sobel[pax][7]_i_3_n_0\,
      DI(1) => \sobel[pax][7]_i_4_n_0\,
      DI(0) => \sobel[pax][7]_i_5_n_0\,
      O(3) => \sobel_reg[pax][7]_i_1_n_4\,
      O(2) => \sobel_reg[pax][7]_i_1_n_5\,
      O(1) => \sobel_reg[pax][7]_i_1_n_6\,
      O(0) => \sobel_reg[pax][7]_i_1_n_7\,
      S(3) => \sobel[pax][7]_i_6_n_0\,
      S(2) => \sobel[pax][7]_i_7_n_0\,
      S(1) => \sobel[pax][7]_i_8_n_0\,
      S(0) => \sobel[pax][7]_i_9_n_0\
    );
\sobel_reg[pax][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][11]_i_1_n_7\,
      Q => \sobel_reg[pax]__0\(8)
    );
\sobel_reg[pax][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pax][11]_i_1_n_6\,
      Q => \sobel_reg[pax]__0\(9)
    );
\sobel_reg[pay][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][3]_i_1_n_7\,
      Q => \sobel_reg[pay]__0\(0)
    );
\sobel_reg[pay][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][11]_i_1_n_5\,
      Q => \sobel_reg[pay]__0\(10)
    );
\sobel_reg[pay][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][11]_i_1_n_4\,
      Q => \sobel_reg[pay]__0\(11)
    );
\sobel_reg[pay][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[pay][7]_i_1_n_0\,
      CO(3) => \sobel_reg[pay][11]_i_1_n_0\,
      CO(2) => \sobel_reg[pay][11]_i_1_n_1\,
      CO(1) => \sobel_reg[pay][11]_i_1_n_2\,
      CO(0) => \sobel_reg[pay][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sobel[pay][11]_i_2_n_0\,
      DI(2) => \sobel[pay][11]_i_3_n_0\,
      DI(1) => \sobel[pay][11]_i_4_n_0\,
      DI(0) => \sobel[pay][11]_i_5_n_0\,
      O(3) => \sobel_reg[pay][11]_i_1_n_4\,
      O(2) => \sobel_reg[pay][11]_i_1_n_5\,
      O(1) => \sobel_reg[pay][11]_i_1_n_6\,
      O(0) => \sobel_reg[pay][11]_i_1_n_7\,
      S(3) => \sobel[pay][11]_i_6_n_0\,
      S(2) => \sobel[pay][11]_i_7_n_0\,
      S(1) => \sobel[pay][11]_i_8_n_0\,
      S(0) => \sobel[pay][11]_i_9_n_0\
    );
\sobel_reg[pay][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][15]_i_1_n_7\,
      Q => \sobel_reg[pay]__0\(12)
    );
\sobel_reg[pay][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][15]_i_1_n_6\,
      Q => \sobel_reg[pay]__0\(13)
    );
\sobel_reg[pay][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][15]_i_1_n_5\,
      Q => \sobel_reg[pay]__0\(14)
    );
\sobel_reg[pay][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][15]_i_1_n_4\,
      Q => \sobel_reg[pay]__0\(15)
    );
\sobel_reg[pay][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[pay][11]_i_1_n_0\,
      CO(3) => \sobel_reg[pay][15]_i_1_n_0\,
      CO(2) => \sobel_reg[pay][15]_i_1_n_1\,
      CO(1) => \sobel_reg[pay][15]_i_1_n_2\,
      CO(0) => \sobel_reg[pay][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sobel[pay][15]_i_2_n_0\,
      DI(2) => \sobel[pay][15]_i_3_n_0\,
      DI(1) => \sobel[pay][15]_i_4_n_0\,
      DI(0) => \sobel[pay][15]_i_5_n_0\,
      O(3) => \sobel_reg[pay][15]_i_1_n_4\,
      O(2) => \sobel_reg[pay][15]_i_1_n_5\,
      O(1) => \sobel_reg[pay][15]_i_1_n_6\,
      O(0) => \sobel_reg[pay][15]_i_1_n_7\,
      S(3) => \sobel[pay][15]_i_6_n_0\,
      S(2) => \sobel[pay][15]_i_7_n_0\,
      S(1) => \sobel[pay][15]_i_8_n_0\,
      S(0) => \sobel[pay][15]_i_9_n_0\
    );
\sobel_reg[pay][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][16]_i_1_n_7\,
      Q => \sobel_reg[pay]__0\(16)
    );
\sobel_reg[pay][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[pay][15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_sobel_reg[pay][16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sobel_reg[pay][16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \sobel_reg[pay][16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \sobel[pay][16]_i_2_n_0\
    );
\sobel_reg[pay][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][3]_i_1_n_6\,
      Q => \sobel_reg[pay]__0\(1)
    );
\sobel_reg[pay][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][3]_i_1_n_5\,
      Q => \sobel_reg[pay]__0\(2)
    );
\sobel_reg[pay][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][3]_i_1_n_4\,
      Q => \sobel_reg[pay]__0\(3)
    );
\sobel_reg[pay][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sobel_reg[pay][3]_i_1_n_0\,
      CO(2) => \sobel_reg[pay][3]_i_1_n_1\,
      CO(1) => \sobel_reg[pay][3]_i_1_n_2\,
      CO(0) => \sobel_reg[pay][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sobel[pay][3]_i_2_n_0\,
      DI(2) => \sobel[pay][3]_i_3_n_0\,
      DI(1) => \sobel[pay][3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \sobel_reg[pay][3]_i_1_n_4\,
      O(2) => \sobel_reg[pay][3]_i_1_n_5\,
      O(1) => \sobel_reg[pay][3]_i_1_n_6\,
      O(0) => \sobel_reg[pay][3]_i_1_n_7\,
      S(3) => \sobel[pay][3]_i_5_n_0\,
      S(2) => \sobel[pay][3]_i_6_n_0\,
      S(1) => \sobel[pay][3]_i_7_n_0\,
      S(0) => \sobel[pay][3]_i_8_n_0\
    );
\sobel_reg[pay][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][7]_i_1_n_7\,
      Q => \sobel_reg[pay]__0\(4)
    );
\sobel_reg[pay][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][7]_i_1_n_6\,
      Q => \sobel_reg[pay]__0\(5)
    );
\sobel_reg[pay][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][7]_i_1_n_5\,
      Q => \sobel_reg[pay]__0\(6)
    );
\sobel_reg[pay][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][7]_i_1_n_4\,
      Q => \sobel_reg[pay]__0\(7)
    );
\sobel_reg[pay][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[pay][3]_i_1_n_0\,
      CO(3) => \sobel_reg[pay][7]_i_1_n_0\,
      CO(2) => \sobel_reg[pay][7]_i_1_n_1\,
      CO(1) => \sobel_reg[pay][7]_i_1_n_2\,
      CO(0) => \sobel_reg[pay][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sobel[pay][7]_i_2_n_0\,
      DI(2) => \sobel[pay][7]_i_3_n_0\,
      DI(1) => \sobel[pay][7]_i_4_n_0\,
      DI(0) => \sobel[pay][7]_i_5_n_0\,
      O(3) => \sobel_reg[pay][7]_i_1_n_4\,
      O(2) => \sobel_reg[pay][7]_i_1_n_5\,
      O(1) => \sobel_reg[pay][7]_i_1_n_6\,
      O(0) => \sobel_reg[pay][7]_i_1_n_7\,
      S(3) => \sobel[pay][7]_i_6_n_0\,
      S(2) => \sobel[pay][7]_i_7_n_0\,
      S(1) => \sobel[pay][7]_i_8_n_0\,
      S(0) => \sobel[pay][7]_i_9_n_0\
    );
\sobel_reg[pay][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][11]_i_1_n_7\,
      Q => \sobel_reg[pay]__0\(8)
    );
\sobel_reg[pay][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[pay][11]_i_1_n_6\,
      Q => \sobel_reg[pay]__0\(9)
    );
\sobel_reg[sqr][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(0),
      Q => \sobel_reg[sqr_n_0_][0]\
    );
\sobel_reg[sqr][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(10),
      Q => \sobel_reg[sqr_n_0_][10]\
    );
\sobel_reg[sqr][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(11),
      Q => \sobel_reg[sqr_n_0_][11]\
    );
\sobel_reg[sqr][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(12),
      Q => \sobel_reg[sqr_n_0_][12]\
    );
\sobel_reg[sqr][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(13),
      Q => \sobel_reg[sqr_n_0_][13]\
    );
\sobel_reg[sqr][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(14),
      Q => \sobel_reg[sqr_n_0_][14]\
    );
\sobel_reg[sqr][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(15),
      Q => \sobel_reg[sqr_n_0_][15]\
    );
\sobel_reg[sqr][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(16),
      Q => \sobel_reg[sqr_n_0_][16]\
    );
\sobel_reg[sqr][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(17),
      Q => \sobel_reg[sqr_n_0_][17]\
    );
\sobel_reg[sqr][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(18),
      Q => \sobel_reg[sqr_n_0_][18]\
    );
\sobel_reg[sqr][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(19),
      Q => \sobel_reg[sqr_n_0_][19]\
    );
\sobel_reg[sqr][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(1),
      Q => \sobel_reg[sqr_n_0_][1]\
    );
\sobel_reg[sqr][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(20),
      Q => \sobel_reg[sqr_n_0_][20]\
    );
\sobel_reg[sqr][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(21),
      Q => \sobel_reg[sqr_n_0_][21]\
    );
\sobel_reg[sqr][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(22),
      Q => \sobel_reg[sqr_n_0_][22]\
    );
\sobel_reg[sqr][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(23),
      Q => \sobel_reg[sqr_n_0_][23]\
    );
\sobel_reg[sqr][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(24),
      Q => \sobel_reg[sqr_n_0_][24]\
    );
\sobel_reg[sqr][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(25),
      Q => \sobel_reg[sqr_n_0_][25]\
    );
\sobel_reg[sqr][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(26),
      Q => \sobel_reg[sqr_n_0_][26]\
    );
\sobel_reg[sqr][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(27),
      Q => \sobel_reg[sqr_n_0_][27]\
    );
\sobel_reg[sqr][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(28),
      Q => \sobel_reg[sqr_n_0_][28]\
    );
\sobel_reg[sqr][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(29),
      Q => \sobel_reg[sqr_n_0_][29]\
    );
\sobel_reg[sqr][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(2),
      Q => \sobel_reg[sqr_n_0_][2]\
    );
\sobel_reg[sqr][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(30),
      Q => \sobel_reg[sqr_n_0_][30]\
    );
\sobel_reg[sqr][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(31),
      Q => \sobel_reg[sqr_n_0_][31]\
    );
\sobel_reg[sqr][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(3),
      Q => \sobel_reg[sqr_n_0_][3]\
    );
\sobel_reg[sqr][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(4),
      Q => \sobel_reg[sqr_n_0_][4]\
    );
\sobel_reg[sqr][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(5),
      Q => \sobel_reg[sqr_n_0_][5]\
    );
\sobel_reg[sqr][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(6),
      Q => \sobel_reg[sqr_n_0_][6]\
    );
\sobel_reg[sqr][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(7),
      Q => \sobel_reg[sqr_n_0_][7]\
    );
\sobel_reg[sqr][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(8),
      Q => \sobel_reg[sqr_n_0_][8]\
    );
\sobel_reg[sqr][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy]__0\(9),
      Q => \sobel_reg[sqr_n_0_][9]\
    );
\sobel_reg[sxy][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][3]_i_1_n_7\,
      Q => \sobel_reg[sxy]__0\(0)
    );
\sobel_reg[sxy][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][11]_i_1_n_5\,
      Q => \sobel_reg[sxy]__0\(10)
    );
\sobel_reg[sxy][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][11]_i_1_n_4\,
      Q => \sobel_reg[sxy]__0\(11)
    );
\sobel_reg[sxy][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[sxy][7]_i_1_n_0\,
      CO(3) => \sobel_reg[sxy][11]_i_1_n_0\,
      CO(2) => \sobel_reg[sxy][11]_i_1_n_1\,
      CO(1) => \sobel_reg[sxy][11]_i_1_n_2\,
      CO(0) => \sobel_reg[sxy][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sobel_reg[mx]\(11 downto 8),
      O(3) => \sobel_reg[sxy][11]_i_1_n_4\,
      O(2) => \sobel_reg[sxy][11]_i_1_n_5\,
      O(1) => \sobel_reg[sxy][11]_i_1_n_6\,
      O(0) => \sobel_reg[sxy][11]_i_1_n_7\,
      S(3) => \sobel[sxy][11]_i_6_n_0\,
      S(2) => \sobel[sxy][11]_i_7_n_0\,
      S(1) => \sobel[sxy][11]_i_8_n_0\,
      S(0) => \sobel[sxy][11]_i_9_n_0\
    );
\sobel_reg[sxy][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][15]_i_1_n_7\,
      Q => \sobel_reg[sxy]__0\(12)
    );
\sobel_reg[sxy][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][15]_i_1_n_6\,
      Q => \sobel_reg[sxy]__0\(13)
    );
\sobel_reg[sxy][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][15]_i_1_n_5\,
      Q => \sobel_reg[sxy]__0\(14)
    );
\sobel_reg[sxy][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][15]_i_1_n_4\,
      Q => \sobel_reg[sxy]__0\(15)
    );
\sobel_reg[sxy][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[sxy][11]_i_1_n_0\,
      CO(3) => \sobel_reg[sxy][15]_i_1_n_0\,
      CO(2) => \sobel_reg[sxy][15]_i_1_n_1\,
      CO(1) => \sobel_reg[sxy][15]_i_1_n_2\,
      CO(0) => \sobel_reg[sxy][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sobel_reg[mx]\(15 downto 12),
      O(3) => \sobel_reg[sxy][15]_i_1_n_4\,
      O(2) => \sobel_reg[sxy][15]_i_1_n_5\,
      O(1) => \sobel_reg[sxy][15]_i_1_n_6\,
      O(0) => \sobel_reg[sxy][15]_i_1_n_7\,
      S(3) => \sobel[sxy][15]_i_6_n_0\,
      S(2) => \sobel[sxy][15]_i_7_n_0\,
      S(1) => \sobel[sxy][15]_i_8_n_0\,
      S(0) => \sobel[sxy][15]_i_9_n_0\
    );
\sobel_reg[sxy][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][19]_i_1_n_7\,
      Q => \sobel_reg[sxy]__0\(16)
    );
\sobel_reg[sxy][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][19]_i_1_n_6\,
      Q => \sobel_reg[sxy]__0\(17)
    );
\sobel_reg[sxy][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][19]_i_1_n_5\,
      Q => \sobel_reg[sxy]__0\(18)
    );
\sobel_reg[sxy][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][19]_i_1_n_4\,
      Q => \sobel_reg[sxy]__0\(19)
    );
\sobel_reg[sxy][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[sxy][15]_i_1_n_0\,
      CO(3) => \sobel_reg[sxy][19]_i_1_n_0\,
      CO(2) => \sobel_reg[sxy][19]_i_1_n_1\,
      CO(1) => \sobel_reg[sxy][19]_i_1_n_2\,
      CO(0) => \sobel_reg[sxy][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sobel_reg[mx]\(19 downto 16),
      O(3) => \sobel_reg[sxy][19]_i_1_n_4\,
      O(2) => \sobel_reg[sxy][19]_i_1_n_5\,
      O(1) => \sobel_reg[sxy][19]_i_1_n_6\,
      O(0) => \sobel_reg[sxy][19]_i_1_n_7\,
      S(3) => \sobel[sxy][19]_i_6_n_0\,
      S(2) => \sobel[sxy][19]_i_7_n_0\,
      S(1) => \sobel[sxy][19]_i_8_n_0\,
      S(0) => \sobel[sxy][19]_i_9_n_0\
    );
\sobel_reg[sxy][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][3]_i_1_n_6\,
      Q => \sobel_reg[sxy]__0\(1)
    );
\sobel_reg[sxy][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][23]_i_1_n_7\,
      Q => \sobel_reg[sxy]__0\(20)
    );
\sobel_reg[sxy][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][23]_i_1_n_6\,
      Q => \sobel_reg[sxy]__0\(21)
    );
\sobel_reg[sxy][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][23]_i_1_n_5\,
      Q => \sobel_reg[sxy]__0\(22)
    );
\sobel_reg[sxy][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][23]_i_1_n_4\,
      Q => \sobel_reg[sxy]__0\(23)
    );
\sobel_reg[sxy][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[sxy][19]_i_1_n_0\,
      CO(3) => \sobel_reg[sxy][23]_i_1_n_0\,
      CO(2) => \sobel_reg[sxy][23]_i_1_n_1\,
      CO(1) => \sobel_reg[sxy][23]_i_1_n_2\,
      CO(0) => \sobel_reg[sxy][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sobel_reg[mx]\(23 downto 20),
      O(3) => \sobel_reg[sxy][23]_i_1_n_4\,
      O(2) => \sobel_reg[sxy][23]_i_1_n_5\,
      O(1) => \sobel_reg[sxy][23]_i_1_n_6\,
      O(0) => \sobel_reg[sxy][23]_i_1_n_7\,
      S(3) => \sobel[sxy][23]_i_6_n_0\,
      S(2) => \sobel[sxy][23]_i_7_n_0\,
      S(1) => \sobel[sxy][23]_i_8_n_0\,
      S(0) => \sobel[sxy][23]_i_9_n_0\
    );
\sobel_reg[sxy][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][27]_i_1_n_7\,
      Q => \sobel_reg[sxy]__0\(24)
    );
\sobel_reg[sxy][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][27]_i_1_n_6\,
      Q => \sobel_reg[sxy]__0\(25)
    );
\sobel_reg[sxy][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][27]_i_1_n_5\,
      Q => \sobel_reg[sxy]__0\(26)
    );
\sobel_reg[sxy][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][27]_i_1_n_4\,
      Q => \sobel_reg[sxy]__0\(27)
    );
\sobel_reg[sxy][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[sxy][23]_i_1_n_0\,
      CO(3) => \sobel_reg[sxy][27]_i_1_n_0\,
      CO(2) => \sobel_reg[sxy][27]_i_1_n_1\,
      CO(1) => \sobel_reg[sxy][27]_i_1_n_2\,
      CO(0) => \sobel_reg[sxy][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sobel_reg[mx]\(27 downto 24),
      O(3) => \sobel_reg[sxy][27]_i_1_n_4\,
      O(2) => \sobel_reg[sxy][27]_i_1_n_5\,
      O(1) => \sobel_reg[sxy][27]_i_1_n_6\,
      O(0) => \sobel_reg[sxy][27]_i_1_n_7\,
      S(3) => \sobel[sxy][27]_i_6_n_0\,
      S(2) => \sobel[sxy][27]_i_7_n_0\,
      S(1) => \sobel[sxy][27]_i_8_n_0\,
      S(0) => \sobel[sxy][27]_i_9_n_0\
    );
\sobel_reg[sxy][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][31]_i_1_n_7\,
      Q => \sobel_reg[sxy]__0\(28)
    );
\sobel_reg[sxy][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][31]_i_1_n_6\,
      Q => \sobel_reg[sxy]__0\(29)
    );
\sobel_reg[sxy][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][3]_i_1_n_5\,
      Q => \sobel_reg[sxy]__0\(2)
    );
\sobel_reg[sxy][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][31]_i_1_n_5\,
      Q => \sobel_reg[sxy]__0\(30)
    );
\sobel_reg[sxy][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][31]_i_1_n_4\,
      Q => \sobel_reg[sxy]__0\(31)
    );
\sobel_reg[sxy][31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[sxy][27]_i_1_n_0\,
      CO(3) => \NLW_sobel_reg[sxy][31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sobel_reg[sxy][31]_i_1_n_1\,
      CO(1) => \sobel_reg[sxy][31]_i_1_n_2\,
      CO(0) => \sobel_reg[sxy][31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \sobel_reg[mx]\(30 downto 28),
      O(3) => \sobel_reg[sxy][31]_i_1_n_4\,
      O(2) => \sobel_reg[sxy][31]_i_1_n_5\,
      O(1) => \sobel_reg[sxy][31]_i_1_n_6\,
      O(0) => \sobel_reg[sxy][31]_i_1_n_7\,
      S(3) => \sobel[sxy][31]_i_5_n_0\,
      S(2) => \sobel[sxy][31]_i_6_n_0\,
      S(1) => \sobel[sxy][31]_i_7_n_0\,
      S(0) => \sobel[sxy][31]_i_8_n_0\
    );
\sobel_reg[sxy][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][3]_i_1_n_4\,
      Q => \sobel_reg[sxy]__0\(3)
    );
\sobel_reg[sxy][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sobel_reg[sxy][3]_i_1_n_0\,
      CO(2) => \sobel_reg[sxy][3]_i_1_n_1\,
      CO(1) => \sobel_reg[sxy][3]_i_1_n_2\,
      CO(0) => \sobel_reg[sxy][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sobel_reg[mx]\(3 downto 0),
      O(3) => \sobel_reg[sxy][3]_i_1_n_4\,
      O(2) => \sobel_reg[sxy][3]_i_1_n_5\,
      O(1) => \sobel_reg[sxy][3]_i_1_n_6\,
      O(0) => \sobel_reg[sxy][3]_i_1_n_7\,
      S(3) => \sobel[sxy][3]_i_6_n_0\,
      S(2) => \sobel[sxy][3]_i_7_n_0\,
      S(1) => \sobel[sxy][3]_i_8_n_0\,
      S(0) => \sobel[sxy][3]_i_9_n_0\
    );
\sobel_reg[sxy][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][7]_i_1_n_7\,
      Q => \sobel_reg[sxy]__0\(4)
    );
\sobel_reg[sxy][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][7]_i_1_n_6\,
      Q => \sobel_reg[sxy]__0\(5)
    );
\sobel_reg[sxy][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][7]_i_1_n_5\,
      Q => \sobel_reg[sxy]__0\(6)
    );
\sobel_reg[sxy][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][7]_i_1_n_4\,
      Q => \sobel_reg[sxy]__0\(7)
    );
\sobel_reg[sxy][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sobel_reg[sxy][3]_i_1_n_0\,
      CO(3) => \sobel_reg[sxy][7]_i_1_n_0\,
      CO(2) => \sobel_reg[sxy][7]_i_1_n_1\,
      CO(1) => \sobel_reg[sxy][7]_i_1_n_2\,
      CO(0) => \sobel_reg[sxy][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sobel_reg[mx]\(7 downto 4),
      O(3) => \sobel_reg[sxy][7]_i_1_n_4\,
      O(2) => \sobel_reg[sxy][7]_i_1_n_5\,
      O(1) => \sobel_reg[sxy][7]_i_1_n_6\,
      O(0) => \sobel_reg[sxy][7]_i_1_n_7\,
      S(3) => \sobel[sxy][7]_i_6_n_0\,
      S(2) => \sobel[sxy][7]_i_7_n_0\,
      S(1) => \sobel[sxy][7]_i_8_n_0\,
      S(0) => \sobel[sxy][7]_i_9_n_0\
    );
\sobel_reg[sxy][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][11]_i_1_n_7\,
      Q => \sobel_reg[sxy]__0\(8)
    );
\sobel_reg[sxy][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \sobel_reg[sxy][11]_i_1_n_6\,
      Q => \sobel_reg[sxy]__0\(9)
    );
\tpd1_reg[vTap0x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap0x(0),
      Q => \tpd1_reg[vTap0x]\(0)
    );
\tpd1_reg[vTap0x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap0x(1),
      Q => \tpd1_reg[vTap0x]\(1)
    );
\tpd1_reg[vTap0x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap0x(2),
      Q => \tpd1_reg[vTap0x]\(2)
    );
\tpd1_reg[vTap0x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap0x(3),
      Q => \tpd1_reg[vTap0x]\(3)
    );
\tpd1_reg[vTap0x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap0x(4),
      Q => \tpd1_reg[vTap0x]\(4)
    );
\tpd1_reg[vTap0x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap0x(5),
      Q => \tpd1_reg[vTap0x]\(5)
    );
\tpd1_reg[vTap0x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap0x(6),
      Q => \tpd1_reg[vTap0x]\(6)
    );
\tpd1_reg[vTap0x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap0x(7),
      Q => \tpd1_reg[vTap0x]\(7)
    );
\tpd1_reg[vTap1x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap1x(0),
      Q => \tpd1_reg[vTap1x]\(0)
    );
\tpd1_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap1x(1),
      Q => \tpd1_reg[vTap1x]\(1)
    );
\tpd1_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap1x(2),
      Q => \tpd1_reg[vTap1x]\(2)
    );
\tpd1_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap1x(3),
      Q => \tpd1_reg[vTap1x]\(3)
    );
\tpd1_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap1x(4),
      Q => \tpd1_reg[vTap1x]\(4)
    );
\tpd1_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap1x(5),
      Q => \tpd1_reg[vTap1x]\(5)
    );
\tpd1_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap1x(6),
      Q => \tpd1_reg[vTap1x]\(6)
    );
\tpd1_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap1x(7),
      Q => \tpd1_reg[vTap1x]\(7)
    );
\tpd1_reg[vTap2x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap2x(0),
      Q => \tpd1_reg[vTap2x]\(0)
    );
\tpd1_reg[vTap2x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap2x(1),
      Q => \tpd1_reg[vTap2x]\(1)
    );
\tpd1_reg[vTap2x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap2x(2),
      Q => \tpd1_reg[vTap2x]\(2)
    );
\tpd1_reg[vTap2x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap2x(3),
      Q => \tpd1_reg[vTap2x]\(3)
    );
\tpd1_reg[vTap2x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap2x(4),
      Q => \tpd1_reg[vTap2x]\(4)
    );
\tpd1_reg[vTap2x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap2x(5),
      Q => \tpd1_reg[vTap2x]\(5)
    );
\tpd1_reg[vTap2x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap2x(6),
      Q => \tpd1_reg[vTap2x]\(6)
    );
\tpd1_reg[vTap2x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => vTap2x(7),
      Q => \tpd1_reg[vTap2x]\(7)
    );
\tpd2_reg[vTap0x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap0x]\(0),
      Q => \tpd2_reg[vTap0x]\(0)
    );
\tpd2_reg[vTap0x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap0x]\(1),
      Q => \tpd2_reg[vTap0x]\(1)
    );
\tpd2_reg[vTap0x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap0x]\(2),
      Q => \tpd2_reg[vTap0x]\(2)
    );
\tpd2_reg[vTap0x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap0x]\(3),
      Q => \tpd2_reg[vTap0x]\(3)
    );
\tpd2_reg[vTap0x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap0x]\(4),
      Q => \tpd2_reg[vTap0x]\(4)
    );
\tpd2_reg[vTap0x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap0x]\(5),
      Q => \tpd2_reg[vTap0x]\(5)
    );
\tpd2_reg[vTap0x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap0x]\(6),
      Q => \tpd2_reg[vTap0x]\(6)
    );
\tpd2_reg[vTap0x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap0x]\(7),
      Q => \tpd2_reg[vTap0x]\(7)
    );
\tpd2_reg[vTap1x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap1x]\(0),
      Q => \tpd2_reg[vTap1x]\(0)
    );
\tpd2_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap1x]\(1),
      Q => \tpd2_reg[vTap1x]\(1)
    );
\tpd2_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap1x]\(2),
      Q => \tpd2_reg[vTap1x]\(2)
    );
\tpd2_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap1x]\(3),
      Q => \tpd2_reg[vTap1x]\(3)
    );
\tpd2_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap1x]\(4),
      Q => \tpd2_reg[vTap1x]\(4)
    );
\tpd2_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap1x]\(5),
      Q => \tpd2_reg[vTap1x]\(5)
    );
\tpd2_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap1x]\(6),
      Q => \tpd2_reg[vTap1x]\(6)
    );
\tpd2_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap1x]\(7),
      Q => \tpd2_reg[vTap1x]\(7)
    );
\tpd2_reg[vTap2x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap2x]\(0),
      Q => \tpd2_reg[vTap2x]\(0)
    );
\tpd2_reg[vTap2x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap2x]\(1),
      Q => \tpd2_reg[vTap2x]\(1)
    );
\tpd2_reg[vTap2x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap2x]\(2),
      Q => \tpd2_reg[vTap2x]\(2)
    );
\tpd2_reg[vTap2x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap2x]\(3),
      Q => \tpd2_reg[vTap2x]\(3)
    );
\tpd2_reg[vTap2x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap2x]\(4),
      Q => \tpd2_reg[vTap2x]\(4)
    );
\tpd2_reg[vTap2x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap2x]\(5),
      Q => \tpd2_reg[vTap2x]\(5)
    );
\tpd2_reg[vTap2x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap2x]\(6),
      Q => \tpd2_reg[vTap2x]\(6)
    );
\tpd2_reg[vTap2x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd1_reg[vTap2x]\(7),
      Q => \tpd2_reg[vTap2x]\(7)
    );
\tpd3_reg[vTap0x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap0x]\(0),
      Q => \tpd3_reg[vTap0x]__0\(0)
    );
\tpd3_reg[vTap0x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap0x]\(1),
      Q => \tpd3_reg[vTap0x]__0\(1)
    );
\tpd3_reg[vTap0x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap0x]\(2),
      Q => \tpd3_reg[vTap0x]__0\(2)
    );
\tpd3_reg[vTap0x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap0x]\(3),
      Q => \tpd3_reg[vTap0x]__0\(3)
    );
\tpd3_reg[vTap0x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap0x]\(4),
      Q => \tpd3_reg[vTap0x]__0\(4)
    );
\tpd3_reg[vTap0x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap0x]\(5),
      Q => \tpd3_reg[vTap0x]__0\(5)
    );
\tpd3_reg[vTap0x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap0x]\(6),
      Q => \tpd3_reg[vTap0x]__0\(6)
    );
\tpd3_reg[vTap0x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap0x]\(7),
      Q => \tpd3_reg[vTap0x]__0\(7)
    );
\tpd3_reg[vTap1x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap1x]\(0),
      Q => \tpd3_reg[vTap1x]\(0)
    );
\tpd3_reg[vTap1x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap1x]\(1),
      Q => \tpd3_reg[vTap1x]\(1)
    );
\tpd3_reg[vTap1x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap1x]\(2),
      Q => \tpd3_reg[vTap1x]\(2)
    );
\tpd3_reg[vTap1x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap1x]\(3),
      Q => \tpd3_reg[vTap1x]\(3)
    );
\tpd3_reg[vTap1x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap1x]\(4),
      Q => \tpd3_reg[vTap1x]\(4)
    );
\tpd3_reg[vTap1x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap1x]\(5),
      Q => \tpd3_reg[vTap1x]\(5)
    );
\tpd3_reg[vTap1x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap1x]\(6),
      Q => \tpd3_reg[vTap1x]\(6)
    );
\tpd3_reg[vTap1x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap1x]\(7),
      Q => \tpd3_reg[vTap1x]\(7)
    );
\tpd3_reg[vTap2x][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap2x]\(0),
      Q => \tpd3_reg[vTap2x]__0\(0)
    );
\tpd3_reg[vTap2x][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap2x]\(1),
      Q => \tpd3_reg[vTap2x]__0\(1)
    );
\tpd3_reg[vTap2x][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap2x]\(2),
      Q => \tpd3_reg[vTap2x]__0\(2)
    );
\tpd3_reg[vTap2x][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap2x]\(3),
      Q => \tpd3_reg[vTap2x]__0\(3)
    );
\tpd3_reg[vTap2x][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap2x]\(4),
      Q => \tpd3_reg[vTap2x]__0\(4)
    );
\tpd3_reg[vTap2x][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap2x]\(5),
      Q => \tpd3_reg[vTap2x]__0\(5)
    );
\tpd3_reg[vTap2x][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap2x]\(6),
      Q => \tpd3_reg[vTap2x]__0\(6)
    );
\tpd3_reg[vTap2x][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \tpd2_reg[vTap2x]\(7),
      Q => \tpd3_reg[vTap2x]__0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0 is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    oValid2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[8]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[6]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[5]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[5]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[4]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[4]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[3]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[2]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    config_axis_rvalid : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rgb_m_axis_tvalid : out STD_LOGIC;
    rgb_m_axis_tlast : out STD_LOGIC;
    rgb_m_axis_tuser : out STD_LOGIC;
    rgb_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rgb_s_axis_tready : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    config_axis_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    config_axis_bvalid : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    rgb_m_axis_aclk : in STD_LOGIC;
    pixclk : in STD_LOGIC;
    idata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sobel_reg[sqr][20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][18]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][18]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][18]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][28]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][16]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][16]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][14]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][30]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][12]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][30]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][10]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][28]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][30]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][8]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][28]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][24]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][24]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][30]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sobel_reg[sqr][2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sobel_reg[sqr][30]_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sobel_reg[sqr][28]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sobel_reg[sqr][30]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb_m_axis_aresetn : in STD_LOGIC;
    \y_2_reg[8]_i_10\ : in STD_LOGIC;
    \y_2_reg[8]_i_9\ : in STD_LOGIC;
    \cr_2_reg[8]_i_9\ : in STD_LOGIC;
    \cr_2_reg[8]_i_10\ : in STD_LOGIC;
    config_axis_arvalid : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    \cb_2_reg[8]_i_11\ : in STD_LOGIC;
    \cb_2_reg[8]_i_9\ : in STD_LOGIC;
    \cb_2_reg[8]_i_10\ : in STD_LOGIC;
    \sobel_reg[sxy][31]_i_9\ : in STD_LOGIC;
    config_axis_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ifval : in STD_LOGIC;
    ilval : in STD_LOGIC;
    \sobel_reg[sxy][31]_i_10\ : in STD_LOGIC;
    rgb_s_axis_aclk : in STD_LOGIC;
    rgb_s_axis_aresetn : in STD_LOGIC;
    rgb_s_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rgb_s_axis_tlast : in STD_LOGIC;
    rgb_s_axis_tuser : in STD_LOGIC;
    rgb_s_axis_tvalid : in STD_LOGIC;
    config_axis_aclk : in STD_LOGIC;
    config_axis_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    config_axis_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    config_axis_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    config_axis_awvalid : in STD_LOGIC;
    config_axis_wvalid : in STD_LOGIC;
    config_axis_aresetn : in STD_LOGIC;
    config_axis_bready : in STD_LOGIC;
    config_axis_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0 is
  signal Kernal1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Kernal2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Kernal3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Kernal4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Kernal5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Kernal6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Kernal7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Kernal8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Kernal9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal KernalConfig : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bh : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bl : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cBlue : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cGreen : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cRed : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal configReg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal configReg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal configReg3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal configReg4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal configReg5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal configRegW : STD_LOGIC;
  signal d4en : STD_LOGIC;
  signal d_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d_G : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d_R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal data1 : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal dsB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dsG : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dsR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal en5pvalid : STD_LOGIC;
  signal endOfFrame : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal fValid : STD_LOGIC;
  signal gh : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gl : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hours : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal minutes : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mod1_inst_n_38 : STD_LOGIC;
  signal mod1_inst_n_39 : STD_LOGIC;
  signal mod1_inst_n_40 : STD_LOGIC;
  signal mod1_inst_n_41 : STD_LOGIC;
  signal mod1_inst_n_42 : STD_LOGIC;
  signal mod1_inst_n_43 : STD_LOGIC;
  signal mod1_inst_n_44 : STD_LOGIC;
  signal mod1_inst_n_45 : STD_LOGIC;
  signal mod1_inst_n_46 : STD_LOGIC;
  signal mod1_inst_n_47 : STD_LOGIC;
  signal mod1_inst_n_48 : STD_LOGIC;
  signal mod1_inst_n_49 : STD_LOGIC;
  signal mod1_inst_n_50 : STD_LOGIC;
  signal mod1_inst_n_51 : STD_LOGIC;
  signal mod1_inst_n_52 : STD_LOGIC;
  signal mod1_inst_n_53 : STD_LOGIC;
  signal mod1_inst_n_54 : STD_LOGIC;
  signal mod1_inst_n_55 : STD_LOGIC;
  signal mod2_inst_n_0 : STD_LOGIC;
  signal mod2_inst_n_13 : STD_LOGIC;
  signal mod2_inst_n_26 : STD_LOGIC;
  signal mod2_inst_n_39 : STD_LOGIC;
  signal mod2_inst_n_40 : STD_LOGIC;
  signal mod2_inst_n_41 : STD_LOGIC;
  signal mod2_inst_n_42 : STD_LOGIC;
  signal mod2_inst_n_43 : STD_LOGIC;
  signal mod2_inst_n_44 : STD_LOGIC;
  signal mod2_inst_n_45 : STD_LOGIC;
  signal mod3_inst_n_0 : STD_LOGIC;
  signal mod3_inst_n_21 : STD_LOGIC;
  signal mod3_inst_n_22 : STD_LOGIC;
  signal mod3_inst_n_23 : STD_LOGIC;
  signal mod3_inst_n_24 : STD_LOGIC;
  signal mod3_inst_n_33 : STD_LOGIC;
  signal mod3_inst_n_34 : STD_LOGIC;
  signal mod3_inst_n_35 : STD_LOGIC;
  signal mod3_inst_n_36 : STD_LOGIC;
  signal mod3_inst_n_37 : STD_LOGIC;
  signal mod3_inst_n_38 : STD_LOGIC;
  signal mod3_inst_n_39 : STD_LOGIC;
  signal mod3_inst_n_40 : STD_LOGIC;
  signal mod3_inst_n_41 : STD_LOGIC;
  signal mod3_inst_n_42 : STD_LOGIC;
  signal mod4_inst_n_28 : STD_LOGIC;
  signal mod4_inst_n_54 : STD_LOGIC;
  signal mod4_inst_n_57 : STD_LOGIC;
  signal mod6_inst_n_1 : STD_LOGIC;
  signal mod7_inst_n_7 : STD_LOGIC;
  signal mod9_inst_n_3 : STD_LOGIC;
  signal mod9_inst_n_4 : STD_LOGIC;
  signal mod9_inst_n_5 : STD_LOGIC;
  signal mod9_inst_n_6 : STD_LOGIC;
  signal mod9_inst_n_7 : STD_LOGIC;
  signal mpeg42XBR : STD_LOGIC;
  signal mpegCB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpegCR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpegY : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal oValid : STD_LOGIC;
  signal \^ovalid2\ : STD_LOGIC;
  signal p1Xcont : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p1Ycont : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p2Xcont : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p2Ycont : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pData : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal pDetect : STD_LOGIC;
  signal pEnable0 : STD_LOGIC;
  signal pXcont : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal p_tvalid : STD_LOGIC;
  signal pixel_locations_address : STD_LOGIC;
  signal qValid : STD_LOGIC;
  signal rh : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rl : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_axis_tlast : STD_LOGIC;
  signal rx_axis_tready : STD_LOGIC;
  signal rx_axis_tuser : STD_LOGIC;
  signal seconds : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tap0_d1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tap0_d2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal tap1_d1 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal tap1_d2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal tap2_d1 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal tap2_d2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal threshold : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vBlue : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal vGreen : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal vRed : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal vTap0x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal vTap1x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal vTap2x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal valid : STD_LOGIC;
  signal y_cont_reg : STD_LOGIC_VECTOR ( 15 downto 12 );
begin
  oValid2 <= \^ovalid2\;
\bh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(8),
      Q => bh(0),
      R => '0'
    );
\bh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(9),
      Q => bh(1),
      R => '0'
    );
\bh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(10),
      Q => bh(2),
      R => '0'
    );
\bh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(11),
      Q => bh(3),
      R => '0'
    );
\bh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(12),
      Q => bh(4),
      R => '0'
    );
\bh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(13),
      Q => bh(5),
      R => '0'
    );
\bh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(14),
      Q => bh(6),
      R => '0'
    );
\bh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(15),
      Q => bh(7),
      R => '0'
    );
\bl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(0),
      Q => bl(0),
      R => '0'
    );
\bl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(1),
      Q => bl(1),
      R => '0'
    );
\bl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(2),
      Q => bl(2),
      R => '0'
    );
\bl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(3),
      Q => bl(3),
      R => '0'
    );
\bl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(4),
      Q => bl(4),
      R => '0'
    );
\bl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(5),
      Q => bl(5),
      R => '0'
    );
\bl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(6),
      Q => bl(6),
      R => '0'
    );
\bl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg3(7),
      Q => bl(7),
      R => '0'
    );
\gh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(8),
      Q => gh(0),
      R => '0'
    );
\gh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(9),
      Q => gh(1),
      R => '0'
    );
\gh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(10),
      Q => gh(2),
      R => '0'
    );
\gh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(11),
      Q => gh(3),
      R => '0'
    );
\gh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(12),
      Q => gh(4),
      R => '0'
    );
\gh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(13),
      Q => gh(5),
      R => '0'
    );
\gh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(14),
      Q => gh(6),
      R => '0'
    );
\gh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(15),
      Q => gh(7),
      R => '0'
    );
\gl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(0),
      Q => gl(0),
      R => '0'
    );
\gl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(1),
      Q => gl(1),
      R => '0'
    );
\gl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(2),
      Q => gl(2),
      R => '0'
    );
\gl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(3),
      Q => gl(3),
      R => '0'
    );
\gl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(4),
      Q => gl(4),
      R => '0'
    );
\gl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(5),
      Q => gl(5),
      R => '0'
    );
\gl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(6),
      Q => gl(6),
      R => '0'
    );
\gl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg2(7),
      Q => gl(7),
      R => '0'
    );
mod10_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_digi_clk
     port map (
      config_axis_aclk => config_axis_aclk,
      hours(4 downto 0) => hours(4 downto 0),
      minutes(5 downto 0) => minutes(5 downto 0),
      seconds(5 downto 0) => seconds(5 downto 0)
    );
mod1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_d5m_raw_data
     port map (
      AR(0) => \^ovalid2\,
      D(3 downto 0) => y_cont_reg(15 downto 12),
      E(0) => endOfFrame,
      O(2) => mod3_inst_n_22,
      O(1) => mod3_inst_n_23,
      O(0) => mod3_inst_n_24,
      Q(7 downto 0) => tap0_d1(11 downto 4),
      data0(6 downto 0) => data0(11 downto 5),
      data1(6 downto 0) => data1(11 downto 5),
      idata(11 downto 0) => idata(11 downto 0),
      ifval => ifval,
      ilval => ilval,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      p_tvalid => p_tvalid,
      pixclk => pixclk,
      \rblue_reg[11]\(7) => mod1_inst_n_38,
      \rblue_reg[11]\(6) => mod1_inst_n_39,
      \rblue_reg[11]\(5) => mod1_inst_n_40,
      \rblue_reg[11]\(4) => mod1_inst_n_41,
      \rblue_reg[11]\(3) => mod1_inst_n_42,
      \rblue_reg[11]\(2) => mod1_inst_n_43,
      \rblue_reg[11]\(1) => mod1_inst_n_44,
      \rblue_reg[11]\(0) => mod1_inst_n_45,
      \rblue_reg[4]\ => mod1_inst_n_46,
      \rgreen_reg[12]\(7) => mod1_inst_n_47,
      \rgreen_reg[12]\(6) => mod1_inst_n_48,
      \rgreen_reg[12]\(5) => mod1_inst_n_49,
      \rgreen_reg[12]\(4) => mod1_inst_n_50,
      \rgreen_reg[12]\(3) => mod1_inst_n_51,
      \rgreen_reg[12]\(2) => mod1_inst_n_52,
      \rgreen_reg[12]\(1) => mod1_inst_n_53,
      \rgreen_reg[12]\(0) => mod1_inst_n_54,
      \rgreen_reg[5]\ => mod1_inst_n_55,
      rowbuffer_reg_1(11 downto 0) => pData(11 downto 0),
      \rred_reg[11]\(7 downto 0) => p_1_in(11 downto 4),
      \s1pXcont_reg[11]\(11 downto 0) => p1Xcont(11 downto 0),
      \s1pYcont_reg[11]\(11 downto 0) => p1Ycont(11 downto 0),
      \tap0_d1_reg[10]\ => mod3_inst_n_42,
      \tap0_d1_reg[4]\ => mod3_inst_n_21,
      \tap0_d1_reg[5]\ => mod3_inst_n_33,
      \tap0_d1_reg[6]\ => mod3_inst_n_34,
      \tap0_d1_reg[7]\ => mod3_inst_n_35,
      \tap0_d1_reg[8]\ => mod3_inst_n_40,
      \tap0_d1_reg[9]\ => mod3_inst_n_41,
      \tap0_d2_reg[11]\(7 downto 0) => tap0_d2(11 downto 4),
      \tap1_d1_reg[10]\(3) => mod3_inst_n_36,
      \tap1_d1_reg[10]\(2) => mod3_inst_n_37,
      \tap1_d1_reg[10]\(1) => mod3_inst_n_38,
      \tap1_d1_reg[10]\(0) => mod3_inst_n_39,
      \tap1_d1_reg[11]\(7 downto 0) => tap1_d1(11 downto 4),
      \tap1_d2_reg[11]\(7 downto 0) => tap1_d2(11 downto 4),
      \tap2_d1_reg[11]\(7 downto 0) => tap2_d1(11 downto 4),
      \tap2_d2_reg[11]\(7 downto 0) => tap2_d2(11 downto 4),
      taps0x(7 downto 0) => vTap0x(11 downto 4),
      taps1x(7 downto 0) => vTap1x(11 downto 4),
      \taps1x_reg[10]\ => mod2_inst_n_44,
      \taps1x_reg[11]\ => mod2_inst_n_45,
      \taps1x_reg[4]\ => mod2_inst_n_26,
      \taps1x_reg[5]\ => mod2_inst_n_39,
      \taps1x_reg[6]\ => mod2_inst_n_40,
      \taps1x_reg[7]\ => mod2_inst_n_41,
      \taps1x_reg[8]\ => mod2_inst_n_42,
      \taps1x_reg[9]\ => mod2_inst_n_43
    );
mod2_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_buffer_controller
     port map (
      Q(11 downto 0) => vTap0x(11 downto 0),
      S(0) => mod2_inst_n_0,
      data1(6 downto 0) => data1(11 downto 5),
      i_data(11 downto 0) => pData(11 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \m_axis_xcont_reg[11]\(11 downto 0) => p1Xcont(11 downto 0),
      \m_axis_ycont_reg[0]\(0) => p1Ycont(0),
      \m_axis_ycont_reg[8]\ => mod1_inst_n_55,
      pXcont(11 downto 0) => pXcont(11 downto 0),
      p_tvalid => p_tvalid,
      \rblue_reg[10]\ => mod2_inst_n_44,
      \rblue_reg[11]\ => mod2_inst_n_45,
      \rblue_reg[4]\ => mod2_inst_n_26,
      \rblue_reg[5]\ => mod2_inst_n_39,
      \rblue_reg[6]\ => mod2_inst_n_40,
      \rblue_reg[7]\ => mod2_inst_n_41,
      \rblue_reg[8]\ => mod2_inst_n_42,
      \rblue_reg[9]\ => mod2_inst_n_43,
      \rgreen_reg[11]\(0) => mod2_inst_n_13,
      \tap0_d1_reg[10]\(10 downto 0) => tap0_d1(10 downto 0),
      \tap0_d1_reg[11]\(0) => mod3_inst_n_0,
      \tap1_d1_reg[11]\(11 downto 0) => vTap1x(11 downto 0),
      \tap1_d1_reg[11]_0\(0) => tap1_d1(11),
      \tap2_d1_reg[11]\(11 downto 0) => vTap2x(11 downto 0),
      \tap2_d1_reg[11]_0\(0) => tap2_d1(11)
    );
mod3_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_raw2rgb
     port map (
      AR(0) => \^ovalid2\,
      D(11 downto 0) => vTap1x(11 downto 0),
      O(2) => mod3_inst_n_22,
      O(1) => mod3_inst_n_23,
      O(0) => mod3_inst_n_24,
      Q(11 downto 0) => tap0_d1(11 downto 0),
      S(0) => mod2_inst_n_0,
      \b_0_reg[7]\(7 downto 0) => vBlue(11 downto 4),
      data0(6 downto 0) => data0(11 downto 5),
      \g_0_reg[7]\(7 downto 0) => vGreen(12 downto 5),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \m_axis_xcont_reg[11]\ => mod1_inst_n_46,
      \m_axis_ycont_reg[8]\ => mod1_inst_n_55,
      \r_0_reg[7]\(7 downto 0) => vRed(11 downto 4),
      \rgreen_reg[10]_0\ => mod3_inst_n_41,
      \rgreen_reg[11]_0\(0) => mod3_inst_n_0,
      \rgreen_reg[11]_1\(3) => mod3_inst_n_36,
      \rgreen_reg[11]_1\(2) => mod3_inst_n_37,
      \rgreen_reg[11]_1\(1) => mod3_inst_n_38,
      \rgreen_reg[11]_1\(0) => mod3_inst_n_39,
      \rgreen_reg[11]_2\ => mod3_inst_n_42,
      \rgreen_reg[12]_0\(7 downto 0) => tap1_d2(11 downto 4),
      \rgreen_reg[12]_1\(7 downto 0) => tap0_d2(11 downto 4),
      \rgreen_reg[5]_0\ => mod3_inst_n_21,
      \rgreen_reg[6]_0\ => mod3_inst_n_33,
      \rgreen_reg[7]_0\ => mod3_inst_n_34,
      \rgreen_reg[8]_0\ => mod3_inst_n_35,
      \rgreen_reg[9]_0\ => mod3_inst_n_40,
      \rred_reg[11]_0\(7 downto 0) => tap2_d2(11 downto 4),
      \tap0_d1_reg[11]_0\(7 downto 0) => p_1_in(11 downto 4),
      \tap0_d1_reg[11]_1\(7) => mod1_inst_n_47,
      \tap0_d1_reg[11]_1\(6) => mod1_inst_n_48,
      \tap0_d1_reg[11]_1\(5) => mod1_inst_n_49,
      \tap0_d1_reg[11]_1\(4) => mod1_inst_n_50,
      \tap0_d1_reg[11]_1\(3) => mod1_inst_n_51,
      \tap0_d1_reg[11]_1\(2) => mod1_inst_n_52,
      \tap0_d1_reg[11]_1\(1) => mod1_inst_n_53,
      \tap0_d1_reg[11]_1\(0) => mod1_inst_n_54,
      \tap0_d1_reg[11]_2\(7) => mod1_inst_n_38,
      \tap0_d1_reg[11]_2\(6) => mod1_inst_n_39,
      \tap0_d1_reg[11]_2\(5) => mod1_inst_n_40,
      \tap0_d1_reg[11]_2\(4) => mod1_inst_n_41,
      \tap0_d1_reg[11]_2\(3) => mod1_inst_n_42,
      \tap0_d1_reg[11]_2\(2) => mod1_inst_n_43,
      \tap0_d1_reg[11]_2\(1) => mod1_inst_n_44,
      \tap0_d1_reg[11]_2\(0) => mod1_inst_n_45,
      \tap1_d2_reg[11]_0\(7 downto 0) => tap1_d1(11 downto 4),
      \tap2_d2_reg[11]_0\(7 downto 0) => tap2_d1(11 downto 4),
      \taps0x_reg[11]\(11 downto 0) => vTap0x(11 downto 0),
      \taps1x_reg[11]\(0) => mod2_inst_n_13,
      \taps2x_reg[11]\(11 downto 0) => vTap2x(11 downto 0)
    );
mod4_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_color_correction
     port map (
      ADDRBWRADDR(11 downto 0) => p2Xcont(11 downto 0),
      AR(0) => \^ovalid2\,
      D(3 downto 0) => y_cont_reg(15 downto 12),
      \FSM_sequential_VIDEO_STATES_reg[1]\ => mod4_inst_n_57,
      Q(7 downto 0) => bh(7 downto 0),
      b(7 downto 0) => vBlue(11 downto 4),
      \bl_reg[7]\(7 downto 0) => bl(7 downto 0),
      bp(7 downto 0) => cBlue(7 downto 0),
      en_3_reg_0 => mod4_inst_n_28,
      eqOp => eqOp,
      g(7 downto 0) => vGreen(12 downto 5),
      \gh_reg[7]\(7 downto 0) => gh(7 downto 0),
      \gl_reg[7]\(7 downto 0) => gl(7 downto 0),
      gp(7 downto 0) => cGreen(7 downto 0),
      iYcont(11 downto 0) => p1Ycont(11 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \m_axis_xcont_reg[11]\(11 downto 0) => p1Xcont(11 downto 0),
      \newLeftX_reg[0]\ => mod4_inst_n_54,
      pDetect => pDetect,
      pEnable0 => pEnable0,
      \pYcont_reg[15]\(15 downto 0) => p2Ycont(15 downto 0),
      p_tvalid => p_tvalid,
      r(7 downto 0) => vRed(11 downto 4),
      \rh_reg[7]\(7 downto 0) => rh(7 downto 0),
      \rl_reg[7]\(7 downto 0) => rl(7 downto 0),
      rp(7 downto 0) => cRed(7 downto 0),
      valid => valid
    );
mod5_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detect
     port map (
      ADDRBWRADDR(11 downto 0) => p2Xcont(11 downto 0),
      D(15 downto 0) => p2Ycont(15 downto 0),
      E(0) => endOfFrame,
      Q(7 downto 0) => d_R(7 downto 0),
      bp(7 downto 0) => cBlue(7 downto 0),
      \d1B_reg[7]\(7 downto 0) => d_B(7 downto 0),
      \d1G_reg[7]\(7 downto 0) => d_G(7 downto 0),
      gp(7 downto 0) => cGreen(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      pDetect => pDetect,
      pEnable0 => pEnable0,
      pXcont(11 downto 0) => pXcont(11 downto 0),
      qValid => qValid,
      rp(7 downto 0) => cRed(7 downto 0),
      valid => valid,
      valid_reg => mod4_inst_n_54
    );
mod6_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_ycbcr
     port map (
      AR(0) => \^ovalid2\,
      Q(7 downto 0) => dsG(7 downto 0),
      cb(7 downto 0) => mpegCB(7 downto 0),
      \cb_2_reg[8]_i_10\ => \cb_2_reg[8]_i_10\,
      \cb_2_reg[8]_i_11\ => \cb_2_reg[8]_i_11\,
      \cb_2_reg[8]_i_9\ => \cb_2_reg[8]_i_9\,
      cr(7 downto 0) => mpegCR(7 downto 0),
      \cr_2_reg[8]_i_10\ => \cr_2_reg[8]_i_10\,
      \cr_2_reg[8]_i_9\ => \cr_2_reg[8]_i_9\,
      \dsB_reg[7]\(7 downto 0) => dsB(7 downto 0),
      \dsR_reg[7]\(7 downto 0) => dsR(7 downto 0),
      en5pvalid => en5pvalid,
      en_2_reg_c => mod4_inst_n_28,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mpeg42XBR => mpeg42XBR,
      mpeg42XBR_reg => mod6_inst_n_1,
      oValid => oValid,
      y(7 downto 0) => mpegY(7 downto 0),
      \y_2_reg[8]_i_10\ => \y_2_reg[8]_i_10\,
      \y_2_reg[8]_i_9\ => \y_2_reg[8]_i_9\
    );
mod7_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_rgb_m_axis
     port map (
      ADDRBWRADDR(11 downto 0) => p2Xcont(11 downto 0),
      D(7 downto 0) => mpegCR(7 downto 0),
      E(0) => configRegW,
      Q(15 downto 0) => rx_axis_tdata(15 downto 0),
      cb(7 downto 0) => mpegCB(7 downto 0),
      configReg4(31 downto 0) => configReg4(31 downto 0),
      en5pvalid => en5pvalid,
      en_3_reg => mod6_inst_n_1,
      eqOp => eqOp,
      mpeg42XBR => mpeg42XBR,
      \oYcont_reg[15]\(15 downto 0) => p2Ycont(15 downto 0),
      \oYcont_reg[1]\ => mod4_inst_n_57,
      pixel_locations_address => pixel_locations_address,
      pixel_locations_address_reg => mod7_inst_n_7,
      rgb_m_axis_aresetn => rgb_m_axis_aresetn,
      rgb_m_axis_tdata(15 downto 0) => rgb_m_axis_tdata(15 downto 0),
      rgb_m_axis_tlast => rgb_m_axis_tlast,
      rgb_m_axis_tuser => rgb_m_axis_tuser,
      rgb_m_axis_tvalid => rgb_m_axis_tvalid,
      rgb_s_axis_aclk => rgb_s_axis_aclk,
      rgb_s_axis_aresetn => rgb_s_axis_aresetn,
      rgb_s_axis_tdata(15 downto 0) => rgb_s_axis_tdata(15 downto 0),
      rgb_s_axis_tlast => rgb_s_axis_tlast,
      rgb_s_axis_tready => rgb_s_axis_tready,
      rgb_s_axis_tuser => rgb_s_axis_tuser,
      rgb_s_axis_tvalid => rgb_s_axis_tvalid,
      rx_axis_tlast => rx_axis_tlast,
      rx_axis_tready => rx_axis_tready,
      rx_axis_tuser => rx_axis_tuser,
      y(7 downto 0) => mpegY(7 downto 0)
    );
mod8_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_m_axis_mm2s
     port map (
      D(15 downto 0) => rx_axis_tdata(15 downto 0),
      m_axis_mm2s_tdata(15 downto 0) => m_axis_mm2s_tdata(15 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tuser => m_axis_mm2s_tuser,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      pixel_locations_address => pixel_locations_address,
      rgb_m_axis_aclk => rgb_m_axis_aclk,
      rgb_m_axis_aresetn => rgb_m_axis_aresetn,
      rx_axis_tlast => rx_axis_tlast,
      rx_axis_tlast_reg => mod7_inst_n_7,
      rx_axis_tready => rx_axis_tready,
      rx_axis_tuser => rx_axis_tuser
    );
mod9_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0_config_axis
     port map (
      E(0) => configRegW,
      \Kernel_1_Y_reg[7]\(15 downto 0) => Kernal1(15 downto 0),
      \Kernel_2_Y_reg[7]\(15 downto 0) => Kernal2(15 downto 0),
      \Kernel_3_Y_reg[7]\(15 downto 0) => Kernal3(15 downto 0),
      \Kernel_4_Y_reg[7]\(15 downto 0) => Kernal4(15 downto 0),
      \Kernel_5_Y_reg[7]\(15 downto 0) => Kernal5(15 downto 0),
      \Kernel_6_Y_reg[7]\(15 downto 0) => Kernal6(15 downto 0),
      \Kernel_7_Y_reg[7]\(15 downto 0) => Kernal7(15 downto 0),
      \Kernel_8_Y_reg[7]\(15 downto 0) => Kernal8(15 downto 0),
      \Kernel_9_X_reg[0]\(31 downto 0) => KernalConfig(31 downto 0),
      \Kernel_9_Y_reg[7]\(15 downto 0) => Kernal9(15 downto 0),
      Q(15 downto 0) => configReg1(15 downto 0),
      \Red_reg[7]\ => mod9_inst_n_3,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      \bh_reg[7]\(15 downto 0) => configReg3(15 downto 0),
      \configReg4R_reg[31]\(31 downto 0) => configReg4(31 downto 0),
      config_axis_aclk => config_axis_aclk,
      config_axis_araddr(4 downto 0) => config_axis_araddr(4 downto 0),
      config_axis_aresetn => config_axis_aresetn,
      config_axis_arvalid => config_axis_arvalid,
      config_axis_awaddr(4 downto 0) => config_axis_awaddr(4 downto 0),
      config_axis_awvalid => config_axis_awvalid,
      config_axis_bready => config_axis_bready,
      config_axis_bvalid => config_axis_bvalid,
      config_axis_rdata(31 downto 0) => config_axis_rdata(31 downto 0),
      config_axis_rready => config_axis_rready,
      config_axis_rvalid => config_axis_rvalid,
      config_axis_wdata(31 downto 0) => config_axis_wdata(31 downto 0),
      config_axis_wstrb(3 downto 0) => config_axis_wstrb(3 downto 0),
      config_axis_wvalid => config_axis_wvalid,
      d4en => d4en,
      \dsR_reg[0]\ => mod9_inst_n_6,
      \dsR_reg[0]_0\ => mod9_inst_n_7,
      \gh_reg[7]\(15 downto 0) => configReg2(15 downto 0),
      hours(4 downto 0) => hours(4 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      minutes(5 downto 0) => minutes(5 downto 0),
      oValid => fValid,
      oValid_reg => mod9_inst_n_4,
      oValid_reg_0 => mod9_inst_n_5,
      qValid => qValid,
      seconds(5 downto 0) => seconds(5 downto 0),
      \threshold_reg[15]\(15 downto 0) => configReg5(15 downto 0)
    );
modx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel
     port map (
      ADDRBWRADDR(11 downto 0) => p2Xcont(11 downto 0),
      AR(0) => \^ovalid2\,
      D(2) => CO(0),
      D(1) => \data_out_reg[12]\(0),
      D(0) => \data_out_reg[11]\(0),
      DI(3 downto 0) => DI(3 downto 0),
      E(0) => endOfFrame,
      \Kernal1_reg[15]\(15 downto 0) => Kernal1(15 downto 0),
      \Kernal2_reg[15]\(15 downto 0) => Kernal2(15 downto 0),
      \Kernal3_reg[15]\(15 downto 0) => Kernal3(15 downto 0),
      \Kernal4_reg[15]\(15 downto 0) => Kernal4(15 downto 0),
      \Kernal5_reg[15]\(15 downto 0) => Kernal5(15 downto 0),
      \Kernal6_reg[15]\(15 downto 0) => Kernal6(15 downto 0),
      \Kernal7_reg[15]\(15 downto 0) => Kernal7(15 downto 0),
      \Kernal8_reg[15]\(15 downto 0) => Kernal8(15 downto 0),
      \Kernal9_reg[15]\(15 downto 0) => Kernal9(15 downto 0),
      \KernalConfig_reg[31]\(31 downto 0) => KernalConfig(31 downto 0),
      O(1 downto 0) => O(1 downto 0),
      Q(15 downto 0) => threshold(15 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \b_0_reg[7]\(7 downto 0) => dsB(7 downto 0),
      \configReg6_reg[17]\ => mod9_inst_n_5,
      \configReg6_reg[1]\ => mod9_inst_n_7,
      \configReg6_reg[1]_0\ => mod9_inst_n_6,
      \configReg6_reg[3]\ => mod9_inst_n_3,
      d4en => d4en,
      \d_B_reg[7]\(7 downto 0) => d_B(7 downto 0),
      \d_G_reg[7]\(7 downto 0) => d_G(7 downto 0),
      \d_R_reg[7]\(7 downto 0) => d_R(7 downto 0),
      \data_out_reg[0]\(3 downto 0) => \data_out_reg[0]\(3 downto 0),
      \data_out_reg[0]_0\(3 downto 0) => \data_out_reg[0]_0\(3 downto 0),
      \data_out_reg[0]_1\(1 downto 0) => \data_out_reg[0]_1\(1 downto 0),
      \data_out_reg[0]_2\(1 downto 0) => \data_out_reg[0]_2\(1 downto 0),
      \data_out_reg[1]\(3 downto 0) => \data_out_reg[1]\(3 downto 0),
      \data_out_reg[1]_0\(2 downto 0) => \data_out_reg[1]_0\(2 downto 0),
      \data_out_reg[1]_1\(2 downto 0) => \data_out_reg[1]_1\(2 downto 0),
      \data_out_reg[1]_2\(1 downto 0) => \data_out_reg[1]_2\(1 downto 0),
      \data_out_reg[1]_3\(0) => \data_out_reg[1]_3\(0),
      \data_out_reg[2]\(3 downto 0) => \data_out_reg[2]\(3 downto 0),
      \data_out_reg[2]_0\(2 downto 0) => \data_out_reg[2]_0\(2 downto 0),
      \data_out_reg[2]_1\(2 downto 0) => \data_out_reg[2]_1\(2 downto 0),
      \data_out_reg[2]_2\(0) => \data_out_reg[2]_2\(0),
      \data_out_reg[2]_3\(1 downto 0) => \data_out_reg[2]_3\(1 downto 0),
      \data_out_reg[2]_4\(0) => \data_out_reg[2]_4\(0),
      \data_out_reg[3]\(3 downto 0) => \data_out_reg[3]\(3 downto 0),
      \data_out_reg[3]_0\(2 downto 0) => \data_out_reg[3]_0\(2 downto 0),
      \data_out_reg[3]_1\(2 downto 0) => \data_out_reg[3]_1\(2 downto 0),
      \data_out_reg[3]_2\(0) => \data_out_reg[3]_2\(0),
      \data_out_reg[3]_3\(1 downto 0) => \data_out_reg[3]_3\(1 downto 0),
      \data_out_reg[4]\(3 downto 0) => \data_out_reg[4]\(3 downto 0),
      \data_out_reg[4]_0\(1 downto 0) => \data_out_reg[4]_0\(1 downto 0),
      \data_out_reg[4]_1\(3 downto 0) => \data_out_reg[4]_1\(3 downto 0),
      \data_out_reg[4]_2\(0) => \data_out_reg[4]_2\(0),
      \data_out_reg[4]_3\(1 downto 0) => \data_out_reg[4]_3\(1 downto 0),
      \data_out_reg[5]\(2 downto 0) => \data_out_reg[5]\(2 downto 0),
      \data_out_reg[5]_0\(2 downto 0) => \data_out_reg[5]_0\(2 downto 0),
      \data_out_reg[5]_1\(3 downto 0) => \data_out_reg[5]_1\(3 downto 0),
      \data_out_reg[5]_2\(1 downto 0) => \data_out_reg[5]_2\(1 downto 0),
      \data_out_reg[6]\(2 downto 0) => \data_out_reg[6]\(2 downto 0),
      \data_out_reg[6]_0\(2 downto 0) => \data_out_reg[6]_0\(2 downto 0),
      \data_out_reg[6]_1\(0) => \data_out_reg[6]_1\(0),
      \data_out_reg[6]_2\(3 downto 0) => \data_out_reg[6]_2\(3 downto 0),
      \data_out_reg[6]_3\(1 downto 0) => \data_out_reg[6]_3\(1 downto 0),
      \data_out_reg[6]_4\(0) => \data_out_reg[6]_4\(0),
      \data_out_reg[7]\(2 downto 0) => \data_out_reg[7]\(2 downto 0),
      \data_out_reg[7]_0\(2 downto 0) => \data_out_reg[7]_0\(2 downto 0),
      \data_out_reg[7]_1\(0) => \data_out_reg[7]_1\(0),
      \data_out_reg[7]_2\(3 downto 0) => \data_out_reg[7]_2\(3 downto 0),
      \data_out_reg[7]_3\(1 downto 0) => \data_out_reg[7]_3\(1 downto 0),
      \data_out_reg[8]\(1 downto 0) => \data_out_reg[8]\(1 downto 0),
      \data_out_reg[8]_0\(3 downto 0) => \data_out_reg[8]_0\(3 downto 0),
      \data_out_reg[8]_1\(0) => \data_out_reg[8]_1\(0),
      \data_out_reg[8]_2\(3 downto 0) => \data_out_reg[8]_2\(3 downto 0),
      \data_out_reg[8]_3\(1 downto 0) => \data_out_reg[8]_3\(1 downto 0),
      \data_out_reg[9]\(3 downto 0) => \data_out_reg[9]\(3 downto 0),
      en_2_reg_c => mod4_inst_n_28,
      \g_0_reg[7]\(7 downto 0) => dsG(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      oValid => oValid,
      oValid_reg_0 => fValid,
      pDetect => pDetect,
      pXcont(11 downto 0) => pXcont(11 downto 0),
      qValid => qValid,
      qValid_reg => mod9_inst_n_4,
      \r_0_reg[7]\(7 downto 0) => dsR(7 downto 0),
      \sobel_reg[sqr][10]_0\(1 downto 0) => \sobel_reg[sqr][10]\(1 downto 0),
      \sobel_reg[sqr][10]_1\(2 downto 0) => \sobel_reg[sqr][10]_0\(2 downto 0),
      \sobel_reg[sqr][12]_0\(1 downto 0) => \sobel_reg[sqr][12]\(1 downto 0),
      \sobel_reg[sqr][12]_1\(2 downto 0) => \sobel_reg[sqr][12]_0\(2 downto 0),
      \sobel_reg[sqr][14]_0\(1 downto 0) => \sobel_reg[sqr][14]\(1 downto 0),
      \sobel_reg[sqr][14]_1\(1 downto 0) => \sobel_reg[sqr][14]_0\(1 downto 0),
      \sobel_reg[sqr][16]_0\(0) => \sobel_reg[sqr][16]\(0),
      \sobel_reg[sqr][16]_1\(2 downto 0) => \sobel_reg[sqr][16]_0\(2 downto 0),
      \sobel_reg[sqr][16]_2\(3 downto 0) => \sobel_reg[sqr][16]_1\(3 downto 0),
      \sobel_reg[sqr][16]_3\(0) => \sobel_reg[sqr][16]_2\(0),
      \sobel_reg[sqr][18]_0\(0) => \sobel_reg[sqr][18]\(0),
      \sobel_reg[sqr][18]_1\(3 downto 0) => \sobel_reg[sqr][18]_0\(3 downto 0),
      \sobel_reg[sqr][18]_2\(3 downto 0) => \sobel_reg[sqr][18]_1\(3 downto 0),
      \sobel_reg[sqr][18]_3\(0) => \sobel_reg[sqr][18]_2\(0),
      \sobel_reg[sqr][20]_0\(0) => \sobel_reg[sqr][20]\(0),
      \sobel_reg[sqr][20]_1\(3 downto 0) => \sobel_reg[sqr][20]_0\(3 downto 0),
      \sobel_reg[sqr][20]_2\(0) => \sobel_reg[sqr][20]_1\(0),
      \sobel_reg[sqr][24]_0\(1 downto 0) => \sobel_reg[sqr][24]\(1 downto 0),
      \sobel_reg[sqr][24]_1\(2 downto 0) => \sobel_reg[sqr][24]_0\(2 downto 0),
      \sobel_reg[sqr][28]_0\(1 downto 0) => \sobel_reg[sqr][28]\(1 downto 0),
      \sobel_reg[sqr][28]_1\(2 downto 0) => \sobel_reg[sqr][28]_0\(2 downto 0),
      \sobel_reg[sqr][28]_2\(1 downto 0) => \sobel_reg[sqr][28]_1\(1 downto 0),
      \sobel_reg[sqr][28]_3\(2 downto 0) => \sobel_reg[sqr][28]_2\(2 downto 0),
      \sobel_reg[sqr][28]_4\(1 downto 0) => \sobel_reg[sqr][28]_3\(1 downto 0),
      \sobel_reg[sqr][2]_0\(1 downto 0) => \sobel_reg[sqr][2]\(1 downto 0),
      \sobel_reg[sqr][2]_1\(3 downto 0) => \sobel_reg[sqr][2]_0\(3 downto 0),
      \sobel_reg[sqr][30]_0\(2 downto 0) => \sobel_reg[sqr][30]\(2 downto 0),
      \sobel_reg[sqr][30]_1\(3 downto 0) => \sobel_reg[sqr][30]_0\(3 downto 0),
      \sobel_reg[sqr][30]_10\(2 downto 0) => \sobel_reg[sqr][30]_9\(2 downto 0),
      \sobel_reg[sqr][30]_11\(0) => \sobel_reg[sqr][30]_10\(0),
      \sobel_reg[sqr][30]_12\(1 downto 0) => \sobel_reg[sqr][30]_11\(1 downto 0),
      \sobel_reg[sqr][30]_13\(0) => \sobel_reg[sqr][30]_12\(0),
      \sobel_reg[sqr][30]_14\(2 downto 0) => \sobel_reg[sqr][30]_13\(2 downto 0),
      \sobel_reg[sqr][30]_15\(0) => \sobel_reg[sqr][30]_14\(0),
      \sobel_reg[sqr][30]_2\(0) => \sobel_reg[sqr][30]_1\(0),
      \sobel_reg[sqr][30]_3\(1 downto 0) => \sobel_reg[sqr][30]_2\(1 downto 0),
      \sobel_reg[sqr][30]_4\(3 downto 0) => \sobel_reg[sqr][30]_3\(3 downto 0),
      \sobel_reg[sqr][30]_5\(0) => \sobel_reg[sqr][30]_4\(0),
      \sobel_reg[sqr][30]_6\(3 downto 0) => \sobel_reg[sqr][30]_5\(3 downto 0),
      \sobel_reg[sqr][30]_7\(0) => \sobel_reg[sqr][30]_6\(0),
      \sobel_reg[sqr][30]_8\(2 downto 0) => \sobel_reg[sqr][30]_7\(2 downto 0),
      \sobel_reg[sqr][30]_9\(0) => \sobel_reg[sqr][30]_8\(0),
      \sobel_reg[sqr][4]_0\(1 downto 0) => \sobel_reg[sqr][4]\(1 downto 0),
      \sobel_reg[sqr][4]_1\(3 downto 0) => \sobel_reg[sqr][4]_0\(3 downto 0),
      \sobel_reg[sqr][6]_0\(1 downto 0) => \sobel_reg[sqr][6]\(1 downto 0),
      \sobel_reg[sqr][6]_1\(3 downto 0) => \sobel_reg[sqr][6]_0\(3 downto 0),
      \sobel_reg[sqr][8]_0\(1 downto 0) => \sobel_reg[sqr][8]\(1 downto 0),
      \sobel_reg[sqr][8]_1\(2 downto 0) => \sobel_reg[sqr][8]_0\(2 downto 0),
      \sobel_reg[sxy][31]_i_10\ => \sobel_reg[sxy][31]_i_10\,
      \sobel_reg[sxy][31]_i_9\ => \sobel_reg[sxy][31]_i_9\
    );
\rh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(8),
      Q => rh(0),
      R => '0'
    );
\rh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(9),
      Q => rh(1),
      R => '0'
    );
\rh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(10),
      Q => rh(2),
      R => '0'
    );
\rh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(11),
      Q => rh(3),
      R => '0'
    );
\rh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(12),
      Q => rh(4),
      R => '0'
    );
\rh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(13),
      Q => rh(5),
      R => '0'
    );
\rh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(14),
      Q => rh(6),
      R => '0'
    );
\rh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(15),
      Q => rh(7),
      R => '0'
    );
\rl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(0),
      Q => rl(0),
      R => '0'
    );
\rl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(1),
      Q => rl(1),
      R => '0'
    );
\rl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(2),
      Q => rl(2),
      R => '0'
    );
\rl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(3),
      Q => rl(3),
      R => '0'
    );
\rl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(4),
      Q => rl(4),
      R => '0'
    );
\rl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(5),
      Q => rl(5),
      R => '0'
    );
\rl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(6),
      Q => rl(6),
      R => '0'
    );
\rl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg1(7),
      Q => rl(7),
      R => '0'
    );
\threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(0),
      Q => threshold(0),
      R => '0'
    );
\threshold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(10),
      Q => threshold(10),
      R => '0'
    );
\threshold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(11),
      Q => threshold(11),
      R => '0'
    );
\threshold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(12),
      Q => threshold(12),
      R => '0'
    );
\threshold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(13),
      Q => threshold(13),
      R => '0'
    );
\threshold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(14),
      Q => threshold(14),
      R => '0'
    );
\threshold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(15),
      Q => threshold(15),
      R => '0'
    );
\threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(1),
      Q => threshold(1),
      R => '0'
    );
\threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(2),
      Q => threshold(2),
      R => '0'
    );
\threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(3),
      Q => threshold(3),
      R => '0'
    );
\threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(4),
      Q => threshold(4),
      R => '0'
    );
\threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(5),
      Q => threshold(5),
      R => '0'
    );
\threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(6),
      Q => threshold(6),
      R => '0'
    );
\threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(7),
      Q => threshold(7),
      R => '0'
    );
\threshold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(8),
      Q => threshold(8),
      R => '0'
    );
\threshold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => configRegW,
      D => configReg5(9),
      Q => threshold(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    pixclk : in STD_LOGIC;
    ifval : in STD_LOGIC;
    ilval : in STD_LOGIC;
    idata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    config_axis_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    config_axis_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    config_axis_awvalid : in STD_LOGIC;
    config_axis_awready : out STD_LOGIC;
    config_axis_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    config_axis_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    config_axis_wvalid : in STD_LOGIC;
    config_axis_wready : out STD_LOGIC;
    config_axis_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    config_axis_bvalid : out STD_LOGIC;
    config_axis_bready : in STD_LOGIC;
    config_axis_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    config_axis_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    config_axis_arvalid : in STD_LOGIC;
    config_axis_arready : out STD_LOGIC;
    config_axis_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    config_axis_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    config_axis_rvalid : out STD_LOGIC;
    config_axis_rready : in STD_LOGIC;
    config_axis_aclk : in STD_LOGIC;
    config_axis_aresetn : in STD_LOGIC;
    rgb_s_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rgb_s_axis_tlast : in STD_LOGIC;
    rgb_s_axis_tvalid : in STD_LOGIC;
    rgb_s_axis_tuser : in STD_LOGIC;
    rgb_s_axis_tready : out STD_LOGIC;
    rgb_s_axis_aclk : in STD_LOGIC;
    rgb_s_axis_aresetn : in STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tstrb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    rgb_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rgb_m_axis_tlast : out STD_LOGIC;
    rgb_m_axis_tuser : out STD_LOGIC;
    rgb_m_axis_tvalid : out STD_LOGIC;
    rgb_m_axis_tready : in STD_LOGIC;
    rgb_m_axis_aclk : in STD_LOGIC;
    rgb_m_axis_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "zynq_soc_videoProcess_0,videoProcess_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "videoProcess_v1_0,Vivado 2017.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_100 : STD_LOGIC;
  signal U0_n_101 : STD_LOGIC;
  signal U0_n_102 : STD_LOGIC;
  signal U0_n_103 : STD_LOGIC;
  signal U0_n_104 : STD_LOGIC;
  signal U0_n_105 : STD_LOGIC;
  signal U0_n_106 : STD_LOGIC;
  signal U0_n_107 : STD_LOGIC;
  signal U0_n_108 : STD_LOGIC;
  signal U0_n_109 : STD_LOGIC;
  signal U0_n_11 : STD_LOGIC;
  signal U0_n_110 : STD_LOGIC;
  signal U0_n_111 : STD_LOGIC;
  signal U0_n_112 : STD_LOGIC;
  signal U0_n_113 : STD_LOGIC;
  signal U0_n_114 : STD_LOGIC;
  signal U0_n_115 : STD_LOGIC;
  signal U0_n_116 : STD_LOGIC;
  signal U0_n_117 : STD_LOGIC;
  signal U0_n_118 : STD_LOGIC;
  signal U0_n_119 : STD_LOGIC;
  signal U0_n_12 : STD_LOGIC;
  signal U0_n_120 : STD_LOGIC;
  signal U0_n_121 : STD_LOGIC;
  signal U0_n_122 : STD_LOGIC;
  signal U0_n_123 : STD_LOGIC;
  signal U0_n_124 : STD_LOGIC;
  signal U0_n_125 : STD_LOGIC;
  signal U0_n_126 : STD_LOGIC;
  signal U0_n_127 : STD_LOGIC;
  signal U0_n_128 : STD_LOGIC;
  signal U0_n_129 : STD_LOGIC;
  signal U0_n_13 : STD_LOGIC;
  signal U0_n_130 : STD_LOGIC;
  signal U0_n_131 : STD_LOGIC;
  signal U0_n_132 : STD_LOGIC;
  signal U0_n_133 : STD_LOGIC;
  signal U0_n_14 : STD_LOGIC;
  signal U0_n_15 : STD_LOGIC;
  signal U0_n_16 : STD_LOGIC;
  signal U0_n_17 : STD_LOGIC;
  signal U0_n_18 : STD_LOGIC;
  signal U0_n_19 : STD_LOGIC;
  signal U0_n_20 : STD_LOGIC;
  signal U0_n_21 : STD_LOGIC;
  signal U0_n_22 : STD_LOGIC;
  signal U0_n_23 : STD_LOGIC;
  signal U0_n_24 : STD_LOGIC;
  signal U0_n_25 : STD_LOGIC;
  signal U0_n_26 : STD_LOGIC;
  signal U0_n_27 : STD_LOGIC;
  signal U0_n_28 : STD_LOGIC;
  signal U0_n_29 : STD_LOGIC;
  signal U0_n_30 : STD_LOGIC;
  signal U0_n_31 : STD_LOGIC;
  signal U0_n_32 : STD_LOGIC;
  signal U0_n_33 : STD_LOGIC;
  signal U0_n_34 : STD_LOGIC;
  signal U0_n_35 : STD_LOGIC;
  signal U0_n_36 : STD_LOGIC;
  signal U0_n_37 : STD_LOGIC;
  signal U0_n_38 : STD_LOGIC;
  signal U0_n_39 : STD_LOGIC;
  signal U0_n_4 : STD_LOGIC;
  signal U0_n_40 : STD_LOGIC;
  signal U0_n_41 : STD_LOGIC;
  signal U0_n_42 : STD_LOGIC;
  signal U0_n_43 : STD_LOGIC;
  signal U0_n_44 : STD_LOGIC;
  signal U0_n_45 : STD_LOGIC;
  signal U0_n_46 : STD_LOGIC;
  signal U0_n_47 : STD_LOGIC;
  signal U0_n_48 : STD_LOGIC;
  signal U0_n_49 : STD_LOGIC;
  signal U0_n_5 : STD_LOGIC;
  signal U0_n_50 : STD_LOGIC;
  signal U0_n_51 : STD_LOGIC;
  signal U0_n_52 : STD_LOGIC;
  signal U0_n_53 : STD_LOGIC;
  signal U0_n_54 : STD_LOGIC;
  signal U0_n_55 : STD_LOGIC;
  signal U0_n_56 : STD_LOGIC;
  signal U0_n_57 : STD_LOGIC;
  signal U0_n_58 : STD_LOGIC;
  signal U0_n_59 : STD_LOGIC;
  signal U0_n_6 : STD_LOGIC;
  signal U0_n_60 : STD_LOGIC;
  signal U0_n_61 : STD_LOGIC;
  signal U0_n_62 : STD_LOGIC;
  signal U0_n_63 : STD_LOGIC;
  signal U0_n_64 : STD_LOGIC;
  signal U0_n_65 : STD_LOGIC;
  signal U0_n_66 : STD_LOGIC;
  signal U0_n_67 : STD_LOGIC;
  signal U0_n_68 : STD_LOGIC;
  signal U0_n_69 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_70 : STD_LOGIC;
  signal U0_n_71 : STD_LOGIC;
  signal U0_n_72 : STD_LOGIC;
  signal U0_n_73 : STD_LOGIC;
  signal U0_n_74 : STD_LOGIC;
  signal U0_n_75 : STD_LOGIC;
  signal U0_n_76 : STD_LOGIC;
  signal U0_n_77 : STD_LOGIC;
  signal U0_n_78 : STD_LOGIC;
  signal U0_n_79 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_80 : STD_LOGIC;
  signal U0_n_81 : STD_LOGIC;
  signal U0_n_82 : STD_LOGIC;
  signal U0_n_83 : STD_LOGIC;
  signal U0_n_84 : STD_LOGIC;
  signal U0_n_85 : STD_LOGIC;
  signal U0_n_86 : STD_LOGIC;
  signal U0_n_87 : STD_LOGIC;
  signal U0_n_88 : STD_LOGIC;
  signal U0_n_89 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal U0_n_90 : STD_LOGIC;
  signal U0_n_91 : STD_LOGIC;
  signal U0_n_92 : STD_LOGIC;
  signal U0_n_93 : STD_LOGIC;
  signal U0_n_94 : STD_LOGIC;
  signal U0_n_95 : STD_LOGIC;
  signal U0_n_96 : STD_LOGIC;
  signal U0_n_97 : STD_LOGIC;
  signal U0_n_98 : STD_LOGIC;
  signal U0_n_99 : STD_LOGIC;
  signal \cb_2_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \cb_2_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \cb_2_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \cr_2_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \cr_2_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_9_n_0\ : STD_LOGIC;
  signal \modx_inst/oValid2\ : STD_LOGIC;
  signal \sobel_reg[sxy][31]_i_10_n_0\ : STD_LOGIC;
  signal \sobel_reg[sxy][31]_i_9_n_0\ : STD_LOGIC;
  signal \y_2_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \y_2_reg[8]_i_9_n_0\ : STD_LOGIC;
begin
  config_axis_bresp(1) <= \<const0>\;
  config_axis_bresp(0) <= \<const0>\;
  config_axis_rresp(1) <= \<const0>\;
  config_axis_rresp(0) <= \<const0>\;
  m_axis_mm2s_tdest(0) <= \<const0>\;
  m_axis_mm2s_tid(0) <= \<const0>\;
  m_axis_mm2s_tkeep(2) <= \<const1>\;
  m_axis_mm2s_tkeep(1) <= \<const1>\;
  m_axis_mm2s_tkeep(0) <= \<const1>\;
  m_axis_mm2s_tstrb(2) <= \<const1>\;
  m_axis_mm2s_tstrb(1) <= \<const1>\;
  m_axis_mm2s_tstrb(0) <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_videoProcess_v1_0
     port map (
      CO(0) => U0_n_4,
      DI(3) => U0_n_7,
      DI(2) => U0_n_8,
      DI(1) => U0_n_9,
      DI(0) => U0_n_10,
      O(1) => U0_n_15,
      O(0) => U0_n_16,
      S(3) => \data_out[9]_i_11_n_0\,
      S(2) => \data_out[9]_i_12_n_0\,
      S(1) => \data_out[9]_i_13_n_0\,
      S(0) => \data_out[9]_i_14_n_0\,
      S_AXI_ARREADY => config_axis_arready,
      S_AXI_AWREADY => config_axis_awready,
      S_AXI_WREADY => config_axis_wready,
      \cb_2_reg[8]_i_10\ => \cb_2_reg[8]_i_10_n_0\,
      \cb_2_reg[8]_i_11\ => \cb_2_reg[8]_i_11_n_0\,
      \cb_2_reg[8]_i_9\ => \cb_2_reg[8]_i_9_n_0\,
      config_axis_aclk => config_axis_aclk,
      config_axis_araddr(4 downto 0) => config_axis_araddr(6 downto 2),
      config_axis_aresetn => config_axis_aresetn,
      config_axis_arvalid => config_axis_arvalid,
      config_axis_awaddr(4 downto 0) => config_axis_awaddr(6 downto 2),
      config_axis_awvalid => config_axis_awvalid,
      config_axis_bready => config_axis_bready,
      config_axis_bvalid => config_axis_bvalid,
      config_axis_rdata(31 downto 0) => config_axis_rdata(31 downto 0),
      config_axis_rready => config_axis_rready,
      config_axis_rvalid => config_axis_rvalid,
      config_axis_wdata(31 downto 0) => config_axis_wdata(31 downto 0),
      config_axis_wstrb(3 downto 0) => config_axis_wstrb(3 downto 0),
      config_axis_wvalid => config_axis_wvalid,
      \cr_2_reg[8]_i_10\ => \cr_2_reg[8]_i_10_n_0\,
      \cr_2_reg[8]_i_9\ => \cr_2_reg[8]_i_9_n_0\,
      \data_out_reg[0]\(3) => U0_n_121,
      \data_out_reg[0]\(2) => U0_n_122,
      \data_out_reg[0]\(1) => U0_n_123,
      \data_out_reg[0]\(0) => U0_n_124,
      \data_out_reg[0]_0\(3) => U0_n_125,
      \data_out_reg[0]_0\(2) => U0_n_126,
      \data_out_reg[0]_0\(1) => U0_n_127,
      \data_out_reg[0]_0\(0) => U0_n_128,
      \data_out_reg[0]_1\(1) => U0_n_129,
      \data_out_reg[0]_1\(0) => U0_n_130,
      \data_out_reg[0]_2\(1) => U0_n_131,
      \data_out_reg[0]_2\(0) => U0_n_132,
      \data_out_reg[11]\(0) => U0_n_6,
      \data_out_reg[12]\(0) => U0_n_5,
      \data_out_reg[1]\(3) => U0_n_108,
      \data_out_reg[1]\(2) => U0_n_109,
      \data_out_reg[1]\(1) => U0_n_110,
      \data_out_reg[1]\(0) => U0_n_111,
      \data_out_reg[1]_0\(2) => U0_n_112,
      \data_out_reg[1]_0\(1) => U0_n_113,
      \data_out_reg[1]_0\(0) => U0_n_114,
      \data_out_reg[1]_1\(2) => U0_n_115,
      \data_out_reg[1]_1\(1) => U0_n_116,
      \data_out_reg[1]_1\(0) => U0_n_117,
      \data_out_reg[1]_2\(1) => U0_n_118,
      \data_out_reg[1]_2\(0) => U0_n_119,
      \data_out_reg[1]_3\(0) => U0_n_133,
      \data_out_reg[2]\(3) => U0_n_95,
      \data_out_reg[2]\(2) => U0_n_96,
      \data_out_reg[2]\(1) => U0_n_97,
      \data_out_reg[2]\(0) => U0_n_98,
      \data_out_reg[2]_0\(2) => U0_n_99,
      \data_out_reg[2]_0\(1) => U0_n_100,
      \data_out_reg[2]_0\(0) => U0_n_101,
      \data_out_reg[2]_1\(2) => U0_n_102,
      \data_out_reg[2]_1\(1) => U0_n_103,
      \data_out_reg[2]_1\(0) => U0_n_104,
      \data_out_reg[2]_2\(0) => U0_n_105,
      \data_out_reg[2]_3\(1) => U0_n_106,
      \data_out_reg[2]_3\(0) => U0_n_107,
      \data_out_reg[2]_4\(0) => U0_n_120,
      \data_out_reg[3]\(3) => U0_n_82,
      \data_out_reg[3]\(2) => U0_n_83,
      \data_out_reg[3]\(1) => U0_n_84,
      \data_out_reg[3]\(0) => U0_n_85,
      \data_out_reg[3]_0\(2) => U0_n_86,
      \data_out_reg[3]_0\(1) => U0_n_87,
      \data_out_reg[3]_0\(0) => U0_n_88,
      \data_out_reg[3]_1\(2) => U0_n_89,
      \data_out_reg[3]_1\(1) => U0_n_90,
      \data_out_reg[3]_1\(0) => U0_n_91,
      \data_out_reg[3]_2\(0) => U0_n_92,
      \data_out_reg[3]_3\(1) => U0_n_93,
      \data_out_reg[3]_3\(0) => U0_n_94,
      \data_out_reg[4]\(3) => U0_n_69,
      \data_out_reg[4]\(2) => U0_n_70,
      \data_out_reg[4]\(1) => U0_n_71,
      \data_out_reg[4]\(0) => U0_n_72,
      \data_out_reg[4]_0\(1) => U0_n_73,
      \data_out_reg[4]_0\(0) => U0_n_74,
      \data_out_reg[4]_1\(3) => U0_n_75,
      \data_out_reg[4]_1\(2) => U0_n_76,
      \data_out_reg[4]_1\(1) => U0_n_77,
      \data_out_reg[4]_1\(0) => U0_n_78,
      \data_out_reg[4]_2\(0) => U0_n_79,
      \data_out_reg[4]_3\(1) => U0_n_80,
      \data_out_reg[4]_3\(0) => U0_n_81,
      \data_out_reg[5]\(2) => U0_n_56,
      \data_out_reg[5]\(1) => U0_n_57,
      \data_out_reg[5]\(0) => U0_n_58,
      \data_out_reg[5]_0\(2) => U0_n_59,
      \data_out_reg[5]_0\(1) => U0_n_60,
      \data_out_reg[5]_0\(0) => U0_n_61,
      \data_out_reg[5]_1\(3) => U0_n_62,
      \data_out_reg[5]_1\(2) => U0_n_63,
      \data_out_reg[5]_1\(1) => U0_n_64,
      \data_out_reg[5]_1\(0) => U0_n_65,
      \data_out_reg[5]_2\(1) => U0_n_66,
      \data_out_reg[5]_2\(0) => U0_n_67,
      \data_out_reg[6]\(2) => U0_n_43,
      \data_out_reg[6]\(1) => U0_n_44,
      \data_out_reg[6]\(0) => U0_n_45,
      \data_out_reg[6]_0\(2) => U0_n_46,
      \data_out_reg[6]_0\(1) => U0_n_47,
      \data_out_reg[6]_0\(0) => U0_n_48,
      \data_out_reg[6]_1\(0) => U0_n_49,
      \data_out_reg[6]_2\(3) => U0_n_50,
      \data_out_reg[6]_2\(2) => U0_n_51,
      \data_out_reg[6]_2\(1) => U0_n_52,
      \data_out_reg[6]_2\(0) => U0_n_53,
      \data_out_reg[6]_3\(1) => U0_n_54,
      \data_out_reg[6]_3\(0) => U0_n_55,
      \data_out_reg[6]_4\(0) => U0_n_68,
      \data_out_reg[7]\(2) => U0_n_30,
      \data_out_reg[7]\(1) => U0_n_31,
      \data_out_reg[7]\(0) => U0_n_32,
      \data_out_reg[7]_0\(2) => U0_n_33,
      \data_out_reg[7]_0\(1) => U0_n_34,
      \data_out_reg[7]_0\(0) => U0_n_35,
      \data_out_reg[7]_1\(0) => U0_n_36,
      \data_out_reg[7]_2\(3) => U0_n_37,
      \data_out_reg[7]_2\(2) => U0_n_38,
      \data_out_reg[7]_2\(1) => U0_n_39,
      \data_out_reg[7]_2\(0) => U0_n_40,
      \data_out_reg[7]_3\(1) => U0_n_41,
      \data_out_reg[7]_3\(0) => U0_n_42,
      \data_out_reg[8]\(1) => U0_n_17,
      \data_out_reg[8]\(0) => U0_n_18,
      \data_out_reg[8]_0\(3) => U0_n_19,
      \data_out_reg[8]_0\(2) => U0_n_20,
      \data_out_reg[8]_0\(1) => U0_n_21,
      \data_out_reg[8]_0\(0) => U0_n_22,
      \data_out_reg[8]_1\(0) => U0_n_23,
      \data_out_reg[8]_2\(3) => U0_n_24,
      \data_out_reg[8]_2\(2) => U0_n_25,
      \data_out_reg[8]_2\(1) => U0_n_26,
      \data_out_reg[8]_2\(0) => U0_n_27,
      \data_out_reg[8]_3\(1) => U0_n_28,
      \data_out_reg[8]_3\(0) => U0_n_29,
      \data_out_reg[9]\(3) => U0_n_11,
      \data_out_reg[9]\(2) => U0_n_12,
      \data_out_reg[9]\(1) => U0_n_13,
      \data_out_reg[9]\(0) => U0_n_14,
      idata(11 downto 0) => idata(11 downto 0),
      ifval => ifval,
      ilval => ilval,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      m_axis_mm2s_tdata(15 downto 0) => m_axis_mm2s_tdata(15 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tuser => m_axis_mm2s_tuser,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      oValid2 => \modx_inst/oValid2\,
      pixclk => pixclk,
      rgb_m_axis_aclk => rgb_m_axis_aclk,
      rgb_m_axis_aresetn => rgb_m_axis_aresetn,
      rgb_m_axis_tdata(15 downto 0) => rgb_m_axis_tdata(15 downto 0),
      rgb_m_axis_tlast => rgb_m_axis_tlast,
      rgb_m_axis_tuser => rgb_m_axis_tuser,
      rgb_m_axis_tvalid => rgb_m_axis_tvalid,
      rgb_s_axis_aclk => rgb_s_axis_aclk,
      rgb_s_axis_aresetn => rgb_s_axis_aresetn,
      rgb_s_axis_tdata(15 downto 0) => rgb_s_axis_tdata(15 downto 0),
      rgb_s_axis_tlast => rgb_s_axis_tlast,
      rgb_s_axis_tready => rgb_s_axis_tready,
      rgb_s_axis_tuser => rgb_s_axis_tuser,
      rgb_s_axis_tvalid => rgb_s_axis_tvalid,
      \sobel_reg[sqr][10]\(1) => \data_out[4]_i_20_n_0\,
      \sobel_reg[sqr][10]\(0) => \data_out[4]_i_21_n_0\,
      \sobel_reg[sqr][10]_0\(2) => \data_out[4]_i_16_n_0\,
      \sobel_reg[sqr][10]_0\(1) => \data_out[4]_i_18_n_0\,
      \sobel_reg[sqr][10]_0\(0) => \data_out[4]_i_19_n_0\,
      \sobel_reg[sqr][12]\(1) => \data_out[5]_i_20_n_0\,
      \sobel_reg[sqr][12]\(0) => \data_out[5]_i_21_n_0\,
      \sobel_reg[sqr][12]_0\(2) => \data_out[5]_i_16_n_0\,
      \sobel_reg[sqr][12]_0\(1) => \data_out[5]_i_17_n_0\,
      \sobel_reg[sqr][12]_0\(0) => \data_out[5]_i_19_n_0\,
      \sobel_reg[sqr][14]\(1) => \data_out[6]_i_20_n_0\,
      \sobel_reg[sqr][14]\(0) => \data_out[6]_i_21_n_0\,
      \sobel_reg[sqr][14]_0\(1) => \data_out[6]_i_17_n_0\,
      \sobel_reg[sqr][14]_0\(0) => \data_out[6]_i_18_n_0\,
      \sobel_reg[sqr][16]\(0) => \data_out[7]_i_21_n_0\,
      \sobel_reg[sqr][16]_0\(2) => \data_out[7]_i_11_n_0\,
      \sobel_reg[sqr][16]_0\(1) => \data_out[7]_i_12_n_0\,
      \sobel_reg[sqr][16]_0\(0) => \data_out[7]_i_13_n_0\,
      \sobel_reg[sqr][16]_1\(3) => \data_out[7]_i_6_n_0\,
      \sobel_reg[sqr][16]_1\(2) => \data_out[7]_i_7_n_0\,
      \sobel_reg[sqr][16]_1\(1) => \data_out[7]_i_8_n_0\,
      \sobel_reg[sqr][16]_1\(0) => \data_out[7]_i_9_n_0\,
      \sobel_reg[sqr][16]_2\(0) => \data_out[7]_i_4_n_0\,
      \sobel_reg[sqr][18]\(0) => \data_out[8]_i_20_n_0\,
      \sobel_reg[sqr][18]_0\(3) => \data_out[8]_i_11_n_0\,
      \sobel_reg[sqr][18]_0\(2) => \data_out[8]_i_12_n_0\,
      \sobel_reg[sqr][18]_0\(1) => \data_out[8]_i_13_n_0\,
      \sobel_reg[sqr][18]_0\(0) => \data_out[8]_i_14_n_0\,
      \sobel_reg[sqr][18]_1\(3) => \data_out[8]_i_6_n_0\,
      \sobel_reg[sqr][18]_1\(2) => \data_out[8]_i_7_n_0\,
      \sobel_reg[sqr][18]_1\(1) => \data_out[8]_i_8_n_0\,
      \sobel_reg[sqr][18]_1\(0) => \data_out[8]_i_9_n_0\,
      \sobel_reg[sqr][18]_2\(0) => \data_out[8]_i_4_n_0\,
      \sobel_reg[sqr][20]\(0) => \data_out[9]_i_16_n_0\,
      \sobel_reg[sqr][20]_0\(3) => \data_out[9]_i_6_n_0\,
      \sobel_reg[sqr][20]_0\(2) => \data_out[9]_i_7_n_0\,
      \sobel_reg[sqr][20]_0\(1) => \data_out[9]_i_8_n_0\,
      \sobel_reg[sqr][20]_0\(0) => \data_out[9]_i_9_n_0\,
      \sobel_reg[sqr][20]_1\(0) => \data_out[9]_i_4_n_0\,
      \sobel_reg[sqr][24]\(1) => \data_out[2]_i_12_n_0\,
      \sobel_reg[sqr][24]\(0) => \data_out[2]_i_13_n_0\,
      \sobel_reg[sqr][24]_0\(2) => \data_out[1]_i_11_n_0\,
      \sobel_reg[sqr][24]_0\(1) => \data_out[1]_i_12_n_0\,
      \sobel_reg[sqr][24]_0\(0) => \data_out[1]_i_14_n_0\,
      \sobel_reg[sqr][28]\(1) => \data_out[8]_i_17_n_0\,
      \sobel_reg[sqr][28]\(0) => \data_out[8]_i_19_n_0\,
      \sobel_reg[sqr][28]_0\(2) => \data_out[7]_i_16_n_0\,
      \sobel_reg[sqr][28]_0\(1) => \data_out[7]_i_18_n_0\,
      \sobel_reg[sqr][28]_0\(0) => \data_out[7]_i_19_n_0\,
      \sobel_reg[sqr][28]_1\(1) => \data_out[4]_i_12_n_0\,
      \sobel_reg[sqr][28]_1\(0) => \data_out[4]_i_14_n_0\,
      \sobel_reg[sqr][28]_2\(2) => \data_out[3]_i_11_n_0\,
      \sobel_reg[sqr][28]_2\(1) => \data_out[3]_i_13_n_0\,
      \sobel_reg[sqr][28]_2\(0) => \data_out[3]_i_14_n_0\,
      \sobel_reg[sqr][28]_3\(1) => \data_out[0]_i_7_n_0\,
      \sobel_reg[sqr][28]_3\(0) => \data_out[0]_i_9_n_0\,
      \sobel_reg[sqr][2]\(1) => \data_out[0]_i_20_n_0\,
      \sobel_reg[sqr][2]\(0) => \data_out[0]_i_21_n_0\,
      \sobel_reg[sqr][2]_0\(3) => \data_out[0]_i_16_n_0\,
      \sobel_reg[sqr][2]_0\(2) => \data_out[0]_i_17_n_0\,
      \sobel_reg[sqr][2]_0\(1) => \data_out[0]_i_18_n_0\,
      \sobel_reg[sqr][2]_0\(0) => \data_out[0]_i_19_n_0\,
      \sobel_reg[sqr][30]\(2) => \data_out[6]_i_11_n_0\,
      \sobel_reg[sqr][30]\(1) => \data_out[6]_i_12_n_0\,
      \sobel_reg[sqr][30]\(0) => \data_out[6]_i_14_n_0\,
      \sobel_reg[sqr][30]_0\(3) => \data_out[6]_i_6_n_0\,
      \sobel_reg[sqr][30]_0\(2) => \data_out[6]_i_7_n_0\,
      \sobel_reg[sqr][30]_0\(1) => \data_out[6]_i_8_n_0\,
      \sobel_reg[sqr][30]_0\(0) => \data_out[6]_i_9_n_0\,
      \sobel_reg[sqr][30]_1\(0) => \data_out[6]_i_4_n_0\,
      \sobel_reg[sqr][30]_10\(0) => \data_out[2]_i_4_n_0\,
      \sobel_reg[sqr][30]_11\(1) => \data_out[1]_i_6_n_0\,
      \sobel_reg[sqr][30]_11\(0) => \data_out[1]_i_8_n_0\,
      \sobel_reg[sqr][30]_12\(0) => \data_out[1]_i_4_n_0\,
      \sobel_reg[sqr][30]_13\(2) => \data_out[0]_i_11_n_0\,
      \sobel_reg[sqr][30]_13\(1) => \data_out[0]_i_13_n_0\,
      \sobel_reg[sqr][30]_13\(0) => \data_out[0]_i_14_n_0\,
      \sobel_reg[sqr][30]_14\(0) => \data_out[0]_i_4_n_0\,
      \sobel_reg[sqr][30]_2\(1) => \data_out[5]_i_11_n_0\,
      \sobel_reg[sqr][30]_2\(0) => \data_out[5]_i_13_n_0\,
      \sobel_reg[sqr][30]_3\(3) => \data_out[5]_i_6_n_0\,
      \sobel_reg[sqr][30]_3\(2) => \data_out[5]_i_7_n_0\,
      \sobel_reg[sqr][30]_3\(1) => \data_out[5]_i_8_n_0\,
      \sobel_reg[sqr][30]_3\(0) => \data_out[5]_i_9_n_0\,
      \sobel_reg[sqr][30]_4\(0) => \data_out[5]_i_4_n_0\,
      \sobel_reg[sqr][30]_5\(3) => \data_out[4]_i_6_n_0\,
      \sobel_reg[sqr][30]_5\(2) => \data_out[4]_i_7_n_0\,
      \sobel_reg[sqr][30]_5\(1) => \data_out[4]_i_8_n_0\,
      \sobel_reg[sqr][30]_5\(0) => \data_out[4]_i_9_n_0\,
      \sobel_reg[sqr][30]_6\(0) => \data_out[4]_i_4_n_0\,
      \sobel_reg[sqr][30]_7\(2) => \data_out[3]_i_6_n_0\,
      \sobel_reg[sqr][30]_7\(1) => \data_out[3]_i_7_n_0\,
      \sobel_reg[sqr][30]_7\(0) => \data_out[3]_i_8_n_0\,
      \sobel_reg[sqr][30]_8\(0) => \data_out[3]_i_4_n_0\,
      \sobel_reg[sqr][30]_9\(2) => \data_out[2]_i_6_n_0\,
      \sobel_reg[sqr][30]_9\(1) => \data_out[2]_i_7_n_0\,
      \sobel_reg[sqr][30]_9\(0) => \data_out[2]_i_9_n_0\,
      \sobel_reg[sqr][4]\(1) => \data_out[1]_i_20_n_0\,
      \sobel_reg[sqr][4]\(0) => \data_out[1]_i_21_n_0\,
      \sobel_reg[sqr][4]_0\(3) => \data_out[1]_i_16_n_0\,
      \sobel_reg[sqr][4]_0\(2) => \data_out[1]_i_17_n_0\,
      \sobel_reg[sqr][4]_0\(1) => \data_out[1]_i_18_n_0\,
      \sobel_reg[sqr][4]_0\(0) => \data_out[1]_i_19_n_0\,
      \sobel_reg[sqr][6]\(1) => \data_out[2]_i_20_n_0\,
      \sobel_reg[sqr][6]\(0) => \data_out[2]_i_21_n_0\,
      \sobel_reg[sqr][6]_0\(3) => \data_out[2]_i_16_n_0\,
      \sobel_reg[sqr][6]_0\(2) => \data_out[2]_i_17_n_0\,
      \sobel_reg[sqr][6]_0\(1) => \data_out[2]_i_18_n_0\,
      \sobel_reg[sqr][6]_0\(0) => \data_out[2]_i_19_n_0\,
      \sobel_reg[sqr][8]\(1) => \data_out[3]_i_20_n_0\,
      \sobel_reg[sqr][8]\(0) => \data_out[3]_i_21_n_0\,
      \sobel_reg[sqr][8]_0\(2) => \data_out[3]_i_17_n_0\,
      \sobel_reg[sqr][8]_0\(1) => \data_out[3]_i_18_n_0\,
      \sobel_reg[sqr][8]_0\(0) => \data_out[3]_i_19_n_0\,
      \sobel_reg[sxy][31]_i_10\ => \sobel_reg[sxy][31]_i_10_n_0\,
      \sobel_reg[sxy][31]_i_9\ => \sobel_reg[sxy][31]_i_9_n_0\,
      \y_2_reg[8]_i_10\ => \y_2_reg[8]_i_10_n_0\,
      \y_2_reg[8]_i_9\ => \y_2_reg[8]_i_9_n_0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\cb_2_reg[8]_i_10\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \modx_inst/oValid2\,
      D => '1',
      Q => \cb_2_reg[8]_i_10_n_0\
    );
\cb_2_reg[8]_i_11\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \modx_inst/oValid2\,
      D => '1',
      Q => \cb_2_reg[8]_i_11_n_0\
    );
\cb_2_reg[8]_i_9\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \modx_inst/oValid2\,
      D => '1',
      Q => \cb_2_reg[8]_i_9_n_0\
    );
\cr_2_reg[8]_i_10\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \modx_inst/oValid2\,
      D => '1',
      Q => \cr_2_reg[8]_i_10_n_0\
    );
\cr_2_reg[8]_i_9\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \modx_inst/oValid2\,
      D => '1',
      Q => \cr_2_reg[8]_i_9_n_0\
    );
\data_out[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_133,
      I2 => U0_n_130,
      O => \data_out[0]_i_11_n_0\
    );
\data_out[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_133,
      I2 => U0_n_125,
      O => \data_out[0]_i_13_n_0\
    );
\data_out[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_35,
      I1 => U0_n_133,
      I2 => U0_n_126,
      O => \data_out[0]_i_14_n_0\
    );
\data_out[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_133,
      I2 => U0_n_127,
      O => \data_out[0]_i_16_n_0\
    );
\data_out[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_68,
      I1 => U0_n_133,
      I2 => U0_n_128,
      O => \data_out[0]_i_17_n_0\
    );
\data_out[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_78,
      I1 => U0_n_133,
      I2 => U0_n_121,
      O => \data_out[0]_i_18_n_0\
    );
\data_out[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_91,
      I1 => U0_n_133,
      I2 => U0_n_122,
      O => \data_out[0]_i_19_n_0\
    );
\data_out[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_103,
      I1 => U0_n_133,
      I2 => U0_n_123,
      O => \data_out[0]_i_20_n_0\
    );
\data_out[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_120,
      I1 => U0_n_133,
      I2 => U0_n_124,
      O => \data_out[0]_i_21_n_0\
    );
\data_out[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_133,
      I1 => U0_n_131,
      O => \data_out[0]_i_4_n_0\
    );
\data_out[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_133,
      I2 => U0_n_132,
      O => \data_out[0]_i_7_n_0\
    );
\data_out[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_133,
      I2 => U0_n_129,
      O => \data_out[0]_i_9_n_0\
    );
\data_out[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_120,
      I2 => U0_n_116,
      O => \data_out[1]_i_11_n_0\
    );
\data_out[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_120,
      I2 => U0_n_117,
      O => \data_out[1]_i_12_n_0\
    );
\data_out[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_120,
      I2 => U0_n_112,
      O => \data_out[1]_i_14_n_0\
    );
\data_out[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_35,
      I1 => U0_n_120,
      I2 => U0_n_113,
      O => \data_out[1]_i_16_n_0\
    );
\data_out[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_120,
      I2 => U0_n_114,
      O => \data_out[1]_i_17_n_0\
    );
\data_out[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_68,
      I1 => U0_n_120,
      I2 => U0_n_108,
      O => \data_out[1]_i_18_n_0\
    );
\data_out[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_78,
      I1 => U0_n_120,
      I2 => U0_n_109,
      O => \data_out[1]_i_19_n_0\
    );
\data_out[1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_91,
      I1 => U0_n_120,
      I2 => U0_n_110,
      O => \data_out[1]_i_20_n_0\
    );
\data_out[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_103,
      I1 => U0_n_120,
      I2 => U0_n_111,
      O => \data_out[1]_i_21_n_0\
    );
\data_out[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_119,
      I1 => U0_n_118,
      O => \data_out[1]_i_4_n_0\
    );
\data_out[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_119,
      I1 => U0_n_120,
      O => \data_out[1]_i_6_n_0\
    );
\data_out[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_120,
      I2 => U0_n_115,
      O => \data_out[1]_i_8_n_0\
    );
\data_out[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_103,
      I2 => U0_n_105,
      O => \data_out[2]_i_12_n_0\
    );
\data_out[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_103,
      I2 => U0_n_99,
      O => \data_out[2]_i_13_n_0\
    );
\data_out[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_103,
      I2 => U0_n_100,
      O => \data_out[2]_i_16_n_0\
    );
\data_out[2]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_35,
      I1 => U0_n_103,
      I2 => U0_n_101,
      O => \data_out[2]_i_17_n_0\
    );
\data_out[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_103,
      I2 => U0_n_95,
      O => \data_out[2]_i_18_n_0\
    );
\data_out[2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_68,
      I1 => U0_n_103,
      I2 => U0_n_96,
      O => \data_out[2]_i_19_n_0\
    );
\data_out[2]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_78,
      I1 => U0_n_103,
      I2 => U0_n_97,
      O => \data_out[2]_i_20_n_0\
    );
\data_out[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_91,
      I1 => U0_n_103,
      I2 => U0_n_98,
      O => \data_out[2]_i_21_n_0\
    );
\data_out[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_107,
      I1 => U0_n_106,
      O => \data_out[2]_i_4_n_0\
    );
\data_out[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_102,
      I1 => U0_n_107,
      O => \data_out[2]_i_6_n_0\
    );
\data_out[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_102,
      I1 => U0_n_103,
      O => \data_out[2]_i_7_n_0\
    );
\data_out[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_103,
      I2 => U0_n_104,
      O => \data_out[2]_i_9_n_0\
    );
\data_out[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_91,
      I2 => U0_n_92,
      O => \data_out[3]_i_11_n_0\
    );
\data_out[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_91,
      I2 => U0_n_86,
      O => \data_out[3]_i_13_n_0\
    );
\data_out[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_91,
      I2 => U0_n_87,
      O => \data_out[3]_i_14_n_0\
    );
\data_out[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_91,
      I2 => U0_n_88,
      O => \data_out[3]_i_17_n_0\
    );
\data_out[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_35,
      I1 => U0_n_91,
      I2 => U0_n_82,
      O => \data_out[3]_i_18_n_0\
    );
\data_out[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_91,
      I2 => U0_n_83,
      O => \data_out[3]_i_19_n_0\
    );
\data_out[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_68,
      I1 => U0_n_91,
      I2 => U0_n_84,
      O => \data_out[3]_i_20_n_0\
    );
\data_out[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_78,
      I1 => U0_n_91,
      I2 => U0_n_85,
      O => \data_out[3]_i_21_n_0\
    );
\data_out[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_94,
      I1 => U0_n_93,
      O => \data_out[3]_i_4_n_0\
    );
\data_out[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_89,
      I1 => U0_n_94,
      O => \data_out[3]_i_6_n_0\
    );
\data_out[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_90,
      I1 => U0_n_89,
      O => \data_out[3]_i_7_n_0\
    );
\data_out[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_90,
      I1 => U0_n_91,
      O => \data_out[3]_i_8_n_0\
    );
\data_out[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_78,
      I2 => U0_n_79,
      O => \data_out[4]_i_12_n_0\
    );
\data_out[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_78,
      I2 => U0_n_73,
      O => \data_out[4]_i_14_n_0\
    );
\data_out[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_78,
      I2 => U0_n_74,
      O => \data_out[4]_i_16_n_0\
    );
\data_out[4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_78,
      I2 => U0_n_69,
      O => \data_out[4]_i_18_n_0\
    );
\data_out[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_35,
      I1 => U0_n_78,
      I2 => U0_n_70,
      O => \data_out[4]_i_19_n_0\
    );
\data_out[4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_78,
      I2 => U0_n_71,
      O => \data_out[4]_i_20_n_0\
    );
\data_out[4]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_68,
      I1 => U0_n_78,
      I2 => U0_n_72,
      O => \data_out[4]_i_21_n_0\
    );
\data_out[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_81,
      I1 => U0_n_80,
      O => \data_out[4]_i_4_n_0\
    );
\data_out[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_75,
      I1 => U0_n_81,
      O => \data_out[4]_i_6_n_0\
    );
\data_out[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_76,
      I1 => U0_n_75,
      O => \data_out[4]_i_7_n_0\
    );
\data_out[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_77,
      I1 => U0_n_76,
      O => \data_out[4]_i_8_n_0\
    );
\data_out[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_77,
      I1 => U0_n_78,
      O => \data_out[4]_i_9_n_0\
    );
\data_out[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_65,
      I1 => U0_n_68,
      O => \data_out[5]_i_11_n_0\
    );
\data_out[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_68,
      I2 => U0_n_59,
      O => \data_out[5]_i_13_n_0\
    );
\data_out[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_68,
      I2 => U0_n_60,
      O => \data_out[5]_i_16_n_0\
    );
\data_out[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_68,
      I2 => U0_n_61,
      O => \data_out[5]_i_17_n_0\
    );
\data_out[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_68,
      I2 => U0_n_56,
      O => \data_out[5]_i_19_n_0\
    );
\data_out[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_35,
      I1 => U0_n_68,
      I2 => U0_n_57,
      O => \data_out[5]_i_20_n_0\
    );
\data_out[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_68,
      I2 => U0_n_58,
      O => \data_out[5]_i_21_n_0\
    );
\data_out[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_67,
      I1 => U0_n_66,
      O => \data_out[5]_i_4_n_0\
    );
\data_out[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_62,
      I1 => U0_n_67,
      O => \data_out[5]_i_6_n_0\
    );
\data_out[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_63,
      I1 => U0_n_62,
      O => \data_out[5]_i_7_n_0\
    );
\data_out[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_64,
      I1 => U0_n_63,
      O => \data_out[5]_i_8_n_0\
    );
\data_out[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_65,
      I1 => U0_n_64,
      O => \data_out[5]_i_9_n_0\
    );
\data_out[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_46,
      I1 => U0_n_53,
      O => \data_out[6]_i_11_n_0\
    );
\data_out[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_46,
      I1 => U0_n_47,
      O => \data_out[6]_i_12_n_0\
    );
\data_out[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_47,
      I2 => U0_n_48,
      O => \data_out[6]_i_14_n_0\
    );
\data_out[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_47,
      I2 => U0_n_49,
      O => \data_out[6]_i_17_n_0\
    );
\data_out[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_47,
      I2 => U0_n_43,
      O => \data_out[6]_i_18_n_0\
    );
\data_out[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_47,
      I2 => U0_n_44,
      O => \data_out[6]_i_20_n_0\
    );
\data_out[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_35,
      I1 => U0_n_47,
      I2 => U0_n_45,
      O => \data_out[6]_i_21_n_0\
    );
\data_out[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_55,
      I1 => U0_n_54,
      O => \data_out[6]_i_4_n_0\
    );
\data_out[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_50,
      I1 => U0_n_55,
      O => \data_out[6]_i_6_n_0\
    );
\data_out[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_51,
      I1 => U0_n_50,
      O => \data_out[6]_i_7_n_0\
    );
\data_out[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_52,
      I1 => U0_n_51,
      O => \data_out[6]_i_8_n_0\
    );
\data_out[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_53,
      I1 => U0_n_52,
      O => \data_out[6]_i_9_n_0\
    );
\data_out[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_33,
      I1 => U0_n_40,
      O => \data_out[7]_i_11_n_0\
    );
\data_out[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_34,
      I1 => U0_n_33,
      O => \data_out[7]_i_12_n_0\
    );
\data_out[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_34,
      I1 => U0_n_35,
      O => \data_out[7]_i_13_n_0\
    );
\data_out[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_35,
      I2 => U0_n_36,
      O => \data_out[7]_i_16_n_0\
    );
\data_out[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_35,
      I2 => U0_n_30,
      O => \data_out[7]_i_18_n_0\
    );
\data_out[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_35,
      I2 => U0_n_31,
      O => \data_out[7]_i_19_n_0\
    );
\data_out[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_35,
      I2 => U0_n_32,
      O => \data_out[7]_i_21_n_0\
    );
\data_out[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_42,
      I1 => U0_n_41,
      O => \data_out[7]_i_4_n_0\
    );
\data_out[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_37,
      I1 => U0_n_42,
      O => \data_out[7]_i_6_n_0\
    );
\data_out[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_38,
      I1 => U0_n_37,
      O => \data_out[7]_i_7_n_0\
    );
\data_out[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_39,
      I1 => U0_n_38,
      O => \data_out[7]_i_8_n_0\
    );
\data_out[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_40,
      I1 => U0_n_39,
      O => \data_out[7]_i_9_n_0\
    );
\data_out[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_19,
      I1 => U0_n_27,
      O => \data_out[8]_i_11_n_0\
    );
\data_out[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_20,
      I1 => U0_n_19,
      O => \data_out[8]_i_12_n_0\
    );
\data_out[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_21,
      I1 => U0_n_20,
      O => \data_out[8]_i_13_n_0\
    );
\data_out[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_21,
      I1 => U0_n_22,
      O => \data_out[8]_i_14_n_0\
    );
\data_out[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_22,
      I2 => U0_n_23,
      O => \data_out[8]_i_17_n_0\
    );
\data_out[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_22,
      I2 => U0_n_17,
      O => \data_out[8]_i_19_n_0\
    );
\data_out[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_22,
      I2 => U0_n_18,
      O => \data_out[8]_i_20_n_0\
    );
\data_out[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_29,
      I1 => U0_n_28,
      O => \data_out[8]_i_4_n_0\
    );
\data_out[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_24,
      I1 => U0_n_29,
      O => \data_out[8]_i_6_n_0\
    );
\data_out[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_25,
      I1 => U0_n_24,
      O => \data_out[8]_i_7_n_0\
    );
\data_out[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_26,
      I1 => U0_n_25,
      O => \data_out[8]_i_8_n_0\
    );
\data_out[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_27,
      I1 => U0_n_26,
      O => \data_out[8]_i_9_n_0\
    );
\data_out[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_7,
      I1 => U0_n_14,
      O => \data_out[9]_i_11_n_0\
    );
\data_out[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_8,
      I1 => U0_n_7,
      O => \data_out[9]_i_12_n_0\
    );
\data_out[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_9,
      I1 => U0_n_8,
      O => \data_out[9]_i_13_n_0\
    );
\data_out[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_10,
      I1 => U0_n_9,
      O => \data_out[9]_i_14_n_0\
    );
\data_out[9]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_10,
      O => \data_out[9]_i_16_n_0\
    );
\data_out[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_16,
      I1 => U0_n_15,
      O => \data_out[9]_i_4_n_0\
    );
\data_out[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_11,
      I1 => U0_n_16,
      O => \data_out[9]_i_6_n_0\
    );
\data_out[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_12,
      I1 => U0_n_11,
      O => \data_out[9]_i_7_n_0\
    );
\data_out[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_13,
      I1 => U0_n_12,
      O => \data_out[9]_i_8_n_0\
    );
\data_out[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => U0_n_14,
      I1 => U0_n_13,
      O => \data_out[9]_i_9_n_0\
    );
\sobel_reg[sxy][31]_i_10\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \modx_inst/oValid2\,
      D => '1',
      Q => \sobel_reg[sxy][31]_i_10_n_0\
    );
\sobel_reg[sxy][31]_i_9\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \modx_inst/oValid2\,
      D => '1',
      Q => \sobel_reg[sxy][31]_i_9_n_0\
    );
\y_2_reg[8]_i_10\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \modx_inst/oValid2\,
      D => '1',
      Q => \y_2_reg[8]_i_10_n_0\
    );
\y_2_reg[8]_i_9\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      CLR => \modx_inst/oValid2\,
      D => '1',
      Q => \y_2_reg[8]_i_9_n_0\
    );
end STRUCTURE;
