[05/31 08:47:40      0s] 
[05/31 08:47:40      0s] Cadence Innovus(TM) Implementation System.
[05/31 08:47:40      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/31 08:47:40      0s] 
[05/31 08:47:40      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[05/31 08:47:40      0s] Options:	
[05/31 08:47:40      0s] Date:		Tue May 31 08:47:40 2022
[05/31 08:47:40      0s] Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[05/31 08:47:40      0s] OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)
[05/31 08:47:40      0s] 
[05/31 08:47:40      0s] License:
[05/31 08:47:40      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[05/31 08:47:40      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/31 08:47:50      9s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[05/31 08:47:50      9s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[05/31 08:47:50      9s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[05/31 08:47:50      9s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[05/31 08:47:50      9s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[05/31 08:47:50      9s] @(#)CDS: CPE v17.11-s095
[05/31 08:47:50      9s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[05/31 08:47:50      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[05/31 08:47:50      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/31 08:47:50      9s] @(#)CDS: RCDB 11.10
[05/31 08:47:50      9s] --- Running on cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) ---
[05/31 08:47:50      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_24102_cimeld105_xph2app102_UA2y4j.

[05/31 08:47:50      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[05/31 08:47:51     10s] 
[05/31 08:47:51     10s] **INFO:  MMMC transition support version v31-84 
[05/31 08:47:51     10s] 
[05/31 08:47:51     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/31 08:47:51     10s] <CMD> suppressMessage ENCEXT-2799
[05/31 08:47:51     10s] <CMD> getDrawView
[05/31 08:47:51     10s] <CMD> loadWorkspace -name Physical
[05/31 08:47:51     10s] <CMD> win
[05/31 08:48:27     12s] <CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
[05/31 08:48:27     12s] ---# TCL Script amsSetup.tcl loaded
[05/31 08:48:27     12s] <CMD> set init_layout_view {}
[05/31 08:48:27     12s] <CMD> set init_verilog {../INPUT_DATA/msk_modulator_netlist_fe2.v ../INPUT_DATA/msk_modulator_io.v}
[05/31 08:48:27     12s] <CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
[05/31 08:48:27     12s] <CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
[05/31 08:48:27     12s] <CMD> set init_top_cell msk_modulator_io
[05/31 08:48:27     12s] <CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
[05/31 08:48:27     12s] <CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
[05/31 08:48:27     12s] <CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
[05/31 08:48:27     12s] <CMD> init_design
[05/31 08:48:27     12s] #% Begin Load MMMC data ... (date=05/31 08:48:27, mem=448.4M)
[05/31 08:48:27     12s] #% End Load MMMC data ... (date=05/31 08:48:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=448.5M, current mem=448.5M)
[05/31 08:48:27     12s] 
[05/31 08:48:27     12s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
[05/31 08:48:27     12s] **WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
[05/31 08:48:27     12s] applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
[05/31 08:48:27     12s] causes a mismatch between process antenna violations found in Innovus
[05/31 08:48:27     12s] (during routing or verification) and violations found by external physical
[05/31 08:48:27     12s] verification tools. This global defaulting mechanism is obsolete in LEF
[05/31 08:48:27     12s] 5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
[05/31 08:48:27     12s] ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
[05/31 08:48:27     12s] avoid a mismatch in violations.
[05/31 08:48:27     12s] **WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
[05/31 08:48:27     12s] applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
[05/31 08:48:27     12s] mismatch between process antenna violations found in Innovus (during
[05/31 08:48:27     12s] routing or verification) and violations found by external physical
[05/31 08:48:27     12s] verification tools. This global defaulting mechanism is obsolete in
[05/31 08:48:27     12s] LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
[05/31 08:48:27     12s] and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
[05/31 08:48:27     12s] avoid a mismatch in violations.
[05/31 08:48:27     12s] 
[05/31 08:48:27     12s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
[05/31 08:48:27     12s] Set DBUPerIGU to M2 pitch 1400.
[05/31 08:48:27     12s] 
[05/31 08:48:27     12s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-201' for more detail.
[05/31 08:48:27     12s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[05/31 08:48:27     12s] To increase the message display limit, refer to the product command reference manual.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/31 08:48:27     12s] Type 'man IMPLF-200' for more detail.
[05/31 08:48:27     12s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/31 08:48:27     12s] To increase the message display limit, refer to the product command reference manual.
[05/31 08:48:27     12s] 
[05/31 08:48:27     12s] viaInitial starts at Tue May 31 08:48:27 2022
viaInitial ends at Tue May 31 08:48:27 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
[05/31 08:48:27     12s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[05/31 08:48:27     13s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/31 08:48:27     13s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/31 08:48:27     13s] Read 248 cells in library 'c35_CORELIB_WC' 
[05/31 08:48:27     13s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
[05/31 08:48:27     13s] Read 181 cells in library 'c35_IOLIB_WC' 
[05/31 08:48:27     13s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
[05/31 08:48:28     14s] Read 248 cells in library 'c35_CORELIB_BC' 
[05/31 08:48:28     14s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
[05/31 08:48:28     14s] Read 181 cells in library 'c35_IOLIB_BC' 
[05/31 08:48:28     14s] *** End library_loading (cpu=0.02min, real=0.02min, mem=29.6M, fe_cpu=0.24min, fe_real=0.80min, fe_mem=543.1M) ***
[05/31 08:48:28     14s] #% Begin Load netlist data ... (date=05/31 08:48:28, mem=537.3M)
[05/31 08:48:28     14s] *** Begin netlist parsing (mem=543.1M) ***
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[05/31 08:48:28     14s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/31 08:48:28     14s] To increase the message display limit, refer to the product command reference manual.
[05/31 08:48:28     14s] Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/31 08:48:28     14s] Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/31 08:48:28     14s] Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/31 08:48:28     14s] Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/31 08:48:28     14s] Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/31 08:48:28     14s] Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/31 08:48:28     14s] Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/31 08:48:28     14s] Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/31 08:48:28     14s] Created 429 new cells from 4 timing libraries.
[05/31 08:48:28     14s] Reading netlist ...
[05/31 08:48:28     14s] Backslashed names will retain backslash and a trailing blank character.
[05/31 08:48:28     14s] **WARN: (IMPVL-324):	Module MSK_MODULATOR in ../INPUT_DATA/msk_modulator_netlist_fe2.v will overwrite the previous definition in another file.
[05/31 08:48:28     14s] Reading verilog netlist '../INPUT_DATA/msk_modulator_netlist_fe2.v'
[05/31 08:48:28     14s] Reading verilog netlist '../INPUT_DATA/msk_modulator_io.v'
[05/31 08:48:28     14s] 
[05/31 08:48:28     14s] *** Memory Usage v#1 (Current mem = 543.145M, initial mem = 184.402M) ***
[05/31 08:48:28     14s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=543.1M) ***
[05/31 08:48:28     14s] #% End Load netlist data ... (date=05/31 08:48:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=537.3M, current mem=479.9M)
[05/31 08:48:28     14s] Set top cell to msk_modulator_io.
[05/31 08:48:28     14s] Hooked 858 DB cells to tlib cells.
[05/31 08:48:28     14s] Starting recursive module instantiation check.
[05/31 08:48:28     14s] No recursion found.
[05/31 08:48:28     14s] Building hierarchical netlist for Cell msk_modulator_io ...
[05/31 08:48:28     14s] *** Netlist is unique.
[05/31 08:48:28     14s] ** info: there are 888 modules.
[05/31 08:48:28     14s] ** info: there are 495 stdCell insts.
[05/31 08:48:28     14s] ** info: there are 13 Pad insts.
[05/31 08:48:28     14s] 
[05/31 08:48:28     14s] *** Memory Usage v#1 (Current mem = 580.816M, initial mem = 184.402M) ***
[05/31 08:48:28     14s] Initializing I/O assignment ...
[05/31 08:48:28     14s] Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
[05/31 08:48:28     14s] **WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/31 08:48:28     14s] Type 'man IMPFP-3961' for more detail.
[05/31 08:48:28     14s] **WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/31 08:48:28     14s] Type 'man IMPFP-3961' for more detail.
[05/31 08:48:28     14s] **WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/31 08:48:28     14s] Type 'man IMPFP-3961' for more detail.
[05/31 08:48:28     14s] **WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/31 08:48:28     14s] Type 'man IMPFP-3961' for more detail.
[05/31 08:48:28     14s] Set Default Net Delay as 1000 ps.
[05/31 08:48:28     14s] Set Default Net Load as 0.5 pF. 
[05/31 08:48:28     14s] Set Default Input Pin Transition as 0.1 ps.
[05/31 08:48:28     14s] **WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
[05/31 08:48:28     14s] Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
[05/31 08:48:28     14s] Extraction setup Delayed 
[05/31 08:48:28     14s] *Info: initialize multi-corner CTS.
[05/31 08:48:28     14s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[05/31 08:48:28     14s] Current (total cpu=0:00:14.6, real=0:00:48.0, peak res=619.8M, current mem=619.8M)
[05/31 08:48:28     14s] INFO (CTE): Constraints read successfully.
[05/31 08:48:28     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=627.9M, current mem=627.9M)
[05/31 08:48:28     14s] Current (total cpu=0:00:14.6, real=0:00:48.0, peak res=627.9M, current mem=627.9M)
[05/31 08:48:28     14s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[05/31 08:48:28     14s] Current (total cpu=0:00:14.6, real=0:00:48.0, peak res=628.0M, current mem=628.0M)
[05/31 08:48:28     14s] INFO (CTE): Constraints read successfully.
[05/31 08:48:28     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=635.5M, current mem=635.5M)
[05/31 08:48:28     14s] Current (total cpu=0:00:14.6, real=0:00:48.0, peak res=635.5M, current mem=635.5M)
[05/31 08:48:28     14s] Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
[05/31 08:48:28     14s] Current (total cpu=0:00:14.7, real=0:00:48.0, peak res=635.6M, current mem=635.6M)
[05/31 08:48:28     14s] INFO (CTE): Constraints read successfully.
[05/31 08:48:28     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=636.0M, current mem=636.0M)
[05/31 08:48:28     14s] Current (total cpu=0:00:14.7, real=0:00:48.0, peak res=636.0M, current mem=636.0M)
[05/31 08:48:28     14s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[05/31 08:48:28     14s] Current (total cpu=0:00:14.7, real=0:00:48.0, peak res=636.0M, current mem=636.0M)
[05/31 08:48:28     14s] INFO (CTE): Constraints read successfully.
[05/31 08:48:28     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=636.3M, current mem=636.3M)
[05/31 08:48:28     14s] Current (total cpu=0:00:14.7, real=0:00:48.0, peak res=636.3M, current mem=636.3M)
[05/31 08:48:28     14s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[05/31 08:48:28     14s] Current (total cpu=0:00:14.7, real=0:00:48.0, peak res=636.3M, current mem=636.3M)
[05/31 08:48:28     14s] INFO (CTE): Constraints read successfully.
[05/31 08:48:28     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=636.8M, current mem=636.8M)
[05/31 08:48:28     14s] Current (total cpu=0:00:14.7, real=0:00:48.0, peak res=636.8M, current mem=636.8M)
[05/31 08:48:28     14s] Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
[05/31 08:48:28     14s] Current (total cpu=0:00:14.7, real=0:00:48.0, peak res=636.8M, current mem=636.8M)
[05/31 08:48:28     14s] INFO (CTE): Constraints read successfully.
[05/31 08:48:28     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=637.1M, current mem=637.1M)
[05/31 08:48:28     14s] Current (total cpu=0:00:14.8, real=0:00:48.0, peak res=637.1M, current mem=637.1M)
[05/31 08:48:28     14s] Creating Cell Server ...(0, 1, 1, 1)
[05/31 08:48:29     14s] Summary for sequential cells identification: 
[05/31 08:48:29     14s]   Identified SBFF number: 32
[05/31 08:48:29     14s]   Identified MBFF number: 0
[05/31 08:48:29     14s]   Identified SB Latch number: 0
[05/31 08:48:29     14s]   Identified MB Latch number: 0
[05/31 08:48:29     14s]   Not identified SBFF number: 34
[05/31 08:48:29     14s]   Not identified MBFF number: 0
[05/31 08:48:29     14s]   Not identified SB Latch number: 0
[05/31 08:48:29     14s]   Not identified MB Latch number: 0
[05/31 08:48:29     14s]   Number of sequential cells which are not FFs: 23
[05/31 08:48:29     14s] Total number of combinational cells: 145
[05/31 08:48:29     14s] Total number of sequential cells: 89
[05/31 08:48:29     14s] Total number of tristate cells: 14
[05/31 08:48:29     14s] Total number of level shifter cells: 0
[05/31 08:48:29     14s] Total number of power gating cells: 0
[05/31 08:48:29     14s] Total number of isolation cells: 0
[05/31 08:48:29     14s] Total number of power switch cells: 0
[05/31 08:48:29     14s] Total number of pulse generator cells: 0
[05/31 08:48:29     14s] Total number of always on buffers: 0
[05/31 08:48:29     14s] Total number of retention cells: 0
[05/31 08:48:29     14s] List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
[05/31 08:48:29     14s] Total number of usable buffers: 12
[05/31 08:48:29     14s] List of unusable buffers:
[05/31 08:48:29     14s] Total number of unusable buffers: 0
[05/31 08:48:29     14s] List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
[05/31 08:48:29     14s] Total number of usable inverters: 20
[05/31 08:48:29     14s] List of unusable inverters:
[05/31 08:48:29     14s] Total number of unusable inverters: 0
[05/31 08:48:29     14s] List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
[05/31 08:48:29     14s] Total number of identified usable delay cells: 4
[05/31 08:48:29     14s] List of identified unusable delay cells:
[05/31 08:48:29     14s] Total number of identified unusable delay cells: 0
[05/31 08:48:29     14s] Creating Cell Server, finished. 
[05/31 08:48:29     14s] 
[05/31 08:48:29     14s] Deleting Cell Server ...
[05/31 08:48:29     14s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[05/31 08:48:29     14s] Extraction setup Started 
[05/31 08:48:29     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/31 08:48:29     14s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[05/31 08:48:29     14s] Type 'man IMPEXT-6202' for more detail.
[05/31 08:48:29     14s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
[05/31 08:48:29     14s] Cap table was created using Encounter 10.11-s096_1.
[05/31 08:48:29     14s] Process name: c35b4_thick-worst.
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [2].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [3].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[05/31 08:48:29     14s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
[05/31 08:48:29     14s] Cap table was created using Encounter 10.11-s096_1.
[05/31 08:48:29     14s] Process name: c35b4_thick-best.
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_best [2].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_best [3].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[05/31 08:48:29     14s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[05/31 08:48:29     14s] Importing multi-corner RC tables ... 
[05/31 08:48:29     14s] Summary of Active RC-Corners : 
[05/31 08:48:29     14s]  
[05/31 08:48:29     14s]  Analysis View: setup_func_max
[05/31 08:48:29     14s]     RC-Corner Name        : rc_worst
[05/31 08:48:29     14s]     RC-Corner Index       : 0
[05/31 08:48:29     14s]     RC-Corner Temperature : 125 Celsius
[05/31 08:48:29     14s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
[05/31 08:48:29     14s]     RC-Corner PreRoute Res Factor         : 1
[05/31 08:48:29     14s]     RC-Corner PreRoute Cap Factor         : 1
[05/31 08:48:29     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/31 08:48:29     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/31 08:48:29     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/31 08:48:29     14s]     RC-Corner PreRoute Clock Res Factor   : 1
[05/31 08:48:29     14s]     RC-Corner PreRoute Clock Cap Factor   : 1
[05/31 08:48:29     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[05/31 08:48:29     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[05/31 08:48:29     14s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
[05/31 08:48:29     14s]  
[05/31 08:48:29     14s]  Analysis View: hold_func_min
[05/31 08:48:29     14s]     RC-Corner Name        : rc_best
[05/31 08:48:29     14s]     RC-Corner Index       : 1
[05/31 08:48:29     14s]     RC-Corner Temperature : -25 Celsius
[05/31 08:48:29     14s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
[05/31 08:48:29     14s]     RC-Corner PreRoute Res Factor         : 1
[05/31 08:48:29     14s]     RC-Corner PreRoute Cap Factor         : 1
[05/31 08:48:29     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/31 08:48:29     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/31 08:48:29     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/31 08:48:29     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/31 08:48:29     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/31 08:48:29     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/31 08:48:29     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/31 08:48:29     14s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'
[05/31 08:48:29     14s] Technology file '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile' associated with first view 'setup_func_max' will be used as the primary corner for the multi-corner extraction.
[05/31 08:48:29     14s] 
[05/31 08:48:29     14s] *** Summary of all messages that are not suppressed in this session:
[05/31 08:48:29     14s] Severity  ID               Count  Summary                                  
[05/31 08:48:29     14s] WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/31 08:48:29     14s] WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/31 08:48:29     14s] WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
[05/31 08:48:29     14s] WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
[05/31 08:48:29     14s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/31 08:48:29     14s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[05/31 08:48:29     14s] WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
[05/31 08:48:29     14s] WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
[05/31 08:48:29     14s] WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
[05/31 08:48:29     14s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/31 08:48:29     14s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[05/31 08:48:29     14s] *** Message Summary: 2169 warning(s), 20 error(s)
[05/31 08:48:29     14s] 
[05/31 08:48:29     14s] <CMD> loadIoFile ../CONSTRAINTS/msk_modulator_pads.io
[05/31 08:48:29     14s] Reading IO assignment file "../CONSTRAINTS/msk_modulator_pads.io" ...
[05/31 08:48:29     14s] **WARN: (IMPFP-710):	File version 0 is too old.
[05/31 08:48:29     14s] IO file version '0' is too old, will try to place io cell any way.
[05/31 08:48:29     14s] <CMD> floorPlan -site standard -r 1 0.5 80 80 80 80
[05/31 08:48:29     14s] Adjusting Core to Left to: 82.4000. Core to Bottom to: 80.8000.
[05/31 08:48:29     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/31 08:48:29     14s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/31 08:48:29     14s] The ring targets are set to core/block ring wires.
[05/31 08:48:29     14s] addRing command will consider rows while creating rings.
[05/31 08:48:29     14s] addRing command will disallow rings to go over rows.
[05/31 08:48:29     14s] addRing command will ignore shorts while creating rings.
[05/31 08:48:29     14s] <CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 20 bottom 20 left 20 right 20} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 0.7 bottom 0.7 left 0.7 right 0.7} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/31 08:48:29     14s] #% Begin addRing (date=05/31 08:48:29, mem=643.2M)
[05/31 08:48:29     14s] 
[05/31 08:48:29     14s] Ring generation is complete.
[05/31 08:48:29     14s] vias are now being generated.
[05/31 08:48:29     14s] addRing created 8 wires.
[05/31 08:48:29     14s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/31 08:48:29     14s] +--------+----------------+----------------+
[05/31 08:48:29     14s] |  Layer |     Created    |     Deleted    |
[05/31 08:48:29     14s] +--------+----------------+----------------+
[05/31 08:48:29     14s] |  MET1  |        4       |       NA       |
[05/31 08:48:29     14s] |  VIA1  |        8       |        0       |
[05/31 08:48:29     14s] |  MET2  |        4       |       NA       |
[05/31 08:48:29     14s] +--------+----------------+----------------+
[05/31 08:48:29     14s] #% End addRing (date=05/31 08:48:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=645.2M, current mem=645.2M)
[05/31 08:48:29     14s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[05/31 08:48:29     14s] addStripe will allow jog to connect padcore ring and block ring.
[05/31 08:48:29     14s] Stripes will stop at the boundary of the specified area.
[05/31 08:48:29     14s] When breaking rings, the power planner will consider the existence of blocks.
[05/31 08:48:29     14s] Stripes will not extend to closest target.
[05/31 08:48:29     14s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/31 08:48:29     14s] Stripes will not be created over regions without power planning wires.
[05/31 08:48:29     14s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/31 08:48:29     14s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/31 08:48:29     14s] AddStripe segment minimum length set to 1
[05/31 08:48:29     14s] Offset for stripe breaking is set to 0.
[05/31 08:48:29     14s] <CMD> addStripe -nets {gnd! vdd!} -layer MET2 -direction vertical -width 5 -spacing 0.5 -number_of_sets 2 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit MET4 -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit MET4 -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/31 08:48:29     14s] #% Begin addStripe (date=05/31 08:48:29, mem=645.2M)
[05/31 08:48:29     14s] 
[05/31 08:48:29     14s] Starting stripe generation ...
[05/31 08:48:29     14s] Non-Default Mode Option Settings :
[05/31 08:48:29     14s]   NONE
[05/31 08:48:29     14s] Stripe generation is complete.
[05/31 08:48:29     14s] vias are now being generated.
[05/31 08:48:29     14s] addStripe created 4 wires.
[05/31 08:48:29     14s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/31 08:48:29     14s] +--------+----------------+----------------+
[05/31 08:48:29     14s] |  Layer |     Created    |     Deleted    |
[05/31 08:48:29     14s] +--------+----------------+----------------+
[05/31 08:48:29     14s] |  VIA1  |        8       |        0       |
[05/31 08:48:29     14s] |  MET2  |        4       |       NA       |
[05/31 08:48:29     14s] +--------+----------------+----------------+
[05/31 08:48:29     14s] #% End addStripe (date=05/31 08:48:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=645.9M, current mem=645.9M)
[05/31 08:48:29     14s] <CMD> clearGlobalNets
[05/31 08:48:29     14s] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
[05/31 08:48:29     14s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
[05/31 08:48:29     14s] <CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR1 -module {}
[05/31 08:48:29     14s] <CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND1 -module {}
[05/31 08:48:29     14s] <CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND2 -module {}
[05/31 08:48:29     14s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/31 08:48:29     14s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) MET4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) MET4(4) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) MET4(4) }
[05/31 08:48:29     14s] #% Begin sroute (date=05/31 08:48:29, mem=646.1M)
[05/31 08:48:29     14s] *** Begin SPECIAL ROUTE on Tue May 31 08:48:29 2022 ***
[05/31 08:48:29     14s] SPECIAL ROUTE ran on directory: /tp/xph2app/xph2app102/projet_Numerique/git/zigbee_project/implem/pnr/INNOVUS_CODER_test_DRC/WORK
[05/31 08:48:29     14s] SPECIAL ROUTE ran on machine: cimeld105 (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 3.00Ghz)
[05/31 08:48:29     14s] 
[05/31 08:48:29     14s] Begin option processing ...
[05/31 08:48:29     14s] srouteConnectPowerBump set to false
[05/31 08:48:29     14s] routeSelectNet set to "gnd! vdd!"
[05/31 08:48:29     14s] routeSpecial set to true
[05/31 08:48:29     14s] srouteBlockPin set to "useLef"
[05/31 08:48:29     14s] srouteBottomLayerLimit set to 1
[05/31 08:48:29     14s] srouteBottomTargetLayerLimit set to 1
[05/31 08:48:29     14s] srouteConnectConverterPin set to false
[05/31 08:48:29     14s] srouteCrossoverViaBottomLayer set to 1
[05/31 08:48:29     14s] srouteCrossoverViaTopLayer set to 4
[05/31 08:48:29     14s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/31 08:48:29     14s] srouteFollowCorePinEnd set to 3
[05/31 08:48:29     14s] srouteJogControl set to "preferWithChanges differentLayer"
[05/31 08:48:29     14s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/31 08:48:29     14s] sroutePadPinAllPorts set to true
[05/31 08:48:29     14s] sroutePreserveExistingRoutes set to true
[05/31 08:48:29     14s] srouteRoutePowerBarPortOnBothDir set to true
[05/31 08:48:29     14s] srouteStopBlockPin set to "nearestTarget"
[05/31 08:48:29     14s] srouteTopLayerLimit set to 4
[05/31 08:48:29     14s] srouteTopTargetLayerLimit set to 4
[05/31 08:48:29     14s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1485.00 megs.
[05/31 08:48:29     14s] 
[05/31 08:48:29     14s] Reading DB technology information...
[05/31 08:48:29     14s] Finished reading DB technology information.
[05/31 08:48:29     14s] Reading floorplan and netlist information...
[05/31 08:48:29     14s] Finished reading floorplan and netlist information.
[05/31 08:48:29     15s] Read in 8 layers, 4 routing layers, 1 overlap layer
[05/31 08:48:29     15s] Read in 518 macros, 36 used
[05/31 08:48:29     15s] Read in 41 components
[05/31 08:48:29     15s]   21 core components: 21 unplaced, 0 placed, 0 fixed
[05/31 08:48:29     15s]   16 pad components: 0 unplaced, 0 placed, 16 fixed
[05/31 08:48:29     15s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[05/31 08:48:29     15s] Read in 13 logical pins
[05/31 08:48:29     15s] Read in 13 nets
[05/31 08:48:29     15s] Read in 7 special nets, 2 routed
[05/31 08:48:29     15s] Read in 45 terminals
[05/31 08:48:29     15s] 2 nets selected.
[05/31 08:48:29     15s] 
[05/31 08:48:29     15s] Begin power routing ...
[05/31 08:48:29     15s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
[05/31 08:48:29     15s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
[05/31 08:48:29     15s] CPU time for FollowPin 0 seconds
[05/31 08:48:29     15s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd!. Use 'CLASS CORE' pad pins of net gnd! to create pad ring.
[05/31 08:48:29     15s] CPU time for FollowPin 0 seconds
[05/31 08:48:29     15s]   Number of IO ports routed: 1  open: 2
[05/31 08:48:29     15s]   Number of Block ports routed: 0
[05/31 08:48:29     15s]   Number of Stripe ports routed: 0
[05/31 08:48:29     15s]   Number of Core ports routed: 52
[05/31 08:48:29     15s]   Number of Pad ports routed: 0
[05/31 08:48:29     15s]   Number of Power Bump ports routed: 0
[05/31 08:48:29     15s]   Number of Pad Ring connections: 1
[05/31 08:48:29     15s]   Number of Followpin connections: 26
[05/31 08:48:29     15s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1543.00 megs.
[05/31 08:48:29     15s] 
[05/31 08:48:29     15s] 
[05/31 08:48:29     15s] 
[05/31 08:48:29     15s]  Begin updating DB with routing results ...
[05/31 08:48:29     15s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/31 08:48:29     15s] Pin and blockage extraction finished
[05/31 08:48:29     15s] 
[05/31 08:48:29     15s] sroute created 80 wires.
[05/31 08:48:29     15s] ViaGen created 53 vias, deleted 1 via to avoid violation.
[05/31 08:48:29     15s] +--------+----------------+----------------+
[05/31 08:48:29     15s] |  Layer |     Created    |     Deleted    |
[05/31 08:48:29     15s] +--------+----------------+----------------+
[05/31 08:48:29     15s] |  MET1  |       78       |       NA       |
[05/31 08:48:29     15s] |  VIA1  |       53       |        1       |
[05/31 08:48:29     15s] |  MET2  |        1       |       NA       |
[05/31 08:48:29     15s] |  MET4  |        1       |       NA       |
[05/31 08:48:29     15s] +--------+----------------+----------------+
[05/31 08:48:29     15s] #% End sroute (date=05/31 08:48:29, total cpu=0:00:00.4, real=0:00:00.0, peak res=706.1M, current mem=706.1M)
[05/31 08:48:29     15s] <CMD> setDesignMode -process 130
[05/31 08:48:29     15s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/31 08:48:29     15s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[05/31 08:48:29     15s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/31 08:48:29     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/31 08:48:29     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/31 08:48:29     15s] Updating process node dependent CCOpt properties for the 130nm process node.
[05/31 08:48:29     15s] <CMD> addEndCap -preCap ENDCAPL -postCap ENDCAPR -prefix ENDCAP
[05/31 08:48:29     15s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[05/31 08:48:29     15s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[05/31 08:48:29     15s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[05/31 08:48:29     15s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[05/31 08:48:29     15s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[05/31 08:48:29     15s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[05/31 08:48:29     15s] #spOpts: N=130 VtWidth 
[05/31 08:48:29     15s] Core basic site is standard
[05/31 08:48:29     15s] Estimated cell power/ground rail width = 1.625 um
[05/31 08:48:29     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/31 08:48:29     15s] Minimum row-size in sites for endcap insertion = 5.
[05/31 08:48:29     15s] Minimum number of sites for row blockage       = 1.
[05/31 08:48:29     15s] Inserted 25 pre-endcap <ENDCAPL> cells (prefix ENDCAP).
[05/31 08:48:29     15s] Inserted 25 post-endcap <ENDCAPR> cells (prefix ENDCAP).
[05/31 08:48:29     15s] For 50 new insts, *** Applied 5 GNC rules (cpu = 0:00:00.0)
[05/31 08:48:29     15s] <CMD> setPlaceMode -fp false
[05/31 08:48:29     15s] <CMD> placeDesign
[05/31 08:48:29     15s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 82, percentage of missing scan cell = 0.00% (0 / 82)
[05/31 08:48:29     15s] *** Starting placeDesign default flow ***
[05/31 08:48:29     15s] *** Start deleteBufferTree ***
[05/31 08:48:29     15s] Info: Detect buffers to remove automatically.
[05/31 08:48:29     15s] Analyzing netlist ...
[05/31 08:48:29     15s] Updating netlist
[05/31 08:48:29     15s] AAE DB initialization (MEM=791.285 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/31 08:48:29     15s] Start AAE Lib Loading. (MEM=791.285)
[05/31 08:48:29     15s] End AAE Lib Loading. (MEM=991.566 CPU=0:00:00.0 Real=0:00:00.0)
[05/31 08:48:29     15s] 
[05/31 08:48:29     15s] *summary: 12 instances (buffers/inverters) removed
[05/31 08:48:29     15s] *** Finish deleteBufferTree (0:00:00.2) ***
[05/31 08:48:29     15s] **INFO: Enable pre-place timing setting for timing analysis
[05/31 08:48:29     15s] Set Using Default Delay Limit as 101.
[05/31 08:48:29     15s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/31 08:48:29     15s] Set Default Net Delay as 0 ps.
[05/31 08:48:29     15s] Set Default Net Load as 0 pF. 
[05/31 08:48:29     15s] **INFO: Analyzing IO path groups for slack adjustment
[05/31 08:48:30     15s] Effort level <high> specified for reg2reg_tmp.24102 path_group
[05/31 08:48:30     15s] #################################################################################
[05/31 08:48:30     15s] # Design Stage: PreRoute
[05/31 08:48:30     15s] # Design Name: msk_modulator_io
[05/31 08:48:30     15s] # Design Mode: 130nm
[05/31 08:48:30     15s] # Analysis Mode: MMMC Non-OCV 
[05/31 08:48:30     15s] # Parasitics Mode: No SPEF/RCDB
[05/31 08:48:30     15s] # Signoff Settings: SI Off 
[05/31 08:48:30     15s] #################################################################################
[05/31 08:48:30     15s] Calculate delays in BcWc mode...
[05/31 08:48:30     15s] Topological Sorting (REAL = 0:00:00.0, MEM = 1007.7M, InitMEM = 1007.7M)
[05/31 08:48:30     15s] Start delay calculation (fullDC) (1 T). (MEM=1007.7)
[05/31 08:48:30     15s] End AAE Lib Interpolated Model. (MEM=1007.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:30     15s] First Iteration Infinite Tw... 
[05/31 08:48:30     16s] Total number of fetched objects 636
[05/31 08:48:30     16s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:30     16s] End delay calculation. (MEM=1017.86 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 08:48:30     16s] End delay calculation (fullDC). (MEM=920.492 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 08:48:30     16s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 920.5M) ***
[05/31 08:48:30     16s] **INFO: Disable pre-place timing setting for timing analysis
[05/31 08:48:30     16s] Set Using Default Delay Limit as 1000.
[05/31 08:48:30     16s] Set Default Net Delay as 1000 ps.
[05/31 08:48:30     16s] Set Default Net Load as 0.5 pF. 
[05/31 08:48:30     16s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/31 08:48:30     16s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[05/31 08:48:30     16s] ThreeLayerMode is on. Timing-driven placement option disabled.
[05/31 08:48:30     16s] Deleted 0 physical inst  (cell - / prefix -).
[05/31 08:48:30     16s] Did not delete 50 physical insts as they were marked preplaced.
[05/31 08:48:30     16s] *** Starting "NanoPlace(TM) placement v#10 (mem=906.4M)" ...
[05/31 08:48:30     16s] No user setting net weight.
[05/31 08:48:30     16s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[05/31 08:48:30     16s] #spOpts: N=130 
[05/31 08:48:30     16s] #std cell=533 (50 fixed + 483 movable) #block=0 (0 floating + 0 preplaced)
[05/31 08:48:30     16s] #ioInst=20 #net=567 #term=1689 #term/net=2.98, #fixedIo=20, #floatIo=0, #fixedPin=13, #floatPin=0
[05/31 08:48:30     16s] stdCell: 533 single + 0 double + 0 multi
[05/31 08:48:30     16s] Total standard cell length = 4.2868 (mm), area = 0.0557 (mm^2)
[05/31 08:48:30     16s] Core basic site is standard
[05/31 08:48:30     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/31 08:48:30     16s] Apply auto density screen in pre-place stage.
[05/31 08:48:30     16s] Auto density screen increases utilization from 0.502 to 0.502
[05/31 08:48:30     16s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 906.4M
[05/31 08:48:30     16s] Average module density = 0.502.
[05/31 08:48:30     16s] Density for the design = 0.502.
[05/31 08:48:30     16s]        = stdcell_area 2962 sites (53908 um^2) / alloc_area 5900 sites (107380 um^2).
[05/31 08:48:30     16s] Pin Density = 0.2815.
[05/31 08:48:30     16s]             = total # of pins 1689 / total area 6000.
[05/31 08:48:30     16s] Initial padding reaches pin density 0.467 for top
[05/31 08:48:30     16s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 570.000
[05/31 08:48:30     16s] Initial padding increases density from 0.502 to 0.853 for top
[05/31 08:48:30     16s] === lastAutoLevel = 6 
[05/31 08:48:30     16s] [adp] 0:1:0:1
[05/31 08:48:30     16s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[05/31 08:48:31     16s] Iteration  1: Total net bbox = 8.327e+03 (4.83e+03 3.49e+03)
[05/31 08:48:31     16s]               Est.  stn bbox = 9.536e+03 (5.46e+03 4.08e+03)
[05/31 08:48:31     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 834.5M
[05/31 08:48:31     16s] Iteration  2: Total net bbox = 8.327e+03 (4.83e+03 3.49e+03)
[05/31 08:48:31     16s]               Est.  stn bbox = 9.536e+03 (5.46e+03 4.08e+03)
[05/31 08:48:31     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 834.5M
[05/31 08:48:31     16s] exp_mt_sequential is set from setPlaceMode option to 1
[05/31 08:48:31     16s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/31 08:48:31     16s] place_exp_mt_interval set to default 32
[05/31 08:48:31     16s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/31 08:48:31     16s] Iteration  3: Total net bbox = 7.996e+03 (4.34e+03 3.65e+03)
[05/31 08:48:31     16s]               Est.  stn bbox = 9.386e+03 (5.03e+03 4.36e+03)
[05/31 08:48:31     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 850.5M
[05/31 08:48:31     16s] Iteration  4: Total net bbox = 1.580e+04 (9.55e+03 6.25e+03)
[05/31 08:48:31     16s]               Est.  stn bbox = 1.847e+04 (1.11e+04 7.38e+03)
[05/31 08:48:31     16s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 850.5M
[05/31 08:48:31     16s] Iteration  5: Total net bbox = 2.189e+04 (1.23e+04 9.55e+03)
[05/31 08:48:31     16s]               Est.  stn bbox = 2.537e+04 (1.42e+04 1.12e+04)
[05/31 08:48:31     16s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 850.5M
[05/31 08:48:32     16s] Iteration  6: Total net bbox = 2.360e+04 (1.31e+04 1.05e+04)
[05/31 08:48:32     16s]               Est.  stn bbox = 2.727e+04 (1.50e+04 1.23e+04)
[05/31 08:48:32     16s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 850.5M
[05/31 08:48:32     17s] Iteration  7: Total net bbox = 2.663e+04 (1.46e+04 1.21e+04)
[05/31 08:48:32     17s]               Est.  stn bbox = 3.038e+04 (1.65e+04 1.39e+04)
[05/31 08:48:32     17s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 850.5M
[05/31 08:48:32     17s] Iteration  8: Total net bbox = 2.782e+04 (1.53e+04 1.25e+04)
[05/31 08:48:32     17s]               Est.  stn bbox = 3.159e+04 (1.73e+04 1.43e+04)
[05/31 08:48:32     17s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 850.5M
[05/31 08:48:32     17s] Starting Early Global Route rough congestion estimation: mem = 850.5M
[05/31 08:48:32     17s] (I)       Reading DB...
[05/31 08:48:32     17s] (I)       before initializing RouteDB syMemory usage = 850.5 MB
[05/31 08:48:32     17s] (I)       congestionReportName   : 
[05/31 08:48:32     17s] (I)       layerRangeFor2DCongestion : 
[05/31 08:48:32     17s] (I)       buildTerm2TermWires    : 1
[05/31 08:48:32     17s] (I)       doTrackAssignment      : 1
[05/31 08:48:32     17s] (I)       dumpBookshelfFiles     : 0
[05/31 08:48:32     17s] (I)       numThreads             : 1
[05/31 08:48:32     17s] (I)       bufferingAwareRouting  : false
[05/31 08:48:32     17s] [NR-eGR] honorMsvRouteConstraint: false
[05/31 08:48:32     17s] (I)       honorPin               : false
[05/31 08:48:32     17s] (I)       honorPinGuide          : true
[05/31 08:48:32     17s] (I)       honorPartition         : false
[05/31 08:48:32     17s] (I)       allowPartitionCrossover: false
[05/31 08:48:32     17s] (I)       honorSingleEntry       : true
[05/31 08:48:32     17s] (I)       honorSingleEntryStrong : true
[05/31 08:48:32     17s] (I)       handleViaSpacingRule   : false
[05/31 08:48:32     17s] (I)       handleEolSpacingRule   : false
[05/31 08:48:32     17s] (I)       PDConstraint           : none
[05/31 08:48:32     17s] (I)       expBetterNDRHandling   : false
[05/31 08:48:32     17s] [NR-eGR] honorClockSpecNDR      : 0
[05/31 08:48:32     17s] (I)       routingEffortLevel     : 3
[05/31 08:48:32     17s] (I)       effortLevel            : standard
[05/31 08:48:32     17s] [NR-eGR] minRouteLayer          : 2
[05/31 08:48:32     17s] [NR-eGR] maxRouteLayer          : 127
[05/31 08:48:32     17s] (I)       relaxedTopLayerCeiling : 127
[05/31 08:48:32     17s] (I)       relaxedBottomLayerFloor: 2
[05/31 08:48:32     17s] (I)       numRowsPerGCell        : 2
[05/31 08:48:32     17s] (I)       speedUpLargeDesign     : 0
[05/31 08:48:32     17s] (I)       multiThreadingTA       : 1
[05/31 08:48:32     17s] (I)       blkAwareLayerSwitching : 1
[05/31 08:48:32     17s] (I)       optimizationMode       : false
[05/31 08:48:32     17s] (I)       routeSecondPG          : false
[05/31 08:48:32     17s] (I)       scenicRatioForLayerRelax: 0.00
[05/31 08:48:32     17s] (I)       detourLimitForLayerRelax: 0.00
[05/31 08:48:32     17s] (I)       punchThroughDistance   : 500.00
[05/31 08:48:32     17s] (I)       scenicBound            : 1.15
[05/31 08:48:32     17s] (I)       maxScenicToAvoidBlk    : 100.00
[05/31 08:48:32     17s] (I)       source-to-sink ratio   : 0.00
[05/31 08:48:32     17s] (I)       targetCongestionRatioH : 1.00
[05/31 08:48:32     17s] (I)       targetCongestionRatioV : 1.00
[05/31 08:48:32     17s] (I)       layerCongestionRatio   : 0.70
[05/31 08:48:32     17s] (I)       m1CongestionRatio      : 0.10
[05/31 08:48:32     17s] (I)       m2m3CongestionRatio    : 0.70
[05/31 08:48:32     17s] (I)       localRouteEffort       : 1.00
[05/31 08:48:32     17s] (I)       numSitesBlockedByOneVia: 8.00
[05/31 08:48:32     17s] (I)       supplyScaleFactorH     : 1.00
[05/31 08:48:32     17s] (I)       supplyScaleFactorV     : 1.00
[05/31 08:48:32     17s] (I)       highlight3DOverflowFactor: 0.00
[05/31 08:48:32     17s] (I)       doubleCutViaModelingRatio: 0.00
[05/31 08:48:32     17s] (I)       routeVias              : 
[05/31 08:48:32     17s] (I)       readTROption           : true
[05/31 08:48:32     17s] (I)       extraSpacingFactor     : 1.00
[05/31 08:48:32     17s] [NR-eGR] numTracksPerClockWire  : 0
[05/31 08:48:32     17s] (I)       routeSelectedNetsOnly  : false
[05/31 08:48:32     17s] (I)       clkNetUseMaxDemand     : false
[05/31 08:48:32     17s] (I)       extraDemandForClocks   : 0
[05/31 08:48:32     17s] (I)       steinerRemoveLayers    : false
[05/31 08:48:32     17s] (I)       demoteLayerScenicScale : 1.00
[05/31 08:48:32     17s] (I)       nonpreferLayerCostScale : 100.00
[05/31 08:48:32     17s] (I)       similarTopologyRoutingFast : false
[05/31 08:48:32     17s] (I)       spanningTreeRefinement : false
[05/31 08:48:32     17s] (I)       spanningTreeRefinementAlpha : 0.50
[05/31 08:48:32     17s] (I)       starting read tracks
[05/31 08:48:32     17s] (I)       build grid graph
[05/31 08:48:32     17s] (I)       build grid graph start
[05/31 08:48:32     17s] [NR-eGR] Layer1 has no routable track
[05/31 08:48:32     17s] [NR-eGR] Layer2 has single uniform track structure
[05/31 08:48:32     17s] [NR-eGR] Layer3 has single uniform track structure
[05/31 08:48:32     17s] [NR-eGR] Layer4 has single uniform track structure
[05/31 08:48:32     17s] (I)       build grid graph end
[05/31 08:48:32     17s] (I)       numViaLayers=4
[05/31 08:48:32     17s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:32     17s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:32     17s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:32     17s] (I)       end build via table
[05/31 08:48:32     17s] [NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=78 numBumpBlks=0 numBoundaryFakeBlks=0
[05/31 08:48:32     17s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/31 08:48:32     17s] (I)       readDataFromPlaceDB
[05/31 08:48:32     17s] (I)       Read net information..
[05/31 08:48:32     17s] [NR-eGR] Read numTotalNets=567  numIgnoredNets=0
[05/31 08:48:32     17s] (I)       Read testcase time = 0.000 seconds
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] (I)       read default dcut vias
[05/31 08:48:32     17s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:32     17s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:32     17s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:32     17s] (I)       build grid graph start
[05/31 08:48:32     17s] (I)       build grid graph end
[05/31 08:48:32     17s] (I)       Model blockage into capacity
[05/31 08:48:32     17s] (I)       Read numBlocks=590  numPreroutedWires=0  numCapScreens=0
[05/31 08:48:32     17s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/31 08:48:32     17s] (I)       blocked area on Layer2 : 1675909190000  (121.64%)
[05/31 08:48:32     17s] (I)       blocked area on Layer3 : 2158994250000  (156.70%)
[05/31 08:48:32     17s] (I)       blocked area on Layer4 : 1140134880000  (82.75%)
[05/31 08:48:32     17s] (I)       Modeling time = 0.000 seconds
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] (I)       Number of ignored nets = 0
[05/31 08:48:32     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of clock nets = 1.  Ignored: No
[05/31 08:48:32     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of special nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/31 08:48:32     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/31 08:48:32     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 08:48:32     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 850.5 MB
[05/31 08:48:32     17s] (I)       Ndr track 0 does not exist
[05/31 08:48:32     17s] (I)       Layer1  viaCost=200.00
[05/31 08:48:32     17s] (I)       Layer2  viaCost=100.00
[05/31 08:48:32     17s] (I)       Layer3  viaCost=200.00
[05/31 08:48:32     17s] (I)       ---------------------Grid Graph Info--------------------
[05/31 08:48:32     17s] (I)       routing area        :  (0, 0) - (1180400, 1167200)
[05/31 08:48:32     17s] (I)       core area           :  (422800, 421200) - (758800, 746200)
[05/31 08:48:32     17s] (I)       Site Width          :  1400  (dbu)
[05/31 08:48:32     17s] (I)       Row Height          : 13000  (dbu)
[05/31 08:48:32     17s] (I)       GCell Width         : 26000  (dbu)
[05/31 08:48:32     17s] (I)       GCell Height        : 26000  (dbu)
[05/31 08:48:32     17s] (I)       grid                :    46    45     4
[05/31 08:48:32     17s] (I)       vertical capacity   :     0 26000     0 26000
[05/31 08:48:32     17s] (I)       horizontal capacity :     0     0 26000     0
[05/31 08:48:32     17s] (I)       Default wire width  :   500   600   600   600
[05/31 08:48:32     17s] (I)       Default wire space  :   450   500   500   600
[05/31 08:48:32     17s] (I)       Default pitch size  :   950  1400  1300  1400
[05/31 08:48:32     17s] (I)       First Track Coord   :     0   700  1300   700
[05/31 08:48:32     17s] (I)       Num tracks per GCell: 27.37 18.57 20.00 18.57
[05/31 08:48:32     17s] (I)       Total num of tracks :     0   843   897   843
[05/31 08:48:32     17s] (I)       Num of masks        :     1     1     1     1
[05/31 08:48:32     17s] (I)       Num of trim masks   :     0     0     0     0
[05/31 08:48:32     17s] (I)       --------------------------------------------------------
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] [NR-eGR] ============ Routing rule table ============
[05/31 08:48:32     17s] [NR-eGR] Rule id 0. Nets 554 
[05/31 08:48:32     17s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/31 08:48:32     17s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[05/31 08:48:32     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:32     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:32     17s] [NR-eGR] ========================================
[05/31 08:48:32     17s] [NR-eGR] 
[05/31 08:48:32     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 850.5 MB
[05/31 08:48:32     17s] (I)       Loading and dumping file time : 0.00 seconds
[05/31 08:48:32     17s] (I)       ============= Initialization =============
[05/31 08:48:32     17s] (I)       numLocalWires=500  numGlobalNetBranches=133  numLocalNetBranches=117
[05/31 08:48:32     17s] (I)       totalPins=1663  totalGlobalPin=1299 (78.11%)
[05/31 08:48:32     17s] (I)       total 2D Cap : 24623 = (9315 H, 15308 V)
[05/31 08:48:32     17s] (I)       ============  Phase 1a Route ============
[05/31 08:48:32     17s] (I)       Phase 1a runs 0.00 seconds
[05/31 08:48:32     17s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/31 08:48:32     17s] (I)       Usage: 1255 = (660 H, 595 V) = (7.09% H, 3.89% V) = (1.716e+04um H, 1.547e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       ============  Phase 1b Route ============
[05/31 08:48:32     17s] (I)       Phase 1b runs 0.00 seconds
[05/31 08:48:32     17s] (I)       Usage: 1255 = (660 H, 595 V) = (7.09% H, 3.89% V) = (1.716e+04um H, 1.547e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/31 08:48:32     17s] Finished Early Global Route rough congestion estimation: mem = 850.5M
[05/31 08:48:32     17s] earlyGlobalRoute rough estimation gcell size 2 row height
[05/31 08:48:32     17s] Congestion driven padding in post-place stage.
[05/31 08:48:32     17s] Congestion driven padding increases utilization from 0.868 to 0.867
[05/31 08:48:32     17s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 850.5M
[05/31 08:48:32     17s] Global placement CDP skipped at cutLevel 7.
[05/31 08:48:32     17s] Iteration  9: Total net bbox = 2.820e+04 (1.54e+04 1.28e+04)
[05/31 08:48:32     17s]               Est.  stn bbox = 3.194e+04 (1.73e+04 1.46e+04)
[05/31 08:48:32     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 850.5M
[05/31 08:48:32     17s] Iteration 10: Total net bbox = 2.820e+04 (1.54e+04 1.28e+04)
[05/31 08:48:32     17s]               Est.  stn bbox = 3.194e+04 (1.73e+04 1.46e+04)
[05/31 08:48:32     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 850.5M
[05/31 08:48:32     17s] Iteration 11: Total net bbox = 2.820e+04 (1.54e+04 1.28e+04)
[05/31 08:48:32     17s]               Est.  stn bbox = 3.194e+04 (1.73e+04 1.46e+04)
[05/31 08:48:32     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 850.5M
[05/31 08:48:32     17s] *** cost = 2.820e+04 (1.54e+04 1.28e+04) (cpu for global=0:00:01.2) real=0:00:02.0***
[05/31 08:48:32     17s] Solver runtime cpu: 0:00:01.2 real: 0:00:01.0
[05/31 08:48:32     17s] Core Placement runtime cpu: 0:00:01.2 real: 0:00:02.0
[05/31 08:48:32     17s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/31 08:48:32     17s] Type 'man IMPSP-9025' for more detail.
[05/31 08:48:32     17s] #spOpts: N=130 mergeVia=F 
[05/31 08:48:32     17s] Core basic site is standard
[05/31 08:48:32     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/31 08:48:32     17s] *** Starting refinePlace (0:00:17.3 mem=850.5M) ***
[05/31 08:48:32     17s] Total net bbox length = 2.821e+04 (1.542e+04 1.279e+04) (ext = 2.939e+03)
[05/31 08:48:32     17s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 08:48:32     17s] Starting refinePlace ...
[05/31 08:48:32     17s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[05/31 08:48:32     17s] Density distribution unevenness ratio = 3.010%
[05/31 08:48:32     17s]   Spread Effort: high, standalone mode, useDDP on.
[05/31 08:48:32     17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=851.5MB) @(0:00:17.3 - 0:00:17.3).
[05/31 08:48:32     17s] Move report: preRPlace moves 483 insts, mean move: 3.63 um, max move: 8.53 um
[05/31 08:48:32     17s] 	Max move on inst (t_op/U669): (620.99, 557.72) --> (623.00, 551.20)
[05/31 08:48:32     17s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[05/31 08:48:32     17s] wireLenOptFixPriorityInst 0 inst fixed
[05/31 08:48:32     17s] Placement tweakage begins.
[05/31 08:48:32     17s] wire length = 3.411e+04
[05/31 08:48:32     17s] wire length = 3.278e+04
[05/31 08:48:32     17s] Placement tweakage ends.
[05/31 08:48:32     17s] Move report: tweak moves 58 insts, mean move: 15.48 um, max move: 40.40 um
[05/31 08:48:32     17s] 	Max move on inst (t_op/o_sinI_reg[0]): (730.80, 616.20) --> (729.40, 577.20)
[05/31 08:48:32     17s] Move report: legalization moves 71 insts, mean move: 6.28 um, max move: 20.00 um
[05/31 08:48:32     17s] 	Max move on inst (t_op/add_78/U1_1_17): (518.00, 642.20) --> (511.00, 629.20)
[05/31 08:48:32     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=855.6MB) @(0:00:17.4 - 0:00:17.4).
[05/31 08:48:32     17s] Move report: Detail placement moves 483 insts, mean move: 6.06 um, max move: 44.44 um
[05/31 08:48:32     17s] 	Max move on inst (t_op/o_sinI_reg[2]): (729.39, 573.16) --> (730.80, 616.20)
[05/31 08:48:32     17s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 855.6MB
[05/31 08:48:32     17s] Statistics of distance of Instance movement in refine placement:
[05/31 08:48:32     17s]   maximum (X+Y) =        44.44 um
[05/31 08:48:32     17s]   inst (t_op/o_sinI_reg[2]) with max move: (729.393, 573.163) -> (730.8, 616.2)
[05/31 08:48:32     17s]   mean    (X+Y) =         6.06 um
[05/31 08:48:32     17s] Total instances flipped for WireLenOpt: 23
[05/31 08:48:32     17s] Summary Report:
[05/31 08:48:32     17s] Instances move: 483 (out of 483 movable)
[05/31 08:48:32     17s] Instances flipped: 0
[05/31 08:48:32     17s] Mean displacement: 6.06 um
[05/31 08:48:32     17s] Max displacement: 44.44 um (Instance: t_op/o_sinI_reg[2]) (729.393, 573.163) -> (730.8, 616.2)
[05/31 08:48:32     17s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
[05/31 08:48:32     17s] Total instances moved : 483
[05/31 08:48:32     17s] Total net bbox length = 2.733e+04 (1.443e+04 1.290e+04) (ext = 2.994e+03)
[05/31 08:48:32     17s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 855.6MB
[05/31 08:48:32     17s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=855.6MB) @(0:00:17.3 - 0:00:17.4).
[05/31 08:48:32     17s] *** Finished refinePlace (0:00:17.4 mem=855.6M) ***
[05/31 08:48:32     17s] *** End of Placement (cpu=0:00:01.3, real=0:00:02.0, mem=855.6M) ***
[05/31 08:48:32     17s] #spOpts: N=130 mergeVia=F 
[05/31 08:48:32     17s] Core basic site is standard
[05/31 08:48:32     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/31 08:48:32     17s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[05/31 08:48:32     17s] Density distribution unevenness ratio = 2.854%
[05/31 08:48:32     17s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[05/31 08:48:32     17s] ThreeLayerMode is on. Timing-driven placement option disabled.
[05/31 08:48:32     17s] Starting congestion repair ...
[05/31 08:48:32     17s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/31 08:48:32     17s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[05/31 08:48:32     17s] ThreeLayerMode is on. Timing-driven placement option disabled.
[05/31 08:48:32     17s] Starting Early Global Route congestion estimation: mem = 855.6M
[05/31 08:48:32     17s] (I)       Reading DB...
[05/31 08:48:32     17s] (I)       before initializing RouteDB syMemory usage = 855.6 MB
[05/31 08:48:32     17s] (I)       congestionReportName   : 
[05/31 08:48:32     17s] (I)       layerRangeFor2DCongestion : 
[05/31 08:48:32     17s] (I)       buildTerm2TermWires    : 1
[05/31 08:48:32     17s] (I)       doTrackAssignment      : 1
[05/31 08:48:32     17s] (I)       dumpBookshelfFiles     : 0
[05/31 08:48:32     17s] (I)       numThreads             : 1
[05/31 08:48:32     17s] (I)       bufferingAwareRouting  : false
[05/31 08:48:32     17s] [NR-eGR] honorMsvRouteConstraint: false
[05/31 08:48:32     17s] (I)       honorPin               : false
[05/31 08:48:32     17s] (I)       honorPinGuide          : true
[05/31 08:48:32     17s] (I)       honorPartition         : false
[05/31 08:48:32     17s] (I)       allowPartitionCrossover: false
[05/31 08:48:32     17s] (I)       honorSingleEntry       : true
[05/31 08:48:32     17s] (I)       honorSingleEntryStrong : true
[05/31 08:48:32     17s] (I)       handleViaSpacingRule   : false
[05/31 08:48:32     17s] (I)       handleEolSpacingRule   : false
[05/31 08:48:32     17s] (I)       PDConstraint           : none
[05/31 08:48:32     17s] (I)       expBetterNDRHandling   : false
[05/31 08:48:32     17s] [NR-eGR] honorClockSpecNDR      : 0
[05/31 08:48:32     17s] (I)       routingEffortLevel     : 3
[05/31 08:48:32     17s] (I)       effortLevel            : standard
[05/31 08:48:32     17s] [NR-eGR] minRouteLayer          : 2
[05/31 08:48:32     17s] [NR-eGR] maxRouteLayer          : 127
[05/31 08:48:32     17s] (I)       relaxedTopLayerCeiling : 127
[05/31 08:48:32     17s] (I)       relaxedBottomLayerFloor: 2
[05/31 08:48:32     17s] (I)       numRowsPerGCell        : 1
[05/31 08:48:32     17s] (I)       speedUpLargeDesign     : 0
[05/31 08:48:32     17s] (I)       multiThreadingTA       : 1
[05/31 08:48:32     17s] (I)       blkAwareLayerSwitching : 1
[05/31 08:48:32     17s] (I)       optimizationMode       : false
[05/31 08:48:32     17s] (I)       routeSecondPG          : false
[05/31 08:48:32     17s] (I)       scenicRatioForLayerRelax: 0.00
[05/31 08:48:32     17s] (I)       detourLimitForLayerRelax: 0.00
[05/31 08:48:32     17s] (I)       punchThroughDistance   : 500.00
[05/31 08:48:32     17s] (I)       scenicBound            : 1.15
[05/31 08:48:32     17s] (I)       maxScenicToAvoidBlk    : 100.00
[05/31 08:48:32     17s] (I)       source-to-sink ratio   : 0.00
[05/31 08:48:32     17s] (I)       targetCongestionRatioH : 1.00
[05/31 08:48:32     17s] (I)       targetCongestionRatioV : 1.00
[05/31 08:48:32     17s] (I)       layerCongestionRatio   : 0.70
[05/31 08:48:32     17s] (I)       m1CongestionRatio      : 0.10
[05/31 08:48:32     17s] (I)       m2m3CongestionRatio    : 0.70
[05/31 08:48:32     17s] (I)       localRouteEffort       : 1.00
[05/31 08:48:32     17s] (I)       numSitesBlockedByOneVia: 8.00
[05/31 08:48:32     17s] (I)       supplyScaleFactorH     : 1.00
[05/31 08:48:32     17s] (I)       supplyScaleFactorV     : 1.00
[05/31 08:48:32     17s] (I)       highlight3DOverflowFactor: 0.00
[05/31 08:48:32     17s] (I)       doubleCutViaModelingRatio: 0.00
[05/31 08:48:32     17s] (I)       routeVias              : 
[05/31 08:48:32     17s] (I)       readTROption           : true
[05/31 08:48:32     17s] (I)       extraSpacingFactor     : 1.00
[05/31 08:48:32     17s] [NR-eGR] numTracksPerClockWire  : 0
[05/31 08:48:32     17s] (I)       routeSelectedNetsOnly  : false
[05/31 08:48:32     17s] (I)       clkNetUseMaxDemand     : false
[05/31 08:48:32     17s] (I)       extraDemandForClocks   : 0
[05/31 08:48:32     17s] (I)       steinerRemoveLayers    : false
[05/31 08:48:32     17s] (I)       demoteLayerScenicScale : 1.00
[05/31 08:48:32     17s] (I)       nonpreferLayerCostScale : 100.00
[05/31 08:48:32     17s] (I)       similarTopologyRoutingFast : false
[05/31 08:48:32     17s] (I)       spanningTreeRefinement : false
[05/31 08:48:32     17s] (I)       spanningTreeRefinementAlpha : 0.50
[05/31 08:48:32     17s] (I)       starting read tracks
[05/31 08:48:32     17s] (I)       build grid graph
[05/31 08:48:32     17s] (I)       build grid graph start
[05/31 08:48:32     17s] [NR-eGR] Layer1 has no routable track
[05/31 08:48:32     17s] [NR-eGR] Layer2 has single uniform track structure
[05/31 08:48:32     17s] [NR-eGR] Layer3 has single uniform track structure
[05/31 08:48:32     17s] [NR-eGR] Layer4 has single uniform track structure
[05/31 08:48:32     17s] (I)       build grid graph end
[05/31 08:48:32     17s] (I)       numViaLayers=4
[05/31 08:48:32     17s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:32     17s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:32     17s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:32     17s] (I)       end build via table
[05/31 08:48:32     17s] [NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=78 numBumpBlks=0 numBoundaryFakeBlks=0
[05/31 08:48:32     17s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/31 08:48:32     17s] (I)       readDataFromPlaceDB
[05/31 08:48:32     17s] (I)       Read net information..
[05/31 08:48:32     17s] [NR-eGR] Read numTotalNets=567  numIgnoredNets=0
[05/31 08:48:32     17s] (I)       Read testcase time = 0.000 seconds
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] (I)       read default dcut vias
[05/31 08:48:32     17s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:32     17s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:32     17s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:32     17s] (I)       build grid graph start
[05/31 08:48:32     17s] (I)       build grid graph end
[05/31 08:48:32     17s] (I)       Model blockage into capacity
[05/31 08:48:32     17s] (I)       Read numBlocks=590  numPreroutedWires=0  numCapScreens=0
[05/31 08:48:32     17s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/31 08:48:32     17s] (I)       blocked area on Layer2 : 1675909190000  (121.64%)
[05/31 08:48:32     17s] (I)       blocked area on Layer3 : 2158994250000  (156.70%)
[05/31 08:48:32     17s] (I)       blocked area on Layer4 : 1140134880000  (82.75%)
[05/31 08:48:32     17s] (I)       Modeling time = 0.000 seconds
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] (I)       Number of ignored nets = 0
[05/31 08:48:32     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of clock nets = 1.  Ignored: No
[05/31 08:48:32     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of special nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/31 08:48:32     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/31 08:48:32     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 08:48:32     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 855.6 MB
[05/31 08:48:32     17s] (I)       Ndr track 0 does not exist
[05/31 08:48:32     17s] (I)       Layer1  viaCost=200.00
[05/31 08:48:32     17s] (I)       Layer2  viaCost=100.00
[05/31 08:48:32     17s] (I)       Layer3  viaCost=200.00
[05/31 08:48:32     17s] (I)       ---------------------Grid Graph Info--------------------
[05/31 08:48:32     17s] (I)       routing area        :  (0, 0) - (1180400, 1167200)
[05/31 08:48:32     17s] (I)       core area           :  (422800, 421200) - (758800, 746200)
[05/31 08:48:32     17s] (I)       Site Width          :  1400  (dbu)
[05/31 08:48:32     17s] (I)       Row Height          : 13000  (dbu)
[05/31 08:48:32     17s] (I)       GCell Width         : 13000  (dbu)
[05/31 08:48:32     17s] (I)       GCell Height        : 13000  (dbu)
[05/31 08:48:32     17s] (I)       grid                :    91    90     4
[05/31 08:48:32     17s] (I)       vertical capacity   :     0 13000     0 13000
[05/31 08:48:32     17s] (I)       horizontal capacity :     0     0 13000     0
[05/31 08:48:32     17s] (I)       Default wire width  :   500   600   600   600
[05/31 08:48:32     17s] (I)       Default wire space  :   450   500   500   600
[05/31 08:48:32     17s] (I)       Default pitch size  :   950  1400  1300  1400
[05/31 08:48:32     17s] (I)       First Track Coord   :     0   700  1300   700
[05/31 08:48:32     17s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[05/31 08:48:32     17s] (I)       Total num of tracks :     0   843   897   843
[05/31 08:48:32     17s] (I)       Num of masks        :     1     1     1     1
[05/31 08:48:32     17s] (I)       Num of trim masks   :     0     0     0     0
[05/31 08:48:32     17s] (I)       --------------------------------------------------------
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] [NR-eGR] ============ Routing rule table ============
[05/31 08:48:32     17s] [NR-eGR] Rule id 0. Nets 554 
[05/31 08:48:32     17s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/31 08:48:32     17s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[05/31 08:48:32     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:32     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:32     17s] [NR-eGR] ========================================
[05/31 08:48:32     17s] [NR-eGR] 
[05/31 08:48:32     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 855.6 MB
[05/31 08:48:32     17s] (I)       Loading and dumping file time : 0.00 seconds
[05/31 08:48:32     17s] (I)       ============= Initialization =============
[05/31 08:48:32     17s] (I)       totalPins=1669  totalGlobalPin=1567 (93.89%)
[05/31 08:48:32     17s] (I)       total 2D Cap : 49017 = (18085 H, 30932 V)
[05/31 08:48:32     17s] [NR-eGR] Layer group 1: route 554 net(s) in layer range [2, 4]
[05/31 08:48:32     17s] (I)       ============  Phase 1a Route ============
[05/31 08:48:32     17s] (I)       Phase 1a runs 0.00 seconds
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       ============  Phase 1b Route ============
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.140800e+04um
[05/31 08:48:32     17s] (I)       ============  Phase 1c Route ============
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       ============  Phase 1d Route ============
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       ============  Phase 1e Route ============
[05/31 08:48:32     17s] (I)       Phase 1e runs 0.00 seconds
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.140800e+04um
[05/31 08:48:32     17s] [NR-eGR] 
[05/31 08:48:32     17s] (I)       ============  Phase 1l Route ============
[05/31 08:48:32     17s] (I)       Phase 1l runs 0.00 seconds
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/31 08:48:32     17s] [NR-eGR]                OverCon            
[05/31 08:48:32     17s] [NR-eGR]                 #Gcell     %Gcell
[05/31 08:48:32     17s] [NR-eGR] Layer              (0)    OverCon 
[05/31 08:48:32     17s] [NR-eGR] ------------------------------------
[05/31 08:48:32     17s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] ------------------------------------
[05/31 08:48:32     17s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] 
[05/31 08:48:32     17s] (I)       Total Global Routing Runtime: 0.00 seconds
[05/31 08:48:32     17s] (I)       total 2D Cap : 49367 = (18307 H, 31060 V)
[05/31 08:48:32     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/31 08:48:32     17s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/31 08:48:32     17s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 855.6M
[05/31 08:48:32     17s] [hotspot] +------------+---------------+---------------+
[05/31 08:48:32     17s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 08:48:32     17s] [hotspot] +------------+---------------+---------------+
[05/31 08:48:32     17s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 08:48:32     17s] [hotspot] +------------+---------------+---------------+
[05/31 08:48:32     17s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 08:48:32     17s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 08:48:32     17s] Skipped repairing congestion.
[05/31 08:48:32     17s] Starting Early Global Route wiring: mem = 855.6M
[05/31 08:48:32     17s] (I)       ============= track Assignment ============
[05/31 08:48:32     17s] (I)       extract Global 3D Wires
[05/31 08:48:32     17s] (I)       Extract Global WL : time=0.00
[05/31 08:48:32     17s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[05/31 08:48:32     17s] (I)       Initialization real time=0.00 seconds
[05/31 08:48:32     17s] (I)       Run Multi-thread track assignment
[05/31 08:48:32     17s] (I)       merging nets...
[05/31 08:48:32     17s] (I)       merging nets done
[05/31 08:48:32     17s] (I)       Kernel real time=0.00 seconds
[05/31 08:48:32     17s] (I)       End Greedy Track Assignment
[05/31 08:48:32     17s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:32     17s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1656
[05/31 08:48:32     17s] [NR-eGR] Layer2(MET2)(V) length: 1.547450e+04um, number of vias: 2301
[05/31 08:48:32     17s] [NR-eGR] Layer3(MET3)(H) length: 1.679440e+04um, number of vias: 18
[05/31 08:48:32     17s] [NR-eGR] Layer4(MET4)(V) length: 5.603000e+02um, number of vias: 0
[05/31 08:48:32     17s] [NR-eGR] Total length: 3.282920e+04um, number of vias: 3975
[05/31 08:48:32     17s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:32     17s] [NR-eGR] Total clock nets wire length: 2.376375e+03um 
[05/31 08:48:32     17s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:32     17s] Early Global Route wiring runtime: 0.02 seconds, mem = 851.5M
[05/31 08:48:32     17s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[05/31 08:48:32     17s] *** Finishing placeDesign default flow ***
[05/31 08:48:32     17s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 851.5M **
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] *** Summary of all messages that are not suppressed in this session:
[05/31 08:48:32     17s] Severity  ID               Count  Summary                                  
[05/31 08:48:32     17s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/31 08:48:32     17s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[05/31 08:48:32     17s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/31 08:48:32     17s] *** Message Summary: 3 warning(s), 0 error(s)
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/31 08:48:32     17s] <CMD> set_ccopt_property use_inverters auto
[05/31 08:48:32     17s] <CMD> set_ccopt_mode -cts_opt_type ful
[05/31 08:48:32     17s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[05/31 08:48:32     17s] Creating clock tree spec for modes (timing configs): setup_func_mode hold_func_mode
[05/31 08:48:32     17s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/31 08:48:32     17s] Creating Cell Server ...(0, 0, 0, 0)
[05/31 08:48:32     17s] Summary for sequential cells identification: 
[05/31 08:48:32     17s]   Identified SBFF number: 32
[05/31 08:48:32     17s]   Identified MBFF number: 0
[05/31 08:48:32     17s]   Identified SB Latch number: 0
[05/31 08:48:32     17s]   Identified MB Latch number: 0
[05/31 08:48:32     17s]   Not identified SBFF number: 34
[05/31 08:48:32     17s]   Not identified MBFF number: 0
[05/31 08:48:32     17s]   Not identified SB Latch number: 0
[05/31 08:48:32     17s]   Not identified MB Latch number: 0
[05/31 08:48:32     17s]   Number of sequential cells which are not FFs: 23
[05/31 08:48:32     17s] Creating Cell Server, finished. 
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[05/31 08:48:32     17s]   
[05/31 08:48:32     17s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[05/31 08:48:32     17s]   **WARN: (IMPCCOPT-4322):	No default Or cell family identified.
[05/31 08:48:32     17s] Type 'man IMPCCOPT-4322' for more detail.
[05/31 08:48:32     17s] Reset timing graph...
[05/31 08:48:32     17s] Ignoring AAE DB Resetting ...
[05/31 08:48:32     17s] Reset timing graph done.
[05/31 08:48:32     17s] Ignoring AAE DB Resetting ...
[05/31 08:48:32     17s] Analyzing clock structure...
[05/31 08:48:32     17s] Analyzing clock structure done.
[05/31 08:48:32     17s] Reset timing graph...
[05/31 08:48:32     17s] Ignoring AAE DB Resetting ...
[05/31 08:48:32     17s] Reset timing graph done.
[05/31 08:48:32     17s] Wrote: ccopt.spec
[05/31 08:48:32     17s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/31 08:48:32     17s] <CMD> create_ccopt_clock_tree -name clk -source io_clk/Y -no_skew_group
[05/31 08:48:32     17s] Extracting original clock gating for clk...
[05/31 08:48:32     17s]   clock_tree clk contains 82 sinks and 0 clock gates.
[05/31 08:48:32     17s]   Extraction for clk complete.
[05/31 08:48:32     17s] Extracting original clock gating for clk done.
[05/31 08:48:32     17s] <CMD> set_ccopt_property clock_period -pin io_clk/Y 20
[05/31 08:48:32     17s] <CMD> create_ccopt_skew_group -name clk/setup_func_mode -sources io_clk/Y -auto_sinks
[05/31 08:48:32     17s] <CMD> set_ccopt_property include_source_latency -skew_group clk/setup_func_mode true
[05/31 08:48:32     17s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/setup_func_mode clk
[05/31 08:48:32     17s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/setup_func_mode setup_func_mode
[05/31 08:48:32     17s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/setup_func_mode corner_max
[05/31 08:48:32     17s] <CMD> create_ccopt_skew_group -name clk/hold_func_mode -sources io_clk/Y -auto_sinks
[05/31 08:48:32     17s] <CMD> set_ccopt_property include_source_latency -skew_group clk/hold_func_mode true
[05/31 08:48:32     17s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/hold_func_mode clk
[05/31 08:48:32     17s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/hold_func_mode hold_func_mode
[05/31 08:48:32     17s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/hold_func_mode corner_min
[05/31 08:48:32     17s] <CMD> check_ccopt_clock_tree_convergence
[05/31 08:48:32     17s] Checking clock tree convergence...
[05/31 08:48:32     17s] Checking clock tree convergence done.
[05/31 08:48:32     17s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/31 08:48:32     17s] <CMD> ccopt_design -cts
[05/31 08:48:32     17s] #% Begin ccopt_design (date=05/31 08:48:32, mem=821.6M)
[05/31 08:48:32     17s] Runtime...
[05/31 08:48:32     17s] (ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
[05/31 08:48:32     17s] Preferred extra space for top nets is 0
[05/31 08:48:32     17s] Preferred extra space for trunk nets is 1
[05/31 08:48:32     17s] Preferred extra space for leaf nets is 1
[05/31 08:48:32     17s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/31 08:48:32     17s] Set place::cacheFPlanSiteMark to 1
[05/31 08:48:32     17s] CCOpt::Phase::Initialization...
[05/31 08:48:32     17s] Check Prerequisites...
[05/31 08:48:32     17s] Leaving CCOpt scope - CheckPlace...
[05/31 08:48:32     17s] #spOpts: N=130 
[05/31 08:48:32     17s] Core basic site is standard
[05/31 08:48:32     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/31 08:48:32     17s] Begin checking placement ... (start mem=870.9M, init mem=870.9M)
[05/31 08:48:32     17s] *info: Placed = 533            (Fixed = 50)
[05/31 08:48:32     17s] *info: Unplaced = 0           
[05/31 08:48:32     17s] Placement Density:50.20%(53908/107380)
[05/31 08:48:32     17s] Placement Density (including fixed std cells):51.03%(55728/109200)
[05/31 08:48:32     17s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=870.9M)
[05/31 08:48:32     17s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:32     17s] Innovus will update I/O latencies
[05/31 08:48:32     17s] All good
[05/31 08:48:32     17s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:32     17s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:32     17s] Executing ccopt post-processing.
[05/31 08:48:32     17s] Synthesizing clock trees with CCOpt...
[05/31 08:48:32     17s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 08:48:32     17s] CCOpt::Phase::PreparingToBalance...
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] Positive (advancing) pin insertion delays
[05/31 08:48:32     17s] =========================================
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] Found 0 advances (0.000% of 82 clock tree sinks)
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] Negative (delaying) pin insertion delays
[05/31 08:48:32     17s] ========================================
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] Found 0 delays (0.000% of 82 clock tree sinks)
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] **WARN: (IMPCCOPT-1127):	The skew group default.clk/setup_func_mode has been identified as a duplicate of: clk/hold_func_mode
[05/31 08:48:32     17s] The skew group clk/setup_func_mode has been identified as a duplicate of: clk/hold_func_mode, so it will not be cloned.
[05/31 08:48:32     17s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/31 08:48:32     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.7 mem=870.9M
[05/31 08:48:32     17s] Updating RC grid for preRoute extraction ...
[05/31 08:48:32     17s] Initializing multi-corner capacitance tables ... 
[05/31 08:48:32     17s] Initializing multi-corner resistance tables ...
[05/31 08:48:32     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.7 mem=851.6M
[05/31 08:48:32     17s] [NR-eGR] Started earlyGlobalRoute kernel
[05/31 08:48:32     17s] [NR-eGR] Initial Peak syMemory usage = 851.6 MB
[05/31 08:48:32     17s] (I)       Reading DB...
[05/31 08:48:32     17s] (I)       before initializing RouteDB syMemory usage = 851.6 MB
[05/31 08:48:32     17s] (I)       congestionReportName   : 
[05/31 08:48:32     17s] (I)       layerRangeFor2DCongestion : 
[05/31 08:48:32     17s] (I)       buildTerm2TermWires    : 1
[05/31 08:48:32     17s] (I)       doTrackAssignment      : 1
[05/31 08:48:32     17s] (I)       dumpBookshelfFiles     : 0
[05/31 08:48:32     17s] (I)       numThreads             : 1
[05/31 08:48:32     17s] (I)       bufferingAwareRouting  : false
[05/31 08:48:32     17s] [NR-eGR] honorMsvRouteConstraint: false
[05/31 08:48:32     17s] (I)       honorPin               : false
[05/31 08:48:32     17s] (I)       honorPinGuide          : true
[05/31 08:48:32     17s] (I)       honorPartition         : false
[05/31 08:48:32     17s] (I)       allowPartitionCrossover: false
[05/31 08:48:32     17s] (I)       honorSingleEntry       : true
[05/31 08:48:32     17s] (I)       honorSingleEntryStrong : true
[05/31 08:48:32     17s] (I)       handleViaSpacingRule   : false
[05/31 08:48:32     17s] (I)       handleEolSpacingRule   : false
[05/31 08:48:32     17s] (I)       PDConstraint           : none
[05/31 08:48:32     17s] (I)       expBetterNDRHandling   : false
[05/31 08:48:32     17s] [NR-eGR] honorClockSpecNDR      : 0
[05/31 08:48:32     17s] (I)       routingEffortLevel     : 3
[05/31 08:48:32     17s] (I)       effortLevel            : standard
[05/31 08:48:32     17s] [NR-eGR] minRouteLayer          : 2
[05/31 08:48:32     17s] [NR-eGR] maxRouteLayer          : 127
[05/31 08:48:32     17s] (I)       relaxedTopLayerCeiling : 127
[05/31 08:48:32     17s] (I)       relaxedBottomLayerFloor: 2
[05/31 08:48:32     17s] (I)       numRowsPerGCell        : 1
[05/31 08:48:32     17s] (I)       speedUpLargeDesign     : 0
[05/31 08:48:32     17s] (I)       multiThreadingTA       : 1
[05/31 08:48:32     17s] (I)       blkAwareLayerSwitching : 1
[05/31 08:48:32     17s] (I)       optimizationMode       : false
[05/31 08:48:32     17s] (I)       routeSecondPG          : false
[05/31 08:48:32     17s] (I)       scenicRatioForLayerRelax: 0.00
[05/31 08:48:32     17s] (I)       detourLimitForLayerRelax: 0.00
[05/31 08:48:32     17s] (I)       punchThroughDistance   : 500.00
[05/31 08:48:32     17s] (I)       scenicBound            : 1.15
[05/31 08:48:32     17s] (I)       maxScenicToAvoidBlk    : 100.00
[05/31 08:48:32     17s] (I)       source-to-sink ratio   : 0.00
[05/31 08:48:32     17s] (I)       targetCongestionRatioH : 1.00
[05/31 08:48:32     17s] (I)       targetCongestionRatioV : 1.00
[05/31 08:48:32     17s] (I)       layerCongestionRatio   : 0.70
[05/31 08:48:32     17s] (I)       m1CongestionRatio      : 0.10
[05/31 08:48:32     17s] (I)       m2m3CongestionRatio    : 0.70
[05/31 08:48:32     17s] (I)       localRouteEffort       : 1.00
[05/31 08:48:32     17s] (I)       numSitesBlockedByOneVia: 8.00
[05/31 08:48:32     17s] (I)       supplyScaleFactorH     : 1.00
[05/31 08:48:32     17s] (I)       supplyScaleFactorV     : 1.00
[05/31 08:48:32     17s] (I)       highlight3DOverflowFactor: 0.00
[05/31 08:48:32     17s] (I)       doubleCutViaModelingRatio: 0.00
[05/31 08:48:32     17s] (I)       routeVias              : 
[05/31 08:48:32     17s] (I)       readTROption           : true
[05/31 08:48:32     17s] (I)       extraSpacingFactor     : 1.00
[05/31 08:48:32     17s] [NR-eGR] numTracksPerClockWire  : 0
[05/31 08:48:32     17s] (I)       routeSelectedNetsOnly  : false
[05/31 08:48:32     17s] (I)       clkNetUseMaxDemand     : false
[05/31 08:48:32     17s] (I)       extraDemandForClocks   : 0
[05/31 08:48:32     17s] (I)       steinerRemoveLayers    : false
[05/31 08:48:32     17s] (I)       demoteLayerScenicScale : 1.00
[05/31 08:48:32     17s] (I)       nonpreferLayerCostScale : 100.00
[05/31 08:48:32     17s] (I)       similarTopologyRoutingFast : false
[05/31 08:48:32     17s] (I)       spanningTreeRefinement : false
[05/31 08:48:32     17s] (I)       spanningTreeRefinementAlpha : 0.50
[05/31 08:48:32     17s] (I)       starting read tracks
[05/31 08:48:32     17s] (I)       build grid graph
[05/31 08:48:32     17s] (I)       build grid graph start
[05/31 08:48:32     17s] [NR-eGR] Layer1 has no routable track
[05/31 08:48:32     17s] [NR-eGR] Layer2 has single uniform track structure
[05/31 08:48:32     17s] [NR-eGR] Layer3 has single uniform track structure
[05/31 08:48:32     17s] [NR-eGR] Layer4 has single uniform track structure
[05/31 08:48:32     17s] (I)       build grid graph end
[05/31 08:48:32     17s] (I)       numViaLayers=4
[05/31 08:48:32     17s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:32     17s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:32     17s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:32     17s] (I)       end build via table
[05/31 08:48:32     17s] [NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=78 numBumpBlks=0 numBoundaryFakeBlks=0
[05/31 08:48:32     17s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/31 08:48:32     17s] (I)       readDataFromPlaceDB
[05/31 08:48:32     17s] (I)       Read net information..
[05/31 08:48:32     17s] [NR-eGR] Read numTotalNets=567  numIgnoredNets=0
[05/31 08:48:32     17s] (I)       Read testcase time = 0.000 seconds
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] (I)       read default dcut vias
[05/31 08:48:32     17s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:32     17s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:32     17s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:32     17s] (I)       build grid graph start
[05/31 08:48:32     17s] (I)       build grid graph end
[05/31 08:48:32     17s] (I)       Model blockage into capacity
[05/31 08:48:32     17s] (I)       Read numBlocks=590  numPreroutedWires=0  numCapScreens=0
[05/31 08:48:32     17s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/31 08:48:32     17s] (I)       blocked area on Layer2 : 1675909190000  (121.64%)
[05/31 08:48:32     17s] (I)       blocked area on Layer3 : 2158994250000  (156.70%)
[05/31 08:48:32     17s] (I)       blocked area on Layer4 : 1140134880000  (82.75%)
[05/31 08:48:32     17s] (I)       Modeling time = 0.000 seconds
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] (I)       Number of ignored nets = 0
[05/31 08:48:32     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of clock nets = 1.  Ignored: No
[05/31 08:48:32     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of special nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/31 08:48:32     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/31 08:48:32     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 08:48:32     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 851.6 MB
[05/31 08:48:32     17s] (I)       Ndr track 0 does not exist
[05/31 08:48:32     17s] (I)       Layer1  viaCost=200.00
[05/31 08:48:32     17s] (I)       Layer2  viaCost=100.00
[05/31 08:48:32     17s] (I)       Layer3  viaCost=200.00
[05/31 08:48:32     17s] (I)       ---------------------Grid Graph Info--------------------
[05/31 08:48:32     17s] (I)       routing area        :  (0, 0) - (1180400, 1167200)
[05/31 08:48:32     17s] (I)       core area           :  (422800, 421200) - (758800, 746200)
[05/31 08:48:32     17s] (I)       Site Width          :  1400  (dbu)
[05/31 08:48:32     17s] (I)       Row Height          : 13000  (dbu)
[05/31 08:48:32     17s] (I)       GCell Width         : 13000  (dbu)
[05/31 08:48:32     17s] (I)       GCell Height        : 13000  (dbu)
[05/31 08:48:32     17s] (I)       grid                :    91    90     4
[05/31 08:48:32     17s] (I)       vertical capacity   :     0 13000     0 13000
[05/31 08:48:32     17s] (I)       horizontal capacity :     0     0 13000     0
[05/31 08:48:32     17s] (I)       Default wire width  :   500   600   600   600
[05/31 08:48:32     17s] (I)       Default wire space  :   450   500   500   600
[05/31 08:48:32     17s] (I)       Default pitch size  :   950  1400  1300  1400
[05/31 08:48:32     17s] (I)       First Track Coord   :     0   700  1300   700
[05/31 08:48:32     17s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[05/31 08:48:32     17s] (I)       Total num of tracks :     0   843   897   843
[05/31 08:48:32     17s] (I)       Num of masks        :     1     1     1     1
[05/31 08:48:32     17s] (I)       Num of trim masks   :     0     0     0     0
[05/31 08:48:32     17s] (I)       --------------------------------------------------------
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] [NR-eGR] ============ Routing rule table ============
[05/31 08:48:32     17s] [NR-eGR] Rule id 0. Nets 554 
[05/31 08:48:32     17s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/31 08:48:32     17s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[05/31 08:48:32     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:32     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:32     17s] [NR-eGR] ========================================
[05/31 08:48:32     17s] [NR-eGR] 
[05/31 08:48:32     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 852.6 MB
[05/31 08:48:32     17s] (I)       Loading and dumping file time : 0.00 seconds
[05/31 08:48:32     17s] (I)       ============= Initialization =============
[05/31 08:48:32     17s] (I)       totalPins=1669  totalGlobalPin=1567 (93.89%)
[05/31 08:48:32     17s] (I)       total 2D Cap : 49017 = (18085 H, 30932 V)
[05/31 08:48:32     17s] [NR-eGR] Layer group 1: route 554 net(s) in layer range [2, 4]
[05/31 08:48:32     17s] (I)       ============  Phase 1a Route ============
[05/31 08:48:32     17s] (I)       Phase 1a runs 0.00 seconds
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       ============  Phase 1b Route ============
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.140800e+04um
[05/31 08:48:32     17s] (I)       ============  Phase 1c Route ============
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       ============  Phase 1d Route ============
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] (I)       ============  Phase 1e Route ============
[05/31 08:48:32     17s] (I)       Phase 1e runs 0.00 seconds
[05/31 08:48:32     17s] (I)       Usage: 2416 = (1263 H, 1153 V) = (6.98% H, 3.73% V) = (1.642e+04um H, 1.499e+04um V)
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.140800e+04um
[05/31 08:48:32     17s] [NR-eGR] 
[05/31 08:48:32     17s] (I)       ============  Phase 1l Route ============
[05/31 08:48:32     17s] (I)       Phase 1l runs 0.00 seconds
[05/31 08:48:32     17s] (I)       
[05/31 08:48:32     17s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/31 08:48:32     17s] [NR-eGR]                OverCon            
[05/31 08:48:32     17s] [NR-eGR]                 #Gcell     %Gcell
[05/31 08:48:32     17s] [NR-eGR] Layer              (0)    OverCon 
[05/31 08:48:32     17s] [NR-eGR] ------------------------------------
[05/31 08:48:32     17s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] ------------------------------------
[05/31 08:48:32     17s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/31 08:48:32     17s] [NR-eGR] 
[05/31 08:48:32     17s] (I)       Total Global Routing Runtime: 0.00 seconds
[05/31 08:48:32     17s] (I)       total 2D Cap : 49367 = (18307 H, 31060 V)
[05/31 08:48:32     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/31 08:48:32     17s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/31 08:48:32     17s] (I)       ============= track Assignment ============
[05/31 08:48:32     17s] (I)       extract Global 3D Wires
[05/31 08:48:32     17s] (I)       Extract Global WL : time=0.00
[05/31 08:48:32     17s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[05/31 08:48:32     17s] (I)       Initialization real time=0.00 seconds
[05/31 08:48:32     17s] (I)       Run Multi-thread track assignment
[05/31 08:48:32     17s] (I)       merging nets...
[05/31 08:48:32     17s] (I)       merging nets done
[05/31 08:48:32     17s] (I)       Kernel real time=0.00 seconds
[05/31 08:48:32     17s] (I)       End Greedy Track Assignment
[05/31 08:48:32     17s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:32     17s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1656
[05/31 08:48:32     17s] [NR-eGR] Layer2(MET2)(V) length: 1.547450e+04um, number of vias: 2301
[05/31 08:48:32     17s] [NR-eGR] Layer3(MET3)(H) length: 1.679440e+04um, number of vias: 18
[05/31 08:48:32     17s] [NR-eGR] Layer4(MET4)(V) length: 5.603000e+02um, number of vias: 0
[05/31 08:48:32     17s] [NR-eGR] Total length: 3.282920e+04um, number of vias: 3975
[05/31 08:48:32     17s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:32     17s] [NR-eGR] Total clock nets wire length: 2.376375e+03um 
[05/31 08:48:32     17s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:32     17s] [NR-eGR] End Peak syMemory usage = 852.6 MB
[05/31 08:48:32     17s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[05/31 08:48:32     17s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:32     17s] Legalization setup...
[05/31 08:48:32     17s] Using cell based legalization.
[05/31 08:48:32     17s] #spOpts: N=130 
[05/31 08:48:32     17s] Core basic site is standard
[05/31 08:48:32     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/31 08:48:32     17s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:32     17s] Validating CTS configuration...
[05/31 08:48:32     17s] Non-default CCOpt properties:
[05/31 08:48:32     17s] preferred_extra_space is set for at least one key
[05/31 08:48:32     17s] route_type is set for at least one key
[05/31 08:48:32     17s] Route type trimming info:
[05/31 08:48:32     17s]   No route type modifications were made.
[05/31 08:48:32     17s] Clock tree balancer configuration for clock_tree clk:
[05/31 08:48:32     17s] Non-default CCOpt properties for clock tree clk:
[05/31 08:48:32     17s]   route_type (leaf): default_route_type_leaf (default: default)
[05/31 08:48:32     17s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/31 08:48:32     17s]   route_type (top): default_route_type_nonleaf (default: default)
[05/31 08:48:32     17s] Library Trimming...
[05/31 08:48:32     17s] (I)       Initializing Steiner engine. 
[05/31 08:48:32     17s] (I)       Reading DB...
[05/31 08:48:32     17s] (I)       Number of ignored instance 0
[05/31 08:48:32     17s] (I)       numMoveCells=483, numMacros=20  numPads=13  numMultiRowHeightInsts=0
[05/31 08:48:32     17s] (I)       Identified Clock instances: Flop 82, Clock buffer/inverter 0, Gate 0
[05/31 08:48:32     17s] (I)       before initializing RouteDB syMemory usage = 852.6 MB
[05/31 08:48:32     17s] (I)       congestionReportName   : 
[05/31 08:48:32     17s] (I)       layerRangeFor2DCongestion : 
[05/31 08:48:32     17s] (I)       buildTerm2TermWires    : 1
[05/31 08:48:32     17s] (I)       doTrackAssignment      : 0
[05/31 08:48:32     17s] (I)       dumpBookshelfFiles     : 0
[05/31 08:48:32     17s] (I)       numThreads             : 1
[05/31 08:48:32     17s] (I)       bufferingAwareRouting  : true
[05/31 08:48:32     17s] [NR-eGR] honorMsvRouteConstraint: false
[05/31 08:48:32     17s] (I)       honorPin               : false
[05/31 08:48:32     17s] (I)       honorPinGuide          : true
[05/31 08:48:32     17s] (I)       honorPartition         : false
[05/31 08:48:32     17s] (I)       allowPartitionCrossover: false
[05/31 08:48:32     17s] (I)       honorSingleEntry       : true
[05/31 08:48:32     17s] (I)       honorSingleEntryStrong : true
[05/31 08:48:32     17s] (I)       handleViaSpacingRule   : false
[05/31 08:48:32     17s] (I)       handleEolSpacingRule   : true
[05/31 08:48:32     17s] (I)       PDConstraint           : none
[05/31 08:48:32     17s] (I)       expBetterNDRHandling   : true
[05/31 08:48:32     17s] [NR-eGR] honorClockSpecNDR      : 0
[05/31 08:48:32     17s] (I)       routingEffortLevel     : 3
[05/31 08:48:32     17s] (I)       effortLevel            : standard
[05/31 08:48:32     17s] [NR-eGR] minRouteLayer          : 2
[05/31 08:48:32     17s] [NR-eGR] maxRouteLayer          : 127
[05/31 08:48:32     17s] (I)       relaxedTopLayerCeiling : 127
[05/31 08:48:32     17s] (I)       relaxedBottomLayerFloor: 2
[05/31 08:48:32     17s] (I)       numRowsPerGCell        : 1
[05/31 08:48:32     17s] (I)       speedUpLargeDesign     : 0
[05/31 08:48:32     17s] (I)       multiThreadingTA       : 1
[05/31 08:48:32     17s] (I)       blkAwareLayerSwitching : 1
[05/31 08:48:32     17s] (I)       optimizationMode       : false
[05/31 08:48:32     17s] (I)       routeSecondPG          : false
[05/31 08:48:32     17s] (I)       scenicRatioForLayerRelax: 0.00
[05/31 08:48:32     17s] (I)       detourLimitForLayerRelax: 0.00
[05/31 08:48:32     17s] (I)       punchThroughDistance   : 2147483647.00
[05/31 08:48:32     17s] (I)       scenicBound            : 1.15
[05/31 08:48:32     17s] (I)       maxScenicToAvoidBlk    : 100.00
[05/31 08:48:32     17s] (I)       source-to-sink ratio   : 0.30
[05/31 08:48:32     17s] (I)       targetCongestionRatioH : 1.00
[05/31 08:48:32     17s] (I)       targetCongestionRatioV : 1.00
[05/31 08:48:32     17s] (I)       layerCongestionRatio   : 1.00
[05/31 08:48:32     17s] (I)       m1CongestionRatio      : 0.10
[05/31 08:48:32     17s] (I)       m2m3CongestionRatio    : 0.70
[05/31 08:48:32     17s] (I)       localRouteEffort       : 1.00
[05/31 08:48:32     17s] (I)       numSitesBlockedByOneVia: 8.00
[05/31 08:48:32     17s] (I)       supplyScaleFactorH     : 1.00
[05/31 08:48:32     17s] (I)       supplyScaleFactorV     : 1.00
[05/31 08:48:32     17s] (I)       highlight3DOverflowFactor: 0.00
[05/31 08:48:32     17s] (I)       doubleCutViaModelingRatio: 0.00
[05/31 08:48:32     17s] (I)       routeVias              : 
[05/31 08:48:32     17s] (I)       readTROption           : true
[05/31 08:48:32     17s] (I)       extraSpacingFactor     : 1.00
[05/31 08:48:32     17s] [NR-eGR] numTracksPerClockWire  : 0
[05/31 08:48:32     17s] (I)       routeSelectedNetsOnly  : false
[05/31 08:48:32     17s] (I)       clkNetUseMaxDemand     : false
[05/31 08:48:32     17s] (I)       extraDemandForClocks   : 0
[05/31 08:48:32     17s] (I)       steinerRemoveLayers    : false
[05/31 08:48:32     17s] (I)       demoteLayerScenicScale : 1.00
[05/31 08:48:32     17s] (I)       nonpreferLayerCostScale : 100.00
[05/31 08:48:32     17s] (I)       similarTopologyRoutingFast : true
[05/31 08:48:32     17s] (I)       spanningTreeRefinement : false
[05/31 08:48:32     17s] (I)       spanningTreeRefinementAlpha : 0.50
[05/31 08:48:32     17s] (I)       starting read tracks
[05/31 08:48:32     17s] (I)       build grid graph
[05/31 08:48:32     17s] (I)       build grid graph start
[05/31 08:48:32     17s] [NR-eGR] Layer1 has no routable track
[05/31 08:48:32     17s] [NR-eGR] Layer2 has single uniform track structure
[05/31 08:48:32     17s] [NR-eGR] Layer3 has single uniform track structure
[05/31 08:48:32     17s] [NR-eGR] Layer4 has single uniform track structure
[05/31 08:48:32     17s] (I)       build grid graph end
[05/31 08:48:32     17s] (I)       numViaLayers=4
[05/31 08:48:32     17s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:32     17s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:32     17s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:32     17s] (I)       end build via table
[05/31 08:48:32     17s] [NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=78 numBumpBlks=0 numBoundaryFakeBlks=0
[05/31 08:48:32     17s] (I)       readDataFromPlaceDB
[05/31 08:48:32     17s] (I)       Read net information..
[05/31 08:48:32     17s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[05/31 08:48:32     17s] (I)       Read testcase time = 0.000 seconds
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] (I)       read default dcut vias
[05/31 08:48:32     17s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:32     17s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:32     17s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:32     17s] (I)       build grid graph start
[05/31 08:48:32     17s] (I)       build grid graph end
[05/31 08:48:32     17s] (I)       Model blockage into capacity
[05/31 08:48:32     17s] (I)       Read numBlocks=590  numPreroutedWires=0  numCapScreens=0
[05/31 08:48:32     17s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/31 08:48:32     17s] (I)       blocked area on Layer2 : 1555488960000  (112.90%)
[05/31 08:48:32     17s] (I)       blocked area on Layer3 : 1842801060000  (133.75%)
[05/31 08:48:32     17s] (I)       blocked area on Layer4 : 1042784830000  (75.69%)
[05/31 08:48:32     17s] (I)       Modeling time = 0.010 seconds
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] (I)       Moved 0 terms for better access 
[05/31 08:48:32     17s] (I)       Number of ignored nets = 0
[05/31 08:48:32     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of clock nets = 0.  Ignored: No
[05/31 08:48:32     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of special nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/31 08:48:32     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/31 08:48:32     17s] (I)       Constructing bin map
[05/31 08:48:32     17s] (I)       Initialize bin information with width=26000 height=26000
[05/31 08:48:32     17s] (I)       Done constructing bin map
[05/31 08:48:32     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 853.6 MB
[05/31 08:48:32     17s] (I)       Ndr track 0 does not exist
[05/31 08:48:32     17s] (I)       Layer1  viaCost=200.00
[05/31 08:48:32     17s] (I)       Layer2  viaCost=100.00
[05/31 08:48:32     17s] (I)       Layer3  viaCost=200.00
[05/31 08:48:32     17s] (I)       ---------------------Grid Graph Info--------------------
[05/31 08:48:32     17s] (I)       routing area        :  (0, 0) - (1180400, 1167200)
[05/31 08:48:32     17s] (I)       core area           :  (422800, 421200) - (758800, 746200)
[05/31 08:48:32     17s] (I)       Site Width          :  1400  (dbu)
[05/31 08:48:32     17s] (I)       Row Height          : 13000  (dbu)
[05/31 08:48:32     17s] (I)       GCell Width         : 13000  (dbu)
[05/31 08:48:32     17s] (I)       GCell Height        : 13000  (dbu)
[05/31 08:48:32     17s] (I)       grid                :    91    90     4
[05/31 08:48:32     17s] (I)       vertical capacity   :     0 13000     0 13000
[05/31 08:48:32     17s] (I)       horizontal capacity :     0     0 13000     0
[05/31 08:48:32     17s] (I)       Default wire width  :   500   600   600   600
[05/31 08:48:32     17s] (I)       Default wire space  :   450   500   500   600
[05/31 08:48:32     17s] (I)       Default pitch size  :   950  1400  1300  1400
[05/31 08:48:32     17s] (I)       First Track Coord   :     0   700  1300   700
[05/31 08:48:32     17s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[05/31 08:48:32     17s] (I)       Total num of tracks :     0   843   897   843
[05/31 08:48:32     17s] (I)       Num of masks        :     1     1     1     1
[05/31 08:48:32     17s] (I)       Num of trim masks   :     0     0     0     0
[05/31 08:48:32     17s] (I)       --------------------------------------------------------
[05/31 08:48:32     17s] 
[05/31 08:48:32     17s] [NR-eGR] ============ Routing rule table ============
[05/31 08:48:32     17s] [NR-eGR] Rule id 0. Nets 0 
[05/31 08:48:32     17s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/31 08:48:32     17s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[05/31 08:48:32     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:32     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:32     17s] [NR-eGR] ========================================
[05/31 08:48:32     17s] [NR-eGR] 
[05/31 08:48:32     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 853.6 MB
[05/31 08:48:32     17s] (I)       Loading and dumping file time : 0.01 seconds
[05/31 08:48:32     17s] (I)       total 2D Cap : 52375 = (19088 H, 33287 V)
[05/31 08:48:32     17s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[05/31 08:48:32     17s] Updating RC grid for preRoute extraction ...
[05/31 08:48:32     17s] Initializing multi-corner capacitance tables ... 
[05/31 08:48:32     17s] Initializing multi-corner resistance tables ...
[05/31 08:48:32     17s] End AAE Lib Interpolated Model. (MEM=854.578 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:32     17s]   Library trimming inverters in power domain auto-default and half-corner corner_max:setup.late removed 1 of 5 cells
[05/31 08:48:32     17s] Original list had 5 cells:
[05/31 08:48:32     17s] CLKIN10 CLKIN8 CLKIN4 CLKIN2 CLKIN1 
[05/31 08:48:32     17s] New trimmed list has 4 cells:
[05/31 08:48:32     17s] CLKIN10 CLKIN8 CLKIN4 CLKIN2 
[05/31 08:48:32     17s]   For power domain auto-default:
[05/31 08:48:32     17s]     Buffers:     CLKBU8 
[05/31 08:48:32     17s]     Inverters:   {CLKIN10 CLKIN8 CLKIN4 CLKIN2}
[05/31 08:48:32     17s]     Clock gates: DLSG1 
[05/31 08:48:32     17s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 153085.414um^2
[05/31 08:48:32     17s]   Top Routing info:
[05/31 08:48:32     17s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[05/31 08:48:32     17s]     Unshielded; Mask Constraint: 0; Source: route_type.
[05/31 08:48:32     17s]   Trunk Routing info:
[05/31 08:48:32     17s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[05/31 08:48:32     17s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 08:48:32     17s]   Leaf Routing info:
[05/31 08:48:32     17s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
[05/31 08:48:32     17s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 08:48:33     17s]   For timing_corner corner_max:setup, late:
[05/31 08:48:33     17s]     Slew time target (leaf):    1.360ns
[05/31 08:48:33     17s]     Slew time target (trunk):   1.360ns
[05/31 08:48:33     17s]     Slew time target (top):     1.360ns (Note: no nets are considered top nets in this clock tree)
[05/31 08:48:33     17s]     Buffer unit delay for power domain auto-default:   0.523ns
[05/31 08:48:33     17s]     Buffer max distance for power domain auto-default: 1067.512um
[05/31 08:48:33     17s]   Fastest wire driving cells and distances for power domain auto-default:
[05/31 08:48:33     17s]     Buffer    : {lib_cell:CLKBU8, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1067.512um, saturatedSlew=1.136ns, speed=1138.922um per ns, cellArea=85.245um^2 per 1000um}
[05/31 08:48:33     18s]     Inverter  : {lib_cell:CLKIN10, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1188.138um, saturatedSlew=1.100ns, speed=1927.544um per ns, cellArea=76.590um^2 per 1000um}
[05/31 08:48:33     18s]     Clock gate: {lib_cell:DLSG1, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=81.458um, saturatedSlew=1.212ns, speed=97.426um per ns, cellArea=2681.136um^2 per 1000um}
[05/31 08:48:33     18s] Library Trimming done.
[05/31 08:48:33     18s] 
[05/31 08:48:33     18s] Logic Sizing Table:
[05/31 08:48:33     18s] 
[05/31 08:48:33     18s] ----------------------------------------------------------
[05/31 08:48:33     18s] Cell    Instance count    Source    Eligible library cells
[05/31 08:48:33     18s] ----------------------------------------------------------
[05/31 08:48:33     18s]   (empty table)
[05/31 08:48:33     18s] ----------------------------------------------------------
[05/31 08:48:33     18s] 
[05/31 08:48:33     18s] 
[05/31 08:48:33     18s] Clock tree balancer configuration for skew_group clk/hold_func_mode:
[05/31 08:48:33     18s]   Sources:                     pin io_clk/Y
[05/31 08:48:33     18s]   Total number of sinks:       82
[05/31 08:48:33     18s]   Delay constrained sinks:     82
[05/31 08:48:33     18s]   Non-leaf sinks:              0
[05/31 08:48:33     18s]   Ignore pins:                 0
[05/31 08:48:33     18s]  Timing corner corner_max:setup.late:
[05/31 08:48:33     18s]   Skew target:                 0.523ns
[05/31 08:48:33     18s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/31 08:48:33     18s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/31 08:48:33     18s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/31 08:48:33     18s] Primary reporting skew group is skew_group clk/hold_func_mode with 82 clock sinks.
[05/31 08:48:33     18s] 
[05/31 08:48:33     18s] Via Selection for Estimated Routes (rule default):
[05/31 08:48:33     18s] 
[05/31 08:48:33     18s] ------------------------------------------------------------
[05/31 08:48:33     18s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[05/31 08:48:33     18s] Range                (Ohm)    (fF)     (fs)     Only
[05/31 08:48:33     18s] ------------------------------------------------------------
[05/31 08:48:33     18s] M1-M2    VIA1_PR     4.470    0.252    1.127    false
[05/31 08:48:33     18s] M2-M3    VIA2_PR     4.470    0.171    0.764    false
[05/31 08:48:33     18s] M3-M4    VIA3_PR     4.470    0.168    0.752    false
[05/31 08:48:33     18s] ------------------------------------------------------------
[05/31 08:48:33     18s] 
[05/31 08:48:33     18s] No ideal or dont_touch nets found in the clock tree
[05/31 08:48:33     18s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/31 08:48:33     18s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/31 08:48:33     18s] No exclusion drivers are needed.
[05/31 08:48:33     18s] Adding driver cell for primary IO roots...
[05/31 08:48:33     18s] Maximizing clock DAG abstraction...
[05/31 08:48:33     18s] Maximizing clock DAG abstraction done.
[05/31 08:48:33     18s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/31 08:48:33     18s] Synthesizing clock trees...
[05/31 08:48:33     18s]   Preparing To Balance...
[05/31 08:48:33     18s] #spOpts: N=130 
[05/31 08:48:33     18s]   Merging duplicate siblings in DAG...
[05/31 08:48:33     18s]     Clock DAG stats before merging:
[05/31 08:48:33     18s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/31 08:48:33     18s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 08:48:33     18s]     Resynthesising clock tree into netlist...
[05/31 08:48:33     18s]       Reset timing graph...
[05/31 08:48:33     18s] Ignoring AAE DB Resetting ...
[05/31 08:48:33     18s]       Reset timing graph done.
[05/31 08:48:33     18s]     Resynthesising clock tree into netlist done.
[05/31 08:48:33     18s]     
[05/31 08:48:33     18s]     Disconnecting clock tree from netlist...
[05/31 08:48:33     18s]     Disconnecting clock tree from netlist done.
[05/31 08:48:33     18s]   Merging duplicate siblings in DAG done.
[05/31 08:48:33     18s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:33     18s]   CCOpt::Phase::Construction...
[05/31 08:48:33     18s]   Stage::Clustering...
[05/31 08:48:33     18s]   Clustering...
[05/31 08:48:33     18s]     Initialize for clustering...
[05/31 08:48:33     18s]     Clock DAG stats before clustering:
[05/31 08:48:33     18s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/31 08:48:33     18s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 08:48:33     18s]     Computing max distances from locked parents...
[05/31 08:48:33     18s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/31 08:48:33     18s]     Computing max distances from locked parents done.
[05/31 08:48:33     18s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:33     18s]     Bottom-up phase...
[05/31 08:48:33     18s]     Clustering clock_tree clk...
[05/31 08:48:33     18s] End AAE Lib Interpolated Model. (MEM=892.738 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:33     18s]     Clustering clock_tree clk done.
[05/31 08:48:33     18s]     Clock DAG stats after bottom-up phase:
[05/31 08:48:33     18s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:33     18s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:33     18s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/31 08:48:33     18s]        Bufs: CLKBU8: 3 
[05/31 08:48:33     18s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/31 08:48:33     18s]     Legalizing clock trees...
[05/31 08:48:33     18s]     Resynthesising clock tree into netlist...
[05/31 08:48:33     18s]       Reset timing graph...
[05/31 08:48:33     18s] Ignoring AAE DB Resetting ...
[05/31 08:48:33     18s]       Reset timing graph done.
[05/31 08:48:33     18s]     Resynthesising clock tree into netlist done.
[05/31 08:48:33     18s]     Commiting net attributes....
[05/31 08:48:33     18s]     Commiting net attributes. done.
[05/31 08:48:33     18s]     Leaving CCOpt scope - ClockRefiner...
[05/31 08:48:33     18s]     Performing a single pass refine place with FGC disabled for datapath.
[05/31 08:48:33     18s] #spOpts: N=130 
[05/31 08:48:33     18s] *** Starting refinePlace (0:00:18.4 mem=930.9M) ***
[05/31 08:48:33     18s] Total net bbox length = 2.821e+04 (1.494e+04 1.328e+04) (ext = 3.014e+03)
[05/31 08:48:33     18s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 08:48:33     18s] Starting refinePlace ...
[05/31 08:48:33     18s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[05/31 08:48:33     18s] Density distribution unevenness ratio = 2.757%
[05/31 08:48:33     18s]   Spread Effort: high, standalone mode, useDDP on.
[05/31 08:48:33     18s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=930.9MB) @(0:00:18.4 - 0:00:18.4).
[05/31 08:48:33     18s] Move report: preRPlace moves 4 insts, mean move: 5.95 um, max move: 7.00 um
[05/31 08:48:33     18s] 	Max move on inst (t_op/j_reg[18]): (536.20, 551.20) --> (543.20, 551.20)
[05/31 08:48:33     18s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
[05/31 08:48:33     18s] wireLenOptFixPriorityInst 82 inst fixed
[05/31 08:48:33     18s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 08:48:33     18s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=930.9MB) @(0:00:18.4 - 0:00:18.4).
[05/31 08:48:33     18s] Move report: Detail placement moves 4 insts, mean move: 5.95 um, max move: 7.00 um
[05/31 08:48:33     18s] 	Max move on inst (t_op/j_reg[18]): (536.20, 551.20) --> (543.20, 551.20)
[05/31 08:48:33     18s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 930.9MB
[05/31 08:48:33     18s] Statistics of distance of Instance movement in refine placement:
[05/31 08:48:33     18s]   maximum (X+Y) =         7.00 um
[05/31 08:48:33     18s]   inst (t_op/j_reg[18]) with max move: (536.2, 551.2) -> (543.2, 551.2)
[05/31 08:48:33     18s]   mean    (X+Y) =         5.95 um
[05/31 08:48:33     18s] Summary Report:
[05/31 08:48:33     18s] Instances move: 4 (out of 486 movable)
[05/31 08:48:33     18s] Instances flipped: 0
[05/31 08:48:33     18s] Mean displacement: 5.95 um
[05/31 08:48:33     18s] Max displacement: 7.00 um (Instance: t_op/j_reg[18]) (536.2, 551.2) -> (543.2, 551.2)
[05/31 08:48:33     18s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
[05/31 08:48:33     18s] Total instances moved : 4
[05/31 08:48:33     18s] Total net bbox length = 2.823e+04 (1.496e+04 1.328e+04) (ext = 3.014e+03)
[05/31 08:48:33     18s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 930.9MB
[05/31 08:48:33     18s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=930.9MB) @(0:00:18.4 - 0:00:18.4).
[05/31 08:48:33     18s] *** Finished refinePlace (0:00:18.4 mem=930.9M) ***
[05/31 08:48:33     18s]     Moved 3 and flipped 0 of 85 clock instance(s) during refinement.
[05/31 08:48:33     18s]     The largest move was 7 microns for t_op/IorQ_reg.
[05/31 08:48:33     18s] Moved 0 and flipped 0 of 3 clock instances (excluding sinks) during refinement
[05/31 08:48:33     18s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/31 08:48:33     18s] Moved 3 and flipped 0 of 82 clock sinks during refinement.
[05/31 08:48:33     18s] The largest move for clock sinks was 7 microns. The inst with this movement was t_op/IorQ_reg
[05/31 08:48:33     18s] #spOpts: N=130 
[05/31 08:48:33     18s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:33     18s]     Disconnecting clock tree from netlist...
[05/31 08:48:33     18s]     Disconnecting clock tree from netlist done.
[05/31 08:48:33     18s] #spOpts: N=130 
[05/31 08:48:33     18s] End AAE Lib Interpolated Model. (MEM=930.895 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:33     18s]     
[05/31 08:48:33     18s]     Clock tree legalization - Histogram:
[05/31 08:48:33     18s]     ====================================
[05/31 08:48:33     18s]     
[05/31 08:48:33     18s]     --------------------------------
[05/31 08:48:33     18s]     Movement (um)    Number of cells
[05/31 08:48:33     18s]     --------------------------------
[05/31 08:48:33     18s]       (empty table)
[05/31 08:48:33     18s]     --------------------------------
[05/31 08:48:33     18s]     
[05/31 08:48:33     18s]     
[05/31 08:48:33     18s]     Clock tree legalization - There are no Movements:
[05/31 08:48:33     18s]     =================================================
[05/31 08:48:33     18s]     
[05/31 08:48:33     18s]     ---------------------------------------------
[05/31 08:48:33     18s]     Movement (um)    Desired     Achieved    Node
[05/31 08:48:33     18s]                      location    location    
[05/31 08:48:33     18s]     ---------------------------------------------
[05/31 08:48:33     18s]       (empty table)
[05/31 08:48:33     18s]     ---------------------------------------------
[05/31 08:48:33     18s]     
[05/31 08:48:33     18s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 08:48:33     18s]     Clock DAG stats after 'Clustering':
[05/31 08:48:33     18s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:33     18s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:33     18s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:33     18s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:33     18s]       wire capacitance : top=0.000pF, trunk=0.111pF, leaf=0.532pF, total=0.643pF
[05/31 08:48:33     18s]       wire lengths     : top=0.000um, trunk=512.825um, leaf=2261.500um, total=2774.325um
[05/31 08:48:33     18s]     Clock DAG net violations after 'Clustering': none
[05/31 08:48:33     18s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/31 08:48:33     18s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:33     18s]       Leaf  : target=1.360ns count=3 avg=0.965ns sd=0.071ns min=0.907ns max=1.044ns {3 <= 1.088ns}
[05/31 08:48:33     18s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/31 08:48:33     18s]        Bufs: CLKBU8: 3 
[05/31 08:48:33     18s]     Primary reporting skew group after 'Clustering':
[05/31 08:48:33     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.749, max=0.818, avg=0.782, sd=0.026], skew [0.069 vs 0.523, 100% {0.749, 0.818}] (wid=0.025 ws=0.013) (gid=0.797 gs=0.061)
[05/31 08:48:33     18s]     Skew group summary after 'Clustering':
[05/31 08:48:33     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.749, max=0.818, avg=0.782, sd=0.026], skew [0.069 vs 0.523, 100% {0.749, 0.818}] (wid=0.025 ws=0.013) (gid=0.797 gs=0.061)
[05/31 08:48:33     18s]     Clock network insertion delays are now [0.749ns, 0.818ns] average 0.782ns std.dev 0.026ns
[05/31 08:48:33     18s]     Legalizer calls during this step: 27 succeeded with DRC/Color checks: 27 succeeded without DRC/Color checks: 0
[05/31 08:48:33     18s]   Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/31 08:48:33     18s]   
[05/31 08:48:33     18s]   Post-Clustering Statistics Report
[05/31 08:48:33     18s]   =================================
[05/31 08:48:33     18s]   
[05/31 08:48:33     18s]   Fanout Statistics:
[05/31 08:48:33     18s]   
[05/31 08:48:33     18s]   -------------------------------------------------------------------------------------------------------
[05/31 08:48:33     18s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/31 08:48:33     18s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/31 08:48:33     18s]   -------------------------------------------------------------------------------------------------------
[05/31 08:48:33     18s]   Trunk         2       2.000       1         3        1.414      {1 <= 2, 1 <= 4}
[05/31 08:48:33     18s]   Leaf          3      27.333      24        30        3.055      {1 <= 25.200, 1 <= 28.800, 1 <= 31.200}
[05/31 08:48:33     18s]   -------------------------------------------------------------------------------------------------------
[05/31 08:48:33     18s]   
[05/31 08:48:33     18s]   Clustering Failure Statistics:
[05/31 08:48:33     18s]   
[05/31 08:48:33     18s]   ----------------------------------------------
[05/31 08:48:33     18s]   Net Type    Clusters    Clusters    Transition
[05/31 08:48:33     18s]               Tried       Failed      Failures
[05/31 08:48:33     18s]   ----------------------------------------------
[05/31 08:48:33     18s]   Leaf           6           2            2
[05/31 08:48:33     18s]   ----------------------------------------------
[05/31 08:48:33     18s]   
[05/31 08:48:33     18s]   
[05/31 08:48:33     18s]   Update congestion based capacitance...
[05/31 08:48:33     18s]   Resynthesising clock tree into netlist...
[05/31 08:48:33     18s]     Reset timing graph...
[05/31 08:48:33     18s] Ignoring AAE DB Resetting ...
[05/31 08:48:33     18s]     Reset timing graph done.
[05/31 08:48:33     18s]   Resynthesising clock tree into netlist done.
[05/31 08:48:33     18s]   Updating congestion map to accurately time the clock tree...
[05/31 08:48:33     18s]     Routing unrouted datapath nets connected to clock instances...
[05/31 08:48:33     18s] 
[05/31 08:48:33     18s] Footprint cell infomation for calculating maxBufDist
[05/31 08:48:33     18s] *info: There are 12 candidate Buffer cells
[05/31 08:48:33     18s] *info: There are 20 candidate Inverter cells
[05/31 08:48:33     18s] 
[05/31 08:48:34     18s]       Routed 0 unrouted datapath nets connected to clock instances
[05/31 08:48:34     18s]     Routing unrouted datapath nets connected to clock instances done.
[05/31 08:48:34     18s]     Leaving CCOpt scope - extractRC...
[05/31 08:48:34     18s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/31 08:48:34     18s] Extraction called for design 'msk_modulator_io' of instances=556 and nets=578 using extraction engine 'preRoute' .
[05/31 08:48:34     18s] PreRoute RC Extraction called for design msk_modulator_io.
[05/31 08:48:34     18s] RC Extraction called in multi-corner(2) mode.
[05/31 08:48:34     18s] RCMode: PreRoute
[05/31 08:48:34     18s]       RC Corner Indexes            0       1   
[05/31 08:48:34     18s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 08:48:34     18s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:34     18s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:34     18s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:34     18s] Shrink Factor                : 1.00000
[05/31 08:48:34     18s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 08:48:34     18s] Using capacitance table file ...
[05/31 08:48:34     18s] Updating RC grid for preRoute extraction ...
[05/31 08:48:34     18s] Initializing multi-corner capacitance tables ... 
[05/31 08:48:34     18s] Initializing multi-corner resistance tables ...
[05/31 08:48:34     18s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 855.746M)
[05/31 08:48:34     18s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/31 08:48:34     18s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:34     18s]   Updating congestion map to accurately time the clock tree done.
[05/31 08:48:34     18s]   Disconnecting clock tree from netlist...
[05/31 08:48:34     18s]   Disconnecting clock tree from netlist done.
[05/31 08:48:34     18s] End AAE Lib Interpolated Model. (MEM=855.746 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:34     18s]   Clock DAG stats After congestion update:
[05/31 08:48:34     18s]     cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:34     18s]     cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:34     18s]     cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:34     18s]     sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:34     18s]     wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.567pF, total=0.685pF
[05/31 08:48:34     18s]     wire lengths     : top=0.000um, trunk=512.825um, leaf=2261.500um, total=2774.325um
[05/31 08:48:34     18s]   Clock DAG net violations After congestion update: none
[05/31 08:48:34     18s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/31 08:48:34     18s]     Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:34     18s]     Leaf  : target=1.360ns count=3 avg=0.997ns sd=0.067ns min=0.941ns max=1.071ns {3 <= 1.088ns}
[05/31 08:48:34     18s]   Clock DAG library cell distribution After congestion update {count}:
[05/31 08:48:34     18s]      Bufs: CLKBU8: 3 
[05/31 08:48:34     18s]   Primary reporting skew group After congestion update:
[05/31 08:48:34     18s]     skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]   Skew group summary After congestion update:
[05/31 08:48:34     18s]     skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]   Clock network insertion delays are now [0.764ns, 0.831ns] average 0.796ns std.dev 0.025ns
[05/31 08:48:34     18s]   Update congestion based capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/31 08:48:34     18s]   Stage::Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/31 08:48:34     18s]   Stage::DRV Fixing...
[05/31 08:48:34     18s]   Fixing clock tree slew time and max cap violations...
[05/31 08:48:34     18s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:34     18s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/31 08:48:34     18s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:34     18s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:34     18s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:34     18s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:34     18s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.567pF, total=0.685pF
[05/31 08:48:34     18s]       wire lengths     : top=0.000um, trunk=512.825um, leaf=2261.500um, total=2774.325um
[05/31 08:48:34     18s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/31 08:48:34     18s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/31 08:48:34     18s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:34     18s]       Leaf  : target=1.360ns count=3 avg=0.997ns sd=0.067ns min=0.941ns max=1.071ns {3 <= 1.088ns}
[05/31 08:48:34     18s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/31 08:48:34     18s]        Bufs: CLKBU8: 3 
[05/31 08:48:34     18s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Clock network insertion delays are now [0.764ns, 0.831ns] average 0.796ns std.dev 0.025ns
[05/31 08:48:34     18s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:34     18s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:34     18s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/31 08:48:34     18s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:34     18s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 08:48:34     18s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:34     18s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:34     18s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:34     18s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:34     18s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.567pF, total=0.685pF
[05/31 08:48:34     18s]       wire lengths     : top=0.000um, trunk=512.825um, leaf=2261.500um, total=2774.325um
[05/31 08:48:34     18s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/31 08:48:34     18s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 08:48:34     18s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:34     18s]       Leaf  : target=1.360ns count=3 avg=0.997ns sd=0.067ns min=0.941ns max=1.071ns {3 <= 1.088ns}
[05/31 08:48:34     18s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/31 08:48:34     18s]        Bufs: CLKBU8: 3 
[05/31 08:48:34     18s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Clock network insertion delays are now [0.764ns, 0.831ns] average 0.796ns std.dev 0.025ns
[05/31 08:48:34     18s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:34     18s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:34     18s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:34     18s]   Stage::Insertion Delay Reduction...
[05/31 08:48:34     18s]   Removing unnecessary root buffering...
[05/31 08:48:34     18s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/31 08:48:34     18s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:34     18s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:34     18s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:34     18s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:34     18s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.567pF, total=0.685pF
[05/31 08:48:34     18s]       wire lengths     : top=0.000um, trunk=512.825um, leaf=2261.500um, total=2774.325um
[05/31 08:48:34     18s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/31 08:48:34     18s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/31 08:48:34     18s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:34     18s]       Leaf  : target=1.360ns count=3 avg=0.997ns sd=0.067ns min=0.941ns max=1.071ns {3 <= 1.088ns}
[05/31 08:48:34     18s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/31 08:48:34     18s]        Bufs: CLKBU8: 3 
[05/31 08:48:34     18s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Skew group summary after 'Removing unnecessary root buffering':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Clock network insertion delays are now [0.764ns, 0.831ns] average 0.796ns std.dev 0.025ns
[05/31 08:48:34     18s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:34     18s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:34     18s]   Removing unconstrained drivers...
[05/31 08:48:34     18s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/31 08:48:34     18s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:34     18s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:34     18s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:34     18s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:34     18s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.567pF, total=0.685pF
[05/31 08:48:34     18s]       wire lengths     : top=0.000um, trunk=512.825um, leaf=2261.500um, total=2774.325um
[05/31 08:48:34     18s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/31 08:48:34     18s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/31 08:48:34     18s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:34     18s]       Leaf  : target=1.360ns count=3 avg=0.997ns sd=0.067ns min=0.941ns max=1.071ns {3 <= 1.088ns}
[05/31 08:48:34     18s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/31 08:48:34     18s]        Bufs: CLKBU8: 3 
[05/31 08:48:34     18s]     Primary reporting skew group after 'Removing unconstrained drivers':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Skew group summary after 'Removing unconstrained drivers':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Clock network insertion delays are now [0.764ns, 0.831ns] average 0.796ns std.dev 0.025ns
[05/31 08:48:34     18s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:34     18s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:34     18s]   Reducing insertion delay 1...
[05/31 08:48:34     18s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/31 08:48:34     18s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:34     18s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:34     18s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:34     18s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:34     18s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.567pF, total=0.685pF
[05/31 08:48:34     18s]       wire lengths     : top=0.000um, trunk=512.825um, leaf=2261.500um, total=2774.325um
[05/31 08:48:34     18s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/31 08:48:34     18s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/31 08:48:34     18s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:34     18s]       Leaf  : target=1.360ns count=3 avg=0.997ns sd=0.067ns min=0.941ns max=1.071ns {3 <= 1.088ns}
[05/31 08:48:34     18s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/31 08:48:34     18s]        Bufs: CLKBU8: 3 
[05/31 08:48:34     18s]     Primary reporting skew group after 'Reducing insertion delay 1':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Skew group summary after 'Reducing insertion delay 1':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Clock network insertion delays are now [0.764ns, 0.831ns] average 0.796ns std.dev 0.025ns
[05/31 08:48:34     18s]     Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
[05/31 08:48:34     18s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:34     18s]   Removing longest path buffering...
[05/31 08:48:34     18s]     Clock DAG stats after 'Removing longest path buffering':
[05/31 08:48:34     18s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:34     18s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:34     18s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:34     18s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:34     18s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.567pF, total=0.685pF
[05/31 08:48:34     18s]       wire lengths     : top=0.000um, trunk=512.825um, leaf=2261.500um, total=2774.325um
[05/31 08:48:34     18s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/31 08:48:34     18s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/31 08:48:34     18s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:34     18s]       Leaf  : target=1.360ns count=3 avg=0.997ns sd=0.067ns min=0.941ns max=1.071ns {3 <= 1.088ns}
[05/31 08:48:34     18s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/31 08:48:34     18s]        Bufs: CLKBU8: 3 
[05/31 08:48:34     18s]     Primary reporting skew group after 'Removing longest path buffering':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Skew group summary after 'Removing longest path buffering':
[05/31 08:48:34     18s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.831, avg=0.796, sd=0.025], skew [0.067 vs 0.523, 100% {0.764, 0.831}] (wid=0.026 ws=0.014) (gid=0.809 gs=0.058)
[05/31 08:48:34     18s]     Clock network insertion delays are now [0.764ns, 0.831ns] average 0.796ns std.dev 0.025ns
[05/31 08:48:34     18s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:34     18s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:34     18s]   Reducing insertion delay 2...
[05/31 08:48:35     19s] Path optimization required 80 stage delay updates 
[05/31 08:48:35     19s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/31 08:48:35     19s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/31 08:48:35     19s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/31 08:48:35     19s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/31 08:48:35     19s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     19s]     Primary reporting skew group after 'Reducing insertion delay 2':
[05/31 08:48:35     19s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]     Skew group summary after 'Reducing insertion delay 2':
[05/31 08:48:35     19s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]     Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     19s]     Legalizer calls during this step: 40 succeeded with DRC/Color checks: 38 succeeded without DRC/Color checks: 2
[05/31 08:48:35     19s]   Reducing insertion delay 2 done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/31 08:48:35     19s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/31 08:48:35     19s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.8 real=0:00:01.8)
[05/31 08:48:35     19s]   CCOpt::Phase::Implementation...
[05/31 08:48:35     19s]   Stage::Reducing Power...
[05/31 08:48:35     19s]   Improving clock tree routing...
[05/31 08:48:35     19s]     Iteration 1...
[05/31 08:48:35     19s]     Iteration 1 done.
[05/31 08:48:35     19s]     Clock DAG stats after 'Improving clock tree routing':
[05/31 08:48:35     19s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/31 08:48:35     19s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/31 08:48:35     19s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/31 08:48:35     19s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     19s]     Primary reporting skew group after 'Improving clock tree routing':
[05/31 08:48:35     19s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]     Skew group summary after 'Improving clock tree routing':
[05/31 08:48:35     19s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]     Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     19s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     19s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]   Reducing clock tree power 1...
[05/31 08:48:35     19s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:35     19s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/31 08:48:35     19s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/31 08:48:35     19s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/31 08:48:35     19s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/31 08:48:35     19s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     19s]     Primary reporting skew group after 'Reducing clock tree power 1':
[05/31 08:48:35     19s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]     Skew group summary after 'Reducing clock tree power 1':
[05/31 08:48:35     19s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]     Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     19s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     19s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]   Reducing clock tree power 2...
[05/31 08:48:35     19s] Path optimization required 0 stage delay updates 
[05/31 08:48:35     19s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/31 08:48:35     19s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/31 08:48:35     19s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/31 08:48:35     19s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/31 08:48:35     19s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     19s]     Primary reporting skew group after 'Reducing clock tree power 2':
[05/31 08:48:35     19s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]     Skew group summary after 'Reducing clock tree power 2':
[05/31 08:48:35     19s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]     Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     19s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     19s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]   Stage::Balancing...
[05/31 08:48:35     19s]   Approximately balancing fragments step...
[05/31 08:48:35     19s]     Resolve constraints - Approximately balancing fragments...
[05/31 08:48:35     19s]     Resolving skew group constraints...
[05/31 08:48:35     19s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/31 08:48:35     19s]     Resolving skew group constraints done.
[05/31 08:48:35     19s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/31 08:48:35     19s]     Running the trial balancer to estimate the amount of delay to be added in Balancing...
[05/31 08:48:35     19s]       Estimated delay to be added in balancing: 0.000ns
[05/31 08:48:35     19s]     Running the trial balancer to estimate the amount of delay to be added in Balancing done.
[05/31 08:48:35     19s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]     Approximately balancing fragments...
[05/31 08:48:35     19s]       Moving gates to improve sub-tree skew...
[05/31 08:48:35     19s]         Tried: 5 Succeeded: 0
[05/31 08:48:35     19s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/31 08:48:35     19s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]           cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]           cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]           sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]           wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]           wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/31 08:48:35     19s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/31 08:48:35     19s]           Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]           Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/31 08:48:35     19s]            Bufs: CLKBU8: 3 
[05/31 08:48:35     19s]         Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     19s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     19s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]       Approximately balancing fragments bottom up...
[05/31 08:48:35     19s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:35     19s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/31 08:48:35     19s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]           cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]           cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]           sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]           wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]           wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/31 08:48:35     19s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/31 08:48:35     19s]           Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]           Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/31 08:48:35     19s]            Bufs: CLKBU8: 3 
[05/31 08:48:35     19s]         Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     19s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     19s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]       Approximately balancing fragments, wire and cell delays...
[05/31 08:48:35     19s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/31 08:48:35     19s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/31 08:48:35     19s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]           cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]           cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]           sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]           wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]           wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/31 08:48:35     19s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/31 08:48:35     19s]           Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]           Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/31 08:48:35     19s]            Bufs: CLKBU8: 3 
[05/31 08:48:35     19s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/31 08:48:35     19s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]     Approximately balancing fragments done.
[05/31 08:48:35     19s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/31 08:48:35     19s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/31 08:48:35     19s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/31 08:48:35     19s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/31 08:48:35     19s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     19s]     Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     19s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     19s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     19s]   Clock DAG stats after Approximately balancing fragments:
[05/31 08:48:35     19s]     cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]     cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]     cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]     sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]     wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]     wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]   Clock DAG net violations after Approximately balancing fragments: none
[05/31 08:48:35     19s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/31 08:48:35     19s]     Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]     Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/31 08:48:35     19s]      Bufs: CLKBU8: 3 
[05/31 08:48:35     19s]   Primary reporting skew group after Approximately balancing fragments:
[05/31 08:48:35     19s]     skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]   Skew group summary after Approximately balancing fragments:
[05/31 08:48:35     19s]     skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     19s]   Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     19s]   Improving fragments clock skew...
[05/31 08:48:35     19s]     Clock DAG stats after 'Improving fragments clock skew':
[05/31 08:48:35     19s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     19s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     19s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     19s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     19s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     19s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     19s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/31 08:48:35     19s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/31 08:48:35     19s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     19s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     19s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/31 08:48:35     19s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]     Primary reporting skew group after 'Improving fragments clock skew':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Skew group summary after 'Improving fragments clock skew':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     20s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Approximately balancing step...
[05/31 08:48:35     20s]     Resolve constraints - Approximately balancing...
[05/31 08:48:35     20s]     Resolving skew group constraints...
[05/31 08:48:35     20s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/31 08:48:35     20s]     Resolving skew group constraints done.
[05/31 08:48:35     20s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]     Approximately balancing...
[05/31 08:48:35     20s]       Approximately balancing, wire and cell delays...
[05/31 08:48:35     20s]       Approximately balancing, wire and cell delays, iteration 1...
[05/31 08:48:35     20s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/31 08:48:35     20s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]           cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]           cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]           sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]           wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     20s]           wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     20s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/31 08:48:35     20s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/31 08:48:35     20s]           Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]           Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     20s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/31 08:48:35     20s]            Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/31 08:48:35     20s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]     Approximately balancing done.
[05/31 08:48:35     20s]     Clock DAG stats after 'Approximately balancing step':
[05/31 08:48:35     20s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     20s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     20s]     Clock DAG net violations after 'Approximately balancing step': none
[05/31 08:48:35     20s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/31 08:48:35     20s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     20s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/31 08:48:35     20s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]     Primary reporting skew group after 'Approximately balancing step':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Skew group summary after 'Approximately balancing step':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     20s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Fixing clock tree overload...
[05/31 08:48:35     20s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:35     20s]     Clock DAG stats after 'Fixing clock tree overload':
[05/31 08:48:35     20s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     20s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     20s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/31 08:48:35     20s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/31 08:48:35     20s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     20s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/31 08:48:35     20s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]     Primary reporting skew group after 'Fixing clock tree overload':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Skew group summary after 'Fixing clock tree overload':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     20s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Approximately balancing paths...
[05/31 08:48:35     20s]     Added 0 buffers.
[05/31 08:48:35     20s]     Clock DAG stats after 'Approximately balancing paths':
[05/31 08:48:35     20s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     20s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     20s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/31 08:48:35     20s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/31 08:48:35     20s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     20s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/31 08:48:35     20s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]     Primary reporting skew group after 'Approximately balancing paths':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Skew group summary after 'Approximately balancing paths':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.765, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.765, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Clock network insertion delays are now [0.765ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     20s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 08:48:35     20s]   Stage::Polishing...
[05/31 08:48:35     20s]   Resynthesising clock tree into netlist...
[05/31 08:48:35     20s]     Reset timing graph...
[05/31 08:48:35     20s] Ignoring AAE DB Resetting ...
[05/31 08:48:35     20s]     Reset timing graph done.
[05/31 08:48:35     20s]   Resynthesising clock tree into netlist done.
[05/31 08:48:35     20s]   Updating congestion map to accurately time the clock tree...
[05/31 08:48:35     20s]     Routing unrouted datapath nets connected to clock instances...
[05/31 08:48:35     20s]       Routed 0 unrouted datapath nets connected to clock instances
[05/31 08:48:35     20s]     Routing unrouted datapath nets connected to clock instances done.
[05/31 08:48:35     20s]     Leaving CCOpt scope - extractRC...
[05/31 08:48:35     20s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/31 08:48:35     20s] Extraction called for design 'msk_modulator_io' of instances=556 and nets=578 using extraction engine 'preRoute' .
[05/31 08:48:35     20s] PreRoute RC Extraction called for design msk_modulator_io.
[05/31 08:48:35     20s] RC Extraction called in multi-corner(2) mode.
[05/31 08:48:35     20s] RCMode: PreRoute
[05/31 08:48:35     20s]       RC Corner Indexes            0       1   
[05/31 08:48:35     20s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 08:48:35     20s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:35     20s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:35     20s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:35     20s] Shrink Factor                : 1.00000
[05/31 08:48:35     20s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 08:48:35     20s] Using capacitance table file ...
[05/31 08:48:35     20s] Updating RC grid for preRoute extraction ...
[05/31 08:48:35     20s] Initializing multi-corner capacitance tables ... 
[05/31 08:48:35     20s] Initializing multi-corner resistance tables ...
[05/31 08:48:35     20s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 861.801M)
[05/31 08:48:35     20s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/31 08:48:35     20s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Updating congestion map to accurately time the clock tree done.
[05/31 08:48:35     20s]   Disconnecting clock tree from netlist...
[05/31 08:48:35     20s]   Disconnecting clock tree from netlist done.
[05/31 08:48:35     20s] End AAE Lib Interpolated Model. (MEM=861.801 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:35     20s]   Clock DAG stats After congestion update:
[05/31 08:48:35     20s]     cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]     cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]     cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]     sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]     wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     20s]     wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     20s]   Clock DAG net violations After congestion update: none
[05/31 08:48:35     20s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/31 08:48:35     20s]     Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]     Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     20s]   Clock DAG library cell distribution After congestion update {count}:
[05/31 08:48:35     20s]      Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]   Primary reporting skew group After congestion update:
[05/31 08:48:35     20s]     skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]   Skew group summary After congestion update:
[05/31 08:48:35     20s]     skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]   Clock network insertion delays are now [0.764ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     20s]   Merging balancing drivers for power...
[05/31 08:48:35     20s]     Tried: 5 Succeeded: 0
[05/31 08:48:35     20s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/31 08:48:35     20s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     20s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     20s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/31 08:48:35     20s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/31 08:48:35     20s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     20s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/31 08:48:35     20s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]     Primary reporting skew group after 'Merging balancing drivers for power':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Skew group summary after 'Merging balancing drivers for power':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Clock network insertion delays are now [0.764ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     20s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Improving clock skew...
[05/31 08:48:35     20s]     Clock DAG stats after 'Improving clock skew':
[05/31 08:48:35     20s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     20s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     20s]     Clock DAG net violations after 'Improving clock skew': none
[05/31 08:48:35     20s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/31 08:48:35     20s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     20s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/31 08:48:35     20s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]     Primary reporting skew group after 'Improving clock skew':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Skew group summary after 'Improving clock skew':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Clock network insertion delays are now [0.764ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     20s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Reducing clock tree power 3...
[05/31 08:48:35     20s]     Initial gate capacitance is (rise=0.358pF fall=0.358pF).
[05/31 08:48:35     20s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:35     20s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/31 08:48:35     20s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     20s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     20s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/31 08:48:35     20s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/31 08:48:35     20s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     20s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/31 08:48:35     20s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]     Primary reporting skew group after 'Reducing clock tree power 3':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Skew group summary after 'Reducing clock tree power 3':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Clock network insertion delays are now [0.764ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     20s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Improving insertion delay...
[05/31 08:48:35     20s]     Clock DAG stats after 'Improving insertion delay':
[05/31 08:48:35     20s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]       wire capacitance : top=0.000pF, trunk=0.129pF, leaf=0.557pF, total=0.686pF
[05/31 08:48:35     20s]       wire lengths     : top=0.000um, trunk=570.225um, leaf=2228.100um, total=2798.325um
[05/31 08:48:35     20s]     Clock DAG net violations after 'Improving insertion delay': none
[05/31 08:48:35     20s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/31 08:48:35     20s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]       Leaf  : target=1.360ns count=3 avg=0.988ns sd=0.053ns min=0.941ns max=1.046ns {3 <= 1.088ns}
[05/31 08:48:35     20s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/31 08:48:35     20s]        Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]     Primary reporting skew group after 'Improving insertion delay':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Skew group summary after 'Improving insertion delay':
[05/31 08:48:35     20s]       skew_group clk/hold_func_mode: insertion delay [min=0.764, max=0.821, avg=0.792, sd=0.019], skew [0.056 vs 0.523, 100% {0.764, 0.821}] (wid=0.026 ws=0.014) (gid=0.798 gs=0.047)
[05/31 08:48:35     20s]     Clock network insertion delays are now [0.764ns, 0.821ns] average 0.792ns std.dev 0.019ns
[05/31 08:48:35     20s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Total capacitance is (rise=1.044pF fall=1.044pF), of which (rise=0.686pF fall=0.686pF) is wire, and (rise=0.358pF fall=0.358pF) is gate.
[05/31 08:48:35     20s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 08:48:35     20s]   Stage::Updating netlist...
[05/31 08:48:35     20s]   Reset timing graph...
[05/31 08:48:35     20s] Ignoring AAE DB Resetting ...
[05/31 08:48:35     20s]   Reset timing graph done.
[05/31 08:48:35     20s]   Setting non-default rules before calling refine place.
[05/31 08:48:35     20s]   Leaving CCOpt scope - ClockRefiner...
[05/31 08:48:35     20s]   Performing Clock Only Refine Place.
[05/31 08:48:35     20s] #spOpts: N=130 
[05/31 08:48:35     20s] *** Starting refinePlace (0:00:20.1 mem=919.0M) ***
[05/31 08:48:35     20s] Total net bbox length = 2.829e+04 (1.501e+04 1.328e+04) (ext = 3.014e+03)
[05/31 08:48:35     20s] Info: 3 insts are soft-fixed.
[05/31 08:48:35     20s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 08:48:35     20s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 08:48:35     20s] Starting refinePlace ...
[05/31 08:48:35     20s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 08:48:35     20s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 919.0MB
[05/31 08:48:35     20s] Statistics of distance of Instance movement in refine placement:
[05/31 08:48:35     20s]   maximum (X+Y) =         0.00 um
[05/31 08:48:35     20s]   mean    (X+Y) =         0.00 um
[05/31 08:48:35     20s] Summary Report:
[05/31 08:48:35     20s] Instances move: 0 (out of 486 movable)
[05/31 08:48:35     20s] Instances flipped: 0
[05/31 08:48:35     20s] Mean displacement: 0.00 um
[05/31 08:48:35     20s] Max displacement: 0.00 um 
[05/31 08:48:35     20s] Total instances moved : 0
[05/31 08:48:35     20s] Total net bbox length = 2.829e+04 (1.501e+04 1.328e+04) (ext = 3.014e+03)
[05/31 08:48:35     20s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 919.0MB
[05/31 08:48:35     20s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=919.0MB) @(0:00:20.1 - 0:00:20.1).
[05/31 08:48:35     20s] *** Finished refinePlace (0:00:20.1 mem=919.0M) ***
[05/31 08:48:35     20s]   Moved 0 and flipped 0 of 85 clock instance(s) during refinement.
[05/31 08:48:35     20s]   The largest move was 0 microns for .
[05/31 08:48:35     20s] Moved 0 and flipped 0 of 3 clock instances (excluding sinks) during refinement
[05/31 08:48:35     20s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/31 08:48:35     20s] Moved 0 and flipped 0 of 82 clock sinks during refinement.
[05/31 08:48:35     20s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/31 08:48:35     20s] #spOpts: N=130 
[05/31 08:48:35     20s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/31 08:48:35     20s]   CCOpt::Phase::eGRPC...
[05/31 08:48:35     20s]   Eagl Post Conditioning loop iteration 0...
[05/31 08:48:35     20s]     Clock implementation routing...
[05/31 08:48:35     20s]       Leaving CCOpt scope - Routing Tools...
[05/31 08:48:35     20s] Net route status summary:
[05/31 08:48:35     20s]   Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:35     20s]   Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:35     20s]       Routing using eGR only...
[05/31 08:48:35     20s]         Early Global Route - eGR only step...
[05/31 08:48:35     20s] (::ccopt::eagl_route_clock_nets): There are 4 for routing of which 4 have one or more a fixed wires.
[05/31 08:48:35     20s] NR earlyGlobal start to route trunk nets
[05/31 08:48:35     20s] [PSP]     Started earlyGlobalRoute kernel
[05/31 08:48:35     20s] [PSP]     Initial Peak syMemory usage = 919.0 MB
[05/31 08:48:35     20s] (I)       Reading DB...
[05/31 08:48:35     20s] (I)       before initializing RouteDB syMemory usage = 919.0 MB
[05/31 08:48:35     20s] (I)       congestionReportName   : 
[05/31 08:48:35     20s] (I)       layerRangeFor2DCongestion : 
[05/31 08:48:35     20s] (I)       buildTerm2TermWires    : 1
[05/31 08:48:35     20s] (I)       doTrackAssignment      : 1
[05/31 08:48:35     20s] (I)       dumpBookshelfFiles     : 0
[05/31 08:48:35     20s] (I)       numThreads             : 1
[05/31 08:48:35     20s] (I)       bufferingAwareRouting  : false
[05/31 08:48:35     20s] [NR-eGR] honorMsvRouteConstraint: false
[05/31 08:48:35     20s] (I)       honorPin               : false
[05/31 08:48:35     20s] (I)       honorPinGuide          : true
[05/31 08:48:35     20s] (I)       honorPartition         : false
[05/31 08:48:35     20s] (I)       allowPartitionCrossover: false
[05/31 08:48:35     20s] (I)       honorSingleEntry       : true
[05/31 08:48:35     20s] (I)       honorSingleEntryStrong : true
[05/31 08:48:35     20s] (I)       handleViaSpacingRule   : false
[05/31 08:48:35     20s] (I)       handleEolSpacingRule   : true
[05/31 08:48:35     20s] (I)       PDConstraint           : none
[05/31 08:48:35     20s] (I)       expBetterNDRHandling   : true
[05/31 08:48:35     20s] [NR-eGR] honorClockSpecNDR      : 0
[05/31 08:48:35     20s] (I)       routingEffortLevel     : 10000
[05/31 08:48:35     20s] (I)       effortLevel            : standard
[05/31 08:48:35     20s] [NR-eGR] minRouteLayer          : 2
[05/31 08:48:35     20s] [NR-eGR] maxRouteLayer          : 127
[05/31 08:48:35     20s] (I)       relaxedTopLayerCeiling : 127
[05/31 08:48:35     20s] (I)       relaxedBottomLayerFloor: 2
[05/31 08:48:35     20s] (I)       numRowsPerGCell        : 1
[05/31 08:48:35     20s] (I)       speedUpLargeDesign     : 0
[05/31 08:48:35     20s] (I)       multiThreadingTA       : 1
[05/31 08:48:35     20s] (I)       blkAwareLayerSwitching : 1
[05/31 08:48:35     20s] (I)       optimizationMode       : false
[05/31 08:48:35     20s] (I)       routeSecondPG          : false
[05/31 08:48:35     20s] (I)       scenicRatioForLayerRelax: 1.25
[05/31 08:48:35     20s] (I)       detourLimitForLayerRelax: 0.00
[05/31 08:48:35     20s] (I)       punchThroughDistance   : 500.00
[05/31 08:48:35     20s] (I)       scenicBound            : 3.00
[05/31 08:48:35     20s] (I)       maxScenicToAvoidBlk    : 100.00
[05/31 08:48:35     20s] (I)       source-to-sink ratio   : 0.30
[05/31 08:48:35     20s] (I)       targetCongestionRatioH : 1.00
[05/31 08:48:35     20s] (I)       targetCongestionRatioV : 1.00
[05/31 08:48:35     20s] (I)       layerCongestionRatio   : 1.00
[05/31 08:48:35     20s] (I)       m1CongestionRatio      : 0.10
[05/31 08:48:35     20s] (I)       m2m3CongestionRatio    : 0.70
[05/31 08:48:35     20s] (I)       localRouteEffort       : 1.00
[05/31 08:48:35     20s] (I)       numSitesBlockedByOneVia: 8.00
[05/31 08:48:35     20s] (I)       supplyScaleFactorH     : 1.00
[05/31 08:48:35     20s] (I)       supplyScaleFactorV     : 1.00
[05/31 08:48:35     20s] (I)       highlight3DOverflowFactor: 0.00
[05/31 08:48:35     20s] (I)       doubleCutViaModelingRatio: 0.00
[05/31 08:48:35     20s] (I)       routeVias              : 
[05/31 08:48:35     20s] (I)       readTROption           : true
[05/31 08:48:35     20s] (I)       extraSpacingFactor     : 1.00
[05/31 08:48:35     20s] [NR-eGR] numTracksPerClockWire  : 0
[05/31 08:48:35     20s] (I)       routeSelectedNetsOnly  : true
[05/31 08:48:35     20s] (I)       clkNetUseMaxDemand     : false
[05/31 08:48:35     20s] (I)       extraDemandForClocks   : 0
[05/31 08:48:35     20s] (I)       steinerRemoveLayers    : false
[05/31 08:48:35     20s] (I)       demoteLayerScenicScale : 1.00
[05/31 08:48:35     20s] (I)       nonpreferLayerCostScale : 100.00
[05/31 08:48:35     20s] (I)       similarTopologyRoutingFast : false
[05/31 08:48:35     20s] (I)       spanningTreeRefinement : true
[05/31 08:48:35     20s] (I)       spanningTreeRefinementAlpha : 0.50
[05/31 08:48:35     20s] (I)       starting read tracks
[05/31 08:48:35     20s] (I)       build grid graph
[05/31 08:48:35     20s] (I)       build grid graph start
[05/31 08:48:35     20s] [NR-eGR] Layer1 has no routable track
[05/31 08:48:35     20s] [NR-eGR] Layer2 has single uniform track structure
[05/31 08:48:35     20s] [NR-eGR] Layer3 has single uniform track structure
[05/31 08:48:35     20s] [NR-eGR] Layer4 has single uniform track structure
[05/31 08:48:35     20s] (I)       build grid graph end
[05/31 08:48:35     20s] (I)       numViaLayers=4
[05/31 08:48:35     20s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:35     20s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:35     20s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:35     20s] (I)       end build via table
[05/31 08:48:35     20s] [NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=78 numBumpBlks=0 numBoundaryFakeBlks=0
[05/31 08:48:35     20s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/31 08:48:35     20s] (I)       readDataFromPlaceDB
[05/31 08:48:35     20s] (I)       Read net information..
[05/31 08:48:35     20s] [NR-eGR] Read numTotalNets=570  numIgnoredNets=569
[05/31 08:48:35     20s] (I)       Read testcase time = 0.000 seconds
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] (I)       read default dcut vias
[05/31 08:48:35     20s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:35     20s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:35     20s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:35     20s] (I)       build grid graph start
[05/31 08:48:35     20s] (I)       build grid graph end
[05/31 08:48:35     20s] (I)       Model blockage into capacity
[05/31 08:48:35     20s] (I)       Read numBlocks=590  numPreroutedWires=0  numCapScreens=0
[05/31 08:48:35     20s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/31 08:48:35     20s] (I)       blocked area on Layer2 : 1555488960000  (112.90%)
[05/31 08:48:35     20s] (I)       blocked area on Layer3 : 1842801060000  (133.75%)
[05/31 08:48:35     20s] (I)       blocked area on Layer4 : 1042784830000  (75.69%)
[05/31 08:48:35     20s] (I)       Modeling time = 0.000 seconds
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] (I)       Moved 0 terms for better access 
[05/31 08:48:35     20s] (I)       Number of ignored nets = 0
[05/31 08:48:35     20s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of clock nets = 4.  Ignored: No
[05/31 08:48:35     20s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of special nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/31 08:48:35     20s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/31 08:48:35     20s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[05/31 08:48:35     20s] (I)       Before initializing earlyGlobalRoute syMemory usage = 919.0 MB
[05/31 08:48:35     20s] (I)       Ndr track 0 does not exist
[05/31 08:48:35     20s] (I)       Ndr track 0 does not exist
[05/31 08:48:35     20s] (I)       Layer1  viaCost=200.00
[05/31 08:48:35     20s] (I)       Layer2  viaCost=100.00
[05/31 08:48:35     20s] (I)       Layer3  viaCost=200.00
[05/31 08:48:35     20s] (I)       ---------------------Grid Graph Info--------------------
[05/31 08:48:35     20s] (I)       routing area        :  (0, 0) - (1180400, 1167200)
[05/31 08:48:35     20s] (I)       core area           :  (422800, 421200) - (758800, 746200)
[05/31 08:48:35     20s] (I)       Site Width          :  1400  (dbu)
[05/31 08:48:35     20s] (I)       Row Height          : 13000  (dbu)
[05/31 08:48:35     20s] (I)       GCell Width         : 13000  (dbu)
[05/31 08:48:35     20s] (I)       GCell Height        : 13000  (dbu)
[05/31 08:48:35     20s] (I)       grid                :    91    90     4
[05/31 08:48:35     20s] (I)       vertical capacity   :     0 13000     0 13000
[05/31 08:48:35     20s] (I)       horizontal capacity :     0     0 13000     0
[05/31 08:48:35     20s] (I)       Default wire width  :   500   600   600   600
[05/31 08:48:35     20s] (I)       Default wire space  :   450   500   500   600
[05/31 08:48:35     20s] (I)       Default pitch size  :   950  1400  1300  1400
[05/31 08:48:35     20s] (I)       First Track Coord   :     0   700  1300   700
[05/31 08:48:35     20s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[05/31 08:48:35     20s] (I)       Total num of tracks :     0   843   897   843
[05/31 08:48:35     20s] (I)       Num of masks        :     1     1     1     1
[05/31 08:48:35     20s] (I)       Num of trim masks   :     0     0     0     0
[05/31 08:48:35     20s] (I)       --------------------------------------------------------
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] [NR-eGR] ============ Routing rule table ============
[05/31 08:48:35     20s] [NR-eGR] Rule id 0. Nets 1 
[05/31 08:48:35     20s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/31 08:48:35     20s] [NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[05/31 08:48:35     20s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[05/31 08:48:35     20s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] [NR-eGR] Rule id 1. Nets 0 
[05/31 08:48:35     20s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/31 08:48:35     20s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[05/31 08:48:35     20s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] [NR-eGR] ========================================
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       After initializing earlyGlobalRoute syMemory usage = 919.0 MB
[05/31 08:48:35     20s] (I)       Loading and dumping file time : 0.01 seconds
[05/31 08:48:35     20s] (I)       ============= Initialization =============
[05/31 08:48:35     20s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[05/31 08:48:35     20s] (I)       totalPins=4  totalGlobalPin=4 (100.00%)
[05/31 08:48:35     20s] (I)       total 2D Cap : 37266 = (19088 H, 18178 V)
[05/31 08:48:35     20s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[05/31 08:48:35     20s] (I)       ============  Phase 1a Route ============
[05/31 08:48:35     20s] (I)       Phase 1a runs 0.00 seconds
[05/31 08:48:35     20s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1b Route ============
[05/31 08:48:35     20s] (I)       Phase 1b runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.720000e+02um
[05/31 08:48:35     20s] (I)       ============  Phase 1c Route ============
[05/31 08:48:35     20s] (I)       Level2 Grid: 19 x 18
[05/31 08:48:35     20s] (I)       Phase 1c runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1d Route ============
[05/31 08:48:35     20s] (I)       Phase 1d runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1e Route ============
[05/31 08:48:35     20s] (I)       Phase 1e runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.720000e+02um
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       ============  Phase 1f Route ============
[05/31 08:48:35     20s] (I)       Phase 1f runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1g Route ============
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 
[05/31 08:48:35     20s] (I)       Phase 1l runs 0.00 seconds
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/31 08:48:35     20s] [NR-eGR]                OverCon            
[05/31 08:48:35     20s] [NR-eGR]                 #Gcell     %Gcell
[05/31 08:48:35     20s] [NR-eGR] Layer              (0)    OverCon 
[05/31 08:48:35     20s] [NR-eGR] ------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] ------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       Total Global Routing Runtime: 0.01 seconds
[05/31 08:48:35     20s] (I)       total 2D Cap : 57590 = (20937 H, 36653 V)
[05/31 08:48:35     20s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/31 08:48:35     20s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/31 08:48:35     20s] (I)       ============= track Assignment ============
[05/31 08:48:35     20s] (I)       extract Global 3D Wires
[05/31 08:48:35     20s] (I)       Extract Global WL : time=0.00
[05/31 08:48:35     20s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[05/31 08:48:35     20s] (I)       Initialization real time=0.00 seconds
[05/31 08:48:35     20s] (I)       Run single-thread track assignment
[05/31 08:48:35     20s] (I)       merging nets...
[05/31 08:48:35     20s] (I)       merging nets done
[05/31 08:48:35     20s] (I)       Kernel real time=0.00 seconds
[05/31 08:48:35     20s] (I)       End Greedy Track Assignment
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1577
[05/31 08:48:35     20s] [NR-eGR] Layer2(MET2)(V) length: 1.437055e+04um, number of vias: 2167
[05/31 08:48:35     20s] [NR-eGR] Layer3(MET3)(H) length: 1.593480e+04um, number of vias: 20
[05/31 08:48:35     20s] [NR-eGR] Layer4(MET4)(V) length: 7.191500e+02um, number of vias: 0
[05/31 08:48:35     20s] [NR-eGR] Total length: 3.102450e+04um, number of vias: 3764
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total clock nets wire length: 5.716750e+02um 
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Report for selected net(s) only.
[05/31 08:48:35     20s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 3
[05/31 08:48:35     20s] [NR-eGR] Layer2(MET2)(V) length: 1.720250e+02um, number of vias: 4
[05/31 08:48:35     20s] [NR-eGR] Layer3(MET3)(H) length: 2.408000e+02um, number of vias: 2
[05/31 08:48:35     20s] [NR-eGR] Layer4(MET4)(V) length: 1.588500e+02um, number of vias: 0
[05/31 08:48:35     20s] [NR-eGR] Total length: 5.716750e+02um, number of vias: 9
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total routed clock nets wire length: 5.716750e+02um, number of vias: 9
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] End Peak syMemory usage = 859.8 MB
[05/31 08:48:35     20s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[05/31 08:48:35     20s] NR earlyGlobal start to route leaf nets
[05/31 08:48:35     20s] [NR-eGR] Started earlyGlobalRoute kernel
[05/31 08:48:35     20s] [NR-eGR] Initial Peak syMemory usage = 859.8 MB
[05/31 08:48:35     20s] (I)       Reading DB...
[05/31 08:48:35     20s] (I)       before initializing RouteDB syMemory usage = 859.8 MB
[05/31 08:48:35     20s] (I)       congestionReportName   : 
[05/31 08:48:35     20s] (I)       layerRangeFor2DCongestion : 
[05/31 08:48:35     20s] (I)       buildTerm2TermWires    : 1
[05/31 08:48:35     20s] (I)       doTrackAssignment      : 1
[05/31 08:48:35     20s] (I)       dumpBookshelfFiles     : 0
[05/31 08:48:35     20s] (I)       numThreads             : 1
[05/31 08:48:35     20s] (I)       bufferingAwareRouting  : false
[05/31 08:48:35     20s] [NR-eGR] honorMsvRouteConstraint: false
[05/31 08:48:35     20s] (I)       honorPin               : false
[05/31 08:48:35     20s] (I)       honorPinGuide          : true
[05/31 08:48:35     20s] (I)       honorPartition         : false
[05/31 08:48:35     20s] (I)       allowPartitionCrossover: false
[05/31 08:48:35     20s] (I)       honorSingleEntry       : true
[05/31 08:48:35     20s] (I)       honorSingleEntryStrong : true
[05/31 08:48:35     20s] (I)       handleViaSpacingRule   : false
[05/31 08:48:35     20s] (I)       handleEolSpacingRule   : true
[05/31 08:48:35     20s] (I)       PDConstraint           : none
[05/31 08:48:35     20s] (I)       expBetterNDRHandling   : true
[05/31 08:48:35     20s] [NR-eGR] honorClockSpecNDR      : 0
[05/31 08:48:35     20s] (I)       routingEffortLevel     : 10000
[05/31 08:48:35     20s] (I)       effortLevel            : standard
[05/31 08:48:35     20s] [NR-eGR] minRouteLayer          : 2
[05/31 08:48:35     20s] [NR-eGR] maxRouteLayer          : 127
[05/31 08:48:35     20s] (I)       relaxedTopLayerCeiling : 127
[05/31 08:48:35     20s] (I)       relaxedBottomLayerFloor: 2
[05/31 08:48:35     20s] (I)       numRowsPerGCell        : 1
[05/31 08:48:35     20s] (I)       speedUpLargeDesign     : 0
[05/31 08:48:35     20s] (I)       multiThreadingTA       : 1
[05/31 08:48:35     20s] (I)       blkAwareLayerSwitching : 1
[05/31 08:48:35     20s] (I)       optimizationMode       : false
[05/31 08:48:35     20s] (I)       routeSecondPG          : false
[05/31 08:48:35     20s] (I)       scenicRatioForLayerRelax: 1.25
[05/31 08:48:35     20s] (I)       detourLimitForLayerRelax: 0.00
[05/31 08:48:35     20s] (I)       punchThroughDistance   : 500.00
[05/31 08:48:35     20s] (I)       scenicBound            : 3.00
[05/31 08:48:35     20s] (I)       maxScenicToAvoidBlk    : 100.00
[05/31 08:48:35     20s] (I)       source-to-sink ratio   : 0.30
[05/31 08:48:35     20s] (I)       targetCongestionRatioH : 1.00
[05/31 08:48:35     20s] (I)       targetCongestionRatioV : 1.00
[05/31 08:48:35     20s] (I)       layerCongestionRatio   : 1.00
[05/31 08:48:35     20s] (I)       m1CongestionRatio      : 0.10
[05/31 08:48:35     20s] (I)       m2m3CongestionRatio    : 0.70
[05/31 08:48:35     20s] (I)       localRouteEffort       : 1.00
[05/31 08:48:35     20s] (I)       numSitesBlockedByOneVia: 8.00
[05/31 08:48:35     20s] (I)       supplyScaleFactorH     : 1.00
[05/31 08:48:35     20s] (I)       supplyScaleFactorV     : 1.00
[05/31 08:48:35     20s] (I)       highlight3DOverflowFactor: 0.00
[05/31 08:48:35     20s] (I)       doubleCutViaModelingRatio: 0.00
[05/31 08:48:35     20s] (I)       routeVias              : 
[05/31 08:48:35     20s] (I)       readTROption           : true
[05/31 08:48:35     20s] (I)       extraSpacingFactor     : 1.00
[05/31 08:48:35     20s] [NR-eGR] numTracksPerClockWire  : 0
[05/31 08:48:35     20s] (I)       routeSelectedNetsOnly  : true
[05/31 08:48:35     20s] (I)       clkNetUseMaxDemand     : false
[05/31 08:48:35     20s] (I)       extraDemandForClocks   : 0
[05/31 08:48:35     20s] (I)       steinerRemoveLayers    : false
[05/31 08:48:35     20s] (I)       demoteLayerScenicScale : 1.00
[05/31 08:48:35     20s] (I)       nonpreferLayerCostScale : 100.00
[05/31 08:48:35     20s] (I)       similarTopologyRoutingFast : false
[05/31 08:48:35     20s] (I)       spanningTreeRefinement : true
[05/31 08:48:35     20s] (I)       spanningTreeRefinementAlpha : 0.50
[05/31 08:48:35     20s] (I)       starting read tracks
[05/31 08:48:35     20s] (I)       build grid graph
[05/31 08:48:35     20s] (I)       build grid graph start
[05/31 08:48:35     20s] [NR-eGR] Layer1 has no routable track
[05/31 08:48:35     20s] [NR-eGR] Layer2 has single uniform track structure
[05/31 08:48:35     20s] [NR-eGR] Layer3 has single uniform track structure
[05/31 08:48:35     20s] [NR-eGR] Layer4 has single uniform track structure
[05/31 08:48:35     20s] (I)       build grid graph end
[05/31 08:48:35     20s] (I)       numViaLayers=4
[05/31 08:48:35     20s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:35     20s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:35     20s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:35     20s] (I)       end build via table
[05/31 08:48:35     20s] [NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=78 numBumpBlks=0 numBoundaryFakeBlks=0
[05/31 08:48:35     20s] [NR-eGR] numPreroutedNet = 1  numPreroutedWires = 12
[05/31 08:48:35     20s] (I)       readDataFromPlaceDB
[05/31 08:48:35     20s] (I)       Read net information..
[05/31 08:48:35     20s] [NR-eGR] Read numTotalNets=570  numIgnoredNets=567
[05/31 08:48:35     20s] (I)       Read testcase time = 0.000 seconds
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] (I)       read default dcut vias
[05/31 08:48:35     20s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:35     20s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:35     20s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:35     20s] (I)       build grid graph start
[05/31 08:48:35     20s] (I)       build grid graph end
[05/31 08:48:35     20s] (I)       Model blockage into capacity
[05/31 08:48:35     20s] (I)       Read numBlocks=590  numPreroutedWires=12  numCapScreens=0
[05/31 08:48:35     20s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/31 08:48:35     20s] (I)       blocked area on Layer2 : 1555488960000  (112.90%)
[05/31 08:48:35     20s] (I)       blocked area on Layer3 : 1842801060000  (133.75%)
[05/31 08:48:35     20s] (I)       blocked area on Layer4 : 1042784830000  (75.69%)
[05/31 08:48:35     20s] (I)       Modeling time = 0.000 seconds
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] (I)       Moved 0 terms for better access 
[05/31 08:48:35     20s] (I)       Number of ignored nets = 1
[05/31 08:48:35     20s] (I)       Number of fixed nets = 1.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of clock nets = 4.  Ignored: No
[05/31 08:48:35     20s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of special nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/31 08:48:35     20s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/31 08:48:35     20s] [NR-eGR] There are 3 clock nets ( 3 with NDR ).
[05/31 08:48:35     20s] (I)       Before initializing earlyGlobalRoute syMemory usage = 859.8 MB
[05/31 08:48:35     20s] (I)       Ndr track 0 does not exist
[05/31 08:48:35     20s] (I)       Ndr track 0 does not exist
[05/31 08:48:35     20s] (I)       Layer1  viaCost=200.00
[05/31 08:48:35     20s] (I)       Layer2  viaCost=100.00
[05/31 08:48:35     20s] (I)       Layer3  viaCost=200.00
[05/31 08:48:35     20s] (I)       ---------------------Grid Graph Info--------------------
[05/31 08:48:35     20s] (I)       routing area        :  (0, 0) - (1180400, 1167200)
[05/31 08:48:35     20s] (I)       core area           :  (422800, 421200) - (758800, 746200)
[05/31 08:48:35     20s] (I)       Site Width          :  1400  (dbu)
[05/31 08:48:35     20s] (I)       Row Height          : 13000  (dbu)
[05/31 08:48:35     20s] (I)       GCell Width         : 13000  (dbu)
[05/31 08:48:35     20s] (I)       GCell Height        : 13000  (dbu)
[05/31 08:48:35     20s] (I)       grid                :    91    90     4
[05/31 08:48:35     20s] (I)       vertical capacity   :     0 13000     0 13000
[05/31 08:48:35     20s] (I)       horizontal capacity :     0     0 13000     0
[05/31 08:48:35     20s] (I)       Default wire width  :   500   600   600   600
[05/31 08:48:35     20s] (I)       Default wire space  :   450   500   500   600
[05/31 08:48:35     20s] (I)       Default pitch size  :   950  1400  1300  1400
[05/31 08:48:35     20s] (I)       First Track Coord   :     0   700  1300   700
[05/31 08:48:35     20s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[05/31 08:48:35     20s] (I)       Total num of tracks :     0   843   897   843
[05/31 08:48:35     20s] (I)       Num of masks        :     1     1     1     1
[05/31 08:48:35     20s] (I)       Num of trim masks   :     0     0     0     0
[05/31 08:48:35     20s] (I)       --------------------------------------------------------
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] [NR-eGR] ============ Routing rule table ============
[05/31 08:48:35     20s] [NR-eGR] Rule id 0. Nets 3 
[05/31 08:48:35     20s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/31 08:48:35     20s] [NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[05/31 08:48:35     20s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[05/31 08:48:35     20s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] [NR-eGR] Rule id 1. Nets 0 
[05/31 08:48:35     20s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/31 08:48:35     20s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[05/31 08:48:35     20s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] [NR-eGR] ========================================
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       After initializing earlyGlobalRoute syMemory usage = 859.8 MB
[05/31 08:48:35     20s] (I)       Loading and dumping file time : 0.00 seconds
[05/31 08:48:35     20s] (I)       ============= Initialization =============
[05/31 08:48:35     20s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[05/31 08:48:35     20s] (I)       totalPins=85  totalGlobalPin=80 (94.12%)
[05/31 08:48:35     20s] (I)       total 2D Cap : 37266 = (19088 H, 18178 V)
[05/31 08:48:35     20s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[05/31 08:48:35     20s] (I)       ============  Phase 1a Route ============
[05/31 08:48:35     20s] (I)       Phase 1a runs 0.00 seconds
[05/31 08:48:35     20s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1b Route ============
[05/31 08:48:35     20s] (I)       Phase 1b runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.197000e+03um
[05/31 08:48:35     20s] (I)       ============  Phase 1c Route ============
[05/31 08:48:35     20s] (I)       Level2 Grid: 19 x 18
[05/31 08:48:35     20s] (I)       Phase 1c runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1d Route ============
[05/31 08:48:35     20s] (I)       Phase 1d runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1e Route ============
[05/31 08:48:35     20s] (I)       Phase 1e runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.197000e+03um
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       ============  Phase 1f Route ============
[05/31 08:48:35     20s] (I)       Phase 1f runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1g Route ============
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=0 
[05/31 08:48:35     20s] (I)       Phase 1l runs 0.00 seconds
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/31 08:48:35     20s] [NR-eGR]                OverCon            
[05/31 08:48:35     20s] [NR-eGR]                 #Gcell     %Gcell
[05/31 08:48:35     20s] [NR-eGR] Layer              (0)    OverCon 
[05/31 08:48:35     20s] [NR-eGR] ------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] ------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       Total Global Routing Runtime: 0.00 seconds
[05/31 08:48:35     20s] (I)       total 2D Cap : 57590 = (20937 H, 36653 V)
[05/31 08:48:35     20s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/31 08:48:35     20s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/31 08:48:35     20s] (I)       ============= track Assignment ============
[05/31 08:48:35     20s] (I)       extract Global 3D Wires
[05/31 08:48:35     20s] (I)       Extract Global WL : time=0.00
[05/31 08:48:35     20s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[05/31 08:48:35     20s] (I)       Initialization real time=0.00 seconds
[05/31 08:48:35     20s] (I)       Run single-thread track assignment
[05/31 08:48:35     20s] (I)       merging nets...
[05/31 08:48:35     20s] (I)       merging nets done
[05/31 08:48:35     20s] (I)       Kernel real time=0.00 seconds
[05/31 08:48:35     20s] (I)       End Greedy Track Assignment
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1662
[05/31 08:48:35     20s] [NR-eGR] Layer2(MET2)(V) length: 1.506345e+04um, number of vias: 2267
[05/31 08:48:35     20s] [NR-eGR] Layer3(MET3)(H) length: 1.703240e+04um, number of vias: 51
[05/31 08:48:35     20s] [NR-eGR] Layer4(MET4)(V) length: 1.185850e+03um, number of vias: 0
[05/31 08:48:35     20s] [NR-eGR] Total length: 3.328170e+04um, number of vias: 3980
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total clock nets wire length: 2.257200e+03um 
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Report for selected net(s) only.
[05/31 08:48:35     20s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 85
[05/31 08:48:35     20s] [NR-eGR] Layer2(MET2)(V) length: 6.929000e+02um, number of vias: 100
[05/31 08:48:35     20s] [NR-eGR] Layer3(MET3)(H) length: 1.097600e+03um, number of vias: 31
[05/31 08:48:35     20s] [NR-eGR] Layer4(MET4)(V) length: 4.667000e+02um, number of vias: 0
[05/31 08:48:35     20s] [NR-eGR] Total length: 2.257200e+03um, number of vias: 216
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total routed clock nets wire length: 2.257200e+03um, number of vias: 216
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] End Peak syMemory usage = 859.8 MB
[05/31 08:48:35     20s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[05/31 08:48:35     20s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 08:48:35     20s] Set FIXED routing status on 4 net(s)
[05/31 08:48:35     20s]       Routing using eGR only done.
[05/31 08:48:35     20s] Net route status summary:
[05/31 08:48:35     20s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:35     20s]   Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] CCOPT: Done with clock implementation routing.
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] #spOpts: N=130 
[05/31 08:48:35     20s] Core basic site is standard
[05/31 08:48:35     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/31 08:48:35     20s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 08:48:35     20s]     Clock implementation routing done.
[05/31 08:48:35     20s]     Leaving CCOpt scope - extractRC...
[05/31 08:48:35     20s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/31 08:48:35     20s] Extraction called for design 'msk_modulator_io' of instances=556 and nets=578 using extraction engine 'preRoute' .
[05/31 08:48:35     20s] PreRoute RC Extraction called for design msk_modulator_io.
[05/31 08:48:35     20s] RC Extraction called in multi-corner(2) mode.
[05/31 08:48:35     20s] RCMode: PreRoute
[05/31 08:48:35     20s]       RC Corner Indexes            0       1   
[05/31 08:48:35     20s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 08:48:35     20s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:35     20s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:35     20s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:35     20s] Shrink Factor                : 1.00000
[05/31 08:48:35     20s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 08:48:35     20s] Using capacitance table file ...
[05/31 08:48:35     20s] Updating RC grid for preRoute extraction ...
[05/31 08:48:35     20s] Initializing multi-corner capacitance tables ... 
[05/31 08:48:35     20s] Initializing multi-corner resistance tables ...
[05/31 08:48:35     20s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 859.754M)
[05/31 08:48:35     20s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/31 08:48:35     20s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]     Calling post conditioning for eGRPC...
[05/31 08:48:35     20s]       eGRPC...
[05/31 08:48:35     20s]         eGRPC active optimizations:
[05/31 08:48:35     20s]          - Move Down
[05/31 08:48:35     20s]          - Downsizing before DRV sizing
[05/31 08:48:35     20s]          - DRV fixing with cell sizing
[05/31 08:48:35     20s]          - Move to fanout
[05/31 08:48:35     20s]          - Cloning
[05/31 08:48:35     20s]         
[05/31 08:48:35     20s]         Currently running CTS, using active skew data
[05/31 08:48:35     20s]         Reset bufferability constraints...
[05/31 08:48:35     20s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/31 08:48:35     20s] End AAE Lib Interpolated Model. (MEM=859.754 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:35     20s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]         Clock DAG stats eGRPC initial state:
[05/31 08:48:35     20s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]           cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]           cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]           sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]           wire capacitance : top=0.000pF, trunk=0.112pF, leaf=0.503pF, total=0.615pF
[05/31 08:48:35     20s]           wire lengths     : top=0.000um, trunk=571.675um, leaf=2257.200um, total=2828.875um
[05/31 08:48:35     20s]         Clock DAG net violations eGRPC initial state: none
[05/31 08:48:35     20s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/31 08:48:35     20s]           Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]           Leaf  : target=1.360ns count=3 avg=0.940ns sd=0.056ns min=0.877ns max=0.986ns {3 <= 1.088ns}
[05/31 08:48:35     20s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/31 08:48:35     20s]            Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]         Primary reporting skew group eGRPC initial state:
[05/31 08:48:35     20s]           skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]         Skew group summary eGRPC initial state:
[05/31 08:48:35     20s]           skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]         Clock network insertion delays are now [0.737ns, 0.795ns] average 0.771ns std.dev 0.019ns
[05/31 08:48:35     20s]         Moving buffers...
[05/31 08:48:35     20s]         Violation analysis...
[05/31 08:48:35     20s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[05/31 08:48:35     20s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]         Clock DAG stats eGRPC after moving buffers:
[05/31 08:48:35     20s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]           cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]           cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]           sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]           wire capacitance : top=0.000pF, trunk=0.112pF, leaf=0.503pF, total=0.615pF
[05/31 08:48:35     20s]           wire lengths     : top=0.000um, trunk=571.675um, leaf=2257.200um, total=2828.875um
[05/31 08:48:35     20s]         Clock DAG net violations eGRPC after moving buffers: none
[05/31 08:48:35     20s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/31 08:48:35     20s]           Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]           Leaf  : target=1.360ns count=3 avg=0.940ns sd=0.056ns min=0.877ns max=0.986ns {3 <= 1.088ns}
[05/31 08:48:35     20s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[05/31 08:48:35     20s]            Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]         Primary reporting skew group eGRPC after moving buffers:
[05/31 08:48:35     20s]           skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]         Skew group summary eGRPC after moving buffers:
[05/31 08:48:35     20s]           skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]         Clock network insertion delays are now [0.737ns, 0.795ns] average 0.771ns std.dev 0.019ns
[05/31 08:48:35     20s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]         Recomputing CTS skew targets...
[05/31 08:48:35     20s]         Resolving skew group constraints...
[05/31 08:48:35     20s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/31 08:48:35     20s]         Resolving skew group constraints done.
[05/31 08:48:35     20s]         Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]         Initial Pass of Downsizing Clock Tree Cells...
[05/31 08:48:35     20s]         Artificially removing long paths...
[05/31 08:48:35     20s]           Artificially shortened 15 long paths. The largest offset applied was 0.005ns
[05/31 08:48:35     20s]           
[05/31 08:48:35     20s]           Skew Group Offsets:
[05/31 08:48:35     20s]           
[05/31 08:48:35     20s]           ------------------------------------------------------------------------------------------------
[05/31 08:48:35     20s]           Skew Group            Num.     Num.       Offset        Max        Previous Max.    Current Max.
[05/31 08:48:35     20s]                                 Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[05/31 08:48:35     20s]           ------------------------------------------------------------------------------------------------
[05/31 08:48:35     20s]           clk/hold_func_mode     82        15        18.293%      0.005ns       0.795ns         0.790ns
[05/31 08:48:35     20s]           ------------------------------------------------------------------------------------------------
[05/31 08:48:35     20s]           
[05/31 08:48:35     20s]           Offsets Histogram:
[05/31 08:48:35     20s]           
[05/31 08:48:35     20s]           -------------------------------
[05/31 08:48:35     20s]           From (ns)    To (ns)      Count
[05/31 08:48:35     20s]           -------------------------------
[05/31 08:48:35     20s]           below          0.000        1
[05/31 08:48:35     20s]             0.000      and above     14
[05/31 08:48:35     20s]           -------------------------------
[05/31 08:48:35     20s]           
[05/31 08:48:35     20s]           Mean=0.002ns Median=0.003ns Std.Dev=0.002ns
[05/31 08:48:35     20s]           
[05/31 08:48:35     20s]           
[05/31 08:48:35     20s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]         Modifying slew-target multiplier from 1 to 0.9
[05/31 08:48:35     20s]         Downsizing prefiltering...
[05/31 08:48:35     20s]         Downsizing prefiltering done.
[05/31 08:48:35     20s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:35     20s]         DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[05/31 08:48:35     20s]         CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 3, unsuccessful: 0, sized: 0
[05/31 08:48:35     20s]         Reverting slew-target multiplier from 0.9 to 1
[05/31 08:48:35     20s]         Reverting Artificially removing long paths...
[05/31 08:48:35     20s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/31 08:48:35     20s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]         Clock DAG stats eGRPC after downsizing:
[05/31 08:48:35     20s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]           cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]           cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]           sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]           wire capacitance : top=0.000pF, trunk=0.112pF, leaf=0.503pF, total=0.615pF
[05/31 08:48:35     20s]           wire lengths     : top=0.000um, trunk=571.675um, leaf=2257.200um, total=2828.875um
[05/31 08:48:35     20s]         Clock DAG net violations eGRPC after downsizing: none
[05/31 08:48:35     20s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/31 08:48:35     20s]           Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]           Leaf  : target=1.360ns count=3 avg=0.940ns sd=0.056ns min=0.877ns max=0.986ns {3 <= 1.088ns}
[05/31 08:48:35     20s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[05/31 08:48:35     20s]            Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]         Primary reporting skew group eGRPC after downsizing:
[05/31 08:48:35     20s]           skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]         Skew group summary eGRPC after downsizing:
[05/31 08:48:35     20s]           skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]         Clock network insertion delays are now [0.737ns, 0.795ns] average 0.771ns std.dev 0.019ns
[05/31 08:48:35     20s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 08:48:35     20s]         Fixing DRVs...
[05/31 08:48:35     20s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:35     20s]         CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/31 08:48:35     20s]         
[05/31 08:48:35     20s]         PRO Statistics: Fix DRVs (cell sizing):
[05/31 08:48:35     20s]         =======================================
[05/31 08:48:35     20s]         
[05/31 08:48:35     20s]         Cell changes by Net Type:
[05/31 08:48:35     20s]         
[05/31 08:48:35     20s]         ---------------------------------------------------------------------------------------------------------
[05/31 08:48:35     20s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/31 08:48:35     20s]         ---------------------------------------------------------------------------------------------------------
[05/31 08:48:35     20s]         top                0            0           0            0                    0                  0
[05/31 08:48:35     20s]         trunk              0            0           0            0                    0                  0
[05/31 08:48:35     20s]         leaf               0            0           0            0                    0                  0
[05/31 08:48:35     20s]         ---------------------------------------------------------------------------------------------------------
[05/31 08:48:35     20s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[05/31 08:48:35     20s]         ---------------------------------------------------------------------------------------------------------
[05/31 08:48:35     20s]         
[05/31 08:48:35     20s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/31 08:48:35     20s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/31 08:48:35     20s]         
[05/31 08:48:35     20s]         Clock DAG stats eGRPC after DRV fixing:
[05/31 08:48:35     20s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]           cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]           cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]           sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]           wire capacitance : top=0.000pF, trunk=0.112pF, leaf=0.503pF, total=0.615pF
[05/31 08:48:35     20s]           wire lengths     : top=0.000um, trunk=571.675um, leaf=2257.200um, total=2828.875um
[05/31 08:48:35     20s]         Clock DAG net violations eGRPC after DRV fixing: none
[05/31 08:48:35     20s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/31 08:48:35     20s]           Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]           Leaf  : target=1.360ns count=3 avg=0.940ns sd=0.056ns min=0.877ns max=0.986ns {3 <= 1.088ns}
[05/31 08:48:35     20s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[05/31 08:48:35     20s]            Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]         Primary reporting skew group eGRPC after DRV fixing:
[05/31 08:48:35     20s]           skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]         Skew group summary eGRPC after DRV fixing:
[05/31 08:48:35     20s]           skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]         Clock network insertion delays are now [0.737ns, 0.795ns] average 0.771ns std.dev 0.019ns
[05/31 08:48:35     20s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] Slew Diagnostics: After DRV fixing
[05/31 08:48:35     20s] ==================================
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] Global Causes:
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] -------------------------------------
[05/31 08:48:35     20s] Cause
[05/31 08:48:35     20s] -------------------------------------
[05/31 08:48:35     20s] DRV fixing with buffering is disabled
[05/31 08:48:35     20s] -------------------------------------
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] Top 5 overslews:
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] ---------------------------------
[05/31 08:48:35     20s] Overslew    Causes    Driving Pin
[05/31 08:48:35     20s] ---------------------------------
[05/31 08:48:35     20s]   (empty table)
[05/31 08:48:35     20s] ---------------------------------
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] -------------------
[05/31 08:48:35     20s] Cause    Occurences
[05/31 08:48:35     20s] -------------------
[05/31 08:48:35     20s]   (empty table)
[05/31 08:48:35     20s] -------------------
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] Violation diagnostics counts from the 0 nodes that have violations:
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] -------------------
[05/31 08:48:35     20s] Cause    Occurences
[05/31 08:48:35     20s] -------------------
[05/31 08:48:35     20s]   (empty table)
[05/31 08:48:35     20s] -------------------
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s]         Reconnecting optimized routes...
[05/31 08:48:35     20s]         Reset timing graph...
[05/31 08:48:35     20s] Ignoring AAE DB Resetting ...
[05/31 08:48:35     20s]         Reset timing graph done.
[05/31 08:48:35     20s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]         Violation analysis...
[05/31 08:48:35     20s]         Analysising clock tree DRVs: End AAE Lib Interpolated Model. (MEM=916.988 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:35     20s] Analysising clock tree DRVs: Done
[05/31 08:48:35     20s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]         Reset timing graph...
[05/31 08:48:35     20s] Ignoring AAE DB Resetting ...
[05/31 08:48:35     20s]         Reset timing graph done.
[05/31 08:48:35     20s]         Set dirty flag on 3 insts, 6 nets
[05/31 08:48:35     20s]       eGRPC done.
[05/31 08:48:35     20s]     Calling post conditioning for eGRPC done.
[05/31 08:48:35     20s]   Eagl Post Conditioning loop iteration 0 done.
[05/31 08:48:35     20s]   Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
[05/31 08:48:35     20s]   Leaving CCOpt scope - ClockRefiner...
[05/31 08:48:35     20s]   Performing Single Pass Refine Place.
[05/31 08:48:35     20s] #spOpts: N=130 
[05/31 08:48:35     20s] *** Starting refinePlace (0:00:20.4 mem=917.0M) ***
[05/31 08:48:35     20s] Total net bbox length = 2.829e+04 (1.501e+04 1.328e+04) (ext = 3.014e+03)
[05/31 08:48:35     20s] Info: 3 insts are soft-fixed.
[05/31 08:48:35     20s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 08:48:35     20s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 08:48:35     20s] Starting refinePlace ...
[05/31 08:48:35     20s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[05/31 08:48:35     20s] Density distribution unevenness ratio = 2.837%
[05/31 08:48:35     20s]   Spread Effort: high, standalone mode, useDDP on.
[05/31 08:48:35     20s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=917.0MB) @(0:00:20.4 - 0:00:20.4).
[05/31 08:48:35     20s] Move report: preRPlace moves 1 insts, mean move: 1.40 um, max move: 1.40 um
[05/31 08:48:35     20s] 	Max move on inst (t_op/U422): (628.60, 720.20) --> (630.00, 720.20)
[05/31 08:48:35     20s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: NOR21
[05/31 08:48:35     20s] 	Violation at original loc: Placement Blockage Violation
[05/31 08:48:35     20s] wireLenOptFixPriorityInst 82 inst fixed
[05/31 08:48:35     20s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 08:48:35     20s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=917.0MB) @(0:00:20.4 - 0:00:20.4).
[05/31 08:48:35     20s] Move report: Detail placement moves 1 insts, mean move: 1.40 um, max move: 1.40 um
[05/31 08:48:35     20s] 	Max move on inst (t_op/U422): (628.60, 720.20) --> (630.00, 720.20)
[05/31 08:48:35     20s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 917.0MB
[05/31 08:48:35     20s] Statistics of distance of Instance movement in refine placement:
[05/31 08:48:35     20s]   maximum (X+Y) =         1.40 um
[05/31 08:48:35     20s]   inst (t_op/U422) with max move: (628.6, 720.2) -> (630, 720.2)
[05/31 08:48:35     20s]   mean    (X+Y) =         1.40 um
[05/31 08:48:35     20s] Summary Report:
[05/31 08:48:35     20s] Instances move: 1 (out of 486 movable)
[05/31 08:48:35     20s] Instances flipped: 0
[05/31 08:48:35     20s] Mean displacement: 1.40 um
[05/31 08:48:35     20s] Max displacement: 1.40 um (Instance: t_op/U422) (628.6, 720.2) -> (630, 720.2)
[05/31 08:48:35     20s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: NOR21
[05/31 08:48:35     20s] 	Violation at original loc: Placement Blockage Violation
[05/31 08:48:35     20s] Total instances moved : 1
[05/31 08:48:35     20s] Total net bbox length = 2.829e+04 (1.501e+04 1.328e+04) (ext = 3.014e+03)
[05/31 08:48:35     20s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 917.0MB
[05/31 08:48:35     20s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=917.0MB) @(0:00:20.4 - 0:00:20.4).
[05/31 08:48:35     20s] *** Finished refinePlace (0:00:20.4 mem=917.0M) ***
[05/31 08:48:35     20s]   Moved 0 and flipped 0 of 85 clock instance(s) during refinement.
[05/31 08:48:35     20s]   The largest move was 0 microns for .
[05/31 08:48:35     20s] Moved 0 and flipped 0 of 3 clock instances (excluding sinks) during refinement
[05/31 08:48:35     20s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/31 08:48:35     20s] Moved 0 and flipped 0 of 82 clock sinks during refinement.
[05/31 08:48:35     20s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/31 08:48:35     20s] #spOpts: N=130 
[05/31 08:48:35     20s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/31 08:48:35     20s]   CCOpt::Phase::Routing...
[05/31 08:48:35     20s]   Update timing and DAG stats before routing clock trees...
[05/31 08:48:35     20s] End AAE Lib Interpolated Model. (MEM=916.988 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:35     20s]   Clock DAG stats before routing clock trees:
[05/31 08:48:35     20s]     cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:35     20s]     cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:35     20s]     cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:35     20s]     sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:35     20s]     wire capacitance : top=0.000pF, trunk=0.112pF, leaf=0.503pF, total=0.615pF
[05/31 08:48:35     20s]     wire lengths     : top=0.000um, trunk=571.675um, leaf=2257.200um, total=2828.875um
[05/31 08:48:35     20s]   Clock DAG net violations before routing clock trees: none
[05/31 08:48:35     20s]   Clock DAG primary half-corner transition distribution before routing clock trees:
[05/31 08:48:35     20s]     Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:35     20s]     Leaf  : target=1.360ns count=3 avg=0.940ns sd=0.056ns min=0.877ns max=0.986ns {3 <= 1.088ns}
[05/31 08:48:35     20s]   Clock DAG library cell distribution before routing clock trees {count}:
[05/31 08:48:35     20s]      Bufs: CLKBU8: 3 
[05/31 08:48:35     20s]   Primary reporting skew group before routing clock trees:
[05/31 08:48:35     20s]     skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]   Skew group summary before routing clock trees:
[05/31 08:48:35     20s]     skew_group clk/hold_func_mode: insertion delay [min=0.737, max=0.795, avg=0.771, sd=0.019], skew [0.058 vs 0.523, 100% {0.737, 0.795}] (wid=0.025 ws=0.013) (gid=0.772 gs=0.048)
[05/31 08:48:35     20s]   Clock network insertion delays are now [0.737ns, 0.795ns] average 0.771ns std.dev 0.019ns
[05/31 08:48:35     20s]   Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:35     20s]   Clock implementation routing...
[05/31 08:48:35     20s]     Leaving CCOpt scope - Routing Tools...
[05/31 08:48:35     20s] Net route status summary:
[05/31 08:48:35     20s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:35     20s]   Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:35     20s]     Routing using eGR in eGR->NR Step...
[05/31 08:48:35     20s]       Early Global Route - eGR->NR step...
[05/31 08:48:35     20s] (::ccopt::eagl_route_clock_nets): There are 4 for routing of which 4 have one or more a fixed wires.
[05/31 08:48:35     20s] NR earlyGlobal start to route trunk nets
[05/31 08:48:35     20s] [PSP]     Started earlyGlobalRoute kernel
[05/31 08:48:35     20s] [PSP]     Initial Peak syMemory usage = 917.0 MB
[05/31 08:48:35     20s] (I)       Reading DB...
[05/31 08:48:35     20s] (I)       before initializing RouteDB syMemory usage = 917.0 MB
[05/31 08:48:35     20s] (I)       congestionReportName   : 
[05/31 08:48:35     20s] (I)       layerRangeFor2DCongestion : 
[05/31 08:48:35     20s] (I)       buildTerm2TermWires    : 1
[05/31 08:48:35     20s] (I)       doTrackAssignment      : 1
[05/31 08:48:35     20s] (I)       dumpBookshelfFiles     : 0
[05/31 08:48:35     20s] (I)       numThreads             : 1
[05/31 08:48:35     20s] (I)       bufferingAwareRouting  : false
[05/31 08:48:35     20s] [NR-eGR] honorMsvRouteConstraint: false
[05/31 08:48:35     20s] (I)       honorPin               : false
[05/31 08:48:35     20s] (I)       honorPinGuide          : true
[05/31 08:48:35     20s] (I)       honorPartition         : false
[05/31 08:48:35     20s] (I)       allowPartitionCrossover: false
[05/31 08:48:35     20s] (I)       honorSingleEntry       : true
[05/31 08:48:35     20s] (I)       honorSingleEntryStrong : true
[05/31 08:48:35     20s] (I)       handleViaSpacingRule   : false
[05/31 08:48:35     20s] (I)       handleEolSpacingRule   : true
[05/31 08:48:35     20s] (I)       PDConstraint           : none
[05/31 08:48:35     20s] (I)       expBetterNDRHandling   : true
[05/31 08:48:35     20s] [NR-eGR] honorClockSpecNDR      : 0
[05/31 08:48:35     20s] (I)       routingEffortLevel     : 10000
[05/31 08:48:35     20s] (I)       effortLevel            : standard
[05/31 08:48:35     20s] [NR-eGR] minRouteLayer          : 2
[05/31 08:48:35     20s] [NR-eGR] maxRouteLayer          : 127
[05/31 08:48:35     20s] (I)       relaxedTopLayerCeiling : 127
[05/31 08:48:35     20s] (I)       relaxedBottomLayerFloor: 2
[05/31 08:48:35     20s] (I)       numRowsPerGCell        : 1
[05/31 08:48:35     20s] (I)       speedUpLargeDesign     : 0
[05/31 08:48:35     20s] (I)       multiThreadingTA       : 1
[05/31 08:48:35     20s] (I)       blkAwareLayerSwitching : 1
[05/31 08:48:35     20s] (I)       optimizationMode       : false
[05/31 08:48:35     20s] (I)       routeSecondPG          : false
[05/31 08:48:35     20s] (I)       scenicRatioForLayerRelax: 1.25
[05/31 08:48:35     20s] (I)       detourLimitForLayerRelax: 0.00
[05/31 08:48:35     20s] (I)       punchThroughDistance   : 500.00
[05/31 08:48:35     20s] (I)       scenicBound            : 3.00
[05/31 08:48:35     20s] (I)       maxScenicToAvoidBlk    : 100.00
[05/31 08:48:35     20s] (I)       source-to-sink ratio   : 0.30
[05/31 08:48:35     20s] (I)       targetCongestionRatioH : 1.00
[05/31 08:48:35     20s] (I)       targetCongestionRatioV : 1.00
[05/31 08:48:35     20s] (I)       layerCongestionRatio   : 1.00
[05/31 08:48:35     20s] (I)       m1CongestionRatio      : 0.10
[05/31 08:48:35     20s] (I)       m2m3CongestionRatio    : 0.70
[05/31 08:48:35     20s] (I)       localRouteEffort       : 1.00
[05/31 08:48:35     20s] (I)       numSitesBlockedByOneVia: 8.00
[05/31 08:48:35     20s] (I)       supplyScaleFactorH     : 1.00
[05/31 08:48:35     20s] (I)       supplyScaleFactorV     : 1.00
[05/31 08:48:35     20s] (I)       highlight3DOverflowFactor: 0.00
[05/31 08:48:35     20s] (I)       doubleCutViaModelingRatio: 0.00
[05/31 08:48:35     20s] (I)       routeVias              : 
[05/31 08:48:35     20s] (I)       readTROption           : true
[05/31 08:48:35     20s] (I)       extraSpacingFactor     : 1.00
[05/31 08:48:35     20s] [NR-eGR] numTracksPerClockWire  : 0
[05/31 08:48:35     20s] (I)       routeSelectedNetsOnly  : true
[05/31 08:48:35     20s] (I)       clkNetUseMaxDemand     : false
[05/31 08:48:35     20s] (I)       extraDemandForClocks   : 0
[05/31 08:48:35     20s] (I)       steinerRemoveLayers    : false
[05/31 08:48:35     20s] (I)       demoteLayerScenicScale : 1.00
[05/31 08:48:35     20s] (I)       nonpreferLayerCostScale : 100.00
[05/31 08:48:35     20s] (I)       similarTopologyRoutingFast : false
[05/31 08:48:35     20s] (I)       spanningTreeRefinement : true
[05/31 08:48:35     20s] (I)       spanningTreeRefinementAlpha : 0.50
[05/31 08:48:35     20s] (I)       starting read tracks
[05/31 08:48:35     20s] (I)       build grid graph
[05/31 08:48:35     20s] (I)       build grid graph start
[05/31 08:48:35     20s] [NR-eGR] Layer1 has no routable track
[05/31 08:48:35     20s] [NR-eGR] Layer2 has single uniform track structure
[05/31 08:48:35     20s] [NR-eGR] Layer3 has single uniform track structure
[05/31 08:48:35     20s] [NR-eGR] Layer4 has single uniform track structure
[05/31 08:48:35     20s] (I)       build grid graph end
[05/31 08:48:35     20s] (I)       numViaLayers=4
[05/31 08:48:35     20s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:35     20s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:35     20s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:35     20s] (I)       end build via table
[05/31 08:48:35     20s] [NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=78 numBumpBlks=0 numBoundaryFakeBlks=0
[05/31 08:48:35     20s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/31 08:48:35     20s] (I)       readDataFromPlaceDB
[05/31 08:48:35     20s] (I)       Read net information..
[05/31 08:48:35     20s] [NR-eGR] Read numTotalNets=570  numIgnoredNets=569
[05/31 08:48:35     20s] (I)       Read testcase time = 0.000 seconds
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] (I)       read default dcut vias
[05/31 08:48:35     20s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:35     20s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:35     20s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:35     20s] (I)       build grid graph start
[05/31 08:48:35     20s] (I)       build grid graph end
[05/31 08:48:35     20s] (I)       Model blockage into capacity
[05/31 08:48:35     20s] (I)       Read numBlocks=590  numPreroutedWires=0  numCapScreens=0
[05/31 08:48:35     20s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/31 08:48:35     20s] (I)       blocked area on Layer2 : 1555488960000  (112.90%)
[05/31 08:48:35     20s] (I)       blocked area on Layer3 : 1842801060000  (133.75%)
[05/31 08:48:35     20s] (I)       blocked area on Layer4 : 1042784830000  (75.69%)
[05/31 08:48:35     20s] (I)       Modeling time = 0.000 seconds
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] (I)       Moved 0 terms for better access 
[05/31 08:48:35     20s] (I)       Number of ignored nets = 0
[05/31 08:48:35     20s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of clock nets = 4.  Ignored: No
[05/31 08:48:35     20s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of special nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/31 08:48:35     20s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/31 08:48:35     20s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[05/31 08:48:35     20s] (I)       Before initializing earlyGlobalRoute syMemory usage = 917.0 MB
[05/31 08:48:35     20s] (I)       Ndr track 0 does not exist
[05/31 08:48:35     20s] (I)       Ndr track 0 does not exist
[05/31 08:48:35     20s] (I)       Layer1  viaCost=200.00
[05/31 08:48:35     20s] (I)       Layer2  viaCost=100.00
[05/31 08:48:35     20s] (I)       Layer3  viaCost=200.00
[05/31 08:48:35     20s] (I)       ---------------------Grid Graph Info--------------------
[05/31 08:48:35     20s] (I)       routing area        :  (0, 0) - (1180400, 1167200)
[05/31 08:48:35     20s] (I)       core area           :  (422800, 421200) - (758800, 746200)
[05/31 08:48:35     20s] (I)       Site Width          :  1400  (dbu)
[05/31 08:48:35     20s] (I)       Row Height          : 13000  (dbu)
[05/31 08:48:35     20s] (I)       GCell Width         : 13000  (dbu)
[05/31 08:48:35     20s] (I)       GCell Height        : 13000  (dbu)
[05/31 08:48:35     20s] (I)       grid                :    91    90     4
[05/31 08:48:35     20s] (I)       vertical capacity   :     0 13000     0 13000
[05/31 08:48:35     20s] (I)       horizontal capacity :     0     0 13000     0
[05/31 08:48:35     20s] (I)       Default wire width  :   500   600   600   600
[05/31 08:48:35     20s] (I)       Default wire space  :   450   500   500   600
[05/31 08:48:35     20s] (I)       Default pitch size  :   950  1400  1300  1400
[05/31 08:48:35     20s] (I)       First Track Coord   :     0   700  1300   700
[05/31 08:48:35     20s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[05/31 08:48:35     20s] (I)       Total num of tracks :     0   843   897   843
[05/31 08:48:35     20s] (I)       Num of masks        :     1     1     1     1
[05/31 08:48:35     20s] (I)       Num of trim masks   :     0     0     0     0
[05/31 08:48:35     20s] (I)       --------------------------------------------------------
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] [NR-eGR] ============ Routing rule table ============
[05/31 08:48:35     20s] [NR-eGR] Rule id 0. Nets 1 
[05/31 08:48:35     20s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/31 08:48:35     20s] [NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[05/31 08:48:35     20s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[05/31 08:48:35     20s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] [NR-eGR] Rule id 1. Nets 0 
[05/31 08:48:35     20s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/31 08:48:35     20s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[05/31 08:48:35     20s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] [NR-eGR] ========================================
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       After initializing earlyGlobalRoute syMemory usage = 917.0 MB
[05/31 08:48:35     20s] (I)       Loading and dumping file time : 0.01 seconds
[05/31 08:48:35     20s] (I)       ============= Initialization =============
[05/31 08:48:35     20s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[05/31 08:48:35     20s] (I)       totalPins=4  totalGlobalPin=4 (100.00%)
[05/31 08:48:35     20s] (I)       total 2D Cap : 37266 = (19088 H, 18178 V)
[05/31 08:48:35     20s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[05/31 08:48:35     20s] (I)       ============  Phase 1a Route ============
[05/31 08:48:35     20s] (I)       Phase 1a runs 0.00 seconds
[05/31 08:48:35     20s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1b Route ============
[05/31 08:48:35     20s] (I)       Phase 1b runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.720000e+02um
[05/31 08:48:35     20s] (I)       ============  Phase 1c Route ============
[05/31 08:48:35     20s] (I)       Level2 Grid: 19 x 18
[05/31 08:48:35     20s] (I)       Phase 1c runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1d Route ============
[05/31 08:48:35     20s] (I)       Phase 1d runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1e Route ============
[05/31 08:48:35     20s] (I)       Phase 1e runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.720000e+02um
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       ============  Phase 1f Route ============
[05/31 08:48:35     20s] (I)       Phase 1f runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1g Route ============
[05/31 08:48:35     20s] (I)       Usage: 44 = (18 H, 26 V) = (0.09% H, 0.14% V) = (2.340e+02um H, 3.380e+02um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 
[05/31 08:48:35     20s] (I)       Phase 1l runs 0.00 seconds
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/31 08:48:35     20s] [NR-eGR]                OverCon            
[05/31 08:48:35     20s] [NR-eGR]                 #Gcell     %Gcell
[05/31 08:48:35     20s] [NR-eGR] Layer              (0)    OverCon 
[05/31 08:48:35     20s] [NR-eGR] ------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] ------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       Total Global Routing Runtime: 0.01 seconds
[05/31 08:48:35     20s] (I)       total 2D Cap : 57590 = (20937 H, 36653 V)
[05/31 08:48:35     20s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/31 08:48:35     20s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/31 08:48:35     20s] (I)       ============= track Assignment ============
[05/31 08:48:35     20s] (I)       extract Global 3D Wires
[05/31 08:48:35     20s] (I)       Extract Global WL : time=0.00
[05/31 08:48:35     20s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[05/31 08:48:35     20s] (I)       Initialization real time=0.00 seconds
[05/31 08:48:35     20s] (I)       Run single-thread track assignment
[05/31 08:48:35     20s] (I)       merging nets...
[05/31 08:48:35     20s] (I)       merging nets done
[05/31 08:48:35     20s] (I)       Kernel real time=0.00 seconds
[05/31 08:48:35     20s] (I)       End Greedy Track Assignment
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1577
[05/31 08:48:35     20s] [NR-eGR] Layer2(MET2)(V) length: 1.437055e+04um, number of vias: 2167
[05/31 08:48:35     20s] [NR-eGR] Layer3(MET3)(H) length: 1.593480e+04um, number of vias: 20
[05/31 08:48:35     20s] [NR-eGR] Layer4(MET4)(V) length: 7.191500e+02um, number of vias: 0
[05/31 08:48:35     20s] [NR-eGR] Total length: 3.102450e+04um, number of vias: 3764
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total clock nets wire length: 5.716750e+02um 
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Report for selected net(s) only.
[05/31 08:48:35     20s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 3
[05/31 08:48:35     20s] [NR-eGR] Layer2(MET2)(V) length: 1.720250e+02um, number of vias: 4
[05/31 08:48:35     20s] [NR-eGR] Layer3(MET3)(H) length: 2.408000e+02um, number of vias: 2
[05/31 08:48:35     20s] [NR-eGR] Layer4(MET4)(V) length: 1.588500e+02um, number of vias: 0
[05/31 08:48:35     20s] [NR-eGR] Total length: 5.716750e+02um, number of vias: 9
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total routed clock nets wire length: 5.716750e+02um, number of vias: 9
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] End Peak syMemory usage = 859.8 MB
[05/31 08:48:35     20s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[05/31 08:48:35     20s] NR earlyGlobal start to route leaf nets
[05/31 08:48:35     20s] [NR-eGR] Started earlyGlobalRoute kernel
[05/31 08:48:35     20s] [NR-eGR] Initial Peak syMemory usage = 859.8 MB
[05/31 08:48:35     20s] (I)       Reading DB...
[05/31 08:48:35     20s] (I)       before initializing RouteDB syMemory usage = 859.8 MB
[05/31 08:48:35     20s] (I)       congestionReportName   : 
[05/31 08:48:35     20s] (I)       layerRangeFor2DCongestion : 
[05/31 08:48:35     20s] (I)       buildTerm2TermWires    : 1
[05/31 08:48:35     20s] (I)       doTrackAssignment      : 1
[05/31 08:48:35     20s] (I)       dumpBookshelfFiles     : 0
[05/31 08:48:35     20s] (I)       numThreads             : 1
[05/31 08:48:35     20s] (I)       bufferingAwareRouting  : false
[05/31 08:48:35     20s] [NR-eGR] honorMsvRouteConstraint: false
[05/31 08:48:35     20s] (I)       honorPin               : false
[05/31 08:48:35     20s] (I)       honorPinGuide          : true
[05/31 08:48:35     20s] (I)       honorPartition         : false
[05/31 08:48:35     20s] (I)       allowPartitionCrossover: false
[05/31 08:48:35     20s] (I)       honorSingleEntry       : true
[05/31 08:48:35     20s] (I)       honorSingleEntryStrong : true
[05/31 08:48:35     20s] (I)       handleViaSpacingRule   : false
[05/31 08:48:35     20s] (I)       handleEolSpacingRule   : true
[05/31 08:48:35     20s] (I)       PDConstraint           : none
[05/31 08:48:35     20s] (I)       expBetterNDRHandling   : true
[05/31 08:48:35     20s] [NR-eGR] honorClockSpecNDR      : 0
[05/31 08:48:35     20s] (I)       routingEffortLevel     : 10000
[05/31 08:48:35     20s] (I)       effortLevel            : standard
[05/31 08:48:35     20s] [NR-eGR] minRouteLayer          : 2
[05/31 08:48:35     20s] [NR-eGR] maxRouteLayer          : 127
[05/31 08:48:35     20s] (I)       relaxedTopLayerCeiling : 127
[05/31 08:48:35     20s] (I)       relaxedBottomLayerFloor: 2
[05/31 08:48:35     20s] (I)       numRowsPerGCell        : 1
[05/31 08:48:35     20s] (I)       speedUpLargeDesign     : 0
[05/31 08:48:35     20s] (I)       multiThreadingTA       : 1
[05/31 08:48:35     20s] (I)       blkAwareLayerSwitching : 1
[05/31 08:48:35     20s] (I)       optimizationMode       : false
[05/31 08:48:35     20s] (I)       routeSecondPG          : false
[05/31 08:48:35     20s] (I)       scenicRatioForLayerRelax: 1.25
[05/31 08:48:35     20s] (I)       detourLimitForLayerRelax: 0.00
[05/31 08:48:35     20s] (I)       punchThroughDistance   : 500.00
[05/31 08:48:35     20s] (I)       scenicBound            : 3.00
[05/31 08:48:35     20s] (I)       maxScenicToAvoidBlk    : 100.00
[05/31 08:48:35     20s] (I)       source-to-sink ratio   : 0.30
[05/31 08:48:35     20s] (I)       targetCongestionRatioH : 1.00
[05/31 08:48:35     20s] (I)       targetCongestionRatioV : 1.00
[05/31 08:48:35     20s] (I)       layerCongestionRatio   : 1.00
[05/31 08:48:35     20s] (I)       m1CongestionRatio      : 0.10
[05/31 08:48:35     20s] (I)       m2m3CongestionRatio    : 0.70
[05/31 08:48:35     20s] (I)       localRouteEffort       : 1.00
[05/31 08:48:35     20s] (I)       numSitesBlockedByOneVia: 8.00
[05/31 08:48:35     20s] (I)       supplyScaleFactorH     : 1.00
[05/31 08:48:35     20s] (I)       supplyScaleFactorV     : 1.00
[05/31 08:48:35     20s] (I)       highlight3DOverflowFactor: 0.00
[05/31 08:48:35     20s] (I)       doubleCutViaModelingRatio: 0.00
[05/31 08:48:35     20s] (I)       routeVias              : 
[05/31 08:48:35     20s] (I)       readTROption           : true
[05/31 08:48:35     20s] (I)       extraSpacingFactor     : 1.00
[05/31 08:48:35     20s] [NR-eGR] numTracksPerClockWire  : 0
[05/31 08:48:35     20s] (I)       routeSelectedNetsOnly  : true
[05/31 08:48:35     20s] (I)       clkNetUseMaxDemand     : false
[05/31 08:48:35     20s] (I)       extraDemandForClocks   : 0
[05/31 08:48:35     20s] (I)       steinerRemoveLayers    : false
[05/31 08:48:35     20s] (I)       demoteLayerScenicScale : 1.00
[05/31 08:48:35     20s] (I)       nonpreferLayerCostScale : 100.00
[05/31 08:48:35     20s] (I)       similarTopologyRoutingFast : false
[05/31 08:48:35     20s] (I)       spanningTreeRefinement : true
[05/31 08:48:35     20s] (I)       spanningTreeRefinementAlpha : 0.50
[05/31 08:48:35     20s] (I)       starting read tracks
[05/31 08:48:35     20s] (I)       build grid graph
[05/31 08:48:35     20s] (I)       build grid graph start
[05/31 08:48:35     20s] [NR-eGR] Layer1 has no routable track
[05/31 08:48:35     20s] [NR-eGR] Layer2 has single uniform track structure
[05/31 08:48:35     20s] [NR-eGR] Layer3 has single uniform track structure
[05/31 08:48:35     20s] [NR-eGR] Layer4 has single uniform track structure
[05/31 08:48:35     20s] (I)       build grid graph end
[05/31 08:48:35     20s] (I)       numViaLayers=4
[05/31 08:48:35     20s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:35     20s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:35     20s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:35     20s] (I)       end build via table
[05/31 08:48:35     20s] [NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=78 numBumpBlks=0 numBoundaryFakeBlks=0
[05/31 08:48:35     20s] [NR-eGR] numPreroutedNet = 1  numPreroutedWires = 12
[05/31 08:48:35     20s] (I)       readDataFromPlaceDB
[05/31 08:48:35     20s] (I)       Read net information..
[05/31 08:48:35     20s] [NR-eGR] Read numTotalNets=570  numIgnoredNets=567
[05/31 08:48:35     20s] (I)       Read testcase time = 0.000 seconds
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] (I)       read default dcut vias
[05/31 08:48:35     20s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:35     20s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:35     20s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:35     20s] (I)       build grid graph start
[05/31 08:48:35     20s] (I)       build grid graph end
[05/31 08:48:35     20s] (I)       Model blockage into capacity
[05/31 08:48:35     20s] (I)       Read numBlocks=590  numPreroutedWires=12  numCapScreens=0
[05/31 08:48:35     20s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/31 08:48:35     20s] (I)       blocked area on Layer2 : 1555488960000  (112.90%)
[05/31 08:48:35     20s] (I)       blocked area on Layer3 : 1842801060000  (133.75%)
[05/31 08:48:35     20s] (I)       blocked area on Layer4 : 1042784830000  (75.69%)
[05/31 08:48:35     20s] (I)       Modeling time = 0.000 seconds
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] (I)       Moved 0 terms for better access 
[05/31 08:48:35     20s] (I)       Number of ignored nets = 1
[05/31 08:48:35     20s] (I)       Number of fixed nets = 1.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of clock nets = 4.  Ignored: No
[05/31 08:48:35     20s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of special nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/31 08:48:35     20s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/31 08:48:35     20s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/31 08:48:35     20s] [NR-eGR] There are 3 clock nets ( 3 with NDR ).
[05/31 08:48:35     20s] (I)       Before initializing earlyGlobalRoute syMemory usage = 859.8 MB
[05/31 08:48:35     20s] (I)       Ndr track 0 does not exist
[05/31 08:48:35     20s] (I)       Ndr track 0 does not exist
[05/31 08:48:35     20s] (I)       Layer1  viaCost=200.00
[05/31 08:48:35     20s] (I)       Layer2  viaCost=100.00
[05/31 08:48:35     20s] (I)       Layer3  viaCost=200.00
[05/31 08:48:35     20s] (I)       ---------------------Grid Graph Info--------------------
[05/31 08:48:35     20s] (I)       routing area        :  (0, 0) - (1180400, 1167200)
[05/31 08:48:35     20s] (I)       core area           :  (422800, 421200) - (758800, 746200)
[05/31 08:48:35     20s] (I)       Site Width          :  1400  (dbu)
[05/31 08:48:35     20s] (I)       Row Height          : 13000  (dbu)
[05/31 08:48:35     20s] (I)       GCell Width         : 13000  (dbu)
[05/31 08:48:35     20s] (I)       GCell Height        : 13000  (dbu)
[05/31 08:48:35     20s] (I)       grid                :    91    90     4
[05/31 08:48:35     20s] (I)       vertical capacity   :     0 13000     0 13000
[05/31 08:48:35     20s] (I)       horizontal capacity :     0     0 13000     0
[05/31 08:48:35     20s] (I)       Default wire width  :   500   600   600   600
[05/31 08:48:35     20s] (I)       Default wire space  :   450   500   500   600
[05/31 08:48:35     20s] (I)       Default pitch size  :   950  1400  1300  1400
[05/31 08:48:35     20s] (I)       First Track Coord   :     0   700  1300   700
[05/31 08:48:35     20s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[05/31 08:48:35     20s] (I)       Total num of tracks :     0   843   897   843
[05/31 08:48:35     20s] (I)       Num of masks        :     1     1     1     1
[05/31 08:48:35     20s] (I)       Num of trim masks   :     0     0     0     0
[05/31 08:48:35     20s] (I)       --------------------------------------------------------
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] [NR-eGR] ============ Routing rule table ============
[05/31 08:48:35     20s] [NR-eGR] Rule id 0. Nets 3 
[05/31 08:48:35     20s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/31 08:48:35     20s] [NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[05/31 08:48:35     20s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[05/31 08:48:35     20s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] [NR-eGR] Rule id 1. Nets 0 
[05/31 08:48:35     20s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/31 08:48:35     20s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[05/31 08:48:35     20s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:35     20s] [NR-eGR] ========================================
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       After initializing earlyGlobalRoute syMemory usage = 859.8 MB
[05/31 08:48:35     20s] (I)       Loading and dumping file time : 0.01 seconds
[05/31 08:48:35     20s] (I)       ============= Initialization =============
[05/31 08:48:35     20s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[05/31 08:48:35     20s] (I)       totalPins=85  totalGlobalPin=80 (94.12%)
[05/31 08:48:35     20s] (I)       total 2D Cap : 37266 = (19088 H, 18178 V)
[05/31 08:48:35     20s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[05/31 08:48:35     20s] (I)       ============  Phase 1a Route ============
[05/31 08:48:35     20s] (I)       Phase 1a runs 0.00 seconds
[05/31 08:48:35     20s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1b Route ============
[05/31 08:48:35     20s] (I)       Phase 1b runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.197000e+03um
[05/31 08:48:35     20s] (I)       ============  Phase 1c Route ============
[05/31 08:48:35     20s] (I)       Level2 Grid: 19 x 18
[05/31 08:48:35     20s] (I)       Phase 1c runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1d Route ============
[05/31 08:48:35     20s] (I)       Phase 1d runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1e Route ============
[05/31 08:48:35     20s] (I)       Phase 1e runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.197000e+03um
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       ============  Phase 1f Route ============
[05/31 08:48:35     20s] (I)       Phase 1f runs 0.00 seconds
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       ============  Phase 1g Route ============
[05/31 08:48:35     20s] (I)       Usage: 169 = (81 H, 88 V) = (0.42% H, 0.48% V) = (1.053e+03um H, 1.144e+03um V)
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=0 
[05/31 08:48:35     20s] (I)       Phase 1l runs 0.00 seconds
[05/31 08:48:35     20s] (I)       
[05/31 08:48:35     20s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/31 08:48:35     20s] [NR-eGR]                OverCon            
[05/31 08:48:35     20s] [NR-eGR]                 #Gcell     %Gcell
[05/31 08:48:35     20s] [NR-eGR] Layer              (0)    OverCon 
[05/31 08:48:35     20s] [NR-eGR] ------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] ------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/31 08:48:35     20s] [NR-eGR] 
[05/31 08:48:35     20s] (I)       Total Global Routing Runtime: 0.00 seconds
[05/31 08:48:35     20s] (I)       total 2D Cap : 57590 = (20937 H, 36653 V)
[05/31 08:48:35     20s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/31 08:48:35     20s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/31 08:48:35     20s] (I)       ============= track Assignment ============
[05/31 08:48:35     20s] (I)       extract Global 3D Wires
[05/31 08:48:35     20s] (I)       Extract Global WL : time=0.00
[05/31 08:48:35     20s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[05/31 08:48:35     20s] (I)       Initialization real time=0.00 seconds
[05/31 08:48:35     20s] (I)       Run single-thread track assignment
[05/31 08:48:35     20s] (I)       merging nets...
[05/31 08:48:35     20s] (I)       merging nets done
[05/31 08:48:35     20s] (I)       Kernel real time=0.00 seconds
[05/31 08:48:35     20s] (I)       End Greedy Track Assignment
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1662
[05/31 08:48:35     20s] [NR-eGR] Layer2(MET2)(V) length: 1.506345e+04um, number of vias: 2267
[05/31 08:48:35     20s] [NR-eGR] Layer3(MET3)(H) length: 1.703240e+04um, number of vias: 51
[05/31 08:48:35     20s] [NR-eGR] Layer4(MET4)(V) length: 1.185850e+03um, number of vias: 0
[05/31 08:48:35     20s] [NR-eGR] Total length: 3.328170e+04um, number of vias: 3980
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total clock nets wire length: 2.257200e+03um 
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Report for selected net(s) only.
[05/31 08:48:35     20s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 85
[05/31 08:48:35     20s] [NR-eGR] Layer2(MET2)(V) length: 6.929000e+02um, number of vias: 100
[05/31 08:48:35     20s] [NR-eGR] Layer3(MET3)(H) length: 1.097600e+03um, number of vias: 31
[05/31 08:48:35     20s] [NR-eGR] Layer4(MET4)(V) length: 4.667000e+02um, number of vias: 0
[05/31 08:48:35     20s] [NR-eGR] Total length: 2.257200e+03um, number of vias: 216
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] Total routed clock nets wire length: 2.257200e+03um, number of vias: 216
[05/31 08:48:35     20s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:35     20s] [NR-eGR] End Peak syMemory usage = 859.8 MB
[05/31 08:48:35     20s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[05/31 08:48:35     20s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_24102_cimeld105_xph2app102_UA2y4j/.rgfPLgXy7
[05/31 08:48:35     20s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 08:48:35     20s]     Routing using eGR in eGR->NR Step done.
[05/31 08:48:35     20s]     Routing using NR in eGR->NR Step...
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] CCOPT: Preparing to route 4 clock nets with NanoRoute.
[05/31 08:48:35     20s]   All net are default rule.
[05/31 08:48:35     20s]   Removed pre-existing routes for 4 nets.
[05/31 08:48:35     20s]   Preferred NanoRoute mode settings: Current
[05/31 08:48:35     20s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/31 08:48:35     20s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/31 08:48:35     20s]       Clock detailed routing...
[05/31 08:48:35     20s]         NanoRoute...
[05/31 08:48:35     20s] % Begin globalDetailRoute (date=05/31 08:48:35, mem=727.8M)
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] globalDetailRoute
[05/31 08:48:35     20s] 
[05/31 08:48:35     20s] #setNanoRouteMode -drouteAutoStop false
[05/31 08:48:35     20s] #setNanoRouteMode -drouteEndIteration 20
[05/31 08:48:35     20s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/31 08:48:35     20s] #setNanoRouteMode -routeSelectedNetOnly true
[05/31 08:48:35     20s] #setNanoRouteMode -routeWithEco true
[05/31 08:48:35     20s] #setNanoRouteMode -routeWithSiDriven false
[05/31 08:48:35     20s] #setNanoRouteMode -routeWithTimingDriven false
[05/31 08:48:35     20s] #Start globalDetailRoute on Tue May 31 08:48:35 2022
[05/31 08:48:35     20s] #
[05/31 08:48:35     20s] #WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
[05/31 08:48:35     20s] #WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 08:48:36     20s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 08:48:36     20s] #To increase the message display limit, refer to the product command reference manual.
[05/31 08:48:36     20s] ### Net info: total nets: 578
[05/31 08:48:36     20s] ### Net info: dirty nets: 4
[05/31 08:48:36     20s] ### Net info: marked as disconnected nets: 0
[05/31 08:48:36     20s] ### Net info: fully routed nets: 0
[05/31 08:48:36     20s] ### Net info: trivial (single pin) nets: 0
[05/31 08:48:36     20s] ### Net info: unrouted nets: 578
[05/31 08:48:36     20s] ### Net info: re-extraction nets: 0
[05/31 08:48:36     20s] ### Net info: selected nets: 4
[05/31 08:48:36     20s] ### Net info: ignored nets: 0
[05/31 08:48:36     20s] ### Net info: skip routing nets: 0
[05/31 08:48:36     20s] ### import route signature (0) = 1502125754
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN clk in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN i_data in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN i_empty in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN o_ready in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN o_sinI[0] in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN o_sinI[1] in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN o_sinI[2] in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN o_sinI[3] in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN o_sinQ[0] in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN o_sinQ[1] in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN o_sinQ[2] in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN o_sinQ[3] in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #WARNING (NRDB-733) PIN reset in CELL_VIEW msk_modulator_io does not have physical port.
[05/31 08:48:36     21s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[05/31 08:48:36     21s] #RTESIG:78da8dd1414fc320140770cf7e8a17b6434ddccaa350ca51136f4697c52ddec854566bda
[05/31 08:48:36     21s] #       420a5decb7178dc7a5eccaff1778ffc762b97fd80241b9465c795a518df0b4454925c315
[05/31 08:48:36     21s] #       432172943a46bb7b72bd583e6f5e10051c0fad3790bd59dbdec2e8cd00de84d0f4f5cdbf
[05/31 08:48:36     21s] #       511c1885ace983a9cd70d6304e210ce3dc3545298104eb6c6beb8940e6c310c3b3b42c8b
[05/31 08:48:36     21s] #       e45452265f5471f064398aec0214fb933c742e6ffade9e46af83e99c663c26fabde94cfb
[05/31 08:48:36     21s] #       8154e86ff7c90ecefd1eeeeed8c4bff2f5501f378ff5eb24e71b235508e46f8e044411e1
[05/31 08:48:36     21s] #       89a59414a9ed60a1aaa4e152a64d452f302abd65ae66bfe2ea071174e183
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #RTESIG:78da8dd1414fc320140770cf7e8a17b6434ddccaa350ca51136f4697c52ddec854566bda
[05/31 08:48:36     21s] #       420a5decb7178dc7a5eccaff1778ffc762b97fd80241b9465c795a518df0b4454925c315
[05/31 08:48:36     21s] #       432172943a46bb7b72bd583e6f5e10051c0fad3790bd59dbdec2e8cd00de84d0f4f5cdbf
[05/31 08:48:36     21s] #       511c1885ace983a9cd70d6304e210ce3dc3545298104eb6c6beb8940e6c310c3b3b42c8b
[05/31 08:48:36     21s] #       e45452265f5471f064398aec0214fb933c742e6ffade9e46af83e99c663c26fabde94cfb
[05/31 08:48:36     21s] #       8154e86ff7c90ecefd1eeeeed8c4bff2f5501f378ff5eb24e71b235508e46f8e044411e1
[05/31 08:48:36     21s] #       89a59414a9ed60a1aaa4e152a64d452f302abd65ae66bfe2ea071174e183
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Start routing data preparation on Tue May 31 08:48:36 2022
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
[05/31 08:48:36     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
[05/31 08:48:36     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
[05/31 08:48:36     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
[05/31 08:48:36     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
[05/31 08:48:36     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
[05/31 08:48:36     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
[05/31 08:48:36     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
[05/31 08:48:36     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
[05/31 08:48:36     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
[05/31 08:48:36     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
[05/31 08:48:36     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
[05/31 08:48:36     21s] #Minimum voltage of a net in the design = 0.000.
[05/31 08:48:36     21s] #Maximum voltage of a net in the design = 3.630.
[05/31 08:48:36     21s] #Voltage range [0.000 - 0.000] has 3 nets.
[05/31 08:48:36     21s] #Voltage range [0.000 - 3.630] has 575 nets.
[05/31 08:48:36     21s] # MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
[05/31 08:48:36     21s] # MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
[05/31 08:48:36     21s] # MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
[05/31 08:48:36     21s] # MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
[05/31 08:48:36     21s] #Regenerating Ggrids automatically.
[05/31 08:48:36     21s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
[05/31 08:48:36     21s] #Using automatically generated G-grids.
[05/31 08:48:36     21s] #Done routing data preparation.
[05/31 08:48:36     21s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 751.76 (MB), peak = 821.56 (MB)
[05/31 08:48:36     21s] #Merging special wires...
[05/31 08:48:36     21s] #reading routing guides ......
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Finished routing data preparation on Tue May 31 08:48:36 2022
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Cpu time = 00:00:01
[05/31 08:48:36     21s] #Elapsed time = 00:00:01
[05/31 08:48:36     21s] #Increased memory = 7.82 (MB)
[05/31 08:48:36     21s] #Total memory = 751.90 (MB)
[05/31 08:48:36     21s] #Peak memory = 821.56 (MB)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Start global routing on Tue May 31 08:48:36 2022
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Number of eco nets is 0
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Start global routing data preparation on Tue May 31 08:48:36 2022
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Start routing resource analysis on Tue May 31 08:48:36 2022
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Routing resource analysis is done on Tue May 31 08:48:36 2022
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #  Resource Analysis:
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 08:48:36     21s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 08:48:36     21s] #  --------------------------------------------------------------
[05/31 08:48:36     21s] #  MET1           H         161         736        3136    80.52%
[05/31 08:48:36     21s] #  MET2           V         153         690        3136    74.33%
[05/31 08:48:36     21s] #  MET3           H         238         659        3136    73.98%
[05/31 08:48:36     21s] #  MET4           V         182         661        3136    73.41%
[05/31 08:48:36     21s] #  --------------------------------------------------------------
[05/31 08:48:36     21s] #  Total                    735      78.92%       12544    75.56%
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #  4 nets (0.69%) with 1 preferred extra spacing.
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Global routing data preparation is done on Tue May 31 08:48:36 2022
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 752.33 (MB), peak = 821.56 (MB)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Routing guide is on.
[05/31 08:48:36     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 752.49 (MB), peak = 821.56 (MB)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #start global routing iteration 1...
[05/31 08:48:36     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.43 (MB), peak = 821.56 (MB)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #start global routing iteration 2...
[05/31 08:48:36     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.55 (MB), peak = 821.56 (MB)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #start global routing iteration 3...
[05/31 08:48:36     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.55 (MB), peak = 821.56 (MB)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
[05/31 08:48:36     21s] #Total number of selected nets for routing = 4.
[05/31 08:48:36     21s] #Total number of unselected nets (but routable) for routing = 553 (skipped).
[05/31 08:48:36     21s] #Total number of nets in the design = 578.
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #553 skipped nets do not have any wires.
[05/31 08:48:36     21s] #4 routable nets have only global wires.
[05/31 08:48:36     21s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Routed net constraints summary:
[05/31 08:48:36     21s] #------------------------------------------------
[05/31 08:48:36     21s] #        Rules   Pref Extra Space   Unconstrained  
[05/31 08:48:36     21s] #------------------------------------------------
[05/31 08:48:36     21s] #      Default                  4               0  
[05/31 08:48:36     21s] #------------------------------------------------
[05/31 08:48:36     21s] #        Total                  4               0  
[05/31 08:48:36     21s] #------------------------------------------------
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Routing constraints summary of the whole design:
[05/31 08:48:36     21s] #------------------------------------------------
[05/31 08:48:36     21s] #        Rules   Pref Extra Space   Unconstrained  
[05/31 08:48:36     21s] #------------------------------------------------
[05/31 08:48:36     21s] #      Default                  4             553  
[05/31 08:48:36     21s] #------------------------------------------------
[05/31 08:48:36     21s] #        Total                  4             553  
[05/31 08:48:36     21s] #------------------------------------------------
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #                 OverCon          
[05/31 08:48:36     21s] #                  #Gcell    %Gcell
[05/31 08:48:36     21s] #     Layer           (1)   OverCon
[05/31 08:48:36     21s] #  --------------------------------
[05/31 08:48:36     21s] #  MET1          0(0.00%)   (0.00%)
[05/31 08:48:36     21s] #  MET2          0(0.00%)   (0.00%)
[05/31 08:48:36     21s] #  MET3          0(0.00%)   (0.00%)
[05/31 08:48:36     21s] #  MET4          0(0.00%)   (0.00%)
[05/31 08:48:36     21s] #  --------------------------------
[05/31 08:48:36     21s] #     Total      0(0.00%)   (0.00%)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 08:48:36     21s] #  Overflow after GR: 0.00% H + 0.00% V
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Complete Global Routing.
[05/31 08:48:36     21s] #Total number of nets with non-default rule or having extra spacing = 4
[05/31 08:48:36     21s] #Total wire length = 2751 um.
[05/31 08:48:36     21s] #Total half perimeter of net bounding box = 1725 um.
[05/31 08:48:36     21s] #Total wire length on LAYER MET1 = 0 um.
[05/31 08:48:36     21s] #Total wire length on LAYER MET2 = 840 um.
[05/31 08:48:36     21s] #Total wire length on LAYER MET3 = 1260 um.
[05/31 08:48:36     21s] #Total wire length on LAYER MET4 = 651 um.
[05/31 08:48:36     21s] #Total number of vias = 179
[05/31 08:48:36     21s] #Up-Via Summary (total 179):
[05/31 08:48:36     21s] #           
[05/31 08:48:36     21s] #-----------------------
[05/31 08:48:36     21s] # MET1               88
[05/31 08:48:36     21s] # MET2               63
[05/31 08:48:36     21s] # MET3               28
[05/31 08:48:36     21s] #-----------------------
[05/31 08:48:36     21s] #                   179 
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Total number of involved priority nets 4
[05/31 08:48:36     21s] #Maximum src to sink distance for priority net 474.6
[05/31 08:48:36     21s] #Average of max src_to_sink distance for priority net 376.1
[05/31 08:48:36     21s] #Average of ave src_to_sink distance for priority net 225.9
[05/31 08:48:36     21s] #Max overcon = 0 track.
[05/31 08:48:36     21s] #Total overcon = 0.00%.
[05/31 08:48:36     21s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Global routing statistics:
[05/31 08:48:36     21s] #Cpu time = 00:00:00
[05/31 08:48:36     21s] #Elapsed time = 00:00:00
[05/31 08:48:36     21s] #Increased memory = 3.71 (MB)
[05/31 08:48:36     21s] #Total memory = 755.61 (MB)
[05/31 08:48:36     21s] #Peak memory = 821.56 (MB)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Finished global routing on Tue May 31 08:48:36 2022
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] ### route signature (4) =  208828874
[05/31 08:48:36     21s] ### violation signature (2) = 1905142130
[05/31 08:48:36     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.20 (MB), peak = 821.56 (MB)
[05/31 08:48:36     21s] #Start Track Assignment.
[05/31 08:48:36     21s] #Done with 41 horizontal wires in 1 hboxes and 48 vertical wires in 1 hboxes.
[05/31 08:48:36     21s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/31 08:48:36     21s] #Complete Track Assignment.
[05/31 08:48:36     21s] #Total number of nets with non-default rule or having extra spacing = 4
[05/31 08:48:36     21s] #Total wire length = 3066 um.
[05/31 08:48:36     21s] #Total half perimeter of net bounding box = 1725 um.
[05/31 08:48:36     21s] #Total wire length on LAYER MET1 = 208 um.
[05/31 08:48:36     21s] #Total wire length on LAYER MET2 = 880 um.
[05/31 08:48:36     21s] #Total wire length on LAYER MET3 = 1302 um.
[05/31 08:48:36     21s] #Total wire length on LAYER MET4 = 676 um.
[05/31 08:48:36     21s] #Total number of vias = 179
[05/31 08:48:36     21s] #Up-Via Summary (total 179):
[05/31 08:48:36     21s] #           
[05/31 08:48:36     21s] #-----------------------
[05/31 08:48:36     21s] # MET1               88
[05/31 08:48:36     21s] # MET2               63
[05/31 08:48:36     21s] # MET3               28
[05/31 08:48:36     21s] #-----------------------
[05/31 08:48:36     21s] #                   179 
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] ### route signature (8) = 1821222639
[05/31 08:48:36     21s] ### violation signature (6) = 1905142130
[05/31 08:48:36     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.96 (MB), peak = 821.56 (MB)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 08:48:36     21s] #Cpu time = 00:00:01
[05/31 08:48:36     21s] #Elapsed time = 00:00:01
[05/31 08:48:36     21s] #Increased memory = 9.93 (MB)
[05/31 08:48:36     21s] #Total memory = 753.97 (MB)
[05/31 08:48:36     21s] #Peak memory = 821.56 (MB)
[05/31 08:48:36     21s] ### max drc and si pitch = 2100 (   2.100 um) MT-safe pitch = 1400 (   1.400 um) patch pitch = 6100 (   6.100 um)
[05/31 08:48:36     21s] #
[05/31 08:48:36     21s] #Start Detail Routing..
[05/31 08:48:36     21s] #start initial detail routing ...
[05/31 08:48:38     22s] # ECO: 1.2% of the total area was rechecked for DRC, and 13.6% required routing.
[05/31 08:48:38     22s] #   number of violations = 0
[05/31 08:48:38     22s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 785.55 (MB), peak = 821.56 (MB)
[05/31 08:48:38     22s] #start 1st optimization iteration ...
[05/31 08:48:38     22s] #   number of violations = 0
[05/31 08:48:38     22s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.66 (MB), peak = 821.56 (MB)
[05/31 08:48:38     22s] #Complete Detail Routing.
[05/31 08:48:38     22s] #Total number of nets with non-default rule or having extra spacing = 4
[05/31 08:48:38     22s] #Total wire length = 2908 um.
[05/31 08:48:38     22s] #Total half perimeter of net bounding box = 1725 um.
[05/31 08:48:38     22s] #Total wire length on LAYER MET1 = 3 um.
[05/31 08:48:38     22s] #Total wire length on LAYER MET2 = 199 um.
[05/31 08:48:38     22s] #Total wire length on LAYER MET3 = 1463 um.
[05/31 08:48:38     22s] #Total wire length on LAYER MET4 = 1243 um.
[05/31 08:48:38     22s] #Total number of vias = 254
[05/31 08:48:38     22s] #Up-Via Summary (total 254):
[05/31 08:48:38     22s] #           
[05/31 08:48:38     22s] #-----------------------
[05/31 08:48:38     22s] # MET1               87
[05/31 08:48:38     22s] # MET2               87
[05/31 08:48:38     22s] # MET3               80
[05/31 08:48:38     22s] #-----------------------
[05/31 08:48:38     22s] #                   254 
[05/31 08:48:38     22s] #
[05/31 08:48:38     22s] #Total number of DRC violations = 0
[05/31 08:48:38     22s] ### route signature (13) = 1703029711
[05/31 08:48:38     22s] ### violation signature (11) = 1905142130
[05/31 08:48:38     22s] #Cpu time = 00:00:01
[05/31 08:48:38     22s] #Elapsed time = 00:00:01
[05/31 08:48:38     22s] #Increased memory = 5.62 (MB)
[05/31 08:48:38     22s] #Total memory = 759.60 (MB)
[05/31 08:48:38     22s] #Peak memory = 821.56 (MB)
[05/31 08:48:38     22s] #detailRoute Statistics:
[05/31 08:48:38     22s] #Cpu time = 00:00:01
[05/31 08:48:38     22s] #Elapsed time = 00:00:01
[05/31 08:48:38     22s] #Increased memory = 5.64 (MB)
[05/31 08:48:38     22s] #Total memory = 759.61 (MB)
[05/31 08:48:38     22s] #Peak memory = 821.56 (MB)
[05/31 08:48:38     22s] ### export route signature (14) = 1703029711
[05/31 08:48:38     22s] #
[05/31 08:48:38     22s] #globalDetailRoute statistics:
[05/31 08:48:38     22s] #Cpu time = 00:00:02
[05/31 08:48:38     22s] #Elapsed time = 00:00:02
[05/31 08:48:38     22s] #Increased memory = 42.63 (MB)
[05/31 08:48:38     22s] #Total memory = 770.52 (MB)
[05/31 08:48:38     22s] #Peak memory = 821.56 (MB)
[05/31 08:48:38     22s] #Number of warnings = 48
[05/31 08:48:38     22s] #Total number of warnings = 50
[05/31 08:48:38     22s] #Number of fails = 0
[05/31 08:48:38     22s] #Total number of fails = 0
[05/31 08:48:38     22s] #Complete globalDetailRoute on Tue May 31 08:48:38 2022
[05/31 08:48:38     22s] #
[05/31 08:48:38     22s] ### 
[05/31 08:48:38     22s] ###   Scalability Statistics
[05/31 08:48:38     22s] ### 
[05/31 08:48:38     22s] ### ------------------------+----------------+----------------+----------------+
[05/31 08:48:38     22s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[05/31 08:48:38     22s] ### ------------------------+----------------+----------------+----------------+
[05/31 08:48:38     22s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[05/31 08:48:38     22s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[05/31 08:48:38     22s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[05/31 08:48:38     22s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[05/31 08:48:38     22s] ###   Total                 |        00:00:02|        00:00:02|             1.0|
[05/31 08:48:38     22s] ### ------------------------+----------------+----------------+----------------+
[05/31 08:48:38     22s] ### 
[05/31 08:48:38     22s] % End globalDetailRoute (date=05/31 08:48:38, total cpu=0:00:02.4, real=0:00:03.0, peak res=770.5M, current mem=770.5M)
[05/31 08:48:38     22s]         NanoRoute done. (took cpu=0:00:02.4 real=0:00:02.4)
[05/31 08:48:38     22s]       Clock detailed routing done.
[05/31 08:48:38     22s] Checking guided vs. routed lengths for 4 nets...
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s]       
[05/31 08:48:38     22s]       Guided max path lengths
[05/31 08:48:38     22s]       =======================
[05/31 08:48:38     22s]       
[05/31 08:48:38     22s]       ---------------------------------------
[05/31 08:48:38     22s]       From (um)    To (um)    Number of paths
[05/31 08:48:38     22s]       ---------------------------------------
[05/31 08:48:38     22s]        300.000     350.000           2
[05/31 08:48:38     22s]        350.000     400.000           1
[05/31 08:48:38     22s]        400.000     450.000           0
[05/31 08:48:38     22s]        450.000     500.000           1
[05/31 08:48:38     22s]       ---------------------------------------
[05/31 08:48:38     22s]       
[05/31 08:48:38     22s]       Deviation of routing from guided max path lengths
[05/31 08:48:38     22s]       =================================================
[05/31 08:48:38     22s]       
[05/31 08:48:38     22s]       -------------------------------------
[05/31 08:48:38     22s]       From (%)    To (%)    Number of paths
[05/31 08:48:38     22s]       -------------------------------------
[05/31 08:48:38     22s]       below       0.000            3
[05/31 08:48:38     22s]        0.000      1.000            0
[05/31 08:48:38     22s]        1.000      2.000            0
[05/31 08:48:38     22s]        2.000      3.000            0
[05/31 08:48:38     22s]        3.000      4.000            0
[05/31 08:48:38     22s]        4.000      5.000            0
[05/31 08:48:38     22s]        5.000      6.000            0
[05/31 08:48:38     22s]        6.000      7.000            0
[05/31 08:48:38     22s]        7.000      8.000            1
[05/31 08:48:38     22s]       -------------------------------------
[05/31 08:48:38     22s]       
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s]     Top 4 notable deviations of routed length from guided length
[05/31 08:48:38     22s]     =============================================================
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s]     Net t_op/CTS_11 (25 terminals)
[05/31 08:48:38     22s]     Guided length:  max path =   353.900um, total =   697.900um
[05/31 08:48:38     22s]     Routed length:  max path =   333.000um, total =   749.700um
[05/31 08:48:38     22s]     Deviation:      max path =    -5.906%,  total =     7.422%
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s]     Net clk_P (4 terminals)
[05/31 08:48:38     22s]     Guided length:  max path =   455.827um, total =   570.225um
[05/31 08:48:38     22s]     Routed length:  max path =   488.475um, total =   592.475um
[05/31 08:48:38     22s]     Deviation:      max path =     7.162%,  total =     3.902%
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s]     Net t_op/CTS_12 (31 terminals)
[05/31 08:48:38     22s]     Guided length:  max path =   309.600um, total =   808.100um
[05/31 08:48:38     22s]     Routed length:  max path =   282.300um, total =   847.000um
[05/31 08:48:38     22s]     Deviation:      max path =    -8.818%,  total =     4.814%
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s]     Net t_op/CTS_10 (29 terminals)
[05/31 08:48:38     22s]     Guided length:  max path =   345.900um, total =   722.100um
[05/31 08:48:38     22s]     Routed length:  max path =   343.300um, total =   724.050um
[05/31 08:48:38     22s]     Deviation:      max path =    -0.752%,  total =     0.270%
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s] Set FIXED routing status on 4 net(s)
[05/31 08:48:38     22s] Set FIXED placed status on 3 instance(s)
[05/31 08:48:38     22s]     Routing using NR in eGR->NR Step done.
[05/31 08:48:38     22s] Net route status summary:
[05/31 08:48:38     22s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:38     22s]   Non-clock:   574 (unrouted=574, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s] CCOPT: Done with clock implementation routing.
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s] 
[05/31 08:48:38     22s] CCOpt: Starting congestion repair using flow wrapper.
[05/31 08:48:38     22s]     Congestion Repair...
[05/31 08:48:38     22s] Trial Route Overflow 0(H) 0(V)
[05/31 08:48:38     22s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[05/31 08:48:38     22s] ThreeLayerMode is on. Timing-driven placement option disabled.
[05/31 08:48:38     23s] Starting congestion repair ...
[05/31 08:48:38     23s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[05/31 08:48:38     23s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[05/31 08:48:38     23s] ThreeLayerMode is on. Timing-driven placement option disabled.
[05/31 08:48:38     23s] Starting Early Global Route congestion estimation: mem = 903.5M
[05/31 08:48:38     23s] (I)       Reading DB...
[05/31 08:48:38     23s] (I)       before initializing RouteDB syMemory usage = 903.5 MB
[05/31 08:48:38     23s] (I)       congestionReportName   : 
[05/31 08:48:38     23s] (I)       layerRangeFor2DCongestion : 
[05/31 08:48:38     23s] (I)       buildTerm2TermWires    : 1
[05/31 08:48:38     23s] (I)       doTrackAssignment      : 1
[05/31 08:48:38     23s] (I)       dumpBookshelfFiles     : 0
[05/31 08:48:38     23s] (I)       numThreads             : 1
[05/31 08:48:38     23s] (I)       bufferingAwareRouting  : false
[05/31 08:48:38     23s] [NR-eGR] honorMsvRouteConstraint: false
[05/31 08:48:38     23s] (I)       honorPin               : false
[05/31 08:48:38     23s] (I)       honorPinGuide          : true
[05/31 08:48:38     23s] (I)       honorPartition         : false
[05/31 08:48:38     23s] (I)       allowPartitionCrossover: false
[05/31 08:48:38     23s] (I)       honorSingleEntry       : true
[05/31 08:48:38     23s] (I)       honorSingleEntryStrong : true
[05/31 08:48:38     23s] (I)       handleViaSpacingRule   : false
[05/31 08:48:38     23s] (I)       handleEolSpacingRule   : false
[05/31 08:48:38     23s] (I)       PDConstraint           : none
[05/31 08:48:38     23s] (I)       expBetterNDRHandling   : false
[05/31 08:48:38     23s] [NR-eGR] honorClockSpecNDR      : 0
[05/31 08:48:38     23s] (I)       routingEffortLevel     : 3
[05/31 08:48:38     23s] (I)       effortLevel            : standard
[05/31 08:48:38     23s] [NR-eGR] minRouteLayer          : 2
[05/31 08:48:38     23s] [NR-eGR] maxRouteLayer          : 127
[05/31 08:48:38     23s] (I)       relaxedTopLayerCeiling : 127
[05/31 08:48:38     23s] (I)       relaxedBottomLayerFloor: 2
[05/31 08:48:38     23s] (I)       numRowsPerGCell        : 1
[05/31 08:48:38     23s] (I)       speedUpLargeDesign     : 0
[05/31 08:48:38     23s] (I)       multiThreadingTA       : 1
[05/31 08:48:38     23s] (I)       blkAwareLayerSwitching : 1
[05/31 08:48:38     23s] (I)       optimizationMode       : false
[05/31 08:48:38     23s] (I)       routeSecondPG          : false
[05/31 08:48:38     23s] (I)       scenicRatioForLayerRelax: 0.00
[05/31 08:48:38     23s] (I)       detourLimitForLayerRelax: 0.00
[05/31 08:48:38     23s] (I)       punchThroughDistance   : 500.00
[05/31 08:48:38     23s] (I)       scenicBound            : 1.15
[05/31 08:48:38     23s] (I)       maxScenicToAvoidBlk    : 100.00
[05/31 08:48:38     23s] (I)       source-to-sink ratio   : 0.00
[05/31 08:48:38     23s] (I)       targetCongestionRatioH : 1.00
[05/31 08:48:38     23s] (I)       targetCongestionRatioV : 1.00
[05/31 08:48:38     23s] (I)       layerCongestionRatio   : 0.70
[05/31 08:48:38     23s] (I)       m1CongestionRatio      : 0.10
[05/31 08:48:38     23s] (I)       m2m3CongestionRatio    : 0.70
[05/31 08:48:38     23s] (I)       localRouteEffort       : 1.00
[05/31 08:48:38     23s] (I)       numSitesBlockedByOneVia: 8.00
[05/31 08:48:38     23s] (I)       supplyScaleFactorH     : 1.00
[05/31 08:48:38     23s] (I)       supplyScaleFactorV     : 1.00
[05/31 08:48:38     23s] (I)       highlight3DOverflowFactor: 0.00
[05/31 08:48:38     23s] (I)       doubleCutViaModelingRatio: 0.00
[05/31 08:48:38     23s] (I)       routeVias              : 
[05/31 08:48:38     23s] (I)       readTROption           : true
[05/31 08:48:38     23s] (I)       extraSpacingFactor     : 1.00
[05/31 08:48:38     23s] [NR-eGR] numTracksPerClockWire  : 0
[05/31 08:48:38     23s] (I)       routeSelectedNetsOnly  : false
[05/31 08:48:38     23s] (I)       clkNetUseMaxDemand     : false
[05/31 08:48:38     23s] (I)       extraDemandForClocks   : 0
[05/31 08:48:38     23s] (I)       steinerRemoveLayers    : false
[05/31 08:48:38     23s] (I)       demoteLayerScenicScale : 1.00
[05/31 08:48:38     23s] (I)       nonpreferLayerCostScale : 100.00
[05/31 08:48:38     23s] (I)       similarTopologyRoutingFast : false
[05/31 08:48:38     23s] (I)       spanningTreeRefinement : false
[05/31 08:48:38     23s] (I)       spanningTreeRefinementAlpha : 0.50
[05/31 08:48:38     23s] (I)       starting read tracks
[05/31 08:48:38     23s] (I)       build grid graph
[05/31 08:48:38     23s] (I)       build grid graph start
[05/31 08:48:38     23s] [NR-eGR] Layer1 has no routable track
[05/31 08:48:38     23s] [NR-eGR] Layer2 has single uniform track structure
[05/31 08:48:38     23s] [NR-eGR] Layer3 has single uniform track structure
[05/31 08:48:38     23s] [NR-eGR] Layer4 has single uniform track structure
[05/31 08:48:38     23s] (I)       build grid graph end
[05/31 08:48:38     23s] (I)       numViaLayers=4
[05/31 08:48:38     23s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:38     23s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:38     23s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:38     23s] (I)       end build via table
[05/31 08:48:38     23s] [NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=78 numBumpBlks=0 numBoundaryFakeBlks=0
[05/31 08:48:38     23s] [NR-eGR] numPreroutedNet = 4  numPreroutedWires = 252
[05/31 08:48:38     23s] (I)       readDataFromPlaceDB
[05/31 08:48:38     23s] (I)       Read net information..
[05/31 08:48:38     23s] [NR-eGR] Read numTotalNets=570  numIgnoredNets=4
[05/31 08:48:38     23s] (I)       Read testcase time = 0.000 seconds
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] (I)       read default dcut vias
[05/31 08:48:38     23s] (I)       Reading via VIA1_PR for layer: 0 
[05/31 08:48:38     23s] (I)       Reading via VIA2_PR for layer: 1 
[05/31 08:48:38     23s] (I)       Reading via VIA3_PR for layer: 2 
[05/31 08:48:38     23s] (I)       build grid graph start
[05/31 08:48:38     23s] (I)       build grid graph end
[05/31 08:48:38     23s] (I)       Model blockage into capacity
[05/31 08:48:38     23s] (I)       Read numBlocks=590  numPreroutedWires=252  numCapScreens=0
[05/31 08:48:38     23s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/31 08:48:38     23s] (I)       blocked area on Layer2 : 1675909190000  (121.64%)
[05/31 08:48:38     23s] (I)       blocked area on Layer3 : 2158994250000  (156.70%)
[05/31 08:48:38     23s] (I)       blocked area on Layer4 : 1140134880000  (82.75%)
[05/31 08:48:38     23s] (I)       Modeling time = 0.000 seconds
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] (I)       Number of ignored nets = 4
[05/31 08:48:38     23s] (I)       Number of fixed nets = 4.  Ignored: Yes
[05/31 08:48:38     23s] (I)       Number of clock nets = 4.  Ignored: No
[05/31 08:48:38     23s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/31 08:48:38     23s] (I)       Number of special nets = 0.  Ignored: Yes
[05/31 08:48:38     23s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/31 08:48:38     23s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/31 08:48:38     23s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/31 08:48:38     23s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/31 08:48:38     23s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/31 08:48:38     23s] (I)       Before initializing earlyGlobalRoute syMemory usage = 903.5 MB
[05/31 08:48:38     23s] (I)       Ndr track 0 does not exist
[05/31 08:48:38     23s] (I)       Ndr track 0 does not exist
[05/31 08:48:38     23s] (I)       Layer1  viaCost=200.00
[05/31 08:48:38     23s] (I)       Layer2  viaCost=100.00
[05/31 08:48:38     23s] (I)       Layer3  viaCost=200.00
[05/31 08:48:38     23s] (I)       ---------------------Grid Graph Info--------------------
[05/31 08:48:38     23s] (I)       routing area        :  (0, 0) - (1180400, 1167200)
[05/31 08:48:38     23s] (I)       core area           :  (422800, 421200) - (758800, 746200)
[05/31 08:48:38     23s] (I)       Site Width          :  1400  (dbu)
[05/31 08:48:38     23s] (I)       Row Height          : 13000  (dbu)
[05/31 08:48:38     23s] (I)       GCell Width         : 13000  (dbu)
[05/31 08:48:38     23s] (I)       GCell Height        : 13000  (dbu)
[05/31 08:48:38     23s] (I)       grid                :    91    90     4
[05/31 08:48:38     23s] (I)       vertical capacity   :     0 13000     0 13000
[05/31 08:48:38     23s] (I)       horizontal capacity :     0     0 13000     0
[05/31 08:48:38     23s] (I)       Default wire width  :   500   600   600   600
[05/31 08:48:38     23s] (I)       Default wire space  :   450   500   500   600
[05/31 08:48:38     23s] (I)       Default pitch size  :   950  1400  1300  1400
[05/31 08:48:38     23s] (I)       First Track Coord   :     0   700  1300   700
[05/31 08:48:38     23s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[05/31 08:48:38     23s] (I)       Total num of tracks :     0   843   897   843
[05/31 08:48:38     23s] (I)       Num of masks        :     1     1     1     1
[05/31 08:48:38     23s] (I)       Num of trim masks   :     0     0     0     0
[05/31 08:48:38     23s] (I)       --------------------------------------------------------
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] [NR-eGR] ============ Routing rule table ============
[05/31 08:48:38     23s] [NR-eGR] Rule id 0. Nets 0 
[05/31 08:48:38     23s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/31 08:48:38     23s] [NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[05/31 08:48:38     23s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[05/31 08:48:38     23s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:38     23s] [NR-eGR] Rule id 1. Nets 553 
[05/31 08:48:38     23s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/31 08:48:38     23s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[05/31 08:48:38     23s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:38     23s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[05/31 08:48:38     23s] [NR-eGR] ========================================
[05/31 08:48:38     23s] [NR-eGR] 
[05/31 08:48:38     23s] (I)       After initializing earlyGlobalRoute syMemory usage = 903.5 MB
[05/31 08:48:38     23s] (I)       Loading and dumping file time : 0.00 seconds
[05/31 08:48:38     23s] (I)       ============= Initialization =============
[05/31 08:48:38     23s] (I)       totalPins=1586  totalGlobalPin=1488 (93.82%)
[05/31 08:48:38     23s] (I)       total 2D Cap : 49017 = (18085 H, 30932 V)
[05/31 08:48:38     23s] [NR-eGR] Layer group 1: route 553 net(s) in layer range [2, 4]
[05/31 08:48:38     23s] (I)       ============  Phase 1a Route ============
[05/31 08:48:38     23s] (I)       Phase 1a runs 0.00 seconds
[05/31 08:48:38     23s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/31 08:48:38     23s] (I)       Usage: 2242 = (1184 H, 1058 V) = (6.55% H, 3.42% V) = (1.539e+04um H, 1.375e+04um V)
[05/31 08:48:38     23s] (I)       
[05/31 08:48:38     23s] (I)       ============  Phase 1b Route ============
[05/31 08:48:38     23s] (I)       Phase 1b runs 0.00 seconds
[05/31 08:48:38     23s] (I)       Usage: 2242 = (1184 H, 1058 V) = (6.55% H, 3.42% V) = (1.539e+04um H, 1.375e+04um V)
[05/31 08:48:38     23s] (I)       
[05/31 08:48:38     23s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.914600e+04um
[05/31 08:48:38     23s] (I)       ============  Phase 1c Route ============
[05/31 08:48:38     23s] (I)       Level2 Grid: 19 x 18
[05/31 08:48:38     23s] (I)       Phase 1c runs 0.00 seconds
[05/31 08:48:38     23s] (I)       Usage: 2242 = (1184 H, 1058 V) = (6.55% H, 3.42% V) = (1.539e+04um H, 1.375e+04um V)
[05/31 08:48:38     23s] (I)       
[05/31 08:48:38     23s] (I)       ============  Phase 1d Route ============
[05/31 08:48:38     23s] (I)       Phase 1d runs 0.00 seconds
[05/31 08:48:38     23s] (I)       Usage: 2242 = (1184 H, 1058 V) = (6.55% H, 3.42% V) = (1.539e+04um H, 1.375e+04um V)
[05/31 08:48:38     23s] (I)       
[05/31 08:48:38     23s] (I)       ============  Phase 1e Route ============
[05/31 08:48:38     23s] (I)       Phase 1e runs 0.00 seconds
[05/31 08:48:38     23s] (I)       Usage: 2242 = (1184 H, 1058 V) = (6.55% H, 3.42% V) = (1.539e+04um H, 1.375e+04um V)
[05/31 08:48:38     23s] (I)       
[05/31 08:48:38     23s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.914600e+04um
[05/31 08:48:38     23s] [NR-eGR] 
[05/31 08:48:38     23s] (I)       ============  Phase 1l Route ============
[05/31 08:48:38     23s] (I)       Phase 1l runs 0.00 seconds
[05/31 08:48:38     23s] (I)       
[05/31 08:48:38     23s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/31 08:48:38     23s] [NR-eGR]                OverCon            
[05/31 08:48:38     23s] [NR-eGR]                 #Gcell     %Gcell
[05/31 08:48:38     23s] [NR-eGR] Layer              (0)    OverCon 
[05/31 08:48:38     23s] [NR-eGR] ------------------------------------
[05/31 08:48:38     23s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/31 08:48:38     23s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/31 08:48:38     23s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/31 08:48:38     23s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/31 08:48:38     23s] [NR-eGR] ------------------------------------
[05/31 08:48:38     23s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/31 08:48:38     23s] [NR-eGR] 
[05/31 08:48:38     23s] (I)       Total Global Routing Runtime: 0.01 seconds
[05/31 08:48:38     23s] (I)       total 2D Cap : 49367 = (18307 H, 31060 V)
[05/31 08:48:38     23s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/31 08:48:38     23s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/31 08:48:38     23s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 903.5M
[05/31 08:48:38     23s] [hotspot] +------------+---------------+---------------+
[05/31 08:48:38     23s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 08:48:38     23s] [hotspot] +------------+---------------+---------------+
[05/31 08:48:38     23s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 08:48:38     23s] [hotspot] +------------+---------------+---------------+
[05/31 08:48:38     23s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 08:48:38     23s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 08:48:38     23s] Skipped repairing congestion.
[05/31 08:48:38     23s] Starting Early Global Route wiring: mem = 919.5M
[05/31 08:48:38     23s] (I)       ============= track Assignment ============
[05/31 08:48:38     23s] (I)       extract Global 3D Wires
[05/31 08:48:38     23s] (I)       Extract Global WL : time=0.00
[05/31 08:48:38     23s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[05/31 08:48:38     23s] (I)       Initialization real time=0.00 seconds
[05/31 08:48:38     23s] (I)       Run Multi-thread track assignment
[05/31 08:48:38     23s] (I)       merging nets...
[05/31 08:48:38     23s] (I)       merging nets done
[05/31 08:48:38     23s] (I)       Kernel real time=0.00 seconds
[05/31 08:48:38     23s] (I)       End Greedy Track Assignment
[05/31 08:48:38     23s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:38     23s] [NR-eGR] Layer1(MET1)(F) length: 2.800000e+00um, number of vias: 1661
[05/31 08:48:38     23s] [NR-eGR] Layer2(MET2)(V) length: 1.441198e+04um, number of vias: 2222
[05/31 08:48:38     23s] [NR-eGR] Layer3(MET3)(H) length: 1.718942e+04um, number of vias: 101
[05/31 08:48:38     23s] [NR-eGR] Layer4(MET4)(V) length: 1.813500e+03um, number of vias: 0
[05/31 08:48:38     23s] [NR-eGR] Total length: 3.341770e+04um, number of vias: 3984
[05/31 08:48:38     23s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:38     23s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[05/31 08:48:38     23s] [NR-eGR] --------------------------------------------------------------------------
[05/31 08:48:38     23s] Early Global Route wiring runtime: 0.00 seconds, mem = 919.5M
[05/31 08:48:38     23s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[05/31 08:48:38     23s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] CCOpt: Done with congestion repair using flow wrapper.
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] Net route status summary:
[05/31 08:48:38     23s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:38     23s]   Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:38     23s] #spOpts: N=130 
[05/31 08:48:38     23s] Core basic site is standard
[05/31 08:48:38     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/31 08:48:38     23s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.6 real=0:00:02.6)
[05/31 08:48:38     23s]   Clock implementation routing done.
[05/31 08:48:38     23s]   Leaving CCOpt scope - extractRC...
[05/31 08:48:38     23s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/31 08:48:38     23s] Extraction called for design 'msk_modulator_io' of instances=556 and nets=578 using extraction engine 'preRoute' .
[05/31 08:48:38     23s] PreRoute RC Extraction called for design msk_modulator_io.
[05/31 08:48:38     23s] RC Extraction called in multi-corner(2) mode.
[05/31 08:48:38     23s] RCMode: PreRoute
[05/31 08:48:38     23s]       RC Corner Indexes            0       1   
[05/31 08:48:38     23s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 08:48:38     23s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:38     23s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:38     23s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:38     23s] Shrink Factor                : 1.00000
[05/31 08:48:38     23s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 08:48:38     23s] Using capacitance table file ...
[05/31 08:48:38     23s] Updating RC grid for preRoute extraction ...
[05/31 08:48:38     23s] Initializing multi-corner capacitance tables ... 
[05/31 08:48:38     23s] Initializing multi-corner resistance tables ...
[05/31 08:48:38     23s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 919.527M)
[05/31 08:48:38     23s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/31 08:48:38     23s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s] End AAE Lib Interpolated Model. (MEM=919.527 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:38     23s]   Clock DAG stats after routing clock trees:
[05/31 08:48:38     23s]     cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:38     23s]     cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:38     23s]     cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:38     23s]     sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:38     23s]     wire capacitance : top=0.000pF, trunk=0.130pF, leaf=0.563pF, total=0.692pF
[05/31 08:48:38     23s]     wire lengths     : top=0.000um, trunk=592.475um, leaf=2315.500um, total=2907.975um
[05/31 08:48:38     23s]   Clock DAG net violations after routing clock trees: none
[05/31 08:48:38     23s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/31 08:48:38     23s]     Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:38     23s]     Leaf  : target=1.360ns count=3 avg=0.992ns sd=0.064ns min=0.931ns max=1.058ns {3 <= 1.088ns}
[05/31 08:48:38     23s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/31 08:48:38     23s]      Bufs: CLKBU8: 3 
[05/31 08:48:38     23s]   Primary reporting skew group after routing clock trees:
[05/31 08:48:38     23s]     skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]   Skew group summary after routing clock trees:
[05/31 08:48:38     23s]     skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]   Clock network insertion delays are now [0.760ns, 0.827ns] average 0.796ns std.dev 0.023ns
[05/31 08:48:38     23s]   CCOpt::Phase::Routing done. (took cpu=0:00:02.7 real=0:00:02.6)
[05/31 08:48:38     23s]   CCOpt::Phase::PostConditioning...
[05/31 08:48:38     23s]   Switching to inst based legalization.
[05/31 08:48:38     23s]   PostConditioning...
[05/31 08:48:38     23s]     PostConditioning active optimizations:
[05/31 08:48:38     23s]      - DRV fixing with cell sizing and buffering
[05/31 08:48:38     23s]      - Skew fixing with cell sizing
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Currently running CTS, using active skew data
[05/31 08:48:38     23s]     Reset bufferability constraints...
[05/31 08:48:38     23s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/31 08:48:38     23s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s]     Upsizing to fix DRVs...
[05/31 08:48:38     23s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:38     23s]     CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/31 08:48:38     23s]     ============================================
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Cell changes by Net Type:
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     top                0            0           0            0                    0                  0
[05/31 08:48:38     23s]     trunk              0            0           0            0                    0                  0
[05/31 08:48:38     23s]     leaf               0            0           0            0                    0                  0
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/31 08:48:38     23s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/31 08:48:38     23s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:38     23s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:38     23s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:38     23s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:38     23s]       wire capacitance : top=0.000pF, trunk=0.130pF, leaf=0.563pF, total=0.692pF
[05/31 08:48:38     23s]       wire lengths     : top=0.000um, trunk=592.475um, leaf=2315.500um, total=2907.975um
[05/31 08:48:38     23s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[05/31 08:48:38     23s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/31 08:48:38     23s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:38     23s]       Leaf  : target=1.360ns count=3 avg=0.992ns sd=0.064ns min=0.931ns max=1.058ns {3 <= 1.088ns}
[05/31 08:48:38     23s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[05/31 08:48:38     23s]        Bufs: CLKBU8: 3 
[05/31 08:48:38     23s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[05/31 08:48:38     23s]       skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/31 08:48:38     23s]       skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]     Clock network insertion delays are now [0.760ns, 0.827ns] average 0.796ns std.dev 0.023ns
[05/31 08:48:38     23s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s]     Recomputing CTS skew targets...
[05/31 08:48:38     23s]     Resolving skew group constraints...
[05/31 08:48:38     23s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[05/31 08:48:38     23s]     Resolving skew group constraints done.
[05/31 08:48:38     23s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s]     Fixing DRVs...
[05/31 08:48:38     23s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:38     23s]     CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     PRO Statistics: Fix DRVs (cell sizing):
[05/31 08:48:38     23s]     =======================================
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Cell changes by Net Type:
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     top                0            0           0            0                    0                  0
[05/31 08:48:38     23s]     trunk              0            0           0            0                    0                  0
[05/31 08:48:38     23s]     leaf               0            0           0            0                    0                  0
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/31 08:48:38     23s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Clock DAG stats PostConditioning after DRV fixing:
[05/31 08:48:38     23s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:38     23s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:38     23s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:38     23s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:38     23s]       wire capacitance : top=0.000pF, trunk=0.130pF, leaf=0.563pF, total=0.692pF
[05/31 08:48:38     23s]       wire lengths     : top=0.000um, trunk=592.475um, leaf=2315.500um, total=2907.975um
[05/31 08:48:38     23s]     Clock DAG net violations PostConditioning after DRV fixing: none
[05/31 08:48:38     23s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/31 08:48:38     23s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:38     23s]       Leaf  : target=1.360ns count=3 avg=0.992ns sd=0.064ns min=0.931ns max=1.058ns {3 <= 1.088ns}
[05/31 08:48:38     23s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[05/31 08:48:38     23s]        Bufs: CLKBU8: 3 
[05/31 08:48:38     23s]     Primary reporting skew group PostConditioning after DRV fixing:
[05/31 08:48:38     23s]       skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]     Skew group summary PostConditioning after DRV fixing:
[05/31 08:48:38     23s]       skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]     Clock network insertion delays are now [0.760ns, 0.827ns] average 0.796ns std.dev 0.023ns
[05/31 08:48:38     23s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s]     Buffering to fix DRVs...
[05/31 08:48:38     23s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/31 08:48:38     23s]     Inserted 0 buffers and inverters.
[05/31 08:48:38     23s] success count. Default: 0, QS: 0, QD: 0
[05/31 08:48:38     23s]     CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/31 08:48:38     23s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/31 08:48:38     23s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:38     23s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:38     23s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:38     23s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:38     23s]       wire capacitance : top=0.000pF, trunk=0.130pF, leaf=0.563pF, total=0.692pF
[05/31 08:48:38     23s]       wire lengths     : top=0.000um, trunk=592.475um, leaf=2315.500um, total=2907.975um
[05/31 08:48:38     23s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[05/31 08:48:38     23s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/31 08:48:38     23s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:38     23s]       Leaf  : target=1.360ns count=3 avg=0.992ns sd=0.064ns min=0.931ns max=1.058ns {3 <= 1.088ns}
[05/31 08:48:38     23s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/31 08:48:38     23s]        Bufs: CLKBU8: 3 
[05/31 08:48:38     23s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[05/31 08:48:38     23s]       skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/31 08:48:38     23s]       skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]     Clock network insertion delays are now [0.760ns, 0.827ns] average 0.796ns std.dev 0.023ns
[05/31 08:48:38     23s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] Slew Diagnostics: After DRV fixing
[05/31 08:48:38     23s] ==================================
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] Global Causes:
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] -----
[05/31 08:48:38     23s] Cause
[05/31 08:48:38     23s] -----
[05/31 08:48:38     23s]   (empty table)
[05/31 08:48:38     23s] -----
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] Top 5 overslews:
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] ---------------------------------
[05/31 08:48:38     23s] Overslew    Causes    Driving Pin
[05/31 08:48:38     23s] ---------------------------------
[05/31 08:48:38     23s]   (empty table)
[05/31 08:48:38     23s] ---------------------------------
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] -------------------
[05/31 08:48:38     23s] Cause    Occurences
[05/31 08:48:38     23s] -------------------
[05/31 08:48:38     23s]   (empty table)
[05/31 08:48:38     23s] -------------------
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] Violation diagnostics counts from the 0 nodes that have violations:
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] -------------------
[05/31 08:48:38     23s] Cause    Occurences
[05/31 08:48:38     23s] -------------------
[05/31 08:48:38     23s]   (empty table)
[05/31 08:48:38     23s] -------------------
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s]     Fixing Skew by cell sizing...
[05/31 08:48:38     23s] Path optimization required 0 stage delay updates 
[05/31 08:48:38     23s]     Resized 0 clock insts to decrease delay.
[05/31 08:48:38     23s] Path optimization required 0 stage delay updates 
[05/31 08:48:38     23s]     Resized 0 clock insts to increase delay.
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     PRO Statistics: Fix Skew (cell sizing):
[05/31 08:48:38     23s]     =======================================
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Cell changes by Net Type:
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     top                0            0           0            0                    0                  0
[05/31 08:48:38     23s]     trunk              0            0           0            0                    0                  0
[05/31 08:48:38     23s]     leaf               0            0           0            0                    0                  0
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/31 08:48:38     23s]     ---------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/31 08:48:38     23s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/31 08:48:38     23s]     
[05/31 08:48:38     23s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/31 08:48:38     23s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:38     23s]       cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:38     23s]       cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:38     23s]       sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:38     23s]       wire capacitance : top=0.000pF, trunk=0.130pF, leaf=0.563pF, total=0.692pF
[05/31 08:48:38     23s]       wire lengths     : top=0.000um, trunk=592.475um, leaf=2315.500um, total=2907.975um
[05/31 08:48:38     23s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[05/31 08:48:38     23s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/31 08:48:38     23s]       Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:38     23s]       Leaf  : target=1.360ns count=3 avg=0.992ns sd=0.064ns min=0.931ns max=1.058ns {3 <= 1.088ns}
[05/31 08:48:38     23s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[05/31 08:48:38     23s]        Bufs: CLKBU8: 3 
[05/31 08:48:38     23s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[05/31 08:48:38     23s]       skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/31 08:48:38     23s]       skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s]     Clock network insertion delays are now [0.760ns, 0.827ns] average 0.796ns std.dev 0.023ns
[05/31 08:48:38     23s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s]     Reconnecting optimized routes...
[05/31 08:48:38     23s]     Reset timing graph...
[05/31 08:48:38     23s] Ignoring AAE DB Resetting ...
[05/31 08:48:38     23s]     Reset timing graph done.
[05/31 08:48:38     23s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[05/31 08:48:38     23s]     Set dirty flag on 0 insts, 0 nets
[05/31 08:48:38     23s]     Leaving CCOpt scope - extractRC...
[05/31 08:48:38     23s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/31 08:48:38     23s] Extraction called for design 'msk_modulator_io' of instances=556 and nets=578 using extraction engine 'preRoute' .
[05/31 08:48:38     23s] PreRoute RC Extraction called for design msk_modulator_io.
[05/31 08:48:38     23s] RC Extraction called in multi-corner(2) mode.
[05/31 08:48:38     23s] RCMode: PreRoute
[05/31 08:48:38     23s]       RC Corner Indexes            0       1   
[05/31 08:48:38     23s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 08:48:38     23s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:38     23s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:38     23s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 08:48:38     23s] Shrink Factor                : 1.00000
[05/31 08:48:38     23s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 08:48:38     23s] Using capacitance table file ...
[05/31 08:48:38     23s] Updating RC grid for preRoute extraction ...
[05/31 08:48:38     23s] Initializing multi-corner capacitance tables ... 
[05/31 08:48:38     23s] Initializing multi-corner resistance tables ...
[05/31 08:48:38     23s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 919.527M)
[05/31 08:48:38     23s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/31 08:48:38     23s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s]   PostConditioning done.
[05/31 08:48:38     23s] Net route status summary:
[05/31 08:48:38     23s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:38     23s]   Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
[05/31 08:48:38     23s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s]   Post-balance tidy up or trial balance steps...
[05/31 08:48:38     23s] End AAE Lib Interpolated Model. (MEM=919.527 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Clock DAG stats at end of CTS:
[05/31 08:48:38     23s]   ==============================
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   -------------------------------------------------------------
[05/31 08:48:38     23s]   Cell type                     Count    Area       Capacitance
[05/31 08:48:38     23s]   -------------------------------------------------------------
[05/31 08:48:38     23s]   Buffers                         3      273.000       0.030
[05/31 08:48:38     23s]   Inverters                       0        0.000       0.000
[05/31 08:48:38     23s]   Integrated Clock Gates          0        0.000       0.000
[05/31 08:48:38     23s]   Non-Integrated Clock Gates      0        0.000       0.000
[05/31 08:48:38     23s]   Clock Logic                     0        0.000       0.000
[05/31 08:48:38     23s]   All                             3      273.000       0.030
[05/31 08:48:38     23s]   -------------------------------------------------------------
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Clock DAG wire lengths at end of CTS:
[05/31 08:48:38     23s]   =====================================
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   --------------------
[05/31 08:48:38     23s]   Type     Wire Length
[05/31 08:48:38     23s]   --------------------
[05/31 08:48:38     23s]   Top          0.000
[05/31 08:48:38     23s]   Trunk      592.475
[05/31 08:48:38     23s]   Leaf      2315.500
[05/31 08:48:38     23s]   Total     2907.975
[05/31 08:48:38     23s]   --------------------
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Clock DAG capacitances at end of CTS:
[05/31 08:48:38     23s]   =====================================
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   --------------------------------
[05/31 08:48:38     23s]   Type     Gate     Wire     Total
[05/31 08:48:38     23s]   --------------------------------
[05/31 08:48:38     23s]   Top      0.000    0.000    0.000
[05/31 08:48:38     23s]   Trunk    0.030    0.130    0.160
[05/31 08:48:38     23s]   Leaf     0.328    0.563    0.891
[05/31 08:48:38     23s]   Total    0.358    0.692    1.050
[05/31 08:48:38     23s]   --------------------------------
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Clock DAG sink capacitances at end of CTS:
[05/31 08:48:38     23s]   ==========================================
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   --------------------------------------------------------
[05/31 08:48:38     23s]   Count    Total    Average    Std. Dev.    Min      Max
[05/31 08:48:38     23s]   --------------------------------------------------------
[05/31 08:48:38     23s]    82      0.328     0.004       0.000      0.004    0.004
[05/31 08:48:38     23s]   --------------------------------------------------------
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Clock DAG net violations at end of CTS:
[05/31 08:48:38     23s]   =======================================
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   None
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/31 08:48:38     23s]   ====================================================================
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   ------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
[05/31 08:48:38     23s]   ------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]   Trunk       1.360       1       0.665       0.000      0.665    0.665    {1 <= 0.816ns}         -
[05/31 08:48:38     23s]   Leaf        1.360       3       0.992       0.064      0.931    1.058    {3 <= 1.088ns}         -
[05/31 08:48:38     23s]   ------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Clock DAG library cell distribution at end of CTS:
[05/31 08:48:38     23s]   ==================================================
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   ---------------------------------------
[05/31 08:48:38     23s]   Name      Type      Inst     Inst Area 
[05/31 08:48:38     23s]                       Count    (um^2)
[05/31 08:48:38     23s]   ---------------------------------------
[05/31 08:48:38     23s]   CLKBU8    buffer      3       273.000
[05/31 08:48:38     23s]   ---------------------------------------
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Primary reporting skew group summary at end of CTS:
[05/31 08:48:38     23s]   ===================================================
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]   Half-corner              Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/31 08:48:38     23s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]   corner_max:setup.late    clk/hold_func_mode    0.760     0.827     0.067       0.523         0.014           0.014           0.796        0.023     100% {0.760, 0.827}
[05/31 08:48:38     23s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Skew group summary at end of CTS:
[05/31 08:48:38     23s]   =================================
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]   Half-corner              Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/31 08:48:38     23s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]   corner_max:setup.late    clk/hold_func_mode    0.760     0.827     0.067       0.523         0.014           0.014           0.796        0.023     100% {0.760, 0.827}
[05/31 08:48:38     23s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Clock network insertion delays are now [0.760ns, 0.827ns] average 0.796ns std.dev 0.023ns
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Found a total of 0 clock tree pins with a slew violation.
[05/31 08:48:38     23s]   
[05/31 08:48:38     23s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 08:48:38     23s] Synthesizing clock trees done.
[05/31 08:48:38     23s] Tidy Up And Update Timing...
[05/31 08:48:38     23s] Connecting clock gate test enables...
[05/31 08:48:38     23s] Connecting clock gate test enables done.
[05/31 08:48:38     23s] Innovus updating I/O latencies
[05/31 08:48:38     23s] #################################################################################
[05/31 08:48:38     23s] # Design Stage: PreRoute
[05/31 08:48:38     23s] # Design Name: msk_modulator_io
[05/31 08:48:38     23s] # Design Mode: 130nm
[05/31 08:48:38     23s] # Analysis Mode: MMMC Non-OCV 
[05/31 08:48:38     23s] # Parasitics Mode: No SPEF/RCDB
[05/31 08:48:38     23s] # Signoff Settings: SI Off 
[05/31 08:48:38     23s] #################################################################################
[05/31 08:48:38     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1021.6M, InitMEM = 1021.6M)
[05/31 08:48:38     23s] Start delay calculation (fullDC) (1 T). (MEM=1021.58)
[05/31 08:48:38     23s] End AAE Lib Interpolated Model. (MEM=1021.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:38     23s] Total number of fetched objects 639
[05/31 08:48:38     23s] Total number of fetched objects 639
[05/31 08:48:38     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:38     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 08:48:38     23s] End delay calculation. (MEM=1062.35 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 08:48:38     23s] End delay calculation (fullDC). (MEM=1062.35 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 08:48:38     23s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1062.3M) ***
[05/31 08:48:38     23s] Setting all clocks to propagated mode.
[05/31 08:48:38     23s] Clock DAG stats after update timingGraph:
[05/31 08:48:38     23s]   cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
[05/31 08:48:38     23s]   cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
[05/31 08:48:38     23s]   cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
[05/31 08:48:38     23s]   sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[05/31 08:48:38     23s]   wire capacitance : top=0.000pF, trunk=0.130pF, leaf=0.563pF, total=0.692pF
[05/31 08:48:38     23s]   wire lengths     : top=0.000um, trunk=592.475um, leaf=2315.500um, total=2907.975um
[05/31 08:48:38     23s] Clock DAG net violations after update timingGraph: none
[05/31 08:48:38     23s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/31 08:48:38     23s]   Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
[05/31 08:48:38     23s]   Leaf  : target=1.360ns count=3 avg=0.992ns sd=0.064ns min=0.931ns max=1.058ns {3 <= 1.088ns}
[05/31 08:48:38     23s] Clock DAG library cell distribution after update timingGraph {count}:
[05/31 08:48:38     23s]    Bufs: CLKBU8: 3 
[05/31 08:48:38     23s] Primary reporting skew group after update timingGraph:
[05/31 08:48:38     23s]   skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s] Skew group summary after update timingGraph:
[05/31 08:48:38     23s]   skew_group clk/hold_func_mode: insertion delay [min=0.760, max=0.827, avg=0.796, sd=0.023], skew [0.067 vs 0.523, 100% {0.760, 0.827}] (wid=0.026 ws=0.014) (gid=0.804 gs=0.056)
[05/31 08:48:38     23s] Clock network insertion delays are now [0.760ns, 0.827ns] average 0.796ns std.dev 0.023ns
[05/31 08:48:38     23s] Logging CTS constraint violations...
[05/31 08:48:38     23s]   No violations found.
[05/31 08:48:38     23s] Logging CTS constraint violations done.
[05/31 08:48:38     23s] Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/31 08:48:38     23s] Copying last skew targets (including wire skew targets) from clk/hold_func_mode to clk/setup_func_mode (the duplicate skew group).
[05/31 08:48:38     23s] Copying last insertion target (including wire insertion delay target) from clk/hold_func_mode to clk/setup_func_mode (the duplicate skew group).
[05/31 08:48:38     23s] Runtime done. (took cpu=0:00:05.8 real=0:00:05.7)
[05/31 08:48:38     23s] Runtime Report Coverage % = 99.7
[05/31 08:48:38     23s] Runtime Summary
[05/31 08:48:38     23s] ===============
[05/31 08:48:38     23s] Clock Runtime:  (47%) Core CTS           2.70 (Init 0.50, Construction 1.71, Implementation 0.12, eGRPC 0.20, PostConditioning 0.03, Other 0.14)
[05/31 08:48:38     23s] Clock Runtime:  (50%) CTS services       2.88 (RefinePlace 0.12, EarlyGlobalClock 0.12, NanoRoute 2.37, ExtractRC 0.06, TimingAnalysis 0.21)
[05/31 08:48:38     23s] Clock Runtime:   (2%) Other CTS          0.12 (Init 0.04, CongRepair 0.08)
[05/31 08:48:38     23s] Clock Runtime: (100%) Total              5.70
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] Runtime Summary:
[05/31 08:48:38     23s] ================
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] -----------------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s] wall  % time  children  called  name
[05/31 08:48:38     23s] -----------------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s] 5.72  100.00    5.72      0       
[05/31 08:48:38     23s] 5.72  100.00    5.70      1     Runtime
[05/31 08:48:38     23s] 0.01    0.17    0.01      1     CCOpt::Phase::Initialization
[05/31 08:48:38     23s] 0.01    0.17    0.01      1       Check Prerequisites
[05/31 08:48:38     23s] 0.01    0.17    0.00      1         Leaving CCOpt scope - CheckPlace
[05/31 08:48:38     23s] 0.51    8.85    0.50      1     CCOpt::Phase::PreparingToBalance
[05/31 08:48:38     23s] 0.03    0.52    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/31 08:48:38     23s] 0.01    0.26    0.00      1       Legalization setup
[05/31 08:48:38     23s] 0.46    8.04    0.00      1       Validating CTS configuration
[05/31 08:48:38     23s] 0.02    0.39    0.00      1     Preparing To Balance
[05/31 08:48:38     23s] 1.76   30.79    1.76      1     CCOpt::Phase::Construction
[05/31 08:48:38     23s] 0.70   12.29    0.70      1       Stage::Clustering
[05/31 08:48:38     23s] 0.29    5.05    0.28      1         Clustering
[05/31 08:48:38     23s] 0.00    0.01    0.00      1           Initialize for clustering
[05/31 08:48:38     23s] 0.19    3.36    0.00      1           Bottom-up phase
[05/31 08:48:38     23s] 0.09    1.54    0.04      1           Legalizing clock trees
[05/31 08:48:38     23s] 0.04    0.69    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/31 08:48:38     23s] 0.41    7.22    0.01      1         Update congestion based capacitance
[05/31 08:48:38     23s] 0.01    0.21    0.00      1           Leaving CCOpt scope - extractRC
[05/31 08:48:38     23s] 0.01    0.15    0.01      1       Stage::DRV Fixing
[05/31 08:48:38     23s] 0.00    0.08    0.00      1         Fixing clock tree slew time and max cap violations
[05/31 08:48:38     23s] 0.00    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/31 08:48:38     23s] 1.05   18.35    1.05      1       Stage::Insertion Delay Reduction
[05/31 08:48:38     23s] 0.00    0.06    0.00      1         Removing unnecessary root buffering
[05/31 08:48:38     23s] 0.00    0.06    0.00      1         Removing unconstrained drivers
[05/31 08:48:38     23s] 0.03    0.52    0.00      1         Reducing insertion delay 1
[05/31 08:48:38     23s] 0.00    0.06    0.00      1         Removing longest path buffering
[05/31 08:48:38     23s] 1.01   17.64    0.00      1         Reducing insertion delay 2
[05/31 08:48:38     23s] 0.17    2.96    0.17      1     CCOpt::Phase::Implementation
[05/31 08:48:38     23s] 0.01    0.21    0.01      1       Stage::Reducing Power
[05/31 08:48:38     23s] 0.00    0.06    0.00      1         Improving clock tree routing
[05/31 08:48:38     23s] 0.00    0.08    0.00      1         Reducing clock tree power 1
[05/31 08:48:38     23s] 0.00    0.06    0.00      1         Reducing clock tree power 2
[05/31 08:48:38     23s] 0.06    0.99    0.05      1       Stage::Balancing
[05/31 08:48:38     23s] 0.03    0.46    0.02      1         Approximately balancing fragments step
[05/31 08:48:38     23s] 0.01    0.21    0.00      1           Resolve constraints - Approximately balancing fragments
[05/31 08:48:38     23s] 0.00    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/31 08:48:38     23s] 0.00    0.05    0.00      1           Moving gates to improve sub-tree skew
[05/31 08:48:38     23s] 0.00    0.05    0.00      1           Approximately balancing fragments bottom up
[05/31 08:48:38     23s] 0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[05/31 08:48:38     23s] 0.00    0.07    0.00      1         Improving fragments clock skew
[05/31 08:48:38     23s] 0.01    0.26    0.01      1         Approximately balancing step
[05/31 08:48:38     23s] 0.01    0.16    0.00      1           Resolve constraints - Approximately balancing
[05/31 08:48:38     23s] 0.00    0.04    0.00      1           Approximately balancing, wire and cell delays
[05/31 08:48:38     23s] 0.00    0.07    0.00      1         Fixing clock tree overload
[05/31 08:48:38     23s] 0.00    0.06    0.00      1         Approximately balancing paths
[05/31 08:48:38     23s] 0.06    1.13    0.03      1       Stage::Polishing
[05/31 08:48:38     23s] 0.01    0.20    0.00      1         Leaving CCOpt scope - extractRC
[05/31 08:48:38     23s] 0.00    0.06    0.00      1         Merging balancing drivers for power
[05/31 08:48:38     23s] 0.00    0.06    0.00      1         Improving clock skew
[05/31 08:48:38     23s] 0.00    0.09    0.00      1         Reducing clock tree power 3
[05/31 08:48:38     23s] 0.00    0.06    0.00      1         Improving insertion delay
[05/31 08:48:38     23s] 0.04    0.63    0.03      1       Stage::Updating netlist
[05/31 08:48:38     23s] 0.03    0.60    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/31 08:48:38     23s] 0.31    5.40    0.30      1     CCOpt::Phase::eGRPC
[05/31 08:48:38     23s] 0.08    1.46    0.06      1       Leaving CCOpt scope - Routing Tools
[05/31 08:48:38     23s] 0.06    1.04    0.00      1         Early Global Route - eGR only step
[05/31 08:48:38     23s] 0.01    0.19    0.00      1       Leaving CCOpt scope - extractRC
[05/31 08:48:38     23s] 0.02    0.42    0.00      1       Reset bufferability constraints
[05/31 08:48:38     23s] 0.00    0.07    0.00      1       Moving buffers
[05/31 08:48:38     23s] 0.00    0.01    0.00      1         Violation analysis
[05/31 08:48:38     23s] 0.01    0.17    0.00      1       Recomputing CTS skew targets
[05/31 08:48:38     23s] 0.10    1.70    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[05/31 08:48:38     23s] 0.00    0.02    0.00      1         Artificially removing long paths
[05/31 08:48:38     23s] 0.00    0.01    0.00      1         Reverting Artificially removing long paths
[05/31 08:48:38     23s] 0.00    0.09    0.00      1       Fixing DRVs
[05/31 08:48:38     23s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[05/31 08:48:38     23s] 0.02    0.42    0.00      1       Violation analysis
[05/31 08:48:38     23s] 0.04    0.74    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/31 08:48:38     23s] 2.63   46.05    2.60      1     CCOpt::Phase::Routing
[05/31 08:48:38     23s] 0.03    0.49    0.00      1       Update timing and DAG stats before routing clock trees
[05/31 08:48:38     23s] 2.56   44.77    2.52      1       Leaving CCOpt scope - Routing Tools
[05/31 08:48:38     23s] 0.06    1.04    0.00      1         Early Global Route - eGR->NR step
[05/31 08:48:38     23s] 2.37   41.53    0.00      1         NanoRoute
[05/31 08:48:38     23s] 0.08    1.48    0.00      1         Congestion Repair
[05/31 08:48:38     23s] 0.01    0.20    0.00      1       Leaving CCOpt scope - extractRC
[05/31 08:48:38     23s] 0.04    0.74    0.04      1     CCOpt::Phase::PostConditioning
[05/31 08:48:38     23s] 0.00    0.00    0.00      1       Reset bufferability constraints
[05/31 08:48:38     23s] 0.01    0.09    0.00      1       Upsizing to fix DRVs
[05/31 08:48:38     23s] 0.01    0.17    0.00      1       Recomputing CTS skew targets
[05/31 08:48:38     23s] 0.00    0.08    0.00      1       Fixing DRVs
[05/31 08:48:38     23s] 0.00    0.08    0.00      1       Buffering to fix DRVs
[05/31 08:48:38     23s] 0.00    0.08    0.00      1       Fixing Skew by cell sizing
[05/31 08:48:38     23s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[05/31 08:48:38     23s] 0.01    0.20    0.00      1       Leaving CCOpt scope - extractRC
[05/31 08:48:38     23s] 0.04    0.62    0.00      1     Post-balance tidy up or trial balance steps
[05/31 08:48:38     23s] 0.21    3.72    0.00      1     Tidy Up And Update Timing
[05/31 08:48:38     23s] -----------------------------------------------------------------------------------------------------------------
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 08:48:38     23s] Synthesizing clock trees with CCOpt done.
[05/31 08:48:38     23s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/31 08:48:38     23s] Type 'man IMPSP-9025' for more detail.
[05/31 08:48:38     23s] Set place::cacheFPlanSiteMark to 0
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] *** Summary of all messages that are not suppressed in this session:
[05/31 08:48:38     23s] Severity  ID               Count  Summary                                  
[05/31 08:48:38     23s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/31 08:48:38     23s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[05/31 08:48:38     23s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[05/31 08:48:38     23s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/31 08:48:38     23s] *** Message Summary: 6 warning(s), 0 error(s)
[05/31 08:48:38     23s] 
[05/31 08:48:38     23s] #% End ccopt_design (date=05/31 08:48:38, total cpu=0:00:05.8, real=0:00:06.0, peak res=824.6M, current mem=824.6M)
[05/31 08:49:15     26s] <CMD> pan -279.738 187.796
[05/31 08:49:34     28s] <CMD> pan 74.825 26.604
[05/31 08:49:54     31s] <CMD> uiSetTool ruler
[05/31 09:10:27    123s] <CMD> getMultiCpuUsage -localCpu
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -quiet -area
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -check_implant -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -check_only -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/31 09:10:27    123s] <CMD> get_verify_drc_mode -limit -quiet
[05/31 09:10:28    123s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report msk_modulator_io.drc.rpt -limit 1000
[05/31 09:10:28    123s] <CMD> verify_drc
[05/31 09:10:28    123s] #-report msk_modulator_io.drc.rpt        # string, default="", user setting
[05/31 09:10:28    123s]  *** Starting Verify DRC (MEM: 1292.6) ***
[05/31 09:10:28    123s] 
[05/31 09:10:28    123s]   VERIFY DRC ...... Starting Verification
[05/31 09:10:28    123s]   VERIFY DRC ...... Initializing
[05/31 09:10:28    123s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 09:10:28    123s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 09:10:28    123s]   VERIFY DRC ...... Using new threading
[05/31 09:10:28    123s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 593.600 588.000} 1 of 4
[05/31 09:10:28    123s]   VERIFY DRC ...... Sub-Area : 1 complete 336 Viols.
[05/31 09:10:28    123s]   VERIFY DRC ...... Sub-Area: {593.600 0.000 1180.400 588.000} 2 of 4
[05/31 09:10:29    124s]   VERIFY DRC ...... Sub-Area : 2 complete 352 Viols.
[05/31 09:10:29    124s]   VERIFY DRC ...... Sub-Area: {0.000 588.000 593.600 1167.200} 3 of 4
[05/31 09:10:29    124s]   VERIFY DRC ...... Sub-Area : 3 complete 244 Viols.
[05/31 09:10:29    124s]   VERIFY DRC ...... Sub-Area: {593.600 588.000 1180.400 1167.200} 4 of 4
[05/31 09:10:29    124s]   VERIFY DRC ...... Sub-Area : 4 complete 67 Viols.
[05/31 09:10:29    124s] 
[05/31 09:10:29    124s]   Verification Complete : 999 Viols.
[05/31 09:10:29    124s] 
[05/31 09:10:29    124s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 5.0M) ***
[05/31 09:10:29    124s] 
[05/31 09:10:29    124s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/31 09:18:29    160s] <CMD> pan -0.766 0.675
[05/31 09:26:22    197s] <CMD> pan -1.247 -0.534
[05/31 09:26:23    197s] <CMD> pan -1.836 -1.322
[05/31 09:26:45    199s] <CMD> pan 0.737 1.408
[05/31 09:28:28    208s] <CMD> pan 0.045 0.825
[05/31 09:28:56    210s] <CMD> pan 7.530 -6.121
[05/31 09:28:58    210s] <CMD> pan 14.742 -2.527
[05/31 09:29:07    211s] <CMD> pan -0.538 -1.443
[05/31 09:29:20    213s] <CMD> setLayerPreference allM0 -isVisible 0
[05/31 09:29:20    213s] <CMD> setLayerPreference allM1 -isVisible 0
[05/31 09:29:20    213s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/31 09:29:20    213s] <CMD> setLayerPreference allM2 -isVisible 0
[05/31 09:29:20    213s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/31 09:29:20    213s] <CMD> setLayerPreference allM3 -isVisible 0
[05/31 09:29:20    213s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/31 09:29:20    213s] <CMD> setLayerPreference allM4 -isVisible 0
[05/31 09:29:25    213s] <CMD> pan -1.079 2.387
[05/31 09:29:28    214s] <CMD> setLayerPreference allM0 -isVisible 1
[05/31 09:29:28    214s] <CMD> setLayerPreference allM1 -isVisible 1
[05/31 09:29:28    214s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/31 09:29:28    214s] <CMD> setLayerPreference allM2 -isVisible 1
[05/31 09:29:28    214s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/31 09:29:28    214s] <CMD> setLayerPreference allM3 -isVisible 1
[05/31 09:29:28    214s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/31 09:29:28    214s] <CMD> setLayerPreference allM4 -isVisible 1
[05/31 09:29:29    214s] <CMD> setLayerPreference allM0 -isVisible 0
[05/31 09:29:29    214s] <CMD> setLayerPreference allM1 -isVisible 0
[05/31 09:29:29    214s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/31 09:29:29    214s] <CMD> setLayerPreference allM2 -isVisible 0
[05/31 09:29:29    214s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/31 09:29:29    214s] <CMD> setLayerPreference allM3 -isVisible 0
[05/31 09:29:29    214s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/31 09:29:29    214s] <CMD> setLayerPreference allM4 -isVisible 0
[05/31 09:29:30    214s] <CMD> setLayerPreference allM0 -isVisible 1
[05/31 09:29:30    214s] <CMD> setLayerPreference allM1 -isVisible 1
[05/31 09:29:30    214s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/31 09:29:30    214s] <CMD> setLayerPreference allM2 -isVisible 1
[05/31 09:29:30    214s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/31 09:29:30    214s] <CMD> setLayerPreference allM3 -isVisible 1
[05/31 09:29:30    214s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/31 09:29:30    214s] <CMD> setLayerPreference allM4 -isVisible 1
[05/31 09:29:35    214s] <CMD> setLayerPreference allM0 -isVisible 0
[05/31 09:29:35    214s] <CMD> setLayerPreference allM1 -isVisible 0
[05/31 09:29:35    214s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/31 09:29:35    214s] <CMD> setLayerPreference allM2 -isVisible 0
[05/31 09:29:35    214s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/31 09:29:35    214s] <CMD> setLayerPreference allM3 -isVisible 0
[05/31 09:29:35    214s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/31 09:29:35    214s] <CMD> setLayerPreference allM4 -isVisible 0
[05/31 09:29:35    214s] <CMD> setLayerPreference allM1 -isVisible 1
[05/31 09:29:39    214s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/31 09:30:00    217s] <CMD> pan -1.658 -3.039
[05/31 09:30:03    218s] <CMD> pan -47.610 -2.198
[05/31 09:33:44    234s] 
[05/31 09:33:44    234s] *** Memory Usage v#1 (Current mem = 1189.816M, initial mem = 184.402M) ***
[05/31 09:33:44    234s] 
[05/31 09:33:44    234s] *** Summary of all messages that are not suppressed in this session:
[05/31 09:33:44    234s] Severity  ID               Count  Summary                                  
[05/31 09:33:44    234s] WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/31 09:33:44    234s] WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/31 09:33:44    234s] WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
[05/31 09:33:44    234s] WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
[05/31 09:33:44    234s] WARNING   IMPFP-710            1  File version %s is too old.              
[05/31 09:33:44    234s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/31 09:33:44    234s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/31 09:33:44    234s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[05/31 09:33:44    234s] WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
[05/31 09:33:44    234s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/31 09:33:44    234s] WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
[05/31 09:33:44    234s] WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
[05/31 09:33:44    234s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/31 09:33:44    234s] WARNING   IMPSR-1255           1  Cannot find any non 'CLASS CORE' pad pin...
[05/31 09:33:44    234s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[05/31 09:33:44    234s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[05/31 09:33:44    234s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/31 09:33:44    234s] WARNING   IMPSP-5224           2  Option '%s' for command addEndCap is obs...
[05/31 09:33:44    234s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[05/31 09:33:44    234s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[05/31 09:33:44    234s] WARNING   IMPCCOPT-4322        1  No default Or cell family identified.    
[05/31 09:33:44    234s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/31 09:33:44    234s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/31 09:33:44    234s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[05/31 09:33:44    234s] *** Message Summary: 2187 warning(s), 20 error(s)
[05/31 09:33:44    234s] 
[05/31 09:33:44    234s] --- Ending "Innovus" (totcpu=0:03:55, real=0:46:04, mem=1189.8M) ---
