\hypertarget{group__RTEMSBSPsARMLPC24XX}{}\section{N\+XP L\+P\+C17\+XX, L\+P\+C23\+XX, L\+P\+C24\+XX and L\+P\+C40\+XX}
\label{group__RTEMSBSPsARMLPC24XX}\index{NXP LPC17XX, LPC23XX, LPC24XX and LPC40XX@{NXP LPC17XX, LPC23XX, LPC24XX and LPC40XX}}


N\+XP L\+P\+C17\+XX, L\+P\+C23\+XX, L\+P\+C24\+XX and L\+P\+C40\+XX Board Support Package.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__lpc__dma}{D\+M\+A Support}}
\begin{DoxyCompactList}\small\item\em D\+MA support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc24xx__dma}{D\+M\+A Support}}
\begin{DoxyCompactList}\small\item\em Direct memory access (D\+MA) support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc__emc}{E\+M\+C Support}}
\begin{DoxyCompactList}\small\item\em E\+MC Support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSBSPsARMLPC24XXI2C}{I2\+C Driver}}
\item 
\mbox{\hyperlink{group__lpc__i2s}{I2\+S Support}}
\begin{DoxyCompactList}\small\item\em I2S support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc24xx__io}{I\+O Support and Configuration}}
\begin{DoxyCompactList}\small\item\em Input and output module. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc__lcd}{L\+C\+D Support}}
\begin{DoxyCompactList}\small\item\em L\+CD support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc24xx__regs}{Register Definitions}}
\begin{DoxyCompactList}\small\item\em Register definitions. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSBSPsARMLPC24XXSSP}{S\+S\+P Driver}}
\item 
\mbox{\hyperlink{group__lpc24xx__clock}{System Clocks}}
\begin{DoxyCompactList}\small\item\em System clocks. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc__timer}{Timer Support}}
\begin{DoxyCompactList}\small\item\em Timer support. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{arm_2lpc24xx_2console_2console-config_8c}{console-\/config.\+c}}
\begin{DoxyCompactList}\small\item\em Console configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{uart-probe-1_8c}{uart-\/probe-\/1.\+c}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT 1 probe. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{uart-probe-2_8c}{uart-\/probe-\/2.\+c}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT 2 probe. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{uart-probe-3_8c}{uart-\/probe-\/3.\+c}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT 3 probe. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{lpc24xx_2include_2bsp_2lpc-clock-config_8h}{lpc-\/clock-\/config.\+h}}
\begin{DoxyCompactList}\small\item\em Clock driver configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{lpc24xx_2include_2bsp_2lpc-ethernet-config_8h}{lpc-\/ethernet-\/config.\+h}}
\begin{DoxyCompactList}\small\item\em Ethernet driver configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{start-config_8h}{start-\/config.\+h}}
\begin{DoxyCompactList}\small\item\em B\+SP start configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{bsps_2arm_2lpc24xx_2include_2bsp_8h}{bsp.\+h}}
\begin{DoxyCompactList}\small\item\em Global B\+SP definitions. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc24xx_2rtc_2rtc-config_8c}{rtc-\/config.\+c}}
\begin{DoxyCompactList}\small\item\em R\+TC configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc24xx_2start_2bspidle_8c}{bspidle.\+c}}
\begin{DoxyCompactList}\small\item\em Idle task. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{bspreset-armv4_8c}{bspreset-\/armv4.\+c}}
\begin{DoxyCompactList}\small\item\em Reset code. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc24xx_2start_2bspstart_8c}{bspstart.\+c}}
\begin{DoxyCompactList}\small\item\em Startup code. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{lpc24xx_2start_2bspstarthooks_8c}{bspstarthooks.\+c}}
\begin{DoxyCompactList}\small\item\em Startup code. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc24xx_2start_2restart_8c}{restart.\+c}}
\begin{DoxyCompactList}\small\item\em Restart implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{start-config-emc-dynamic_8c}{start-\/config-\/emc-\/dynamic.\+c}}
\begin{DoxyCompactList}\small\item\em B\+SP start E\+MC dynamic memory configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{start-config-emc-static_8c}{start-\/config-\/emc-\/static.\+c}}
\begin{DoxyCompactList}\small\item\em B\+SP start E\+MC static memory configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{start-config-mpu_8c}{start-\/config-\/mpu.\+c}}
\begin{DoxyCompactList}\small\item\em B\+SP start M\+PU configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{start-config-pinsel_8c}{start-\/config-\/pinsel.\+c}}
\begin{DoxyCompactList}\small\item\em B\+SP start pin selection configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc24xx_2start_2timer_8c}{timer.\+c}}
\begin{DoxyCompactList}\small\item\em Benchmark timer support. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga5d7d631d3a14b7554160f14eb42f351b}\label{group__RTEMSBSPsARMLPC24XX_ga5d7d631d3a14b7554160f14eb42f351b}} 
\#define {\bfseries B\+S\+P\+\_\+\+F\+E\+A\+T\+U\+R\+E\+\_\+\+I\+R\+Q\+\_\+\+E\+X\+T\+E\+N\+S\+I\+ON}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga082ecb24326d15777770ed1115b1b89f}\label{group__RTEMSBSPsARMLPC24XX_ga082ecb24326d15777770ed1115b1b89f}} 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+P\+C\+LK}~(L\+P\+C24\+X\+X\+\_\+\+C\+C\+LK / L\+P\+C24\+X\+X\+\_\+\+P\+C\+L\+K\+D\+IV)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_gab28478f7d242ac471e5c267ddf1bb13a}\label{group__RTEMSBSPsARMLPC24XX_gab28478f7d242ac471e5c267ddf1bb13a}} 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+E\+M\+C\+C\+LK}~(L\+P\+C24\+X\+X\+\_\+\+C\+C\+LK / L\+P\+C24\+X\+X\+\_\+\+E\+M\+C\+C\+L\+K\+D\+IV)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga7ef2da458c225154fb74aef840ed8594}\label{group__RTEMSBSPsARMLPC24XX_ga7ef2da458c225154fb74aef840ed8594}} 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+C\+O\+U\+NT}~8
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga8cbce037173a026946db0e4628939104}\label{group__RTEMSBSPsARMLPC24XX_ga8cbce037173a026946db0e4628939104}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+V7\+M\+\_\+\+I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+D\+E\+F\+A\+U\+LT}~(29 $<$$<$ 3)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_gaabc09d01f675047eb59c49fc7282017d}\label{group__RTEMSBSPsARMLPC24XX_gaabc09d01f675047eb59c49fc7282017d}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+V7\+M\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~(30 $<$$<$ 3)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga484f5ed3be718d51567e87bcbca4783f}\label{group__RTEMSBSPsARMLPC24XX_ga484f5ed3be718d51567e87bcbca4783f}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+V7\+M\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+CY}~L\+P\+C24\+X\+X\+\_\+\+C\+C\+LK
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_gadde0d66aef9442971dde465292ac14e6}\label{group__RTEMSBSPsARMLPC24XX_gadde0d66aef9442971dde465292ac14e6}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMLPC24XX_gadde0d66aef9442971dde465292ac14e6}{R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+N\+E\+T\+W\+O\+R\+K\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+A\+T\+T\+A\+CH}}~\mbox{\hyperlink{group__RTEMSBSPsARMLPC24XX_ga1ee87990424a1bed28cb5081a56043b2}{lpc\+\_\+eth\+\_\+attach\+\_\+detach}}
\begin{DoxyCompactList}\small\item\em Standard network driver attach and detach function. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga86d4f9aa98431100692e31068070a8df}\label{group__RTEMSBSPsARMLPC24XX_ga86d4f9aa98431100692e31068070a8df}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMLPC24XX_ga86d4f9aa98431100692e31068070a8df}{R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+N\+E\+T\+W\+O\+R\+K\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+N\+A\+ME}}~\char`\"{}eth0\char`\"{}
\begin{DoxyCompactList}\small\item\em Standard network driver name. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga079b62d123214293876069996b7665a6}\label{group__RTEMSBSPsARMLPC24XX_ga079b62d123214293876069996b7665a6}} 
\#define {\bfseries B\+S\+P\+\_\+\+C\+O\+N\+S\+O\+L\+E\+\_\+\+U\+A\+R\+T\+\_\+\+B\+A\+SE}~0x4000c000
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga1ee87990424a1bed28cb5081a56043b2}\label{group__RTEMSBSPsARMLPC24XX_ga1ee87990424a1bed28cb5081a56043b2}} 
int \mbox{\hyperlink{group__RTEMSBSPsARMLPC24XX_ga1ee87990424a1bed28cb5081a56043b2}{lpc\+\_\+eth\+\_\+attach\+\_\+detach}} (struct rtems\+\_\+bsdnet\+\_\+ifconfig $\ast$\mbox{\hyperlink{structconfig__s}{config}}, int attaching)
\begin{DoxyCompactList}\small\item\em Network driver attach and detach function. \end{DoxyCompactList}\item 
void $\ast$ \mbox{\hyperlink{group__RTEMSBSPsARMLPC24XX_ga301be7085b80c41a9c5887247003c662}{bsp\+\_\+idle\+\_\+thread}} (uintptr\+\_\+t ignored)
\begin{DoxyCompactList}\small\item\em Optimized idle task. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga22e8ff0c484a388835087ab82844fa5b}\label{group__RTEMSBSPsARMLPC24XX_ga22e8ff0c484a388835087ab82844fa5b}} 
void {\bfseries bsp\+\_\+restart} (void $\ast$addr)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_gab2205a0ac20f2d085f05f7d53ec2f754}\label{group__RTEMSBSPsARMLPC24XX_gab2205a0ac20f2d085f05f7d53ec2f754}} 
bool {\bfseries lpc24xx\+\_\+uart\+\_\+probe\+\_\+1} (struct \mbox{\hyperlink{structrtems__termios__device__context}{rtems\+\_\+termios\+\_\+device\+\_\+context}} $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a9b4a99475e2709333b8e5d70483173f1}{context}})
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga699dc0b86c047ef05292bb159d36ab63}\label{group__RTEMSBSPsARMLPC24XX_ga699dc0b86c047ef05292bb159d36ab63}} 
bool {\bfseries lpc24xx\+\_\+uart\+\_\+probe\+\_\+2} (struct \mbox{\hyperlink{structrtems__termios__device__context}{rtems\+\_\+termios\+\_\+device\+\_\+context}} $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a9b4a99475e2709333b8e5d70483173f1}{context}})
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga12a3ab98c362a1fcdf0bc1e95d077f76}\label{group__RTEMSBSPsARMLPC24XX_ga12a3ab98c362a1fcdf0bc1e95d077f76}} 
bool {\bfseries lpc24xx\+\_\+uart\+\_\+probe\+\_\+3} (struct \mbox{\hyperlink{structrtems__termios__device__context}{rtems\+\_\+termios\+\_\+device\+\_\+context}} $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a9b4a99475e2709333b8e5d70483173f1}{context}})
\end{DoxyCompactItemize}


\subsection{Detailed Description}
N\+XP L\+P\+C17\+XX, L\+P\+C23\+XX, L\+P\+C24\+XX and L\+P\+C40\+XX Board Support Package. 



\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC24XX_ga301be7085b80c41a9c5887247003c662}\label{group__RTEMSBSPsARMLPC24XX_ga301be7085b80c41a9c5887247003c662}} 
\index{NXP LPC17XX, LPC23XX, LPC24XX and LPC40XX@{NXP LPC17XX, LPC23XX, LPC24XX and LPC40XX}!bsp\_idle\_thread@{bsp\_idle\_thread}}
\index{bsp\_idle\_thread@{bsp\_idle\_thread}!NXP LPC17XX, LPC23XX, LPC24XX and LPC40XX@{NXP LPC17XX, LPC23XX, LPC24XX and LPC40XX}}
\subsubsection{\texorpdfstring{bsp\_idle\_thread()}{bsp\_idle\_thread()}}
{\footnotesize\ttfamily void$\ast$ bsp\+\_\+idle\+\_\+thread (\begin{DoxyParamCaption}\item[{uintptr\+\_\+t}]{ignored }\end{DoxyParamCaption})}



Optimized idle task. 

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S.

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S. 