
Aquarium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000158cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e1b8  08015a80  08015a80  00025a80  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08023c38  08023c38  00040298  2**0
                  CONTENTS
  4 .ARM          00000008  08023c38  08023c38  00033c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08023c40  08023c40  00040298  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08023c40  08023c40  00033c40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08023c44  08023c44  00033c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000298  20000000  08023c48  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ad2c  200002c0  08023ee0  000402c0  2**6
                  ALLOC
 10 ._user_heap_stack 00000604  2000afec  08023ee0  0004afec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040298  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ef0b  00000000  00000000  000402c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006594  00000000  00000000  0006f1d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001de8  00000000  00000000  00075768  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001af0  00000000  00000000  00077550  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ff1d  00000000  00000000  00079040  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00021d01  00000000  00000000  00098f5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009dcdc  00000000  00000000  000bac5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015893a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000087d8  00000000  00000000  001589b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002c0 	.word	0x200002c0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08015a54 	.word	0x08015a54

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002c4 	.word	0x200002c4
 80001dc:	08015a54 	.word	0x08015a54

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <apInit>:
void lcdMain(void);
void sensorMain(void);
void buttonMain(void);

void apInit(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	cliOpen(_DEF_UART1, 57600);
 8000fbc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f000 fd0b 	bl	80019dc <cliOpen>
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <apMain>:

void apMain(void)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 8000fd0:	f000 f95f 	bl	8001292 <millis>
 8000fd4:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if (millis()-pre_time >= 1000)
 8000fd6:	f000 f95c 	bl	8001292 <millis>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fe4:	d302      	bcc.n	8000fec <apMain+0x22>
    {
      pre_time = millis();
 8000fe6:	f000 f954 	bl	8001292 <millis>
 8000fea:	6078      	str	r0, [r7, #4]

    }

    sensorMain();
 8000fec:	f000 f807 	bl	8000ffe <sensorMain>
    buttonMain();
 8000ff0:	f000 f80f 	bl	8001012 <buttonMain>

    cliMain();
 8000ff4:	f000 fdaa 	bl	8001b4c <cliMain>
    lcdMain();
 8000ff8:	f000 f844 	bl	8001084 <lcdMain>
    if (millis()-pre_time >= 1000)
 8000ffc:	e7eb      	b.n	8000fd6 <apMain+0xc>

08000ffe <sensorMain>:
  }
}

void sensorMain(void)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	af00      	add	r7, sp, #0
    Ds18b20_ManualConvert();
 8001002:	f001 fc6f 	bl	80028e4 <Ds18b20_ManualConvert>
    Sonar_measure();
 8001006:	f004 fa7b 	bl	8005500 <Sonar_measure>
    tds_measure();
 800100a:	f004 ff45 	bl	8005e98 <tds_measure>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}

08001012 <buttonMain>:

void buttonMain(void)
{
 8001012:	b598      	push	{r3, r4, r7, lr}
 8001014:	af00      	add	r7, sp, #0
	if(buttonGetPressed(USER_BTN)|buttonGetPressed(MENU_BTN)|buttonGetPressed(UP_BTN)|buttonGetPressed(DOWN_BTN)|buttonGetPressed(SEL_BTN))
 8001016:	2000      	movs	r0, #0
 8001018:	f000 fbdc 	bl	80017d4 <buttonGetPressed>
 800101c:	4603      	mov	r3, r0
 800101e:	461c      	mov	r4, r3
 8001020:	2001      	movs	r0, #1
 8001022:	f000 fbd7 	bl	80017d4 <buttonGetPressed>
 8001026:	4603      	mov	r3, r0
 8001028:	4323      	orrs	r3, r4
 800102a:	b2dc      	uxtb	r4, r3
 800102c:	2002      	movs	r0, #2
 800102e:	f000 fbd1 	bl	80017d4 <buttonGetPressed>
 8001032:	4603      	mov	r3, r0
 8001034:	4323      	orrs	r3, r4
 8001036:	b2dc      	uxtb	r4, r3
 8001038:	2003      	movs	r0, #3
 800103a:	f000 fbcb 	bl	80017d4 <buttonGetPressed>
 800103e:	4603      	mov	r3, r0
 8001040:	4323      	orrs	r3, r4
 8001042:	b2dc      	uxtb	r4, r3
 8001044:	2004      	movs	r0, #4
 8001046:	f000 fbc5 	bl	80017d4 <buttonGetPressed>
 800104a:	4603      	mov	r3, r0
 800104c:	4323      	orrs	r3, r4
 800104e:	b2db      	uxtb	r3, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	d003      	beq.n	800105c <buttonMain+0x4a>
	{
		ledOn(_DEF_LED1);
 8001054:	2000      	movs	r0, #0
 8001056:	f003 fa7b 	bl	8004550 <ledOn>
 800105a:	e002      	b.n	8001062 <buttonMain+0x50>
	}
	else
	{
		ledOff(_DEF_LED1);
 800105c:	2000      	movs	r0, #0
 800105e:	f003 fa97 	bl	8004590 <ledOff>
	}

	if(buttonGetPressed(SEL_BTN))
 8001062:	2004      	movs	r0, #4
 8001064:	f000 fbb6 	bl	80017d4 <buttonGetPressed>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d004      	beq.n	8001078 <buttonMain+0x66>
	{
		gpioPinWrite(BUZZER, SET);
 800106e:	2101      	movs	r1, #1
 8001070:	2008      	movs	r0, #8
 8001072:	f002 f9b9 	bl	80033e8 <gpioPinWrite>
	}
	else
	{
		gpioPinWrite(BUZZER, RESET);
	}
}
 8001076:	e003      	b.n	8001080 <buttonMain+0x6e>
		gpioPinWrite(BUZZER, RESET);
 8001078:	2100      	movs	r1, #0
 800107a:	2008      	movs	r0, #8
 800107c:	f002 f9b4 	bl	80033e8 <gpioPinWrite>
}
 8001080:	bf00      	nop
 8001082:	bd98      	pop	{r3, r4, r7, pc}

08001084 <lcdMain>:

void lcdMain(void)
{
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	b083      	sub	sp, #12
 8001088:	af02      	add	r7, sp, #8
  if (lcdIsInit() != true)
 800108a:	f002 fb75 	bl	8003778 <lcdIsInit>
 800108e:	4603      	mov	r3, r0
 8001090:	f083 0301 	eor.w	r3, r3, #1
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2b00      	cmp	r3, #0
 8001098:	f040 80aa 	bne.w	80011f0 <lcdMain+0x16c>
  {
    return;
  }


  if (lcdDrawAvailable() == true)
 800109c:	f002 fda4 	bl	8003be8 <lcdDrawAvailable>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	f000 80a5 	beq.w	80011f2 <lcdMain+0x16e>
  {
      lcdClearBuffer(black);
 80010a8:	2000      	movs	r0, #0
 80010aa:	f002 fba3 	bl	80037f4 <lcdClearBuffer>
      lcdSetFont(LCD_FONT_HAN);
 80010ae:	2003      	movs	r0, #3
 80010b0:	f003 f93a 	bl	8004328 <lcdSetFont>
      lcdPrintf(0,16*0, green, "[ ]");
 80010b4:	4b50      	ldr	r3, [pc, #320]	; (80011f8 <lcdMain+0x174>)
 80010b6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80010ba:	2100      	movs	r1, #0
 80010bc:	2000      	movs	r0, #0
 80010be:	f002 ff9f 	bl	8004000 <lcdPrintf>

      lcdPrintf(0,16*1, white, "%d fps", lcdGetFps());
 80010c2:	f002 fd79 	bl	8003bb8 <lcdGetFps>
 80010c6:	4603      	mov	r3, r0
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	4b4c      	ldr	r3, [pc, #304]	; (80011fc <lcdMain+0x178>)
 80010cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010d0:	2110      	movs	r1, #16
 80010d2:	2000      	movs	r0, #0
 80010d4:	f002 ff94 	bl	8004000 <lcdPrintf>
      lcdPrintf(0,16*2, white, "%d ms" , lcdGetFpsTime());
 80010d8:	f002 fd7a 	bl	8003bd0 <lcdGetFpsTime>
 80010dc:	4603      	mov	r3, r0
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	4b47      	ldr	r3, [pc, #284]	; (8001200 <lcdMain+0x17c>)
 80010e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010e6:	2120      	movs	r1, #32
 80010e8:	2000      	movs	r0, #0
 80010ea:	f002 ff89 	bl	8004000 <lcdPrintf>
      lcdPrintf(0,16*3, white, "%d ms" , millis());
 80010ee:	f000 f8d0 	bl	8001292 <millis>
 80010f2:	4603      	mov	r3, r0
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	4b42      	ldr	r3, [pc, #264]	; (8001200 <lcdMain+0x17c>)
 80010f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010fc:	2130      	movs	r1, #48	; 0x30
 80010fe:	2000      	movs	r0, #0
 8001100:	f002 ff7e 	bl	8004000 <lcdPrintf>

      lcdDrawRoundRect(70, 16*1, 52, 17, 5, white);
 8001104:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001108:	9301      	str	r3, [sp, #4]
 800110a:	2305      	movs	r3, #5
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2311      	movs	r3, #17
 8001110:	2234      	movs	r2, #52	; 0x34
 8001112:	2110      	movs	r1, #16
 8001114:	2046      	movs	r0, #70	; 0x46
 8001116:	f002 fc1b 	bl	8003950 <lcdDrawRoundRect>
      lcdDrawFillRoundRect(71, 17, 50, 15, 5, red);
 800111a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800111e:	9301      	str	r3, [sp, #4]
 8001120:	2305      	movs	r3, #5
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	230f      	movs	r3, #15
 8001126:	2232      	movs	r2, #50	; 0x32
 8001128:	2111      	movs	r1, #17
 800112a:	2047      	movs	r0, #71	; 0x47
 800112c:	f002 fd11 	bl	8003b52 <lcdDrawFillRoundRect>
      lcdSetFont(LCD_FONT_07x10);
 8001130:	2000      	movs	r0, #0
 8001132:	f003 f8f9 	bl	8004328 <lcdSetFont>
      lcdPrintf(75,21, white, "BUTTON");
 8001136:	4b33      	ldr	r3, [pc, #204]	; (8001204 <lcdMain+0x180>)
 8001138:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800113c:	2115      	movs	r1, #21
 800113e:	204b      	movs	r0, #75	; 0x4b
 8001140:	f002 ff5e 	bl	8004000 <lcdPrintf>

      lcdSetFont(LCD_FONT_HAN);
 8001144:	2003      	movs	r0, #3
 8001146:	f003 f8ef 	bl	8004328 <lcdSetFont>
      lcdPrintf(0,16*4, white, " : %3.1f " , ds18b20[0].Temperature);
 800114a:	4b2f      	ldr	r3, [pc, #188]	; (8001208 <lcdMain+0x184>)
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff fa12 	bl	8000578 <__aeabi_f2d>
 8001154:	4603      	mov	r3, r0
 8001156:	460c      	mov	r4, r1
 8001158:	e9cd 3400 	strd	r3, r4, [sp]
 800115c:	4b2b      	ldr	r3, [pc, #172]	; (800120c <lcdMain+0x188>)
 800115e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001162:	2140      	movs	r1, #64	; 0x40
 8001164:	2000      	movs	r0, #0
 8001166:	f002 ff4b 	bl	8004000 <lcdPrintf>
      lcdPrintf(0,16*5, white, " : %3d cm" , sonar_tbl[0].filter_distance_cm/10);
 800116a:	4b29      	ldr	r3, [pc, #164]	; (8001210 <lcdMain+0x18c>)
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	4a29      	ldr	r2, [pc, #164]	; (8001214 <lcdMain+0x190>)
 8001170:	fba2 2303 	umull	r2, r3, r2, r3
 8001174:	08db      	lsrs	r3, r3, #3
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	4b27      	ldr	r3, [pc, #156]	; (8001218 <lcdMain+0x194>)
 800117a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800117e:	2150      	movs	r1, #80	; 0x50
 8001180:	2000      	movs	r0, #0
 8001182:	f002 ff3d 	bl	8004000 <lcdPrintf>
      lcdPrintf(0,16*6, white, "TDS : %4.1f ppm" , tds_tbl[0].filter_tdsValue);
 8001186:	4b25      	ldr	r3, [pc, #148]	; (800121c <lcdMain+0x198>)
 8001188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f9f4 	bl	8000578 <__aeabi_f2d>
 8001190:	4603      	mov	r3, r0
 8001192:	460c      	mov	r4, r1
 8001194:	e9cd 3400 	strd	r3, r4, [sp]
 8001198:	4b21      	ldr	r3, [pc, #132]	; (8001220 <lcdMain+0x19c>)
 800119a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800119e:	2160      	movs	r1, #96	; 0x60
 80011a0:	2000      	movs	r0, #0
 80011a2:	f002 ff2d 	bl	8004000 <lcdPrintf>
      lcdDrawBufferImage(50, 20, 50, 50, TEST);
 80011a6:	4b1f      	ldr	r3, [pc, #124]	; (8001224 <lcdMain+0x1a0>)
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	2332      	movs	r3, #50	; 0x32
 80011ac:	2232      	movs	r2, #50	; 0x32
 80011ae:	2114      	movs	r1, #20
 80011b0:	2032      	movs	r0, #50	; 0x32
 80011b2:	f002 fecc 	bl	8003f4e <lcdDrawBufferImage>

      lcdDrawFillRect( 0, 118, 10, 10, red);
 80011b6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	230a      	movs	r3, #10
 80011be:	220a      	movs	r2, #10
 80011c0:	2176      	movs	r1, #118	; 0x76
 80011c2:	2000      	movs	r0, #0
 80011c4:	f002 fe95 	bl	8003ef2 <lcdDrawFillRect>
      lcdDrawFillRect(10, 118, 10, 10, green);
 80011c8:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	230a      	movs	r3, #10
 80011d0:	220a      	movs	r2, #10
 80011d2:	2176      	movs	r1, #118	; 0x76
 80011d4:	200a      	movs	r0, #10
 80011d6:	f002 fe8c 	bl	8003ef2 <lcdDrawFillRect>
      lcdDrawFillRect(20, 118, 10, 10, blue);
 80011da:	231f      	movs	r3, #31
 80011dc:	9300      	str	r3, [sp, #0]
 80011de:	230a      	movs	r3, #10
 80011e0:	220a      	movs	r2, #10
 80011e2:	2176      	movs	r1, #118	; 0x76
 80011e4:	2014      	movs	r0, #20
 80011e6:	f002 fe84 	bl	8003ef2 <lcdDrawFillRect>


      lcdRequestDraw();
 80011ea:	f002 fd13 	bl	8003c14 <lcdRequestDraw>
 80011ee:	e000      	b.n	80011f2 <lcdMain+0x16e>
    return;
 80011f0:	bf00      	nop
  }
}
 80011f2:	3704      	adds	r7, #4
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd90      	pop	{r4, r7, pc}
 80011f8:	08015a80 	.word	0x08015a80
 80011fc:	08015a9c 	.word	0x08015a9c
 8001200:	08015aa4 	.word	0x08015aa4
 8001204:	08015aac 	.word	0x08015aac
 8001208:	2000a968 	.word	0x2000a968
 800120c:	08015ab4 	.word	0x08015ab4
 8001210:	2000a344 	.word	0x2000a344
 8001214:	cccccccd 	.word	0xcccccccd
 8001218:	08015acc 	.word	0x08015acc
 800121c:	2000ae14 	.word	0x2000ae14
 8001220:	08015ae0 	.word	0x08015ae0
 8001224:	0801f940 	.word	0x0801f940

08001228 <bspInit>:

void SystemClock_Config(void);


void bspInit(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
  HAL_Init();
 800122e:	f00a f9f9 	bl	800b624 <HAL_Init>
  SystemClock_Config();
 8001232:	f000 f835 	bl	80012a0 <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <bspInit+0x50>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123e:	4a0e      	ldr	r2, [pc, #56]	; (8001278 <bspInit+0x50>)
 8001240:	f043 0304 	orr.w	r3, r3, #4
 8001244:	6313      	str	r3, [r2, #48]	; 0x30
 8001246:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <bspInit+0x50>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	f003 0304 	and.w	r3, r3, #4
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <bspInit+0x50>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	4a07      	ldr	r2, [pc, #28]	; (8001278 <bspInit+0x50>)
 800125c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001260:	6313      	str	r3, [r2, #48]	; 0x30
 8001262:	4b05      	ldr	r3, [pc, #20]	; (8001278 <bspInit+0x50>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	683b      	ldr	r3, [r7, #0]
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800

0800127c <delay>:

void delay(uint32_t ms)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  else
  {
    HAL_Delay(ms);
  }
#else
  HAL_Delay(ms);
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f00a fa3f 	bl	800b708 <HAL_Delay>
#endif
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <millis>:

uint32_t millis(void)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001296:	f00a fa2b 	bl	800b6f0 <HAL_GetTick>
 800129a:	4603      	mov	r3, r0
}
 800129c:	4618      	mov	r0, r3
 800129e:	bd80      	pop	{r7, pc}

080012a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b094      	sub	sp, #80	; 0x50
 80012a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012a6:	f107 0320 	add.w	r3, r7, #32
 80012aa:	2230      	movs	r2, #48	; 0x30
 80012ac:	2100      	movs	r1, #0
 80012ae:	4618      	mov	r0, r3
 80012b0:	f010 ffef 	bl	8012292 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c4:	2300      	movs	r3, #0
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	4b27      	ldr	r3, [pc, #156]	; (8001368 <SystemClock_Config+0xc8>)
 80012ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012cc:	4a26      	ldr	r2, [pc, #152]	; (8001368 <SystemClock_Config+0xc8>)
 80012ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d2:	6413      	str	r3, [r2, #64]	; 0x40
 80012d4:	4b24      	ldr	r3, [pc, #144]	; (8001368 <SystemClock_Config+0xc8>)
 80012d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012dc:	60bb      	str	r3, [r7, #8]
 80012de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012e0:	2300      	movs	r3, #0
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	4b21      	ldr	r3, [pc, #132]	; (800136c <SystemClock_Config+0xcc>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a20      	ldr	r2, [pc, #128]	; (800136c <SystemClock_Config+0xcc>)
 80012ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012ee:	6013      	str	r3, [r2, #0]
 80012f0:	4b1e      	ldr	r3, [pc, #120]	; (800136c <SystemClock_Config+0xcc>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012f8:	607b      	str	r3, [r7, #4]
 80012fa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012fc:	2301      	movs	r3, #1
 80012fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001300:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001306:	2302      	movs	r3, #2
 8001308:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800130a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800130e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001310:	2319      	movs	r3, #25
 8001312:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001314:	23c0      	movs	r3, #192	; 0xc0
 8001316:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001318:	2302      	movs	r3, #2
 800131a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800131c:	2304      	movs	r3, #4
 800131e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001320:	f107 0320 	add.w	r3, r7, #32
 8001324:	4618      	mov	r0, r3
 8001326:	f00b ff37 	bl	800d198 <HAL_RCC_OscConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001330:	f000 f81e 	bl	8001370 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001334:	230f      	movs	r3, #15
 8001336:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001338:	2302      	movs	r3, #2
 800133a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001340:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001344:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001346:	2300      	movs	r3, #0
 8001348:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800134a:	f107 030c 	add.w	r3, r7, #12
 800134e:	2103      	movs	r1, #3
 8001350:	4618      	mov	r0, r3
 8001352:	f00c f991 	bl	800d678 <HAL_RCC_ClockConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800135c:	f000 f808 	bl	8001370 <Error_Handler>
  }
}
 8001360:	bf00      	nop
 8001362:	3750      	adds	r7, #80	; 0x50
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40023800 	.word	0x40023800
 800136c:	40007000 	.word	0x40007000

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001376:	e7fe      	b.n	8001376 <Error_Handler+0x6>

08001378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
 8001382:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <HAL_MspInit+0x4c>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001386:	4a0f      	ldr	r2, [pc, #60]	; (80013c4 <HAL_MspInit+0x4c>)
 8001388:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800138c:	6453      	str	r3, [r2, #68]	; 0x44
 800138e:	4b0d      	ldr	r3, [pc, #52]	; (80013c4 <HAL_MspInit+0x4c>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	603b      	str	r3, [r7, #0]
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <HAL_MspInit+0x4c>)
 80013a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a2:	4a08      	ldr	r2, [pc, #32]	; (80013c4 <HAL_MspInit+0x4c>)
 80013a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a8:	6413      	str	r3, [r2, #64]	; 0x40
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_MspInit+0x4c>)
 80013ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	40023800 	.word	0x40023800

080013c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <NMI_Handler+0x4>

080013ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d2:	e7fe      	b.n	80013d2 <HardFault_Handler+0x4>

080013d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d8:	e7fe      	b.n	80013d8 <MemManage_Handler+0x4>

080013da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013de:	e7fe      	b.n	80013de <BusFault_Handler+0x4>

080013e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013e4:	e7fe      	b.n	80013e4 <UsageFault_Handler+0x4>

080013e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013e6:	b480      	push	{r7}
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001414:	f00a f958 	bl	800b6c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}

0800141c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001420:	4802      	ldr	r0, [pc, #8]	; (800142c <ADC_IRQHandler+0x10>)
 8001422:	f00a f9d6 	bl	800b7d2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	2000ae3c 	.word	0x2000ae3c

08001430 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001434:	4802      	ldr	r0, [pc, #8]	; (8001440 <TIM3_IRQHandler+0x10>)
 8001436:	f00e fbe3 	bl	800fc00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	2000ad08 	.word	0x2000ad08

08001444 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001448:	4802      	ldr	r0, [pc, #8]	; (8001454 <SPI1_IRQHandler+0x10>)
 800144a:	f00e f8c5 	bl	800f5d8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	2000ad5c 	.word	0x2000ad5c

08001458 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800145c:	4802      	ldr	r0, [pc, #8]	; (8001468 <USART1_IRQHandler+0x10>)
 800145e:	f00f fac5 	bl	80109ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000afa4 	.word	0x2000afa4

0800146c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001470:	4802      	ldr	r0, [pc, #8]	; (800147c <SDIO_IRQHandler+0x10>)
 8001472:	f00c fd37 	bl	800dee4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	2000ac84 	.word	0x2000ac84

08001480 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001484:	4802      	ldr	r0, [pc, #8]	; (8001490 <DMA2_Stream0_IRQHandler+0x10>)
 8001486:	f00b f963 	bl	800c750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	2000ae84 	.word	0x2000ae84

08001494 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001498:	4802      	ldr	r0, [pc, #8]	; (80014a4 <DMA2_Stream2_IRQHandler+0x10>)
 800149a:	f00b f959 	bl	800c750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	2000af44 	.word	0x2000af44

080014a8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80014ac:	4802      	ldr	r0, [pc, #8]	; (80014b8 <DMA2_Stream3_IRQHandler+0x10>)
 80014ae:	f00b f94f 	bl	800c750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	2000ac24 	.word	0x2000ac24

080014bc <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80014c0:	4802      	ldr	r0, [pc, #8]	; (80014cc <DMA2_Stream5_IRQHandler+0x10>)
 80014c2:	f00b f945 	bl	800c750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	2000adb4 	.word	0x2000adb4

080014d0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80014d4:	4802      	ldr	r0, [pc, #8]	; (80014e0 <DMA2_Stream6_IRQHandler+0x10>)
 80014d6:	f00b f93b 	bl	800c750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	2000abc4 	.word	0x2000abc4

080014e4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80014e8:	4802      	ldr	r0, [pc, #8]	; (80014f4 <DMA2_Stream7_IRQHandler+0x10>)
 80014ea:	f00b f931 	bl	800c750 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	2000aee4 	.word	0x2000aee4

080014f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001500:	4a14      	ldr	r2, [pc, #80]	; (8001554 <_sbrk+0x5c>)
 8001502:	4b15      	ldr	r3, [pc, #84]	; (8001558 <_sbrk+0x60>)
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800150c:	4b13      	ldr	r3, [pc, #76]	; (800155c <_sbrk+0x64>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001514:	4b11      	ldr	r3, [pc, #68]	; (800155c <_sbrk+0x64>)
 8001516:	4a12      	ldr	r2, [pc, #72]	; (8001560 <_sbrk+0x68>)
 8001518:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <_sbrk+0x64>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4413      	add	r3, r2
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	429a      	cmp	r2, r3
 8001526:	d207      	bcs.n	8001538 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001528:	f010 fe6e 	bl	8012208 <__errno>
 800152c:	4602      	mov	r2, r0
 800152e:	230c      	movs	r3, #12
 8001530:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001532:	f04f 33ff 	mov.w	r3, #4294967295
 8001536:	e009      	b.n	800154c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001538:	4b08      	ldr	r3, [pc, #32]	; (800155c <_sbrk+0x64>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800153e:	4b07      	ldr	r3, [pc, #28]	; (800155c <_sbrk+0x64>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4413      	add	r3, r2
 8001546:	4a05      	ldr	r2, [pc, #20]	; (800155c <_sbrk+0x64>)
 8001548:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800154a:	68fb      	ldr	r3, [r7, #12]
}
 800154c:	4618      	mov	r0, r3
 800154e:	3718      	adds	r7, #24
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20020000 	.word	0x20020000
 8001558:	00000400 	.word	0x00000400
 800155c:	200002dc 	.word	0x200002dc
 8001560:	2000aff0 	.word	0x2000aff0

08001564 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <SystemInit+0x28>)
 800156a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800156e:	4a07      	ldr	r2, [pc, #28]	; (800158c <SystemInit+0x28>)
 8001570:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001574:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001578:	4b04      	ldr	r3, [pc, #16]	; (800158c <SystemInit+0x28>)
 800157a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800157e:	609a      	str	r2, [r3, #8]
#endif
}
 8001580:	bf00      	nop
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001590:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001594:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001596:	e003      	b.n	80015a0 <LoopCopyDataInit>

08001598 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001598:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800159a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800159c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800159e:	3104      	adds	r1, #4

080015a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80015a0:	480b      	ldr	r0, [pc, #44]	; (80015d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80015a2:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80015a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80015a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80015a8:	d3f6      	bcc.n	8001598 <CopyDataInit>
  ldr  r2, =_sbss
 80015aa:	4a0b      	ldr	r2, [pc, #44]	; (80015d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80015ac:	e002      	b.n	80015b4 <LoopFillZerobss>

080015ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80015ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80015b0:	f842 3b04 	str.w	r3, [r2], #4

080015b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80015b4:	4b09      	ldr	r3, [pc, #36]	; (80015dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80015b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80015b8:	d3f9      	bcc.n	80015ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015ba:	f7ff ffd3 	bl	8001564 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015be:	f010 fe29 	bl	8012214 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015c2:	f010 fe15 	bl	80121f0 <main>
  bx  lr    
 80015c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80015c8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80015cc:	08023c48 	.word	0x08023c48
  ldr  r0, =_sdata
 80015d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80015d4:	20000298 	.word	0x20000298
  ldr  r2, =_sbss
 80015d8:	200002c0 	.word	0x200002c0
  ldr  r3, = _ebss
 80015dc:	2000afec 	.word	0x2000afec

080015e0 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015e0:	e7fe      	b.n	80015e0 <DMA1_Stream0_IRQHandler>

080015e2 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b087      	sub	sp, #28
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80015ee:	2301      	movs	r3, #1
 80015f0:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2200      	movs	r2, #0
 80015fc:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	68ba      	ldr	r2, [r7, #8]
 8001608:	60da      	str	r2, [r3, #12]

  return ret;
 800160a:	7dfb      	ldrb	r3, [r7, #23]
}
 800160c:	4618      	mov	r0, r3
 800160e:	371c      	adds	r7, #28
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8001618:	b480      	push	{r7}
 800161a:	b087      	sub	sp, #28
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8001624:	2301      	movs	r3, #1
 8001626:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 8001628:	2300      	movs	r3, #0
 800162a:	613b      	str	r3, [r7, #16]
 800162c:	e026      	b.n	800167c <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d009      	beq.n	800164a <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	68da      	ldr	r2, [r3, #12]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	441a      	add	r2, r3
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	68b9      	ldr	r1, [r7, #8]
 8001644:	440b      	add	r3, r1
 8001646:	7812      	ldrb	r2, [r2, #0]
 8001648:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	685a      	ldr	r2, [r3, #4]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	d00c      	beq.n	8001670 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	3301      	adds	r3, #1
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	6892      	ldr	r2, [r2, #8]
 8001660:	fbb3 f1f2 	udiv	r1, r3, r2
 8001664:	fb02 f201 	mul.w	r2, r2, r1
 8001668:	1a9a      	subs	r2, r3, r2
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	e002      	b.n	8001676 <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8001670:	2300      	movs	r3, #0
 8001672:	75fb      	strb	r3, [r7, #23]
      break;
 8001674:	e006      	b.n	8001684 <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	3301      	adds	r3, #1
 800167a:	613b      	str	r3, [r7, #16]
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	429a      	cmp	r2, r3
 8001682:	d8d4      	bhi.n	800162e <qbufferRead+0x16>
    }
  }

  return ret;
 8001684:	7dfb      	ldrb	r3, [r7, #23]
}
 8001686:	4618      	mov	r0, r3
 8001688:	371c      	adds	r7, #28
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8001692:	b480      	push	{r7}
 8001694:	b085      	sub	sp, #20
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->in - p_node->out) % p_node->len;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6892      	ldr	r2, [r2, #8]
 80016a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80016ac:	fb02 f201 	mul.w	r2, r2, r1
 80016b0:	1a9b      	subs	r3, r3, r2
 80016b2:	60fb      	str	r3, [r7, #12]

  return ret;
 80016b4:	68fb      	ldr	r3, [r7, #12]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3714      	adds	r7, #20
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <DWT_Delay_Init>:
 *  Created on: 2021. 8. 16.
 *      Author: WANG
 */
#include "user_delay.h"

uint32_t DWT_Delay_Init(void) {
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80016c8:	4b14      	ldr	r3, [pc, #80]	; (800171c <DWT_Delay_Init+0x58>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	4a13      	ldr	r2, [pc, #76]	; (800171c <DWT_Delay_Init+0x58>)
 80016ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016d2:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <DWT_Delay_Init+0x58>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	4a10      	ldr	r2, [pc, #64]	; (800171c <DWT_Delay_Init+0x58>)
 80016da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016de:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <DWT_Delay_Init+0x5c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a0e      	ldr	r2, [pc, #56]	; (8001720 <DWT_Delay_Init+0x5c>)
 80016e6:	f023 0301 	bic.w	r3, r3, #1
 80016ea:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <DWT_Delay_Init+0x5c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a0b      	ldr	r2, [pc, #44]	; (8001720 <DWT_Delay_Init+0x5c>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80016f8:	4b09      	ldr	r3, [pc, #36]	; (8001720 <DWT_Delay_Init+0x5c>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80016fe:	bf00      	nop
     __ASM volatile ("NOP");
 8001700:	bf00      	nop
     __ASM volatile ("NOP");
 8001702:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <DWT_Delay_Init+0x5c>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 800170c:	2300      	movs	r3, #0
 800170e:	e000      	b.n	8001712 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8001710:	2301      	movs	r3, #1
  }
}
 8001712:	4618      	mov	r0, r3
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	e000edf0 	.word	0xe000edf0
 8001720:	e0001000 	.word	0xe0001000

08001724 <buttonInit>:
static void cliButton(cli_args_t *args);
#endif


bool buttonInit(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af00      	add	r7, sp, #0
  bool ret = true;
 800172a:	2301      	movs	r3, #1
 800172c:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172e:	1d3b      	adds	r3, r7, #4
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 800173c:	2300      	movs	r3, #0
 800173e:	603b      	str	r3, [r7, #0]
 8001740:	4b20      	ldr	r3, [pc, #128]	; (80017c4 <buttonInit+0xa0>)
 8001742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001744:	4a1f      	ldr	r2, [pc, #124]	; (80017c4 <buttonInit+0xa0>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6313      	str	r3, [r2, #48]	; 0x30
 800174c:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <buttonInit+0xa0>)
 800174e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001750:	f003 0301 	and.w	r3, r3, #1
 8001754:	603b      	str	r3, [r7, #0]
 8001756:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001758:	2300      	movs	r3, #0
 800175a:	60bb      	str	r3, [r7, #8]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 800175c:	2300      	movs	r3, #0
 800175e:	61fb      	str	r3, [r7, #28]
 8001760:	e023      	b.n	80017aa <buttonInit+0x86>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8001762:	4919      	ldr	r1, [pc, #100]	; (80017c8 <buttonInit+0xa4>)
 8001764:	69fa      	ldr	r2, [r7, #28]
 8001766:	4613      	mov	r3, r2
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	4413      	add	r3, r2
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	440b      	add	r3, r1
 8001770:	3304      	adds	r3, #4
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = button_tbl[i].pull;
 8001776:	4914      	ldr	r1, [pc, #80]	; (80017c8 <buttonInit+0xa4>)
 8001778:	69fa      	ldr	r2, [r7, #28]
 800177a:	4613      	mov	r3, r2
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	4413      	add	r3, r2
 8001780:	00db      	lsls	r3, r3, #3
 8001782:	440b      	add	r3, r1
 8001784:	3308      	adds	r3, #8
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(button_tbl[i].port, &GPIO_InitStruct);
 800178a:	490f      	ldr	r1, [pc, #60]	; (80017c8 <buttonInit+0xa4>)
 800178c:	69fa      	ldr	r2, [r7, #28]
 800178e:	4613      	mov	r3, r2
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4413      	add	r3, r2
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	440b      	add	r3, r1
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	1d3a      	adds	r2, r7, #4
 800179c:	4611      	mov	r1, r2
 800179e:	4618      	mov	r0, r3
 80017a0:	f00b fa4a 	bl	800cc38 <HAL_GPIO_Init>
  for (int i=0; i<BUTTON_MAX_CH; i++)
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	3301      	adds	r3, #1
 80017a8:	61fb      	str	r3, [r7, #28]
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	2b04      	cmp	r3, #4
 80017ae:	ddd8      	ble.n	8001762 <buttonInit+0x3e>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 80017b0:	4906      	ldr	r1, [pc, #24]	; (80017cc <buttonInit+0xa8>)
 80017b2:	4807      	ldr	r0, [pc, #28]	; (80017d0 <buttonInit+0xac>)
 80017b4:	f000 feea 	bl	800258c <cliAdd>
#endif

  return ret;
 80017b8:	7efb      	ldrb	r3, [r7, #27]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3720      	adds	r7, #32
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40023800 	.word	0x40023800
 80017c8:	20000004 	.word	0x20000004
 80017cc:	080018b5 	.word	0x080018b5
 80017d0:	08015af0 	.word	0x08015af0

080017d4 <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80017de:	2300      	movs	r3, #0
 80017e0:	73fb      	strb	r3, [r7, #15]
  button_tbl_t *button;
  button = &button_tbl[ch];
 80017e2:	79fa      	ldrb	r2, [r7, #7]
 80017e4:	4613      	mov	r3, r2
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	4413      	add	r3, r2
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	4a30      	ldr	r2, [pc, #192]	; (80018b0 <buttonGetPressed+0xdc>)
 80017ee:	4413      	add	r3, r2
 80017f0:	60bb      	str	r3, [r7, #8]

  if (ch >= BUTTON_MAX_CH)
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	2b04      	cmp	r3, #4
 80017f6:	d901      	bls.n	80017fc <buttonGetPressed+0x28>
  {
    return false;
 80017f8:	2300      	movs	r3, #0
 80017fa:	e054      	b.n	80018a6 <buttonGetPressed+0xd2>
  }

  switch(button->State)
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	7b9b      	ldrb	r3, [r3, #14]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d002      	beq.n	800180a <buttonGetPressed+0x36>
 8001804:	2b01      	cmp	r3, #1
 8001806:	d018      	beq.n	800183a <buttonGetPressed+0x66>
 8001808:	e04c      	b.n	80018a4 <buttonGetPressed+0xd0>
  {
  	  case BUTTON_IDLE:
  		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	b29b      	uxth	r3, r3
 8001814:	4619      	mov	r1, r3
 8001816:	4610      	mov	r0, r2
 8001818:	f00b fc72 	bl	800d100 <HAL_GPIO_ReadPin>
 800181c:	4603      	mov	r3, r0
 800181e:	461a      	mov	r2, r3
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	7b1b      	ldrb	r3, [r3, #12]
 8001824:	429a      	cmp	r2, r3
 8001826:	d13a      	bne.n	800189e <buttonGetPressed+0xca>
  		  {
  			  button->lastDebounceTime = millis();
 8001828:	f7ff fd33 	bl	8001292 <millis>
 800182c:	4602      	mov	r2, r0
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	615a      	str	r2, [r3, #20]
  			  button->State = BUTTON_Pressed;
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	2201      	movs	r2, #1
 8001836:	739a      	strb	r2, [r3, #14]
  		  }
  		  break;
 8001838:	e031      	b.n	800189e <buttonGetPressed+0xca>

  	  case BUTTON_Pressed:
		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	b29b      	uxth	r3, r3
 8001844:	4619      	mov	r1, r3
 8001846:	4610      	mov	r0, r2
 8001848:	f00b fc5a 	bl	800d100 <HAL_GPIO_ReadPin>
 800184c:	4603      	mov	r3, r0
 800184e:	461a      	mov	r2, r3
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	7b1b      	ldrb	r3, [r3, #12]
 8001854:	429a      	cmp	r2, r3
 8001856:	d114      	bne.n	8001882 <buttonGetPressed+0xae>
		  {
			  if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 8001858:	f7ff fd1b 	bl	8001292 <millis>
 800185c:	4602      	mov	r2, r0
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	1ad2      	subs	r2, r2, r3
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	691b      	ldr	r3, [r3, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d91a      	bls.n	80018a2 <buttonGetPressed+0xce>
	  		  {
				  button->PinState = GPIO_PIN_SET;
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	2201      	movs	r2, #1
 8001870:	735a      	strb	r2, [r3, #13]
				  ret = button->PinState;
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	7b5b      	ldrb	r3, [r3, #13]
 8001876:	2b00      	cmp	r3, #0
 8001878:	bf14      	ite	ne
 800187a:	2301      	movne	r3, #1
 800187c:	2300      	moveq	r3, #0
 800187e:	73fb      	strb	r3, [r7, #15]
		  {
			  button->State = BUTTON_IDLE;
			  button->PinState = GPIO_PIN_RESET;
			  ret = button->PinState;
		  }
		  break;
 8001880:	e00f      	b.n	80018a2 <buttonGetPressed+0xce>
			  button->State = BUTTON_IDLE;
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	2200      	movs	r2, #0
 8001886:	739a      	strb	r2, [r3, #14]
			  button->PinState = GPIO_PIN_RESET;
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	2200      	movs	r2, #0
 800188c:	735a      	strb	r2, [r3, #13]
			  ret = button->PinState;
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	7b5b      	ldrb	r3, [r3, #13]
 8001892:	2b00      	cmp	r3, #0
 8001894:	bf14      	ite	ne
 8001896:	2301      	movne	r3, #1
 8001898:	2300      	moveq	r3, #0
 800189a:	73fb      	strb	r3, [r7, #15]
		  break;
 800189c:	e001      	b.n	80018a2 <buttonGetPressed+0xce>
  		  break;
 800189e:	bf00      	nop
 80018a0:	e000      	b.n	80018a4 <buttonGetPressed+0xd0>
		  break;
 80018a2:	bf00      	nop
  }
  return ret;
 80018a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000004 	.word	0x20000004

080018b4 <cliButton>:


#ifdef _USE_HW_CLI

void cliButton(cli_args_t *args)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80018bc:	2300      	movs	r3, #0
 80018be:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "show"))
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d128      	bne.n	800191a <cliButton+0x66>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	695b      	ldr	r3, [r3, #20]
 80018cc:	4919      	ldr	r1, [pc, #100]	; (8001934 <cliButton+0x80>)
 80018ce:	2000      	movs	r0, #0
 80018d0:	4798      	blx	r3
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d020      	beq.n	800191a <cliButton+0x66>
  {
    while(cliKeepLoop())
 80018d8:	e018      	b.n	800190c <cliButton+0x58>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80018da:	2300      	movs	r3, #0
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	e00c      	b.n	80018fa <cliButton+0x46>
      {
        cliPrintf("%d", buttonGetPressed(i));
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff ff75 	bl	80017d4 <buttonGetPressed>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4619      	mov	r1, r3
 80018ee:	4812      	ldr	r0, [pc, #72]	; (8001938 <cliButton+0x84>)
 80018f0:	f000 fd3c 	bl	800236c <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	3301      	adds	r3, #1
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	2b04      	cmp	r3, #4
 80018fe:	ddef      	ble.n	80018e0 <cliButton+0x2c>
      }
      cliPrintf("\n");
 8001900:	480e      	ldr	r0, [pc, #56]	; (800193c <cliButton+0x88>)
 8001902:	f000 fd33 	bl	800236c <cliPrintf>

      delay(100);
 8001906:	2064      	movs	r0, #100	; 0x64
 8001908:	f7ff fcb8 	bl	800127c <delay>
    while(cliKeepLoop())
 800190c:	f000 fe28 	bl	8002560 <cliKeepLoop>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1e1      	bne.n	80018da <cliButton+0x26>
    }

    ret = true;
 8001916:	2301      	movs	r3, #1
 8001918:	73fb      	strb	r3, [r7, #15]
  }


  if (ret != true)
 800191a:	7bfb      	ldrb	r3, [r7, #15]
 800191c:	f083 0301 	eor.w	r3, r3, #1
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	d002      	beq.n	800192c <cliButton+0x78>
  {
    cliPrintf("button show\n");
 8001926:	4806      	ldr	r0, [pc, #24]	; (8001940 <cliButton+0x8c>)
 8001928:	f000 fd20 	bl	800236c <cliPrintf>
  }
}
 800192c:	bf00      	nop
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	08015af8 	.word	0x08015af8
 8001938:	08015b00 	.word	0x08015b00
 800193c:	08015b04 	.word	0x08015b04
 8001940:	08015b08 	.word	0x08015b08

08001944 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8001948:	4b1b      	ldr	r3, [pc, #108]	; (80019b8 <cliInit+0x74>)
 800194a:	2200      	movs	r2, #0
 800194c:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 800194e:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <cliInit+0x74>)
 8001950:	2200      	movs	r2, #0
 8001952:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 8001954:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <cliInit+0x74>)
 8001956:	2200      	movs	r2, #0
 8001958:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 800195a:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <cliInit+0x74>)
 800195c:	2200      	movs	r2, #0
 800195e:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 8001962:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <cliInit+0x74>)
 8001964:	2200      	movs	r2, #0
 8001966:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 800196a:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <cliInit+0x74>)
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 8001972:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <cliInit+0x74>)
 8001974:	2200      	movs	r2, #0
 8001976:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 800197a:	4b0f      	ldr	r3, [pc, #60]	; (80019b8 <cliInit+0x74>)
 800197c:	4a0f      	ldr	r2, [pc, #60]	; (80019bc <cliInit+0x78>)
 800197e:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8001982:	4b0d      	ldr	r3, [pc, #52]	; (80019b8 <cliInit+0x74>)
 8001984:	4a0e      	ldr	r2, [pc, #56]	; (80019c0 <cliInit+0x7c>)
 8001986:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 800198a:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <cliInit+0x74>)
 800198c:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <cliInit+0x80>)
 800198e:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8001992:	4b09      	ldr	r3, [pc, #36]	; (80019b8 <cliInit+0x74>)
 8001994:	4a0c      	ldr	r2, [pc, #48]	; (80019c8 <cliInit+0x84>)
 8001996:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440

  cliLineClean(&cli_node);
 800199a:	4807      	ldr	r0, [pc, #28]	; (80019b8 <cliInit+0x74>)
 800199c:	f000 fb5c 	bl	8002058 <cliLineClean>


  cliAdd("help", cliShowList);
 80019a0:	490a      	ldr	r1, [pc, #40]	; (80019cc <cliInit+0x88>)
 80019a2:	480b      	ldr	r0, [pc, #44]	; (80019d0 <cliInit+0x8c>)
 80019a4:	f000 fdf2 	bl	800258c <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 80019a8:	490a      	ldr	r1, [pc, #40]	; (80019d4 <cliInit+0x90>)
 80019aa:	480b      	ldr	r0, [pc, #44]	; (80019d8 <cliInit+0x94>)
 80019ac:	f000 fdee 	bl	800258c <cliAdd>

  return true;
 80019b0:	2301      	movs	r3, #1
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	2000a520 	.word	0x2000a520
 80019bc:	0800241d 	.word	0x0800241d
 80019c0:	0800246d 	.word	0x0800246d
 80019c4:	080024c5 	.word	0x080024c5
 80019c8:	0800250d 	.word	0x0800250d
 80019cc:	08002621 	.word	0x08002621
 80019d0:	08015b18 	.word	0x08015b18
 80019d4:	08002691 	.word	0x08002691
 80019d8:	08015b20 	.word	0x08015b20

080019dc <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	6039      	str	r1, [r7, #0]
 80019e6:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 80019e8:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <cliOpen+0x38>)
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 80019ee:	4a09      	ldr	r2, [pc, #36]	; (8001a14 <cliOpen+0x38>)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	6839      	ldr	r1, [r7, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f004 fc2f 	bl	800625c <uartOpen>
 80019fe:	4603      	mov	r3, r0
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <cliOpen+0x38>)
 8001a04:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 8001a06:	4b03      	ldr	r3, [pc, #12]	; (8001a14 <cliOpen+0x38>)
 8001a08:	7a1b      	ldrb	r3, [r3, #8]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	2000a520 	.word	0x2000a520

08001a18 <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 8001a20:	4b34      	ldr	r3, [pc, #208]	; (8001af4 <cliShowLog+0xdc>)
 8001a22:	7a5b      	ldrb	r3, [r3, #9]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d061      	beq.n	8001aec <cliShowLog+0xd4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	7a98      	ldrb	r0, [r3, #10]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8001a32:	461a      	mov	r2, r3
 8001a34:	4930      	ldr	r1, [pc, #192]	; (8001af8 <cliShowLog+0xe0>)
 8001a36:	f004 fdc7 	bl	80065c8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	7a98      	ldrb	r0, [r3, #10]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 8001a44:	461a      	mov	r2, r3
 8001a46:	492d      	ldr	r1, [pc, #180]	; (8001afc <cliShowLog+0xe4>)
 8001a48:	f004 fdbe 	bl	80065c8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	7a98      	ldrb	r0, [r3, #10]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8001a56:	461a      	mov	r2, r3
 8001a58:	4929      	ldr	r1, [pc, #164]	; (8001b00 <cliShowLog+0xe8>)
 8001a5a:	f004 fdb5 	bl	80065c8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	7a98      	ldrb	r0, [r3, #10]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001a68:	461a      	mov	r2, r3
 8001a6a:	4926      	ldr	r1, [pc, #152]	; (8001b04 <cliShowLog+0xec>)
 8001a6c:	f004 fdac 	bl	80065c8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	7a98      	ldrb	r0, [r3, #10]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4922      	ldr	r1, [pc, #136]	; (8001b08 <cliShowLog+0xf0>)
 8001a7e:	f004 fda3 	bl	80065c8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	7a98      	ldrb	r0, [r3, #10]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	491f      	ldr	r1, [pc, #124]	; (8001b0c <cliShowLog+0xf4>)
 8001a90:	f004 fd9a 	bl	80065c8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	7a98      	ldrb	r0, [r3, #10]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	491b      	ldr	r1, [pc, #108]	; (8001b10 <cliShowLog+0xf8>)
 8001aa2:	f004 fd91 	bl	80065c8 <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	e012      	b.n	8001ad2 <cliShowLog+0xba>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	7a98      	ldrb	r0, [r3, #10]
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	015b      	lsls	r3, r3, #5
 8001ab6:	4413      	add	r3, r2
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	4413      	add	r3, r2
 8001abc:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	68fa      	ldr	r2, [r7, #12]
 8001ac6:	4913      	ldr	r1, [pc, #76]	; (8001b14 <cliShowLog+0xfc>)
 8001ac8:	f004 fd7e 	bl	80065c8 <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001ad8:	461a      	mov	r2, r3
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4293      	cmp	r3, r2
 8001ade:	dbe5      	blt.n	8001aac <cliShowLog+0x94>
    }
    uartPrintf(p_cli->log_ch, "\n");
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	7a9b      	ldrb	r3, [r3, #10]
 8001ae4:	490c      	ldr	r1, [pc, #48]	; (8001b18 <cliShowLog+0x100>)
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f004 fd6e 	bl	80065c8 <uartPrintf>
  }
}
 8001aec:	bf00      	nop
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	2000a520 	.word	0x2000a520
 8001af8:	08015b24 	.word	0x08015b24
 8001afc:	08015b34 	.word	0x08015b34
 8001b00:	08015b44 	.word	0x08015b44
 8001b04:	08015b54 	.word	0x08015b54
 8001b08:	08015b64 	.word	0x08015b64
 8001b0c:	08015b74 	.word	0x08015b74
 8001b10:	08015b84 	.word	0x08015b84
 8001b14:	08015b94 	.word	0x08015b94
 8001b18:	08015ba4 	.word	0x08015ba4

08001b1c <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	4906      	ldr	r1, [pc, #24]	; (8001b44 <cliShowPrompt+0x28>)
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f004 fd4c 	bl	80065c8 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	4904      	ldr	r1, [pc, #16]	; (8001b48 <cliShowPrompt+0x2c>)
 8001b36:	4618      	mov	r0, r3
 8001b38:	f004 fd46 	bl	80065c8 <uartPrintf>
}
 8001b3c:	bf00      	nop
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	08015ba8 	.word	0x08015ba8
 8001b48:	08015bac 	.word	0x08015bac

08001b4c <cliMain>:

bool cliMain(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 8001b50:	4b0e      	ldr	r3, [pc, #56]	; (8001b8c <cliMain+0x40>)
 8001b52:	7a1b      	ldrb	r3, [r3, #8]
 8001b54:	f083 0301 	eor.w	r3, r3, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <cliMain+0x16>
  {
    return false;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e012      	b.n	8001b88 <cliMain+0x3c>
  }

  if (uartAvailable(cli_node.ch) > 0)
 8001b62:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <cliMain+0x40>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f004 fc8a 	bl	8006480 <uartAvailable>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d009      	beq.n	8001b86 <cliMain+0x3a>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 8001b72:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <cliMain+0x40>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f004 fcc8 	bl	800650c <uartRead>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4802      	ldr	r0, [pc, #8]	; (8001b8c <cliMain+0x40>)
 8001b82:	f000 f805 	bl	8001b90 <cliUpdate>
  }

  return true;
 8001b86:	2301      	movs	r3, #1
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	2000a520 	.word	0x2000a520

08001b90 <cliUpdate>:
{
  return uartWrite(cli_node.ch, p_data, length);
}

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08c      	sub	sp, #48	; 0x30
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	460b      	mov	r3, r1
 8001b9a:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001ba8:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	7c1b      	ldrb	r3, [r3, #16]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f040 8165 	bne.w	8001e7e <cliUpdate+0x2ee>
  {
    switch(rx_data)
 8001bb4:	78fb      	ldrb	r3, [r7, #3]
 8001bb6:	2b0d      	cmp	r3, #13
 8001bb8:	d009      	beq.n	8001bce <cliUpdate+0x3e>
 8001bba:	2b0d      	cmp	r3, #13
 8001bbc:	dc02      	bgt.n	8001bc4 <cliUpdate+0x34>
 8001bbe:	2b08      	cmp	r3, #8
 8001bc0:	d065      	beq.n	8001c8e <cliUpdate+0xfe>
 8001bc2:	e0d4      	b.n	8001d6e <cliUpdate+0x1de>
 8001bc4:	2b1b      	cmp	r3, #27
 8001bc6:	d01c      	beq.n	8001c02 <cliUpdate+0x72>
 8001bc8:	2b7f      	cmp	r3, #127	; 0x7f
 8001bca:	d01e      	beq.n	8001c0a <cliUpdate+0x7a>
 8001bcc:	e0cf      	b.n	8001d6e <cliUpdate+0x1de>
    {
      // 
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d005      	beq.n	8001be4 <cliUpdate+0x54>
        {
          cliLineAdd(p_cli);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f000 fa57 	bl	800208c <cliLineAdd>
          cliRunCmd(p_cli);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 fb22 	bl	8002228 <cliRunCmd>
        }

        line->count = 0;
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        line->cursor = 0;
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        line->buf[0] = 0;
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7ff ff8e 	bl	8001b1c <cliShowPrompt>
        break;
 8001c00:	e144      	b.n	8001e8c <cliUpdate+0x2fc>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2201      	movs	r2, #1
 8001c06:	741a      	strb	r2, [r3, #16]
        break;
 8001c08:	e140      	b.n	8001e8c <cliUpdate+0x2fc>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c16:	429a      	cmp	r2, r3
 8001c18:	f080 8133 	bcs.w	8001e82 <cliUpdate+0x2f2>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c30:	e013      	b.n	8001c5a <cliUpdate+0xca>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c38:	461a      	mov	r2, r3
 8001c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c3c:	441a      	add	r2, r3
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c44:	4619      	mov	r1, r3
 8001c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c48:	440b      	add	r3, r1
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	69f9      	ldr	r1, [r7, #28]
 8001c4e:	5c89      	ldrb	r1, [r1, r2]
 8001c50:	69fa      	ldr	r2, [r7, #28]
 8001c52:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 8001c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c56:	3301      	adds	r3, #1
 8001c58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c5a:	7efb      	ldrb	r3, [r7, #27]
 8001c5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	dbe7      	blt.n	8001c32 <cliUpdate+0xa2>
          }

          line->count--;
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          line->buf[line->count] = 0;
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c78:	461a      	mov	r2, r3
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	498e      	ldr	r1, [pc, #568]	; (8001ec0 <cliUpdate+0x330>)
 8001c86:	4618      	mov	r0, r3
 8001c88:	f004 fc9e 	bl	80065c8 <uartPrintf>
        }
        break;
 8001c8c:	e0f9      	b.n	8001e82 <cliUpdate+0x2f2>


      // 
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d055      	beq.n	8001d44 <cliUpdate+0x1b4>
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d050      	beq.n	8001d44 <cliUpdate+0x1b4>
        {
          if (line->cursor == line->count)
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d10e      	bne.n	8001cd0 <cliUpdate+0x140>
          {
            line->count--;
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	b2da      	uxtb	r2, r3
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001cc8:	461a      	mov	r2, r3
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	2100      	movs	r1, #0
 8001cce:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d231      	bcs.n	8001d44 <cliUpdate+0x1b4>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cf4:	e013      	b.n	8001d1e <cliUpdate+0x18e>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d00:	441a      	add	r2, r3
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d08:	4619      	mov	r1, r3
 8001d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d0c:	440b      	add	r3, r1
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	69f9      	ldr	r1, [r7, #28]
 8001d12:	5c89      	ldrb	r1, [r1, r2]
 8001d14:	69fa      	ldr	r2, [r7, #28]
 8001d16:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d1e:	7ebb      	ldrb	r3, [r7, #26]
 8001d20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d22:	429a      	cmp	r2, r3
 8001d24:	dbe7      	blt.n	8001cf6 <cliUpdate+0x166>
            }

            line->count--;
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d2c:	3b01      	subs	r3, #1
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	2100      	movs	r1, #0
 8001d42:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f000 809b 	beq.w	8001e86 <cliUpdate+0x2f6>
        {
          line->cursor--;
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d56:	3b01      	subs	r3, #1
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	4957      	ldr	r1, [pc, #348]	; (8001ec4 <cliUpdate+0x334>)
 8001d66:	4618      	mov	r0, r3
 8001d68:	f004 fc2e 	bl	80065c8 <uartPrintf>
        }
        break;
 8001d6c:	e08b      	b.n	8001e86 <cliUpdate+0x2f6>


      default:
        if ((line->count + 1) < line->buf_len)
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d74:	3301      	adds	r3, #1
 8001d76:	69fa      	ldr	r2, [r7, #28]
 8001d78:	f892 2040 	ldrb.w	r2, [r2, #64]	; 0x40
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	f280 8084 	bge.w	8001e8a <cliUpdate+0x2fa>
        {
          if (line->cursor == line->count)
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d124      	bne.n	8001ddc <cliUpdate+0x24c>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	1cf9      	adds	r1, r7, #3
 8001d98:	2201      	movs	r2, #1
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f004 fbdc 	bl	8006558 <uartWrite>

            line->buf[line->cursor] = rx_data;
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001da6:	461a      	mov	r2, r3
 8001da8:	78f9      	ldrb	r1, [r7, #3]
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001db4:	3301      	adds	r3, #1
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	2100      	movs	r1, #0
 8001dda:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d24e      	bcs.n	8001e8a <cliUpdate+0x2fa>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	627b      	str	r3, [r7, #36]	; 0x24
 8001e00:	e013      	b.n	8001e2a <cliUpdate+0x29a>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e08:	461a      	mov	r2, r3
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	1e5a      	subs	r2, r3, #1
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e16:	4619      	mov	r1, r3
 8001e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1a:	1acb      	subs	r3, r1, r3
 8001e1c:	69f9      	ldr	r1, [r7, #28]
 8001e1e:	5c89      	ldrb	r1, [r1, r2]
 8001e20:	69fa      	ldr	r2, [r7, #28]
 8001e22:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e26:	3301      	adds	r3, #1
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
 8001e2a:	7e7b      	ldrb	r3, [r7, #25]
 8001e2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	dbe7      	blt.n	8001e02 <cliUpdate+0x272>
            }
            line->buf[line->cursor] = rx_data;
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e38:	461a      	mov	r2, r3
 8001e3a:	78f9      	ldrb	r1, [r7, #3]
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e46:	3301      	adds	r3, #1
 8001e48:	b2da      	uxtb	r2, r3
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e56:	3301      	adds	r3, #1
 8001e58:	b2da      	uxtb	r2, r3
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e66:	461a      	mov	r2, r3
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	78fa      	ldrb	r2, [r7, #3]
 8001e74:	4914      	ldr	r1, [pc, #80]	; (8001ec8 <cliUpdate+0x338>)
 8001e76:	4618      	mov	r0, r3
 8001e78:	f004 fba6 	bl	80065c8 <uartPrintf>
          }
        }
        break;
 8001e7c:	e005      	b.n	8001e8a <cliUpdate+0x2fa>
    }
  }
 8001e7e:	bf00      	nop
 8001e80:	e004      	b.n	8001e8c <cliUpdate+0x2fc>
        break;
 8001e82:	bf00      	nop
 8001e84:	e002      	b.n	8001e8c <cliUpdate+0x2fc>
        break;
 8001e86:	bf00      	nop
 8001e88:	e000      	b.n	8001e8c <cliUpdate+0x2fc>
        break;
 8001e8a:	bf00      	nop

  switch(p_cli->state)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	7c1b      	ldrb	r3, [r3, #16]
 8001e90:	3b01      	subs	r3, #1
 8001e92:	2b03      	cmp	r3, #3
 8001e94:	f200 80d3 	bhi.w	800203e <cliUpdate+0x4ae>
 8001e98:	a201      	add	r2, pc, #4	; (adr r2, 8001ea0 <cliUpdate+0x310>)
 8001e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e9e:	bf00      	nop
 8001ea0:	08001eb1 	.word	0x08001eb1
 8001ea4:	08001eb9 	.word	0x08001eb9
 8001ea8:	08001ecd 	.word	0x08001ecd
 8001eac:	08002035 	.word	0x08002035
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	741a      	strb	r2, [r3, #16]
      break;
 8001eb6:	e0c2      	b.n	800203e <cliUpdate+0x4ae>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2203      	movs	r2, #3
 8001ebc:	741a      	strb	r2, [r3, #16]
      break;
 8001ebe:	e0be      	b.n	800203e <cliUpdate+0x4ae>
 8001ec0:	08015bb4 	.word	0x08015bb4
 8001ec4:	08015bbc 	.word	0x08015bbc
 8001ec8:	08015bc4 	.word	0x08015bc4

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 8001ed2:	78fb      	ldrb	r3, [r7, #3]
 8001ed4:	2b44      	cmp	r3, #68	; 0x44
 8001ed6:	d11a      	bne.n	8001f0e <cliUpdate+0x37e>
      {
        if (line->cursor > 0)
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d015      	beq.n	8001f0e <cliUpdate+0x37e>
        {
          line->cursor--;
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          tx_buf[0] = 0x1B;
 8001ef2:	231b      	movs	r3, #27
 8001ef4:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001ef6:	235b      	movs	r3, #91	; 0x5b
 8001ef8:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001efa:	78fb      	ldrb	r3, [r7, #3]
 8001efc:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	f107 010c 	add.w	r1, r7, #12
 8001f06:	2203      	movs	r2, #3
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f004 fb25 	bl	8006558 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 8001f0e:	78fb      	ldrb	r3, [r7, #3]
 8001f10:	2b43      	cmp	r3, #67	; 0x43
 8001f12:	d11d      	bne.n	8001f50 <cliUpdate+0x3c0>
      {
        if (line->cursor < line->count)
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d215      	bcs.n	8001f50 <cliUpdate+0x3c0>
        {
          line->cursor++;
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

          tx_buf[0] = 0x1B;
 8001f34:	231b      	movs	r3, #27
 8001f36:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001f38:	235b      	movs	r3, #91	; 0x5b
 8001f3a:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001f3c:	78fb      	ldrb	r3, [r7, #3]
 8001f3e:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	f107 010c 	add.w	r1, r7, #12
 8001f48:	2203      	movs	r2, #3
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f004 fb04 	bl	8006558 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_UP)
 8001f50:	78fb      	ldrb	r3, [r7, #3]
 8001f52:	2b41      	cmp	r3, #65	; 0x41
 8001f54:	d10c      	bne.n	8001f70 <cliUpdate+0x3e0>
      {
        cliLineChange(p_cli, true);
 8001f56:	2101      	movs	r1, #1
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f000 f8db 	bl	8002114 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	781a      	ldrb	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	f004 fb2c 	bl	80065c8 <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 8001f70:	78fb      	ldrb	r3, [r7, #3]
 8001f72:	2b42      	cmp	r3, #66	; 0x42
 8001f74:	d10c      	bne.n	8001f90 <cliUpdate+0x400>
      {
        cliLineChange(p_cli, false);
 8001f76:	2100      	movs	r1, #0
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 f8cb 	bl	8002114 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	781a      	ldrb	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	f004 fb1c 	bl	80065c8 <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 8001f90:	78fb      	ldrb	r3, [r7, #3]
 8001f92:	2b31      	cmp	r3, #49	; 0x31
 8001f94:	d10f      	bne.n	8001fb6 <cliUpdate+0x426>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	7818      	ldrb	r0, [r3, #0]
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	492b      	ldr	r1, [pc, #172]	; (8002050 <cliUpdate+0x4c0>)
 8001fa4:	f004 fb10 	bl	80065c8 <uartPrintf>
        line->cursor = 0;
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        p_cli->state = CLI_RX_SP4;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2204      	movs	r2, #4
 8001fb4:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 8001fb6:	78fb      	ldrb	r3, [r7, #3]
 8001fb8:	2b34      	cmp	r3, #52	; 0x34
 8001fba:	d13f      	bne.n	800203c <cliUpdate+0x4ac>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d210      	bcs.n	8001fee <cliUpdate+0x45e>
        {
          mov_len = line->count - line->cursor;
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	8afa      	ldrh	r2, [r7, #22]
 8001fe6:	491b      	ldr	r1, [pc, #108]	; (8002054 <cliUpdate+0x4c4>)
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f004 faed 	bl	80065c8 <uartPrintf>
        }
        if (line->cursor > line->count)
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d910      	bls.n	8002020 <cliUpdate+0x490>
        {
          mov_len = line->cursor - line->count;
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002004:	b29a      	uxth	r2, r3
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800200c:	b29b      	uxth	r3, r3
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	8afa      	ldrh	r2, [r7, #22]
 8002018:	490d      	ldr	r1, [pc, #52]	; (8002050 <cliUpdate+0x4c0>)
 800201a:	4618      	mov	r0, r3
 800201c:	f004 fad4 	bl	80065c8 <uartPrintf>
        }
        line->cursor = line->count;
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        p_cli->state = CLI_RX_SP4;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2204      	movs	r2, #4
 8002030:	741a      	strb	r2, [r3, #16]
      }
      break;
 8002032:	e003      	b.n	800203c <cliUpdate+0x4ac>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	741a      	strb	r2, [r3, #16]
      break;
 800203a:	e000      	b.n	800203e <cliUpdate+0x4ae>
      break;
 800203c:	bf00      	nop
  }



  cliShowLog(p_cli);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f7ff fcea 	bl	8001a18 <cliShowLog>

  return ret;
 8002044:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002048:	4618      	mov	r0, r3
 800204a:	3730      	adds	r7, #48	; 0x30
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	08015bd0 	.word	0x08015bd0
 8002054:	08015bd8 	.word	0x08015bd8

08002058 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
  p_cli->line.cursor  = 0;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	223f      	movs	r2, #63	; 0x3f
 8002074:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
  p_cli->line.buf[0]  = 0;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800209a:	461a      	mov	r2, r3
 800209c:	6879      	ldr	r1, [r7, #4]
 800209e:	4613      	mov	r3, r2
 80020a0:	015b      	lsls	r3, r3, #5
 80020a2:	4413      	add	r3, r2
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	4413      	add	r3, r2
 80020a8:	440b      	add	r3, r1
 80020aa:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4610      	mov	r0, r2
 80020b2:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 80020b6:	2243      	movs	r2, #67	; 0x43
 80020b8:	4619      	mov	r1, r3
 80020ba:	f010 f8df 	bl	801227c <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 80020c4:	2b03      	cmp	r3, #3
 80020c6:	d807      	bhi.n	80020d8 <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 80020ce:	3301      	adds	r3, #1
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 80020de:	b25a      	sxtb	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 80020ec:	3301      	adds	r3, #1
 80020ee:	425a      	negs	r2, r3
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	f002 0203 	and.w	r2, r2, #3
 80020f8:	bf58      	it	pl
 80020fa:	4253      	negpl	r3, r2
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  p_cli->hist_line_new  = true;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
}
 800210c:	bf00      	nop
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	460b      	mov	r3, r1
 800211e:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8002126:	2b00      	cmp	r3, #0
 8002128:	d076      	beq.n	8002218 <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8002130:	2b00      	cmp	r3, #0
 8002132:	d008      	beq.n	8002146 <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	7818      	ldrb	r0, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800213e:	461a      	mov	r2, r3
 8002140:	4937      	ldr	r1, [pc, #220]	; (8002220 <cliLineChange+0x10c>)
 8002142:	f004 fa41 	bl	80065c8 <uartPrintf>
  }
  if (p_cli->line.count > 0)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800214c:	2b00      	cmp	r3, #0
 800214e:	d008      	beq.n	8002162 <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	7818      	ldrb	r0, [r3, #0]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800215a:	461a      	mov	r2, r3
 800215c:	4931      	ldr	r1, [pc, #196]	; (8002224 <cliLineChange+0x110>)
 800215e:	f004 fa33 	bl	80065c8 <uartPrintf>
  }


  if (key_up == true)
 8002162:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d125      	bne.n	80021b6 <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 8002170:	2b00      	cmp	r3, #0
 8002172:	d006      	beq.n	8002182 <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800217a:	b25a      	sxtb	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8002188:	461a      	mov	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8002190:	4413      	add	r3, r2
 8002192:	3b01      	subs	r3, #1
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 800219a:	fb93 f1f2 	sdiv	r1, r3, r2
 800219e:	fb02 f201 	mul.w	r2, r2, r1
 80021a2:	1a9b      	subs	r3, r3, r2
 80021a4:	b25a      	sxtb	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 80021b2:	73fb      	strb	r3, [r7, #15]
 80021b4:	e013      	b.n	80021de <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 80021bc:	3301      	adds	r3, #1
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 80021c4:	fb93 f1f2 	sdiv	r1, r3, r2
 80021c8:	fb02 f201 	mul.w	r2, r2, r1
 80021cc:	1a9b      	subs	r3, r3, r2
 80021ce:	b25a      	sxtb	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 80021dc:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 80021de:	7bfa      	ldrb	r2, [r7, #15]
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	015b      	lsls	r3, r3, #5
 80021e8:	4413      	add	r3, r2
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	4413      	add	r3, r2
 80021ee:	4403      	add	r3, r0
 80021f0:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 80021f4:	f501 7329 	add.w	r3, r1, #676	; 0x2a4
 80021f8:	4611      	mov	r1, r2
 80021fa:	2243      	movs	r2, #67	; 0x43
 80021fc:	4618      	mov	r0, r3
 80021fe:	f010 f83d 	bl	801227c <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 22e6 	ldrb.w	r2, [r3, #742]	; 0x2e6
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5

  p_cli->hist_line_new = false;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
 8002216:	e000      	b.n	800221a <cliLineChange+0x106>
    return;
 8002218:	bf00      	nop
}
 800221a:	3710      	adds	r7, #16
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	08015bd0 	.word	0x08015bd0
 8002224:	08015be0 	.word	0x08015be0

08002228 <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002230:	2300      	movs	r3, #0
 8002232:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f000 f851 	bl	80022dc <cliParseArgs>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d046      	beq.n	80022ce <cliRunCmd+0xa6>
  {
    cliPrintf("\r\n");
 8002240:	4825      	ldr	r0, [pc, #148]	; (80022d8 <cliRunCmd+0xb0>)
 8002242:	f000 f893 	bl	800236c <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800224c:	4618      	mov	r0, r3
 800224e:	f000 f8b1 	bl	80023b4 <cliToUpper>

    for (int i=0; i<p_cli->cmd_count; i++)
 8002252:	2300      	movs	r3, #0
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	e033      	b.n	80022c0 <cliRunCmd+0x98>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	4613      	mov	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	4413      	add	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	4413      	add	r3, r2
 8002270:	3304      	adds	r3, #4
 8002272:	4619      	mov	r1, r3
 8002274:	f7fd ffb4 	bl	80001e0 <strcmp>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d11d      	bne.n	80022ba <cliRunCmd+0x92>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
 8002284:	3b01      	subs	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f8a3 242c 	strh.w	r2, [r3, #1068]	; 0x42c
        p_cli->cmd_args.argv = &p_cli->argv[1];
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	4613      	mov	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	440b      	add	r3, r1
 80022a8:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	f202 422c 	addw	r2, r2, #1068	; 0x42c
 80022b4:	4610      	mov	r0, r2
 80022b6:	4798      	blx	r3
        break;
 80022b8:	e009      	b.n	80022ce <cliRunCmd+0xa6>
    for (int i=0; i<p_cli->cmd_count; i++)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	3301      	adds	r3, #1
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80022c6:	461a      	mov	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4293      	cmp	r3, r2
 80022cc:	dbc4      	blt.n	8002258 <cliRunCmd+0x30>
      }
    }
  }

  return ret;
 80022ce:	7afb      	ldrb	r3, [r7, #11]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	08015be8 	.word	0x08015be8

080022dc <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b088      	sub	sp, #32
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80022e4:	2300      	movs	r3, #0
 80022e6:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 80022e8:	2300      	movs	r3, #0
 80022ea:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  cmdline = (char *)p_cli->line.buf;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 80022fa:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8002302:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8002304:	8afb      	ldrh	r3, [r7, #22]
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	4413      	add	r3, r2
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8002310:	4b15      	ldr	r3, [pc, #84]	; (8002368 <cliParseArgs+0x8c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f107 0208 	add.w	r2, r7, #8
 8002318:	4619      	mov	r1, r3
 800231a:	6938      	ldr	r0, [r7, #16]
 800231c:	f011 fb6e 	bl	80139fc <strtok_r>
 8002320:	61b8      	str	r0, [r7, #24]
 8002322:	e010      	b.n	8002346 <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 8002324:	8afb      	ldrh	r3, [r7, #22]
 8002326:	1c5a      	adds	r2, r3, #1
 8002328:	82fa      	strh	r2, [r7, #22]
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	68fa      	ldr	r2, [r7, #12]
 800232e:	4413      	add	r3, r2
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8002334:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <cliParseArgs+0x8c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f107 0208 	add.w	r2, r7, #8
 800233c:	4619      	mov	r1, r3
 800233e:	2000      	movs	r0, #0
 8002340:	f011 fb5c 	bl	80139fc <strtok_r>
 8002344:	61b8      	str	r0, [r7, #24]
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1eb      	bne.n	8002324 <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	8afa      	ldrh	r2, [r7, #22]
 8002350:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  if (argc > 0)
 8002354:	8afb      	ldrh	r3, [r7, #22]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <cliParseArgs+0x82>
  {
    ret = true;
 800235a:	2301      	movs	r3, #1
 800235c:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 800235e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3720      	adds	r7, #32
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	2000007c 	.word	0x2000007c

0800236c <cliPrintf>:

void cliPrintf(const char *fmt, ...)
{
 800236c:	b40f      	push	{r0, r1, r2, r3}
 800236e:	b580      	push	{r7, lr}
 8002370:	b084      	sub	sp, #16
 8002372:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 8002374:	f107 031c 	add.w	r3, r7, #28
 8002378:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 800237a:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <cliPrintf+0x44>)
 800237c:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f103 0011 	add.w	r0, r3, #17
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	f44f 7180 	mov.w	r1, #256	; 0x100
 800238c:	f011 fbf6 	bl	8013b7c <vsniprintf>
 8002390:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	7818      	ldrb	r0, [r3, #0]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	3311      	adds	r3, #17
 800239a:	68ba      	ldr	r2, [r7, #8]
 800239c:	4619      	mov	r1, r3
 800239e:	f004 f8db 	bl	8006558 <uartWrite>
}
 80023a2:	bf00      	nop
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023ac:	b004      	add	sp, #16
 80023ae:	4770      	bx	lr
 80023b0:	2000a520 	.word	0x2000a520

080023b4 <cliToUpper>:

void cliToUpper(char *str)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80023bc:	2300      	movs	r3, #0
 80023be:	81fb      	strh	r3, [r7, #14]
 80023c0:	e018      	b.n	80023f4 <cliToUpper+0x40>
  {
    str_ch = str[i];
 80023c2:	89fb      	ldrh	r3, [r7, #14]
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	4413      	add	r3, r2
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 80023cc:	7b7b      	ldrb	r3, [r7, #13]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d014      	beq.n	80023fc <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 80023d2:	7b7b      	ldrb	r3, [r7, #13]
 80023d4:	2b60      	cmp	r3, #96	; 0x60
 80023d6:	d905      	bls.n	80023e4 <cliToUpper+0x30>
 80023d8:	7b7b      	ldrb	r3, [r7, #13]
 80023da:	2b7a      	cmp	r3, #122	; 0x7a
 80023dc:	d802      	bhi.n	80023e4 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 80023de:	7b7b      	ldrb	r3, [r7, #13]
 80023e0:	3b20      	subs	r3, #32
 80023e2:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 80023e4:	89fb      	ldrh	r3, [r7, #14]
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	4413      	add	r3, r2
 80023ea:	7b7a      	ldrb	r2, [r7, #13]
 80023ec:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80023ee:	89fb      	ldrh	r3, [r7, #14]
 80023f0:	3301      	adds	r3, #1
 80023f2:	81fb      	strh	r3, [r7, #14]
 80023f4:	89fb      	ldrh	r3, [r7, #14]
 80023f6:	2b0f      	cmp	r3, #15
 80023f8:	d9e3      	bls.n	80023c2 <cliToUpper+0xe>
 80023fa:	e000      	b.n	80023fe <cliToUpper+0x4a>
      break;
 80023fc:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 80023fe:	89fb      	ldrh	r3, [r7, #14]
 8002400:	2b10      	cmp	r3, #16
 8002402:	d105      	bne.n	8002410 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8002404:	89fb      	ldrh	r3, [r7, #14]
 8002406:	3b01      	subs	r3, #1
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	4413      	add	r3, r2
 800240c:	2200      	movs	r2, #0
 800240e:	701a      	strb	r2, [r3, #0]
  }
}
 8002410:	bf00      	nop
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800242a:	4b0f      	ldr	r3, [pc, #60]	; (8002468 <cliArgsGetData+0x4c>)
 800242c:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	b29a      	uxth	r2, r3
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8002438:	429a      	cmp	r2, r3
 800243a:	d301      	bcc.n	8002440 <cliArgsGetData+0x24>
  {
    return 0;
 800243c:	2300      	movs	r3, #0
 800243e:	e00e      	b.n	800245e <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002446:	79fb      	ldrb	r3, [r7, #7]
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	4413      	add	r3, r2
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2200      	movs	r2, #0
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f011 fb50 	bl	8013af8 <strtoul>
 8002458:	4603      	mov	r3, r0
 800245a:	60fb      	str	r3, [r7, #12]

  return ret;
 800245c:	68fb      	ldr	r3, [r7, #12]
}
 800245e:	4618      	mov	r0, r3
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	2000a520 	.word	0x2000a520

0800246c <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	4603      	mov	r3, r0
 8002474:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8002476:	f04f 0300 	mov.w	r3, #0
 800247a:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800247c:	4b10      	ldr	r3, [pc, #64]	; (80024c0 <cliArgsGetFloat+0x54>)
 800247e:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	b29a      	uxth	r2, r3
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800248a:	429a      	cmp	r2, r3
 800248c:	d302      	bcc.n	8002494 <cliArgsGetFloat+0x28>
  {
    return 0;
 800248e:	f04f 0300 	mov.w	r3, #0
 8002492:	e00d      	b.n	80024b0 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	4413      	add	r3, r2
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2100      	movs	r1, #0
 80024a4:	4618      	mov	r0, r3
 80024a6:	f011 fa2b 	bl	8013900 <strtof>
 80024aa:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	ee07 3a90 	vmov	s15, r3
}
 80024b4:	eeb0 0a67 	vmov.f32	s0, s15
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	2000a520 	.word	0x2000a520

080024c4 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 80024ce:	2300      	movs	r3, #0
 80024d0:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80024d2:	4b0d      	ldr	r3, [pc, #52]	; (8002508 <cliArgsGetStr+0x44>)
 80024d4:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	b29a      	uxth	r2, r3
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d301      	bcc.n	80024e8 <cliArgsGetStr+0x24>
  {
    return 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	e008      	b.n	80024fa <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	4413      	add	r3, r2
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	60fb      	str	r3, [r7, #12]

  return ret;
 80024f8:	68fb      	ldr	r3, [r7, #12]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3714      	adds	r7, #20
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	2000a520 	.word	0x2000a520

0800250c <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	6039      	str	r1, [r7, #0]
 8002516:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002518:	2300      	movs	r3, #0
 800251a:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 800251c:	4b0f      	ldr	r3, [pc, #60]	; (800255c <cliArgsIsStr+0x50>)
 800251e:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	b29a      	uxth	r2, r3
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800252a:	429a      	cmp	r2, r3
 800252c:	d301      	bcc.n	8002532 <cliArgsIsStr+0x26>
  {
    return 0;
 800252e:	2300      	movs	r3, #0
 8002530:	e010      	b.n	8002554 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	4413      	add	r3, r2
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4619      	mov	r1, r3
 8002542:	6838      	ldr	r0, [r7, #0]
 8002544:	f7fd fe4c 	bl	80001e0 <strcmp>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <cliArgsIsStr+0x46>
  {
    ret = true;
 800254e:	2301      	movs	r3, #1
 8002550:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002552:	7bfb      	ldrb	r3, [r7, #15]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	2000a520 	.word	0x2000a520

08002560 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 8002566:	4b08      	ldr	r3, [pc, #32]	; (8002588 <cliKeepLoop+0x28>)
 8002568:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f003 ff86 	bl	8006480 <uartAvailable>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <cliKeepLoop+0x1e>
  {
    return true;
 800257a:	2301      	movs	r3, #1
 800257c:	e000      	b.n	8002580 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 800257e:	2300      	movs	r3, #0
  }
}
 8002580:	4618      	mov	r0, r3
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	2000a520 	.word	0x2000a520

0800258c <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  bool ret = true;
 8002596:	2301      	movs	r3, #1
 8002598:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 800259a:	4b20      	ldr	r3, [pc, #128]	; (800261c <cliAdd+0x90>)
 800259c:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80025a4:	2b0f      	cmp	r3, #15
 80025a6:	d901      	bls.n	80025ac <cliAdd+0x20>
  {
    return false;
 80025a8:	2300      	movs	r3, #0
 80025aa:	e032      	b.n	8002612 <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80025b2:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 80025b4:	89fa      	ldrh	r2, [r7, #14]
 80025b6:	4613      	mov	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4413      	add	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80025c2:	693a      	ldr	r2, [r7, #16]
 80025c4:	4413      	add	r3, r2
 80025c6:	3304      	adds	r3, #4
 80025c8:	6879      	ldr	r1, [r7, #4]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f010 fb7e 	bl	8012ccc <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 80025d0:	89fa      	ldrh	r2, [r7, #14]
 80025d2:	6939      	ldr	r1, [r7, #16]
 80025d4:	4613      	mov	r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	4413      	add	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	440b      	add	r3, r1
 80025de:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 80025e6:	89fa      	ldrh	r2, [r7, #14]
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4413      	add	r3, r2
 80025f8:	3304      	adds	r3, #4
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff feda 	bl	80023b4 <cliToUpper>

  p_cli->cmd_count++;
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8002606:	3301      	adds	r3, #1
 8002608:	b29a      	uxth	r2, r3
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	f8a3 22e8 	strh.w	r2, [r3, #744]	; 0x2e8

  return ret;
 8002610:	7dfb      	ldrb	r3, [r7, #23]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	2000a520 	.word	0x2000a520

08002620 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 8002628:	4b15      	ldr	r3, [pc, #84]	; (8002680 <cliShowList+0x60>)
 800262a:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 800262c:	4815      	ldr	r0, [pc, #84]	; (8002684 <cliShowList+0x64>)
 800262e:	f7ff fe9d 	bl	800236c <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 8002632:	4815      	ldr	r0, [pc, #84]	; (8002688 <cliShowList+0x68>)
 8002634:	f7ff fe9a 	bl	800236c <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8002638:	2300      	movs	r3, #0
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	e012      	b.n	8002664 <cliShowList+0x44>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 800264c:	68ba      	ldr	r2, [r7, #8]
 800264e:	4413      	add	r3, r2
 8002650:	3304      	adds	r3, #4
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff fe8a 	bl	800236c <cliPrintf>
    cliPrintf("\r\n");
 8002658:	480a      	ldr	r0, [pc, #40]	; (8002684 <cliShowList+0x64>)
 800265a:	f7ff fe87 	bl	800236c <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	3301      	adds	r3, #1
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800266a:	461a      	mov	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4293      	cmp	r3, r2
 8002670:	dbe5      	blt.n	800263e <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 8002672:	4806      	ldr	r0, [pc, #24]	; (800268c <cliShowList+0x6c>)
 8002674:	f7ff fe7a 	bl	800236c <cliPrintf>
}
 8002678:	bf00      	nop
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	2000a520 	.word	0x2000a520
 8002684:	08015be8 	.word	0x08015be8
 8002688:	08015bec 	.word	0x08015bec
 800268c:	08015c0c 	.word	0x08015c0c

08002690 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08c      	sub	sp, #48	; 0x30
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 8002698:	2310      	movs	r3, #16
 800269a:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	881b      	ldrh	r3, [r3, #0]
 80026a0:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	881b      	ldrh	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d103      	bne.n	80026b8 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 80026b0:	4840      	ldr	r0, [pc, #256]	; (80027b4 <cliMemoryDump+0x124>)
 80026b2:	f7ff fe5b 	bl	800236c <cliPrintf>
 80026b6:	e07a      	b.n	80027ae <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	dd09      	ble.n	80026d2 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	3304      	adds	r3, #4
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2200      	movs	r2, #0
 80026c6:	2100      	movs	r1, #0
 80026c8:	4618      	mov	r0, r3
 80026ca:	f011 fa15 	bl	8013af8 <strtoul>
 80026ce:	4603      	mov	r3, r0
 80026d0:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2200      	movs	r2, #0
 80026d8:	2100      	movs	r1, #0
 80026da:	4618      	mov	r0, r3
 80026dc:	f011 fa0c 	bl	8013af8 <strtoul>
 80026e0:	4603      	mov	r3, r0
 80026e2:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 80026e8:	4833      	ldr	r0, [pc, #204]	; (80027b8 <cliMemoryDump+0x128>)
 80026ea:	f7ff fe3f 	bl	800236c <cliPrintf>
  for (idx = 0; idx<size; idx++)
 80026ee:	2300      	movs	r3, #0
 80026f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026f2:	e058      	b.n	80027a6 <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 80026f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026f6:	f003 0303 	and.w	r3, r3, #3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d104      	bne.n	8002708 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 80026fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002700:	4619      	mov	r1, r3
 8002702:	482e      	ldr	r0, [pc, #184]	; (80027bc <cliMemoryDump+0x12c>)
 8002704:	f7ff fe32 	bl	800236c <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 8002708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4619      	mov	r1, r3
 800270e:	482c      	ldr	r0, [pc, #176]	; (80027c0 <cliMemoryDump+0x130>)
 8002710:	f7ff fe2c 	bl	800236c <cliPrintf>

    if ((idx%4) == 3)
 8002714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002716:	425a      	negs	r2, r3
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	f002 0203 	and.w	r2, r2, #3
 8002720:	bf58      	it	pl
 8002722:	4253      	negpl	r3, r2
 8002724:	2b03      	cmp	r3, #3
 8002726:	d138      	bne.n	800279a <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 8002728:	4826      	ldr	r0, [pc, #152]	; (80027c4 <cliMemoryDump+0x134>)
 800272a:	f7ff fe1f 	bl	800236c <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 800272e:	2300      	movs	r3, #0
 8002730:	623b      	str	r3, [r7, #32]
 8002732:	e02c      	b.n	800278e <cliMemoryDump+0xfe>
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 800273a:	2300      	movs	r3, #0
 800273c:	61fb      	str	r3, [r7, #28]
 800273e:	e01d      	b.n	800277c <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8002740:	f107 020c 	add.w	r2, r7, #12
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	4413      	add	r3, r2
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b1f      	cmp	r3, #31
 800274c:	d910      	bls.n	8002770 <cliMemoryDump+0xe0>
 800274e:	f107 020c 	add.w	r2, r7, #12
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	4413      	add	r3, r2
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b7e      	cmp	r3, #126	; 0x7e
 800275a:	d809      	bhi.n	8002770 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 800275c:	f107 020c 	add.w	r2, r7, #12
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	4413      	add	r3, r2
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	4619      	mov	r1, r3
 8002768:	4817      	ldr	r0, [pc, #92]	; (80027c8 <cliMemoryDump+0x138>)
 800276a:	f7ff fdff 	bl	800236c <cliPrintf>
 800276e:	e002      	b.n	8002776 <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8002770:	4816      	ldr	r0, [pc, #88]	; (80027cc <cliMemoryDump+0x13c>)
 8002772:	f7ff fdfb 	bl	800236c <cliPrintf>
        for (i=0;i<4;i++)
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3301      	adds	r3, #1
 800277a:	61fb      	str	r3, [r7, #28]
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	2b03      	cmp	r3, #3
 8002780:	ddde      	ble.n	8002740 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	3304      	adds	r3, #4
 8002786:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 8002788:	6a3b      	ldr	r3, [r7, #32]
 800278a:	3301      	adds	r3, #1
 800278c:	623b      	str	r3, [r7, #32]
 800278e:	6a3b      	ldr	r3, [r7, #32]
 8002790:	2b03      	cmp	r3, #3
 8002792:	ddcf      	ble.n	8002734 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 8002794:	480e      	ldr	r0, [pc, #56]	; (80027d0 <cliMemoryDump+0x140>)
 8002796:	f7ff fde9 	bl	800236c <cliPrintf>
    }
    addr++;
 800279a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279c:	3304      	adds	r3, #4
 800279e:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 80027a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027a2:	3301      	adds	r3, #1
 80027a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027aa:	429a      	cmp	r2, r3
 80027ac:	dba2      	blt.n	80026f4 <cliMemoryDump+0x64>
  }
}
 80027ae:	3730      	adds	r7, #48	; 0x30
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	08015c2c 	.word	0x08015c2c
 80027b8:	08015c40 	.word	0x08015c40
 80027bc:	08015c48 	.word	0x08015c48
 80027c0:	08015c54 	.word	0x08015c54
 80027c4:	08015c5c 	.word	0x08015c5c
 80027c8:	08015c60 	.word	0x08015c60
 80027cc:	08015c64 	.word	0x08015c64
 80027d0:	08015c68 	.word	0x08015c68

080027d4 <Ds18b20_Init>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);
}
#else
bool	Ds18b20_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
	uint8_t	Ds18b20TryToFind=5;
 80027da:	2305      	movs	r3, #5
 80027dc:	71fb      	strb	r3, [r7, #7]
	do
	{
		OneWire_Init(&OneWire, HW_DS18B20_GPIOX , HW_DS18B20_PINX);
 80027de:	2201      	movs	r2, #1
 80027e0:	4939      	ldr	r1, [pc, #228]	; (80028c8 <Ds18b20_Init+0xf4>)
 80027e2:	483a      	ldr	r0, [pc, #232]	; (80028cc <Ds18b20_Init+0xf8>)
 80027e4:	f001 ffd3 	bl	800478e <OneWire_Init>
		TempSensorCount = 0;
 80027e8:	4b39      	ldr	r3, [pc, #228]	; (80028d0 <Ds18b20_Init+0xfc>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]
		while(HAL_GetTick() < 3000)
 80027ee:	e002      	b.n	80027f6 <Ds18b20_Init+0x22>
			HAL_Delay(100);
 80027f0:	2064      	movs	r0, #100	; 0x64
 80027f2:	f008 ff89 	bl	800b708 <HAL_Delay>
		while(HAL_GetTick() < 3000)
 80027f6:	f008 ff7b 	bl	800b6f0 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	f640 33b7 	movw	r3, #2999	; 0xbb7
 8002800:	429a      	cmp	r2, r3
 8002802:	d9f5      	bls.n	80027f0 <Ds18b20_Init+0x1c>
		OneWireDevices = OneWire_First(&OneWire);
 8002804:	4831      	ldr	r0, [pc, #196]	; (80028cc <Ds18b20_Init+0xf8>)
 8002806:	f002 f8af 	bl	8004968 <OneWire_First>
 800280a:	4603      	mov	r3, r0
 800280c:	461a      	mov	r2, r3
 800280e:	4b31      	ldr	r3, [pc, #196]	; (80028d4 <Ds18b20_Init+0x100>)
 8002810:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8002812:	e019      	b.n	8002848 <Ds18b20_Init+0x74>
		{
			HAL_Delay(100);
 8002814:	2064      	movs	r0, #100	; 0x64
 8002816:	f008 ff77 	bl	800b708 <HAL_Delay>
			TempSensorCount++;
 800281a:	4b2d      	ldr	r3, [pc, #180]	; (80028d0 <Ds18b20_Init+0xfc>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	3301      	adds	r3, #1
 8002820:	b2da      	uxtb	r2, r3
 8002822:	4b2b      	ldr	r3, [pc, #172]	; (80028d0 <Ds18b20_Init+0xfc>)
 8002824:	701a      	strb	r2, [r3, #0]
			OneWire_GetFullROM(&OneWire, ds18b20[TempSensorCount-1].Address);
 8002826:	4b2a      	ldr	r3, [pc, #168]	; (80028d0 <Ds18b20_Init+0xfc>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	3b01      	subs	r3, #1
 800282c:	011b      	lsls	r3, r3, #4
 800282e:	4a2a      	ldr	r2, [pc, #168]	; (80028d8 <Ds18b20_Init+0x104>)
 8002830:	4413      	add	r3, r2
 8002832:	4619      	mov	r1, r3
 8002834:	4825      	ldr	r0, [pc, #148]	; (80028cc <Ds18b20_Init+0xf8>)
 8002836:	f002 f9ab 	bl	8004b90 <OneWire_GetFullROM>
			OneWireDevices = OneWire_Next(&OneWire);
 800283a:	4824      	ldr	r0, [pc, #144]	; (80028cc <Ds18b20_Init+0xf8>)
 800283c:	f002 f8a4 	bl	8004988 <OneWire_Next>
 8002840:	4603      	mov	r3, r0
 8002842:	461a      	mov	r2, r3
 8002844:	4b23      	ldr	r3, [pc, #140]	; (80028d4 <Ds18b20_Init+0x100>)
 8002846:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8002848:	4b22      	ldr	r3, [pc, #136]	; (80028d4 <Ds18b20_Init+0x100>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1e1      	bne.n	8002814 <Ds18b20_Init+0x40>
		}
		if(TempSensorCount>0)
 8002850:	4b1f      	ldr	r3, [pc, #124]	; (80028d0 <Ds18b20_Init+0xfc>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d106      	bne.n	8002866 <Ds18b20_Init+0x92>
			break;
		Ds18b20TryToFind--;
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	3b01      	subs	r3, #1
 800285c:	71fb      	strb	r3, [r7, #7]
	}while(Ds18b20TryToFind>0);
 800285e:	79fb      	ldrb	r3, [r7, #7]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d1bc      	bne.n	80027de <Ds18b20_Init+0xa>
 8002864:	e000      	b.n	8002868 <Ds18b20_Init+0x94>
			break;
 8002866:	bf00      	nop
	if(Ds18b20TryToFind==0)
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d101      	bne.n	8002872 <Ds18b20_Init+0x9e>
		return false;
 800286e:	2300      	movs	r3, #0
 8002870:	e026      	b.n	80028c0 <Ds18b20_Init+0xec>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8002872:	2300      	movs	r3, #0
 8002874:	71bb      	strb	r3, [r7, #6]
 8002876:	e019      	b.n	80028ac <Ds18b20_Init+0xd8>
	{
		HAL_Delay(50);
 8002878:	2032      	movs	r0, #50	; 0x32
 800287a:	f008 ff45 	bl	800b708 <HAL_Delay>
		DS18B20_SetResolution(&OneWire, ds18b20[i].Address, DS18B20_Resolution_12bits);
 800287e:	79bb      	ldrb	r3, [r7, #6]
 8002880:	011b      	lsls	r3, r3, #4
 8002882:	4a15      	ldr	r2, [pc, #84]	; (80028d8 <Ds18b20_Init+0x104>)
 8002884:	4413      	add	r3, r2
 8002886:	220c      	movs	r2, #12
 8002888:	4619      	mov	r1, r3
 800288a:	4810      	ldr	r0, [pc, #64]	; (80028cc <Ds18b20_Init+0xf8>)
 800288c:	f000 f9cc 	bl	8002c28 <DS18B20_SetResolution>
		HAL_Delay(50);
 8002890:	2032      	movs	r0, #50	; 0x32
 8002892:	f008 ff39 	bl	800b708 <HAL_Delay>
		DS18B20_DisableAlarmTemperature(&OneWire,  ds18b20[i].Address);
 8002896:	79bb      	ldrb	r3, [r7, #6]
 8002898:	011b      	lsls	r3, r3, #4
 800289a:	4a0f      	ldr	r2, [pc, #60]	; (80028d8 <Ds18b20_Init+0x104>)
 800289c:	4413      	add	r3, r2
 800289e:	4619      	mov	r1, r3
 80028a0:	480a      	ldr	r0, [pc, #40]	; (80028cc <Ds18b20_Init+0xf8>)
 80028a2:	f000 fa5a 	bl	8002d5a <DS18B20_DisableAlarmTemperature>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 80028a6:	79bb      	ldrb	r3, [r7, #6]
 80028a8:	3301      	adds	r3, #1
 80028aa:	71bb      	strb	r3, [r7, #6]
 80028ac:	4b08      	ldr	r3, [pc, #32]	; (80028d0 <Ds18b20_Init+0xfc>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	79ba      	ldrb	r2, [r7, #6]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d3e0      	bcc.n	8002878 <Ds18b20_Init+0xa4>
	}

	#ifdef _USE_HW_CLI
	cliAdd("DS18B20", cliDS18B20);
 80028b6:	4909      	ldr	r1, [pc, #36]	; (80028dc <Ds18b20_Init+0x108>)
 80028b8:	4809      	ldr	r0, [pc, #36]	; (80028e0 <Ds18b20_Init+0x10c>)
 80028ba:	f7ff fe67 	bl	800258c <cliAdd>
	#endif

	return true;
 80028be:	2301      	movs	r3, #1
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40020400 	.word	0x40020400
 80028cc:	2000a978 	.word	0x2000a978
 80028d0:	200002e0 	.word	0x200002e0
 80028d4:	2000a964 	.word	0x2000a964
 80028d8:	2000a968 	.word	0x2000a968
 80028dc:	08002e29 	.word	0x08002e29
 80028e0:	08015c78 	.word	0x08015c78

080028e4 <Ds18b20_ManualConvert>:
#endif
//###########################################################################################
bool Ds18b20_ManualConvert(void)
{
 80028e4:	b590      	push	{r4, r7, lr}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
	if(Ds18b20Timeout==0)
		return false;
	else
		return true;
	#else
	  switch(state)
 80028ea:	4b3f      	ldr	r3, [pc, #252]	; (80029e8 <Ds18b20_ManualConvert+0x104>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d002      	beq.n	80028f8 <Ds18b20_ManualConvert+0x14>
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d013      	beq.n	800291e <Ds18b20_ManualConvert+0x3a>
 80028f6:	e072      	b.n	80029de <Ds18b20_ManualConvert+0xfa>
	  {
	  	  case 0:
	  		  Ds18b20Timeout = HW_DS18B20_CONVERT_TIMEOUT_MS/10;
 80028f8:	4b3c      	ldr	r3, [pc, #240]	; (80029ec <Ds18b20_ManualConvert+0x108>)
 80028fa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80028fe:	801a      	strh	r2, [r3, #0]
	  		  DS18B20_StartAll(&OneWire);
 8002900:	483b      	ldr	r0, [pc, #236]	; (80029f0 <Ds18b20_ManualConvert+0x10c>)
 8002902:	f000 f87d 	bl	8002a00 <DS18B20_StartAll>
	  		  pre_time = millis();
 8002906:	f7fe fcc4 	bl	8001292 <millis>
 800290a:	4602      	mov	r2, r0
 800290c:	4b39      	ldr	r3, [pc, #228]	; (80029f4 <Ds18b20_ManualConvert+0x110>)
 800290e:	601a      	str	r2, [r3, #0]
	  		  state++;
 8002910:	4b35      	ldr	r3, [pc, #212]	; (80029e8 <Ds18b20_ManualConvert+0x104>)
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	3301      	adds	r3, #1
 8002916:	b2da      	uxtb	r2, r3
 8002918:	4b33      	ldr	r3, [pc, #204]	; (80029e8 <Ds18b20_ManualConvert+0x104>)
 800291a:	701a      	strb	r2, [r3, #0]
	  		  break;
 800291c:	e05f      	b.n	80029de <Ds18b20_ManualConvert+0xfa>

	  	  case 1:
	  		  if(millis() - pre_time >= 10)
 800291e:	f7fe fcb8 	bl	8001292 <millis>
 8002922:	4602      	mov	r2, r0
 8002924:	4b33      	ldr	r3, [pc, #204]	; (80029f4 <Ds18b20_ManualConvert+0x110>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b09      	cmp	r3, #9
 800292c:	d956      	bls.n	80029dc <Ds18b20_ManualConvert+0xf8>
	  		  {
	  			  if(!DS18B20_AllDone(&OneWire))
 800292e:	4830      	ldr	r0, [pc, #192]	; (80029f0 <Ds18b20_ManualConvert+0x10c>)
 8002930:	f000 fa6e 	bl	8002e10 <DS18B20_AllDone>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d112      	bne.n	8002960 <Ds18b20_ManualConvert+0x7c>
				  {
	  		  		pre_time = millis();
 800293a:	f7fe fcaa 	bl	8001292 <millis>
 800293e:	4602      	mov	r2, r0
 8002940:	4b2c      	ldr	r3, [pc, #176]	; (80029f4 <Ds18b20_ManualConvert+0x110>)
 8002942:	601a      	str	r2, [r3, #0]
					Ds18b20Timeout-=1;
 8002944:	4b29      	ldr	r3, [pc, #164]	; (80029ec <Ds18b20_ManualConvert+0x108>)
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	3b01      	subs	r3, #1
 800294a:	b29a      	uxth	r2, r3
 800294c:	4b27      	ldr	r3, [pc, #156]	; (80029ec <Ds18b20_ManualConvert+0x108>)
 800294e:	801a      	strh	r2, [r3, #0]
					if(Ds18b20Timeout==0)
 8002950:	4b26      	ldr	r3, [pc, #152]	; (80029ec <Ds18b20_ManualConvert+0x108>)
 8002952:	881b      	ldrh	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d141      	bne.n	80029dc <Ds18b20_ManualConvert+0xf8>
					{
						state = 0;
 8002958:	4b23      	ldr	r3, [pc, #140]	; (80029e8 <Ds18b20_ManualConvert+0x104>)
 800295a:	2200      	movs	r2, #0
 800295c:	701a      	strb	r2, [r3, #0]
						break;
 800295e:	e03e      	b.n	80029de <Ds18b20_ManualConvert+0xfa>
					}
				  }
	  			  else
	  			  {
	  				  if(Ds18b20Timeout>0)
 8002960:	4b22      	ldr	r3, [pc, #136]	; (80029ec <Ds18b20_ManualConvert+0x108>)
 8002962:	881b      	ldrh	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d024      	beq.n	80029b2 <Ds18b20_ManualConvert+0xce>
	  				  {
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8002968:	2300      	movs	r3, #0
 800296a:	71fb      	strb	r3, [r7, #7]
 800296c:	e01b      	b.n	80029a6 <Ds18b20_ManualConvert+0xc2>
	  					{
	  						ds18b20[i].DataIsValid = DS18B20_Read(&OneWire, ds18b20[i].Address, &ds18b20[i].Temperature);
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	4a21      	ldr	r2, [pc, #132]	; (80029f8 <Ds18b20_ManualConvert+0x114>)
 8002974:	1899      	adds	r1, r3, r2
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	011b      	lsls	r3, r3, #4
 800297a:	3308      	adds	r3, #8
 800297c:	4a1e      	ldr	r2, [pc, #120]	; (80029f8 <Ds18b20_ManualConvert+0x114>)
 800297e:	4413      	add	r3, r2
 8002980:	79fc      	ldrb	r4, [r7, #7]
 8002982:	461a      	mov	r2, r3
 8002984:	481a      	ldr	r0, [pc, #104]	; (80029f0 <Ds18b20_ManualConvert+0x10c>)
 8002986:	f000 f84f 	bl	8002a28 <DS18B20_Read>
 800298a:	4603      	mov	r3, r0
 800298c:	4619      	mov	r1, r3
 800298e:	4a1a      	ldr	r2, [pc, #104]	; (80029f8 <Ds18b20_ManualConvert+0x114>)
 8002990:	0123      	lsls	r3, r4, #4
 8002992:	4413      	add	r3, r2
 8002994:	330c      	adds	r3, #12
 8002996:	460a      	mov	r2, r1
 8002998:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 800299a:	4b13      	ldr	r3, [pc, #76]	; (80029e8 <Ds18b20_ManualConvert+0x104>)
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 80029a0:	79fb      	ldrb	r3, [r7, #7]
 80029a2:	3301      	adds	r3, #1
 80029a4:	71fb      	strb	r3, [r7, #7]
 80029a6:	4b15      	ldr	r3, [pc, #84]	; (80029fc <Ds18b20_ManualConvert+0x118>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	79fa      	ldrb	r2, [r7, #7]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d3de      	bcc.n	800296e <Ds18b20_ManualConvert+0x8a>
	  						state = 0;
	  					}
	  				  }
	  			  }
	  		  }
			  break;
 80029b0:	e014      	b.n	80029dc <Ds18b20_ManualConvert+0xf8>
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 80029b2:	2300      	movs	r3, #0
 80029b4:	71bb      	strb	r3, [r7, #6]
 80029b6:	e00c      	b.n	80029d2 <Ds18b20_ManualConvert+0xee>
	  						ds18b20[i].DataIsValid = false;
 80029b8:	79bb      	ldrb	r3, [r7, #6]
 80029ba:	4a0f      	ldr	r2, [pc, #60]	; (80029f8 <Ds18b20_ManualConvert+0x114>)
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	4413      	add	r3, r2
 80029c0:	330c      	adds	r3, #12
 80029c2:	2200      	movs	r2, #0
 80029c4:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 80029c6:	4b08      	ldr	r3, [pc, #32]	; (80029e8 <Ds18b20_ManualConvert+0x104>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 80029cc:	79bb      	ldrb	r3, [r7, #6]
 80029ce:	3301      	adds	r3, #1
 80029d0:	71bb      	strb	r3, [r7, #6]
 80029d2:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <Ds18b20_ManualConvert+0x118>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	79ba      	ldrb	r2, [r7, #6]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d3ed      	bcc.n	80029b8 <Ds18b20_ManualConvert+0xd4>
			  break;
 80029dc:	bf00      	nop
	  }
	#endif
	  return true;
 80029de:	2301      	movs	r3, #1
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd90      	pop	{r4, r7, pc}
 80029e8:	200002e4 	.word	0x200002e4
 80029ec:	200002e2 	.word	0x200002e2
 80029f0:	2000a978 	.word	0x2000a978
 80029f4:	200002e8 	.word	0x200002e8
 80029f8:	2000a968 	.word	0x2000a968
 80029fc:	200002e0 	.word	0x200002e0

08002a00 <DS18B20_StartAll>:

	return 1;
}

void DS18B20_StartAll(OneWire_t* OneWire)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
	/* Reset pulse */
	OneWire_Reset(OneWire);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f001 fee9 	bl	80047e0 <OneWire_Reset>
	/* Skip rom */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 8002a0e:	21cc      	movs	r1, #204	; 0xcc
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f001 ff6b 	bl	80048ec <OneWire_WriteByte>
	/* Start conversion on all connected devices */
	OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8002a16:	2144      	movs	r1, #68	; 0x44
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f001 ff67 	bl	80048ec <OneWire_WriteByte>
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
	...

08002a28 <DS18B20_Read>:

bool DS18B20_Read(OneWire_t* OneWire, uint8_t *ROM, float *destination)
{
 8002a28:	b590      	push	{r4, r7, lr}
 8002a2a:	b08b      	sub	sp, #44	; 0x2c
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
	uint16_t temperature;
	uint8_t resolution;
	int8_t digit, minus = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	float decimal;
	uint8_t i = 0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	77fb      	strb	r3, [r7, #31]
	uint8_t data[9];
	uint8_t crc;

	/* Check if device is DS18B20 */
	if (!DS18B20_Is(ROM)) {
 8002a3e:	68b8      	ldr	r0, [r7, #8]
 8002a40:	f000 f97a 	bl	8002d38 <DS18B20_Is>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <DS18B20_Read+0x26>
		return false;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	e0e1      	b.n	8002c12 <DS18B20_Read+0x1ea>
	}

	/* Check if line is released, if it is, then conversion is complete */
	if (!OneWire_ReadBit(OneWire))
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f001 ff22 	bl	8004898 <OneWire_ReadBit>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <DS18B20_Read+0x36>
	{
		/* Conversion is not finished yet */
		return false;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	e0d9      	b.n	8002c12 <DS18B20_Read+0x1ea>
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f001 febe 	bl	80047e0 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002a64:	68b9      	ldr	r1, [r7, #8]
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f002 f874 	bl	8004b54 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002a6c:	21be      	movs	r1, #190	; 0xbe
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f001 ff3c 	bl	80048ec <OneWire_WriteByte>

	/* Get data */
	for (i = 0; i < 9; i++)
 8002a74:	2300      	movs	r3, #0
 8002a76:	77fb      	strb	r3, [r7, #31]
 8002a78:	e00d      	b.n	8002a96 <DS18B20_Read+0x6e>
	{
		/* Read byte by byte */
		data[i] = OneWire_ReadByte(OneWire);
 8002a7a:	7ffc      	ldrb	r4, [r7, #31]
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f001 ff52 	bl	8004926 <OneWire_ReadByte>
 8002a82:	4603      	mov	r3, r0
 8002a84:	461a      	mov	r2, r3
 8002a86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a8a:	4423      	add	r3, r4
 8002a8c:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < 9; i++)
 8002a90:	7ffb      	ldrb	r3, [r7, #31]
 8002a92:	3301      	adds	r3, #1
 8002a94:	77fb      	strb	r3, [r7, #31]
 8002a96:	7ffb      	ldrb	r3, [r7, #31]
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d9ee      	bls.n	8002a7a <DS18B20_Read+0x52>
	}

	/* Calculate CRC */
	crc = OneWire_CRC8(data, 8);
 8002a9c:	f107 0314 	add.w	r3, r7, #20
 8002aa0:	2108      	movs	r1, #8
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f002 f890 	bl	8004bc8 <OneWire_CRC8>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	77bb      	strb	r3, [r7, #30]

	/* Check if CRC is ok */
	if (crc != data[8])
 8002aac:	7f3b      	ldrb	r3, [r7, #28]
 8002aae:	7fba      	ldrb	r2, [r7, #30]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d001      	beq.n	8002ab8 <DS18B20_Read+0x90>
		/* CRC invalid */
		return 0;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	e0ac      	b.n	8002c12 <DS18B20_Read+0x1ea>


	/* First two bytes of scratchpad are temperature values */
	temperature = data[0] | (data[1] << 8);
 8002ab8:	7d3b      	ldrb	r3, [r7, #20]
 8002aba:	b21a      	sxth	r2, r3
 8002abc:	7d7b      	ldrb	r3, [r7, #21]
 8002abe:	021b      	lsls	r3, r3, #8
 8002ac0:	b21b      	sxth	r3, r3
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	b21b      	sxth	r3, r3
 8002ac6:	84fb      	strh	r3, [r7, #38]	; 0x26

	/* Reset line */
	OneWire_Reset(OneWire);
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f001 fe89 	bl	80047e0 <OneWire_Reset>

	/* Check if temperature is negative */
	if (temperature & 0x8000)
 8002ace:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	da05      	bge.n	8002ae2 <DS18B20_Read+0xba>
	{
		/* Two's complement, temperature is negative */
		temperature = ~temperature + 1;
 8002ad6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002ad8:	425b      	negs	r3, r3
 8002ada:	84fb      	strh	r3, [r7, #38]	; 0x26
		minus = 1;
 8002adc:	2301      	movs	r3, #1
 8002ade:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	}


	/* Get sensor resolution */
	resolution = ((data[4] & 0x60) >> 5) + 9;
 8002ae2:	7e3b      	ldrb	r3, [r7, #24]
 8002ae4:	115b      	asrs	r3, r3, #5
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	f003 0303 	and.w	r3, r3, #3
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	3309      	adds	r3, #9
 8002af0:	777b      	strb	r3, [r7, #29]


	/* Store temperature integer digits and decimal digits */
	digit = temperature >> 4;
 8002af2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002af4:	091b      	lsrs	r3, r3, #4
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	digit |= ((temperature >> 8) & 0x7) << 4;
 8002afc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002afe:	0a1b      	lsrs	r3, r3, #8
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	b25b      	sxtb	r3, r3
 8002b06:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b0a:	b25a      	sxtb	r2, r3
 8002b0c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002b10:	4313      	orrs	r3, r2
 8002b12:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	/* Store decimal digits */
	switch (resolution)
 8002b16:	7f7b      	ldrb	r3, [r7, #29]
 8002b18:	3b09      	subs	r3, #9
 8002b1a:	2b03      	cmp	r3, #3
 8002b1c:	d858      	bhi.n	8002bd0 <DS18B20_Read+0x1a8>
 8002b1e:	a201      	add	r2, pc, #4	; (adr r2, 8002b24 <DS18B20_Read+0xfc>)
 8002b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b24:	08002b35 	.word	0x08002b35
 8002b28:	08002b5d 	.word	0x08002b5d
 8002b2c:	08002b85 	.word	0x08002b85
 8002b30:	08002bad 	.word	0x08002bad
	{
		case 9:
			decimal = (temperature >> 3) & 0x01;
 8002b34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002b36:	08db      	lsrs	r3, r3, #3
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	ee07 3a90 	vmov	s15, r3
 8002b42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b46:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8002b4a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b4e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b56:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8002b5a:	e03e      	b.n	8002bda <DS18B20_Read+0x1b2>
		case 10:
			decimal = (temperature >> 2) & 0x03;
 8002b5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002b5e:	089b      	lsrs	r3, r3, #2
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	f003 0303 	and.w	r3, r3, #3
 8002b66:	ee07 3a90 	vmov	s15, r3
 8002b6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b6e:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8002b72:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b76:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8002b7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7e:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8002b82:	e02a      	b.n	8002bda <DS18B20_Read+0x1b2>
		case 11:
			decimal = (temperature >> 1) & 0x07;
 8002b84:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002b86:	085b      	lsrs	r3, r3, #1
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	ee07 3a90 	vmov	s15, r3
 8002b92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b96:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8002b9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b9e:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8002ba2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ba6:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8002baa:	e016      	b.n	8002bda <DS18B20_Read+0x1b2>
		case 12:
			decimal = temperature & 0x0F;
 8002bac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	ee07 3a90 	vmov	s15, r3
 8002bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bba:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8002bbe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002bc2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002c1c <DS18B20_Read+0x1f4>
 8002bc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bca:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8002bce:	e004      	b.n	8002bda <DS18B20_Read+0x1b2>
		default:
			decimal = 0xFF;
 8002bd0:	4b13      	ldr	r3, [pc, #76]	; (8002c20 <DS18B20_Read+0x1f8>)
 8002bd2:	623b      	str	r3, [r7, #32]
			digit = 0;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	}

	/* Check for negative part */
	decimal = digit + decimal;
 8002bda:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8002bde:	ee07 3a90 	vmov	s15, r3
 8002be2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002be6:	ed97 7a08 	vldr	s14, [r7, #32]
 8002bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bee:	edc7 7a08 	vstr	s15, [r7, #32]
	if (minus)
 8002bf2:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d007      	beq.n	8002c0a <DS18B20_Read+0x1e2>
		decimal = 0 - decimal;
 8002bfa:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002c24 <DS18B20_Read+0x1fc>
 8002bfe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c06:	edc7 7a08 	vstr	s15, [r7, #32]


	/* Set to pointer */
	*destination = decimal;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a3a      	ldr	r2, [r7, #32]
 8002c0e:	601a      	str	r2, [r3, #0]

	/* Return 1, temperature valid */
	return true;
 8002c10:	2301      	movs	r3, #1
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	372c      	adds	r7, #44	; 0x2c
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd90      	pop	{r4, r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	3d800000 	.word	0x3d800000
 8002c20:	437f0000 	.word	0x437f0000
 8002c24:	00000000 	.word	0x00000000

08002c28 <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	4613      	mov	r3, r2
 8002c34:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM))
 8002c36:	68b8      	ldr	r0, [r7, #8]
 8002c38:	f000 f87e 	bl	8002d38 <DS18B20_Is>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <DS18B20_SetResolution+0x1e>
		return 0;
 8002c42:	2300      	movs	r3, #0
 8002c44:	e074      	b.n	8002d30 <DS18B20_SetResolution+0x108>


	/* Reset line */
	OneWire_Reset(OneWire);
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f001 fdca 	bl	80047e0 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002c4c:	68b9      	ldr	r1, [r7, #8]
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f001 ff80 	bl	8004b54 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002c54:	21be      	movs	r1, #190	; 0xbe
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f001 fe48 	bl	80048ec <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f001 fe62 	bl	8004926 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f001 fe5f 	bl	8004926 <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f001 fe5c 	bl	8004926 <OneWire_ReadByte>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f001 fe57 	bl	8004926 <OneWire_ReadByte>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f001 fe52 	bl	8004926 <OneWire_ReadByte>
 8002c82:	4603      	mov	r3, r0
 8002c84:	75fb      	strb	r3, [r7, #23]

	if (resolution == DS18B20_Resolution_9bits)
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	2b09      	cmp	r3, #9
 8002c8a:	d108      	bne.n	8002c9e <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002c8c:	7dfb      	ldrb	r3, [r7, #23]
 8002c8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c92:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002c94:	7dfb      	ldrb	r3, [r7, #23]
 8002c96:	f023 0320 	bic.w	r3, r3, #32
 8002c9a:	75fb      	strb	r3, [r7, #23]
 8002c9c:	e022      	b.n	8002ce4 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	2b0a      	cmp	r3, #10
 8002ca2:	d108      	bne.n	8002cb6 <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002ca4:	7dfb      	ldrb	r3, [r7, #23]
 8002ca6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002caa:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002cac:	7dfb      	ldrb	r3, [r7, #23]
 8002cae:	f043 0320 	orr.w	r3, r3, #32
 8002cb2:	75fb      	strb	r3, [r7, #23]
 8002cb4:	e016      	b.n	8002ce4 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	2b0b      	cmp	r3, #11
 8002cba:	d108      	bne.n	8002cce <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002cbc:	7dfb      	ldrb	r3, [r7, #23]
 8002cbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cc2:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002cc4:	7dfb      	ldrb	r3, [r7, #23]
 8002cc6:	f023 0320 	bic.w	r3, r3, #32
 8002cca:	75fb      	strb	r3, [r7, #23]
 8002ccc:	e00a      	b.n	8002ce4 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	2b0c      	cmp	r3, #12
 8002cd2:	d107      	bne.n	8002ce4 <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002cd4:	7dfb      	ldrb	r3, [r7, #23]
 8002cd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cda:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002cdc:	7dfb      	ldrb	r3, [r7, #23]
 8002cde:	f043 0320 	orr.w	r3, r3, #32
 8002ce2:	75fb      	strb	r3, [r7, #23]
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f001 fd7b 	bl	80047e0 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002cea:	68b9      	ldr	r1, [r7, #8]
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f001 ff31 	bl	8004b54 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002cf2:	214e      	movs	r1, #78	; 0x4e
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f001 fdf9 	bl	80048ec <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8002cfa:	7dbb      	ldrb	r3, [r7, #22]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f001 fdf4 	bl	80048ec <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8002d04:	7d7b      	ldrb	r3, [r7, #21]
 8002d06:	4619      	mov	r1, r3
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f001 fdef 	bl	80048ec <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8002d0e:	7dfb      	ldrb	r3, [r7, #23]
 8002d10:	4619      	mov	r1, r3
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f001 fdea 	bl	80048ec <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f001 fd61 	bl	80047e0 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002d1e:	68b9      	ldr	r1, [r7, #8]
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f001 ff17 	bl	8004b54 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8002d26:	2148      	movs	r1, #72	; 0x48
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f001 fddf 	bl	80048ec <OneWire_WriteByte>

	return 1;
 8002d2e:	2301      	movs	r3, #1
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2b28      	cmp	r3, #40	; 0x28
 8002d46:	d101      	bne.n	8002d4c <DS18B20_Is+0x14>
		return 1;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e000      	b.n	8002d4e <DS18B20_Is+0x16>

	return 0;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <DS18B20_DisableAlarmTemperature>:

	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b084      	sub	sp, #16
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM))
 8002d64:	6838      	ldr	r0, [r7, #0]
 8002d66:	f7ff ffe7 	bl	8002d38 <DS18B20_Is>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d101      	bne.n	8002d74 <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 8002d70:	2300      	movs	r3, #0
 8002d72:	e049      	b.n	8002e08 <DS18B20_DisableAlarmTemperature+0xae>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f001 fd33 	bl	80047e0 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002d7a:	6839      	ldr	r1, [r7, #0]
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f001 fee9 	bl	8004b54 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002d82:	21be      	movs	r1, #190	; 0xbe
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f001 fdb1 	bl	80048ec <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f001 fdcb 	bl	8004926 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f001 fdc8 	bl	8004926 <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f001 fdc5 	bl	8004926 <OneWire_ReadByte>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f001 fdc0 	bl	8004926 <OneWire_ReadByte>
 8002da6:	4603      	mov	r3, r0
 8002da8:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f001 fdbb 	bl	8004926 <OneWire_ReadByte>
 8002db0:	4603      	mov	r3, r0
 8002db2:	737b      	strb	r3, [r7, #13]

	th = 125;
 8002db4:	237d      	movs	r3, #125	; 0x7d
 8002db6:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 8002db8:	23c9      	movs	r3, #201	; 0xc9
 8002dba:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f001 fd0f 	bl	80047e0 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002dc2:	6839      	ldr	r1, [r7, #0]
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f001 fec5 	bl	8004b54 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002dca:	214e      	movs	r1, #78	; 0x4e
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f001 fd8d 	bl	80048ec <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8002dd2:	7bfb      	ldrb	r3, [r7, #15]
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f001 fd88 	bl	80048ec <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8002ddc:	7bbb      	ldrb	r3, [r7, #14]
 8002dde:	4619      	mov	r1, r3
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f001 fd83 	bl	80048ec <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8002de6:	7b7b      	ldrb	r3, [r7, #13]
 8002de8:	4619      	mov	r1, r3
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f001 fd7e 	bl	80048ec <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f001 fcf5 	bl	80047e0 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002df6:	6839      	ldr	r1, [r7, #0]
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f001 feab 	bl	8004b54 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8002dfe:	2148      	movs	r1, #72	; 0x48
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f001 fd73 	bl	80048ec <OneWire_WriteByte>

	return 1;
 8002e06:	2301      	movs	r3, #1
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3710      	adds	r7, #16
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <DS18B20_AllDone>:
	/* Start alarm search */
	return OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t DS18B20_AllDone(OneWire_t* OneWire)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f001 fd3d 	bl	8004898 <OneWire_ReadBit>
 8002e1e:	4603      	mov	r3, r0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <cliDS18B20>:

#ifdef _USE_HW_CLI
void cliDS18B20(cli_args_t *args)
{
 8002e28:	b590      	push	{r4, r7, lr}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002e30:	2300      	movs	r3, #0
 8002e32:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	881b      	ldrh	r3, [r3, #0]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d11d      	bne.n	8002e78 <cliDS18B20+0x50>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	695b      	ldr	r3, [r3, #20]
 8002e40:	4914      	ldr	r1, [pc, #80]	; (8002e94 <cliDS18B20+0x6c>)
 8002e42:	2000      	movs	r0, #0
 8002e44:	4798      	blx	r3
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d015      	beq.n	8002e78 <cliDS18B20+0x50>
  {

	  while(cliKeepLoop())
 8002e4c:	e00d      	b.n	8002e6a <cliDS18B20+0x42>
	  {
		  Ds18b20_ManualConvert();
 8002e4e:	f7ff fd49 	bl	80028e4 <Ds18b20_ManualConvert>
		  cliPrintf("DS18B20_Data : %0.1f\n", ds18b20[0].Temperature);
 8002e52:	4b11      	ldr	r3, [pc, #68]	; (8002e98 <cliDS18B20+0x70>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fd fb8e 	bl	8000578 <__aeabi_f2d>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	460c      	mov	r4, r1
 8002e60:	461a      	mov	r2, r3
 8002e62:	4623      	mov	r3, r4
 8002e64:	480d      	ldr	r0, [pc, #52]	; (8002e9c <cliDS18B20+0x74>)
 8002e66:	f7ff fa81 	bl	800236c <cliPrintf>
	  while(cliKeepLoop())
 8002e6a:	f7ff fb79 	bl	8002560 <cliKeepLoop>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1ec      	bne.n	8002e4e <cliDS18B20+0x26>
	  }
    ret = true;
 8002e74:	2301      	movs	r3, #1
 8002e76:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 8002e78:	7bfb      	ldrb	r3, [r7, #15]
 8002e7a:	f083 0301 	eor.w	r3, r3, #1
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d002      	beq.n	8002e8a <cliDS18B20+0x62>
  {
    cliPrintf("DS18B20 test\n");
 8002e84:	4806      	ldr	r0, [pc, #24]	; (8002ea0 <cliDS18B20+0x78>)
 8002e86:	f7ff fa71 	bl	800236c <cliPrintf>
  }
}
 8002e8a:	bf00      	nop
 8002e8c:	3714      	adds	r7, #20
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd90      	pop	{r4, r7, pc}
 8002e92:	bf00      	nop
 8002e94:	08015c80 	.word	0x08015c80
 8002e98:	2000a968 	.word	0x2000a968
 8002e9c:	08015c88 	.word	0x08015c88
 8002ea0:	08015ca0 	.word	0x08015ca0

08002ea4 <fatfsInit>:
#ifdef _USE_HW_CLI
static void cliFatfs(cli_args_t *args);
#endif

bool fatfsInit(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
  bool ret = true;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	71fb      	strb	r3, [r7, #7]


  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 8002eae:	490d      	ldr	r1, [pc, #52]	; (8002ee4 <fatfsInit+0x40>)
 8002eb0:	480d      	ldr	r0, [pc, #52]	; (8002ee8 <fatfsInit+0x44>)
 8002eb2:	f008 facb 	bl	800b44c <FATFS_LinkDriver>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10a      	bne.n	8002ed2 <fatfsInit+0x2e>
  {
    if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) == FR_OK)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	4909      	ldr	r1, [pc, #36]	; (8002ee4 <fatfsInit+0x40>)
 8002ec0:	480a      	ldr	r0, [pc, #40]	; (8002eec <fatfsInit+0x48>)
 8002ec2:	f006 febb 	bl	8009c3c <f_mount>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d102      	bne.n	8002ed2 <fatfsInit+0x2e>
    {
      is_init = true;
 8002ecc:	4b08      	ldr	r3, [pc, #32]	; (8002ef0 <fatfsInit+0x4c>)
 8002ece:	2201      	movs	r2, #1
 8002ed0:	701a      	strb	r2, [r3, #0]
    }
  }

#ifdef _USE_HW_CLI
  cliAdd("fatfs", cliFatfs);
 8002ed2:	4908      	ldr	r1, [pc, #32]	; (8002ef4 <fatfsInit+0x50>)
 8002ed4:	4808      	ldr	r0, [pc, #32]	; (8002ef8 <fatfsInit+0x54>)
 8002ed6:	f7ff fb59 	bl	800258c <cliAdd>
#endif

  return ret;
 8002eda:	79fb      	ldrb	r3, [r7, #7]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	2000a98c 	.word	0x2000a98c
 8002ee8:	08016138 	.word	0x08016138
 8002eec:	2000a990 	.word	0x2000a990
 8002ef0:	200002ec 	.word	0x200002ec
 8002ef4:	08002fad 	.word	0x08002fad
 8002ef8:	08015cb0 	.word	0x08015cb0

08002efc <fatfsDir>:


#ifdef _USE_HW_CLI

FRESULT fatfsDir(char* path)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b0d6      	sub	sp, #344	; 0x158
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	1d3b      	adds	r3, r7, #4
 8002f04:	6018      	str	r0, [r3, #0]
  FRESULT res;
  DIR dir;
  FILINFO fno;


  res = f_opendir(&dir, path);                       /* Open the directory */
 8002f06:	1d3b      	adds	r3, r7, #4
 8002f08:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8002f0c:	6819      	ldr	r1, [r3, #0]
 8002f0e:	4610      	mov	r0, r2
 8002f10:	f007 fe0d 	bl	800ab2e <f_opendir>
 8002f14:	4603      	mov	r3, r0
 8002f16:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  if (res == FR_OK)
 8002f1a:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d138      	bne.n	8002f94 <fatfsDir+0x98>
  {
    for (;;)
    {
      res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8002f22:	f107 0208 	add.w	r2, r7, #8
 8002f26:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002f2a:	4611      	mov	r1, r2
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f007 fea7 	bl	800ac80 <f_readdir>
 8002f32:	4603      	mov	r3, r0
 8002f34:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
      if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8002f38:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d124      	bne.n	8002f8a <fatfsDir+0x8e>
 8002f40:	f107 0308 	add.w	r3, r7, #8
 8002f44:	7d9b      	ldrb	r3, [r3, #22]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d01f      	beq.n	8002f8a <fatfsDir+0x8e>
      if (fno.fattrib & AM_DIR)
 8002f4a:	f107 0308 	add.w	r3, r7, #8
 8002f4e:	7a1b      	ldrb	r3, [r3, #8]
 8002f50:	f003 0310 	and.w	r3, r3, #16
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d009      	beq.n	8002f6c <fatfsDir+0x70>
      {                    /* It is a directory */
        cliPrintf(" %s/%s \n", path, fno.fname);
 8002f58:	f107 0308 	add.w	r3, r7, #8
 8002f5c:	f103 0216 	add.w	r2, r3, #22
 8002f60:	1d3b      	adds	r3, r7, #4
 8002f62:	6819      	ldr	r1, [r3, #0]
 8002f64:	480f      	ldr	r0, [pc, #60]	; (8002fa4 <fatfsDir+0xa8>)
 8002f66:	f7ff fa01 	bl	800236c <cliPrintf>
 8002f6a:	e7da      	b.n	8002f22 <fatfsDir+0x26>
      }
      else
      {                                       /* It is a file. */
        cliPrintf(" %s/%32s \t%d bytes\n", path, fno.fname, (int)fno.fsize);
 8002f6c:	f107 0308 	add.w	r3, r7, #8
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f107 0308 	add.w	r3, r7, #8
 8002f78:	f103 0216 	add.w	r2, r3, #22
 8002f7c:	1d39      	adds	r1, r7, #4
 8002f7e:	4603      	mov	r3, r0
 8002f80:	6809      	ldr	r1, [r1, #0]
 8002f82:	4809      	ldr	r0, [pc, #36]	; (8002fa8 <fatfsDir+0xac>)
 8002f84:	f7ff f9f2 	bl	800236c <cliPrintf>
      res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8002f88:	e7cb      	b.n	8002f22 <fatfsDir+0x26>
      }
    }
    f_closedir(&dir);
 8002f8a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f007 fe50 	bl	800ac34 <f_closedir>
  }

  return res;
 8002f94:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	08015cb8 	.word	0x08015cb8
 8002fa8:	08015cc4 	.word	0x08015cc4

08002fac <cliFatfs>:

void cliFatfs(cli_args_t *args)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	1d3b      	adds	r3, r7, #4
 8002fb6:	6018      	str	r0, [r3, #0]
  bool ret = false;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8002fbe:	1d3b      	adds	r3, r7, #4
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	881b      	ldrh	r3, [r3, #0]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d14a      	bne.n	800305e <cliFatfs+0xb2>
 8002fc8:	1d3b      	adds	r3, r7, #4
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	498b      	ldr	r1, [pc, #556]	; (80031fc <cliFatfs+0x250>)
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	4798      	blx	r3
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d041      	beq.n	800305e <cliFatfs+0xb2>
  {
    cliPrintf("fatfs init \t: %d\n", is_init);
 8002fda:	4b89      	ldr	r3, [pc, #548]	; (8003200 <cliFatfs+0x254>)
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	4619      	mov	r1, r3
 8002fe0:	4888      	ldr	r0, [pc, #544]	; (8003204 <cliFatfs+0x258>)
 8002fe2:	f7ff f9c3 	bl	800236c <cliPrintf>

    if (is_init == true)
 8002fe6:	4b86      	ldr	r3, [pc, #536]	; (8003200 <cliFatfs+0x254>)
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d034      	beq.n	8003058 <cliFatfs+0xac>
      FATFS *fs;
       DWORD fre_clust, fre_sect, tot_sect;
       FRESULT res;

       /* Get volume information and free clusters of drive 1 */
       res = f_getfree("", &fre_clust, &fs);
 8002fee:	f507 7211 	add.w	r2, r7, #580	; 0x244
 8002ff2:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4883      	ldr	r0, [pc, #524]	; (8003208 <cliFatfs+0x25c>)
 8002ffa:	f007 fe8e 	bl	800ad1a <f_getfree>
 8002ffe:	4603      	mov	r3, r0
 8003000:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
       if (res == FR_OK)
 8003004:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8003008:	2b00      	cmp	r3, #0
 800300a:	d11f      	bne.n	800304c <cliFatfs+0xa0>
       {
         /* Get total sectors and free sectors */
         tot_sect = (fs->n_fatent - 2) * fs->csize;
 800300c:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	3b02      	subs	r3, #2
 8003014:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8003018:	8952      	ldrh	r2, [r2, #10]
 800301a:	fb02 f303 	mul.w	r3, r2, r3
 800301e:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
         fre_sect = fre_clust * fs->csize;
 8003022:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8003026:	895b      	ldrh	r3, [r3, #10]
 8003028:	461a      	mov	r2, r3
 800302a:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800302e:	fb03 f302 	mul.w	r3, r3, r2
 8003032:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254

         /* Print the free space (assuming 512 bytes/sector) */
         cliPrintf("%10lu KiB total drive space.\n%10lu KiB available.\n", tot_sect / 2, fre_sect / 2);
 8003036:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 800303a:	0859      	lsrs	r1, r3, #1
 800303c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8003040:	085b      	lsrs	r3, r3, #1
 8003042:	461a      	mov	r2, r3
 8003044:	4871      	ldr	r0, [pc, #452]	; (800320c <cliFatfs+0x260>)
 8003046:	f7ff f991 	bl	800236c <cliPrintf>
 800304a:	e005      	b.n	8003058 <cliFatfs+0xac>
       }
       else
       {
         cliPrintf(" err : %d\n", res);
 800304c:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8003050:	4619      	mov	r1, r3
 8003052:	486f      	ldr	r0, [pc, #444]	; (8003210 <cliFatfs+0x264>)
 8003054:	f7ff f98a 	bl	800236c <cliPrintf>
       }
    }

    ret = true;
 8003058:	2301      	movs	r3, #1
 800305a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (args->argc == 1 && args->isStr(0, "dir") == true)
 800305e:	1d3b      	adds	r3, r7, #4
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	881b      	ldrh	r3, [r3, #0]
 8003064:	2b01      	cmp	r3, #1
 8003066:	d11b      	bne.n	80030a0 <cliFatfs+0xf4>
 8003068:	1d3b      	adds	r3, r7, #4
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	4969      	ldr	r1, [pc, #420]	; (8003214 <cliFatfs+0x268>)
 8003070:	2000      	movs	r0, #0
 8003072:	4798      	blx	r3
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d012      	beq.n	80030a0 <cliFatfs+0xf4>
  {
    FRESULT res;

    res = fatfsDir("/");
 800307a:	4867      	ldr	r0, [pc, #412]	; (8003218 <cliFatfs+0x26c>)
 800307c:	f7ff ff3e 	bl	8002efc <fatfsDir>
 8003080:	4603      	mov	r3, r0
 8003082:	f887 3253 	strb.w	r3, [r7, #595]	; 0x253
    if (res != FR_OK)
 8003086:	f897 3253 	ldrb.w	r3, [r7, #595]	; 0x253
 800308a:	2b00      	cmp	r3, #0
 800308c:	d005      	beq.n	800309a <cliFatfs+0xee>
    {
      cliPrintf(" err : %d\n", res);
 800308e:	f897 3253 	ldrb.w	r3, [r7, #595]	; 0x253
 8003092:	4619      	mov	r1, r3
 8003094:	485e      	ldr	r0, [pc, #376]	; (8003210 <cliFatfs+0x264>)
 8003096:	f7ff f969 	bl	800236c <cliPrintf>
    }

    ret = true;
 800309a:	2301      	movs	r3, #1
 800309c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (args->argc == 1 && args->isStr(0, "test") == true)
 80030a0:	1d3b      	adds	r3, r7, #4
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	881b      	ldrh	r3, [r3, #0]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	f040 8092 	bne.w	80031d0 <cliFatfs+0x224>
 80030ac:	1d3b      	adds	r3, r7, #4
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	495a      	ldr	r1, [pc, #360]	; (800321c <cliFatfs+0x270>)
 80030b4:	2000      	movs	r0, #0
 80030b6:	4798      	blx	r3
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 8088 	beq.w	80031d0 <cliFatfs+0x224>
  {
    FRESULT fp_ret;
    FIL log_file;
    uint32_t pre_time;

    pre_time = millis();
 80030c0:	f7fe f8e7 	bl	8001292 <millis>
 80030c4:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
    fp_ret = f_open(&log_file, "1.csv", FA_CREATE_ALWAYS | FA_WRITE | FA_READ);
 80030c8:	f107 0308 	add.w	r3, r7, #8
 80030cc:	220b      	movs	r2, #11
 80030ce:	4954      	ldr	r1, [pc, #336]	; (8003220 <cliFatfs+0x274>)
 80030d0:	4618      	mov	r0, r3
 80030d2:	f006 fdf9 	bl	8009cc8 <f_open>
 80030d6:	4603      	mov	r3, r0
 80030d8:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b
    if (fp_ret == FR_OK)
 80030dc:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d165      	bne.n	80031b0 <cliFatfs+0x204>
    {
      f_printf(&log_file, "test1, ");
 80030e4:	f107 0308 	add.w	r3, r7, #8
 80030e8:	494e      	ldr	r1, [pc, #312]	; (8003224 <cliFatfs+0x278>)
 80030ea:	4618      	mov	r0, r3
 80030ec:	f007 ff42 	bl	800af74 <f_printf>
      f_printf(&log_file, "test2, ");
 80030f0:	f107 0308 	add.w	r3, r7, #8
 80030f4:	494c      	ldr	r1, [pc, #304]	; (8003228 <cliFatfs+0x27c>)
 80030f6:	4618      	mov	r0, r3
 80030f8:	f007 ff3c 	bl	800af74 <f_printf>
      f_printf(&log_file, "test3, ");
 80030fc:	f107 0308 	add.w	r3, r7, #8
 8003100:	494a      	ldr	r1, [pc, #296]	; (800322c <cliFatfs+0x280>)
 8003102:	4618      	mov	r0, r3
 8003104:	f007 ff36 	bl	800af74 <f_printf>
      f_printf(&log_file, ", ");
 8003108:	f107 0308 	add.w	r3, r7, #8
 800310c:	4948      	ldr	r1, [pc, #288]	; (8003230 <cliFatfs+0x284>)
 800310e:	4618      	mov	r0, r3
 8003110:	f007 ff30 	bl	800af74 <f_printf>
      f_printf(&log_file, "\n");
 8003114:	f107 0308 	add.w	r3, r7, #8
 8003118:	4946      	ldr	r1, [pc, #280]	; (8003234 <cliFatfs+0x288>)
 800311a:	4618      	mov	r0, r3
 800311c:	f007 ff2a 	bl	800af74 <f_printf>

      for (int i=0; i<8; i++)
 8003120:	2300      	movs	r3, #0
 8003122:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
 8003126:	e00c      	b.n	8003142 <cliFatfs+0x196>
      {
        f_printf(&log_file, "%d \n", i);
 8003128:	f107 0308 	add.w	r3, r7, #8
 800312c:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 8003130:	4941      	ldr	r1, [pc, #260]	; (8003238 <cliFatfs+0x28c>)
 8003132:	4618      	mov	r0, r3
 8003134:	f007 ff1e 	bl	800af74 <f_printf>
      for (int i=0; i<8; i++)
 8003138:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800313c:	3301      	adds	r3, #1
 800313e:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
 8003142:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 8003146:	2b07      	cmp	r3, #7
 8003148:	ddee      	ble.n	8003128 <cliFatfs+0x17c>
      }

      f_rewind(&log_file);
 800314a:	f107 0308 	add.w	r3, r7, #8
 800314e:	2100      	movs	r1, #0
 8003150:	4618      	mov	r0, r3
 8003152:	f007 fae3 	bl	800a71c <f_lseek>


      UINT len;
      uint8_t data;

      while(cliKeepLoop())
 8003156:	e01c      	b.n	8003192 <cliFatfs+0x1e6>
      {
        len = 0;
 8003158:	2300      	movs	r3, #0
 800315a:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
        fp_ret = f_read (&log_file, &data, 1, &len);
 800315e:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8003162:	f207 213b 	addw	r1, r7, #571	; 0x23b
 8003166:	f107 0008 	add.w	r0, r7, #8
 800316a:	2201      	movs	r2, #1
 800316c:	f006 ff7a 	bl	800a064 <f_read>
 8003170:	4603      	mov	r3, r0
 8003172:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b

        if (fp_ret != FR_OK)
 8003176:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 800317a:	2b00      	cmp	r3, #0
 800317c:	d10f      	bne.n	800319e <cliFatfs+0x1f2>
        {
          break;
        }
        if (len == 0)
 800317e:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00d      	beq.n	80031a2 <cliFatfs+0x1f6>
        {
          break;
        }

        cliPrintf("%c", data);
 8003186:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
 800318a:	4619      	mov	r1, r3
 800318c:	482b      	ldr	r0, [pc, #172]	; (800323c <cliFatfs+0x290>)
 800318e:	f7ff f8ed 	bl	800236c <cliPrintf>
      while(cliKeepLoop())
 8003192:	f7ff f9e5 	bl	8002560 <cliKeepLoop>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1dd      	bne.n	8003158 <cliFatfs+0x1ac>
 800319c:	e002      	b.n	80031a4 <cliFatfs+0x1f8>
          break;
 800319e:	bf00      	nop
 80031a0:	e000      	b.n	80031a4 <cliFatfs+0x1f8>
          break;
 80031a2:	bf00      	nop
      }

      f_close(&log_file);
 80031a4:	f107 0308 	add.w	r3, r7, #8
 80031a8:	4618      	mov	r0, r3
 80031aa:	f007 fa8d 	bl	800a6c8 <f_close>
 80031ae:	e002      	b.n	80031b6 <cliFatfs+0x20a>
    }
    else
    {
      cliPrintf("f_open fail\r\n");
 80031b0:	4823      	ldr	r0, [pc, #140]	; (8003240 <cliFatfs+0x294>)
 80031b2:	f7ff f8db 	bl	800236c <cliPrintf>
    }
    cliPrintf("%d ms\r\n", millis()-pre_time);
 80031b6:	f7fe f86c 	bl	8001292 <millis>
 80031ba:	4602      	mov	r2, r0
 80031bc:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	4619      	mov	r1, r3
 80031c4:	481f      	ldr	r0, [pc, #124]	; (8003244 <cliFatfs+0x298>)
 80031c6:	f7ff f8d1 	bl	800236c <cliPrintf>

    ret = true;
 80031ca:	2301      	movs	r3, #1
 80031cc:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (ret != true)
 80031d0:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80031d4:	f083 0301 	eor.w	r3, r3, #1
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d008      	beq.n	80031f0 <cliFatfs+0x244>
  {
    cliPrintf("fatfs info\n");
 80031de:	481a      	ldr	r0, [pc, #104]	; (8003248 <cliFatfs+0x29c>)
 80031e0:	f7ff f8c4 	bl	800236c <cliPrintf>
    cliPrintf("fatfs dir\n");
 80031e4:	4819      	ldr	r0, [pc, #100]	; (800324c <cliFatfs+0x2a0>)
 80031e6:	f7ff f8c1 	bl	800236c <cliPrintf>
    cliPrintf("fatfs test\n");
 80031ea:	4819      	ldr	r0, [pc, #100]	; (8003250 <cliFatfs+0x2a4>)
 80031ec:	f7ff f8be 	bl	800236c <cliPrintf>
  }
}
 80031f0:	bf00      	nop
 80031f2:	f507 771a 	add.w	r7, r7, #616	; 0x268
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	08015cd8 	.word	0x08015cd8
 8003200:	200002ec 	.word	0x200002ec
 8003204:	08015ce0 	.word	0x08015ce0
 8003208:	08015cf4 	.word	0x08015cf4
 800320c:	08015cf8 	.word	0x08015cf8
 8003210:	08015d2c 	.word	0x08015d2c
 8003214:	08015d38 	.word	0x08015d38
 8003218:	08015d3c 	.word	0x08015d3c
 800321c:	08015d40 	.word	0x08015d40
 8003220:	08015d48 	.word	0x08015d48
 8003224:	08015d50 	.word	0x08015d50
 8003228:	08015d58 	.word	0x08015d58
 800322c:	08015d60 	.word	0x08015d60
 8003230:	08015d68 	.word	0x08015d68
 8003234:	08015d6c 	.word	0x08015d6c
 8003238:	08015d70 	.word	0x08015d70
 800323c:	08015d78 	.word	0x08015d78
 8003240:	08015d7c 	.word	0x08015d7c
 8003244:	08015d8c 	.word	0x08015d8c
 8003248:	08015d94 	.word	0x08015d94
 800324c:	08015da0 	.word	0x08015da0
 8003250:	08015dac 	.word	0x08015dac

08003254 <gpioInit>:
#endif



bool gpioInit(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
  bool ret = true;
 800325a:	2301      	movs	r3, #1
 800325c:	72fb      	strb	r3, [r7, #11]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 800325e:	2300      	movs	r3, #0
 8003260:	607b      	str	r3, [r7, #4]
 8003262:	4b24      	ldr	r3, [pc, #144]	; (80032f4 <gpioInit+0xa0>)
 8003264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003266:	4a23      	ldr	r2, [pc, #140]	; (80032f4 <gpioInit+0xa0>)
 8003268:	f043 0301 	orr.w	r3, r3, #1
 800326c:	6313      	str	r3, [r2, #48]	; 0x30
 800326e:	4b21      	ldr	r3, [pc, #132]	; (80032f4 <gpioInit+0xa0>)
 8003270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	607b      	str	r3, [r7, #4]
 8003278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	603b      	str	r3, [r7, #0]
 800327e:	4b1d      	ldr	r3, [pc, #116]	; (80032f4 <gpioInit+0xa0>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003282:	4a1c      	ldr	r2, [pc, #112]	; (80032f4 <gpioInit+0xa0>)
 8003284:	f043 0302 	orr.w	r3, r3, #2
 8003288:	6313      	str	r3, [r2, #48]	; 0x30
 800328a:	4b1a      	ldr	r3, [pc, #104]	; (80032f4 <gpioInit+0xa0>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	603b      	str	r3, [r7, #0]
 8003294:	683b      	ldr	r3, [r7, #0]

  for (int i=0; i<GPIO_MAX_CH; i++)
 8003296:	2300      	movs	r3, #0
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	e01e      	b.n	80032da <gpioInit+0x86>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	b2d8      	uxtb	r0, r3
 80032a0:	4915      	ldr	r1, [pc, #84]	; (80032f8 <gpioInit+0xa4>)
 80032a2:	68fa      	ldr	r2, [r7, #12]
 80032a4:	4613      	mov	r3, r2
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	4413      	add	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	3308      	adds	r3, #8
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	4619      	mov	r1, r3
 80032b4:	f000 f826 	bl	8003304 <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_value);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	b2d8      	uxtb	r0, r3
 80032bc:	490e      	ldr	r1, [pc, #56]	; (80032f8 <gpioInit+0xa4>)
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	4613      	mov	r3, r2
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	330b      	adds	r3, #11
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	4619      	mov	r1, r3
 80032d0:	f000 f88a 	bl	80033e8 <gpioPinWrite>
  for (int i=0; i<GPIO_MAX_CH; i++)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	3301      	adds	r3, #1
 80032d8:	60fb      	str	r3, [r7, #12]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2b08      	cmp	r3, #8
 80032de:	dddd      	ble.n	800329c <gpioInit+0x48>
  }

#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 80032e0:	4906      	ldr	r1, [pc, #24]	; (80032fc <gpioInit+0xa8>)
 80032e2:	4807      	ldr	r0, [pc, #28]	; (8003300 <gpioInit+0xac>)
 80032e4:	f7ff f952 	bl	800258c <cliAdd>
#endif

  return ret;
 80032e8:	7afb      	ldrb	r3, [r7, #11]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40023800 	.word	0x40023800
 80032f8:	08016080 	.word	0x08016080
 80032fc:	08003501 	.word	0x08003501
 8003300:	08015db8 	.word	0x08015db8

08003304 <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b088      	sub	sp, #32
 8003308:	af00      	add	r7, sp, #0
 800330a:	4603      	mov	r3, r0
 800330c:	460a      	mov	r2, r1
 800330e:	71fb      	strb	r3, [r7, #7]
 8003310:	4613      	mov	r3, r2
 8003312:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 8003314:	2301      	movs	r3, #1
 8003316:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003318:	f107 0308 	add.w	r3, r7, #8
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	605a      	str	r2, [r3, #4]
 8003322:	609a      	str	r2, [r3, #8]
 8003324:	60da      	str	r2, [r3, #12]
 8003326:	611a      	str	r2, [r3, #16]


  if (ch >= GPIO_MAX_CH)
 8003328:	79fb      	ldrb	r3, [r7, #7]
 800332a:	2b08      	cmp	r3, #8
 800332c:	d901      	bls.n	8003332 <gpioPinMode+0x2e>
  {
    return false;
 800332e:	2300      	movs	r3, #0
 8003330:	e054      	b.n	80033dc <gpioPinMode+0xd8>
  }

  switch(mode)
 8003332:	79bb      	ldrb	r3, [r7, #6]
 8003334:	2b06      	cmp	r3, #6
 8003336:	d838      	bhi.n	80033aa <gpioPinMode+0xa6>
 8003338:	a201      	add	r2, pc, #4	; (adr r2, 8003340 <gpioPinMode+0x3c>)
 800333a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800333e:	bf00      	nop
 8003340:	0800335d 	.word	0x0800335d
 8003344:	08003367 	.word	0x08003367
 8003348:	08003371 	.word	0x08003371
 800334c:	0800337b 	.word	0x0800337b
 8003350:	08003385 	.word	0x08003385
 8003354:	0800338f 	.word	0x0800338f
 8003358:	08003399 	.word	0x08003399
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800335c:	2300      	movs	r3, #0
 800335e:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003360:	2300      	movs	r3, #0
 8003362:	613b      	str	r3, [r7, #16]
      break;
 8003364:	e021      	b.n	80033aa <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 800336a:	2301      	movs	r3, #1
 800336c:	613b      	str	r3, [r7, #16]
      break;
 800336e:	e01c      	b.n	80033aa <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003370:	2300      	movs	r3, #0
 8003372:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003374:	2302      	movs	r3, #2
 8003376:	613b      	str	r3, [r7, #16]
      break;
 8003378:	e017      	b.n	80033aa <gpioPinMode+0xa6>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800337a:	2301      	movs	r3, #1
 800337c:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337e:	2300      	movs	r3, #0
 8003380:	613b      	str	r3, [r7, #16]
      break;
 8003382:	e012      	b.n	80033aa <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003384:	2301      	movs	r3, #1
 8003386:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003388:	2301      	movs	r3, #1
 800338a:	613b      	str	r3, [r7, #16]
      break;
 800338c:	e00d      	b.n	80033aa <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800338e:	2301      	movs	r3, #1
 8003390:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003392:	2302      	movs	r3, #2
 8003394:	613b      	str	r3, [r7, #16]
      break;
 8003396:	e008      	b.n	80033aa <gpioPinMode+0xa6>

    case _DEF_INPUT_AF_PP:
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003398:	2302      	movs	r3, #2
 800339a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339c:	2300      	movs	r3, #0
 800339e:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80033a4:	2302      	movs	r3, #2
 80033a6:	61bb      	str	r3, [r7, #24]
      break;
 80033a8:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 80033aa:	79fa      	ldrb	r2, [r7, #7]
 80033ac:	490d      	ldr	r1, [pc, #52]	; (80033e4 <gpioPinMode+0xe0>)
 80033ae:	4613      	mov	r3, r2
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	4413      	add	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	440b      	add	r3, r1
 80033b8:	3304      	adds	r3, #4
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 80033be:	79fa      	ldrb	r2, [r7, #7]
 80033c0:	4908      	ldr	r1, [pc, #32]	; (80033e4 <gpioPinMode+0xe0>)
 80033c2:	4613      	mov	r3, r2
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	4413      	add	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	440b      	add	r3, r1
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f107 0208 	add.w	r2, r7, #8
 80033d2:	4611      	mov	r1, r2
 80033d4:	4618      	mov	r0, r3
 80033d6:	f009 fc2f 	bl	800cc38 <HAL_GPIO_Init>

  return ret;
 80033da:	7ffb      	ldrb	r3, [r7, #31]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3720      	adds	r7, #32
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	08016080 	.word	0x08016080

080033e8 <gpioPinWrite>:

void gpioPinWrite(uint8_t ch, bool value)
{
 80033e8:	b590      	push	{r4, r7, lr}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	460a      	mov	r2, r1
 80033f2:	71fb      	strb	r3, [r7, #7]
 80033f4:	4613      	mov	r3, r2
 80033f6:	71bb      	strb	r3, [r7, #6]
  if (ch >= GPIO_MAX_CH)
 80033f8:	79fb      	ldrb	r3, [r7, #7]
 80033fa:	2b08      	cmp	r3, #8
 80033fc:	d842      	bhi.n	8003484 <gpioPinWrite+0x9c>
  {
    return;
  }

  if (value)
 80033fe:	79bb      	ldrb	r3, [r7, #6]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d01f      	beq.n	8003444 <gpioPinWrite+0x5c>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 8003404:	79fa      	ldrb	r2, [r7, #7]
 8003406:	4921      	ldr	r1, [pc, #132]	; (800348c <gpioPinWrite+0xa4>)
 8003408:	4613      	mov	r3, r2
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	4413      	add	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	6818      	ldr	r0, [r3, #0]
 8003414:	79fa      	ldrb	r2, [r7, #7]
 8003416:	491d      	ldr	r1, [pc, #116]	; (800348c <gpioPinWrite+0xa4>)
 8003418:	4613      	mov	r3, r2
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	4413      	add	r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	3304      	adds	r3, #4
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	b29c      	uxth	r4, r3
 8003428:	79fa      	ldrb	r2, [r7, #7]
 800342a:	4918      	ldr	r1, [pc, #96]	; (800348c <gpioPinWrite+0xa4>)
 800342c:	4613      	mov	r3, r2
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	4413      	add	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	3309      	adds	r3, #9
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	461a      	mov	r2, r3
 800343c:	4621      	mov	r1, r4
 800343e:	f009 fe77 	bl	800d130 <HAL_GPIO_WritePin>
 8003442:	e020      	b.n	8003486 <gpioPinWrite+0x9e>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 8003444:	79fa      	ldrb	r2, [r7, #7]
 8003446:	4911      	ldr	r1, [pc, #68]	; (800348c <gpioPinWrite+0xa4>)
 8003448:	4613      	mov	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	4413      	add	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	6818      	ldr	r0, [r3, #0]
 8003454:	79fa      	ldrb	r2, [r7, #7]
 8003456:	490d      	ldr	r1, [pc, #52]	; (800348c <gpioPinWrite+0xa4>)
 8003458:	4613      	mov	r3, r2
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	4413      	add	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	3304      	adds	r3, #4
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	b29c      	uxth	r4, r3
 8003468:	79fa      	ldrb	r2, [r7, #7]
 800346a:	4908      	ldr	r1, [pc, #32]	; (800348c <gpioPinWrite+0xa4>)
 800346c:	4613      	mov	r3, r2
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	4413      	add	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	330a      	adds	r3, #10
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	461a      	mov	r2, r3
 800347c:	4621      	mov	r1, r4
 800347e:	f009 fe57 	bl	800d130 <HAL_GPIO_WritePin>
 8003482:	e000      	b.n	8003486 <gpioPinWrite+0x9e>
    return;
 8003484:	bf00      	nop
  }
}
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	bd90      	pop	{r4, r7, pc}
 800348c:	08016080 	.word	0x08016080

08003490 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800349a:	2300      	movs	r3, #0
 800349c:	73fb      	strb	r3, [r7, #15]

  if (ch >= GPIO_MAX_CH)
 800349e:	79fb      	ldrb	r3, [r7, #7]
 80034a0:	2b08      	cmp	r3, #8
 80034a2:	d901      	bls.n	80034a8 <gpioPinRead+0x18>
  {
    return false;
 80034a4:	2300      	movs	r3, #0
 80034a6:	e024      	b.n	80034f2 <gpioPinRead+0x62>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 80034a8:	79fa      	ldrb	r2, [r7, #7]
 80034aa:	4914      	ldr	r1, [pc, #80]	; (80034fc <gpioPinRead+0x6c>)
 80034ac:	4613      	mov	r3, r2
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	4413      	add	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	440b      	add	r3, r1
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	79fa      	ldrb	r2, [r7, #7]
 80034ba:	4910      	ldr	r1, [pc, #64]	; (80034fc <gpioPinRead+0x6c>)
 80034bc:	4613      	mov	r3, r2
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	4413      	add	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	440b      	add	r3, r1
 80034c6:	3304      	adds	r3, #4
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	4619      	mov	r1, r3
 80034ce:	f009 fe17 	bl	800d100 <HAL_GPIO_ReadPin>
 80034d2:	4603      	mov	r3, r0
 80034d4:	4618      	mov	r0, r3
 80034d6:	79fa      	ldrb	r2, [r7, #7]
 80034d8:	4908      	ldr	r1, [pc, #32]	; (80034fc <gpioPinRead+0x6c>)
 80034da:	4613      	mov	r3, r2
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	3309      	adds	r3, #9
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	4298      	cmp	r0, r3
 80034ea:	d101      	bne.n	80034f0 <gpioPinRead+0x60>
  {
    ret = true;
 80034ec:	2301      	movs	r3, #1
 80034ee:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	08016080 	.word	0x08016080

08003500 <cliGpio>:



#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 8003500:	b590      	push	{r4, r7, lr}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8003508:	2300      	movs	r3, #0
 800350a:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "show") == true)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	881b      	ldrh	r3, [r3, #0]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d128      	bne.n	8003566 <cliGpio+0x66>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	4947      	ldr	r1, [pc, #284]	; (8003638 <cliGpio+0x138>)
 800351a:	2000      	movs	r0, #0
 800351c:	4798      	blx	r3
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d020      	beq.n	8003566 <cliGpio+0x66>
  {
    while(cliKeepLoop())
 8003524:	e018      	b.n	8003558 <cliGpio+0x58>
    {
      for (int i=0; i<GPIO_MAX_CH; i++)
 8003526:	2300      	movs	r3, #0
 8003528:	613b      	str	r3, [r7, #16]
 800352a:	e00c      	b.n	8003546 <cliGpio+0x46>
      {
        cliPrintf("%d", gpioPinRead(i));
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	b2db      	uxtb	r3, r3
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff ffad 	bl	8003490 <gpioPinRead>
 8003536:	4603      	mov	r3, r0
 8003538:	4619      	mov	r1, r3
 800353a:	4840      	ldr	r0, [pc, #256]	; (800363c <cliGpio+0x13c>)
 800353c:	f7fe ff16 	bl	800236c <cliPrintf>
      for (int i=0; i<GPIO_MAX_CH; i++)
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	3301      	adds	r3, #1
 8003544:	613b      	str	r3, [r7, #16]
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	2b08      	cmp	r3, #8
 800354a:	ddef      	ble.n	800352c <cliGpio+0x2c>
      }
      cliPrintf("\n");
 800354c:	483c      	ldr	r0, [pc, #240]	; (8003640 <cliGpio+0x140>)
 800354e:	f7fe ff0d 	bl	800236c <cliPrintf>
      delay(100);
 8003552:	2064      	movs	r0, #100	; 0x64
 8003554:	f7fd fe92 	bl	800127c <delay>
    while(cliKeepLoop())
 8003558:	f7ff f802 	bl	8002560 <cliKeepLoop>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1e1      	bne.n	8003526 <cliGpio+0x26>
    }
    ret = true;
 8003562:	2301      	movs	r3, #1
 8003564:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	2b02      	cmp	r3, #2
 800356c:	d123      	bne.n	80035b6 <cliGpio+0xb6>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	4934      	ldr	r1, [pc, #208]	; (8003644 <cliGpio+0x144>)
 8003574:	2000      	movs	r0, #0
 8003576:	4798      	blx	r3
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d01b      	beq.n	80035b6 <cliGpio+0xb6>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	2001      	movs	r0, #1
 8003584:	4798      	blx	r3
 8003586:	4603      	mov	r3, r0
 8003588:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 800358a:	e00d      	b.n	80035a8 <cliGpio+0xa8>
    {
      cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 800358c:	7bfc      	ldrb	r4, [r7, #15]
 800358e:	7bfb      	ldrb	r3, [r7, #15]
 8003590:	4618      	mov	r0, r3
 8003592:	f7ff ff7d 	bl	8003490 <gpioPinRead>
 8003596:	4603      	mov	r3, r0
 8003598:	461a      	mov	r2, r3
 800359a:	4621      	mov	r1, r4
 800359c:	482a      	ldr	r0, [pc, #168]	; (8003648 <cliGpio+0x148>)
 800359e:	f7fe fee5 	bl	800236c <cliPrintf>
      delay(100);
 80035a2:	2064      	movs	r0, #100	; 0x64
 80035a4:	f7fd fe6a 	bl	800127c <delay>
    while(cliKeepLoop())
 80035a8:	f7fe ffda 	bl	8002560 <cliKeepLoop>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1ec      	bne.n	800358c <cliGpio+0x8c>
    }

    ret = true;
 80035b2:	2301      	movs	r3, #1
 80035b4:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	881b      	ldrh	r3, [r3, #0]
 80035ba:	2b03      	cmp	r3, #3
 80035bc:	d126      	bne.n	800360c <cliGpio+0x10c>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	4922      	ldr	r1, [pc, #136]	; (800364c <cliGpio+0x14c>)
 80035c4:	2000      	movs	r0, #0
 80035c6:	4798      	blx	r3
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d01e      	beq.n	800360c <cliGpio+0x10c>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	2001      	movs	r0, #1
 80035d4:	4798      	blx	r3
 80035d6:	4603      	mov	r3, r0
 80035d8:	73bb      	strb	r3, [r7, #14]
    data = (uint8_t)args->getData(2);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2002      	movs	r0, #2
 80035e0:	4798      	blx	r3
 80035e2:	4603      	mov	r3, r0
 80035e4:	737b      	strb	r3, [r7, #13]

    gpioPinWrite(ch, data);
 80035e6:	7b7b      	ldrb	r3, [r7, #13]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	bf14      	ite	ne
 80035ec:	2301      	movne	r3, #1
 80035ee:	2300      	moveq	r3, #0
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	7bbb      	ldrb	r3, [r7, #14]
 80035f4:	4611      	mov	r1, r2
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7ff fef6 	bl	80033e8 <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 80035fc:	7bbb      	ldrb	r3, [r7, #14]
 80035fe:	7b7a      	ldrb	r2, [r7, #13]
 8003600:	4619      	mov	r1, r3
 8003602:	4813      	ldr	r0, [pc, #76]	; (8003650 <cliGpio+0x150>)
 8003604:	f7fe feb2 	bl	800236c <cliPrintf>
    ret = true;
 8003608:	2301      	movs	r3, #1
 800360a:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 800360c:	7dfb      	ldrb	r3, [r7, #23]
 800360e:	f083 0301 	eor.w	r3, r3, #1
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <cliGpio+0x12e>
  {
    cliPrintf("gpio show\n");
 8003618:	480e      	ldr	r0, [pc, #56]	; (8003654 <cliGpio+0x154>)
 800361a:	f7fe fea7 	bl	800236c <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", GPIO_MAX_CH-1);
 800361e:	2108      	movs	r1, #8
 8003620:	480d      	ldr	r0, [pc, #52]	; (8003658 <cliGpio+0x158>)
 8003622:	f7fe fea3 	bl	800236c <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", GPIO_MAX_CH-1);
 8003626:	2108      	movs	r1, #8
 8003628:	480c      	ldr	r0, [pc, #48]	; (800365c <cliGpio+0x15c>)
 800362a:	f7fe fe9f 	bl	800236c <cliPrintf>
  }
}
 800362e:	bf00      	nop
 8003630:	371c      	adds	r7, #28
 8003632:	46bd      	mov	sp, r7
 8003634:	bd90      	pop	{r4, r7, pc}
 8003636:	bf00      	nop
 8003638:	08015dc0 	.word	0x08015dc0
 800363c:	08015dc8 	.word	0x08015dc8
 8003640:	08015dcc 	.word	0x08015dcc
 8003644:	08015dd0 	.word	0x08015dd0
 8003648:	08015dd8 	.word	0x08015dd8
 800364c:	08015dec 	.word	0x08015dec
 8003650:	08015df4 	.word	0x08015df4
 8003654:	08015e08 	.word	0x08015e08
 8003658:	08015e14 	.word	0x08015e14
 800365c:	08015e28 	.word	0x08015e28

08003660 <TransferDoneISR>:
#ifdef _USE_HW_CLI
static void cliLcd(cli_args_t *args);
#endif

void TransferDoneISR(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  fps_time = millis() - fps_pre_time;
 8003664:	f7fd fe15 	bl	8001292 <millis>
 8003668:	4602      	mov	r2, r0
 800366a:	4b0d      	ldr	r3, [pc, #52]	; (80036a0 <TransferDoneISR+0x40>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	4a0c      	ldr	r2, [pc, #48]	; (80036a4 <TransferDoneISR+0x44>)
 8003672:	6013      	str	r3, [r2, #0]
  fps_pre_time = millis();
 8003674:	f7fd fe0d 	bl	8001292 <millis>
 8003678:	4602      	mov	r2, r0
 800367a:	4b09      	ldr	r3, [pc, #36]	; (80036a0 <TransferDoneISR+0x40>)
 800367c:	601a      	str	r2, [r3, #0]

  if (fps_time > 0)
 800367e:	4b09      	ldr	r3, [pc, #36]	; (80036a4 <TransferDoneISR+0x44>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d007      	beq.n	8003696 <TransferDoneISR+0x36>
  {
    fps_count = 1000 / fps_time;
 8003686:	4b07      	ldr	r3, [pc, #28]	; (80036a4 <TransferDoneISR+0x44>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800368e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003692:	4a05      	ldr	r2, [pc, #20]	; (80036a8 <TransferDoneISR+0x48>)
 8003694:	6013      	str	r3, [r2, #0]
  }

  lcd_request_draw = false;
 8003696:	4b05      	ldr	r3, [pc, #20]	; (80036ac <TransferDoneISR+0x4c>)
 8003698:	2200      	movs	r2, #0
 800369a:	701a      	strb	r2, [r3, #0]
}
 800369c:	bf00      	nop
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	20000310 	.word	0x20000310
 80036a4:	20000314 	.word	0x20000314
 80036a8:	20000318 	.word	0x20000318
 80036ac:	2000030e 	.word	0x2000030e

080036b0 <lcdInit>:


bool lcdInit(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af02      	add	r7, sp, #8
  backlight_value = 100;
 80036b6:	4b27      	ldr	r3, [pc, #156]	; (8003754 <lcdInit+0xa4>)
 80036b8:	2264      	movs	r2, #100	; 0x64
 80036ba:	701a      	strb	r2, [r3, #0]


#ifdef _USE_HW_ST7735
  is_init = st7735Init();
 80036bc:	f003 fcc0 	bl	8007040 <st7735Init>
 80036c0:	4603      	mov	r3, r0
 80036c2:	461a      	mov	r2, r3
 80036c4:	4b24      	ldr	r3, [pc, #144]	; (8003758 <lcdInit+0xa8>)
 80036c6:	701a      	strb	r2, [r3, #0]
  st7735InitDriver(&lcd);
 80036c8:	4824      	ldr	r0, [pc, #144]	; (800375c <lcdInit+0xac>)
 80036ca:	f003 fcc5 	bl	8007058 <st7735InitDriver>
#ifdef _USE_HW_SSD1306
  is_init = ssd1306Init();
  ssd1306InitDriver(&lcd);
#endif

  lcd.setCallBack(TransferDoneISR);
 80036ce:	4b23      	ldr	r3, [pc, #140]	; (800375c <lcdInit+0xac>)
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	4823      	ldr	r0, [pc, #140]	; (8003760 <lcdInit+0xb0>)
 80036d4:	4798      	blx	r3


  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 80036d6:	2300      	movs	r3, #0
 80036d8:	607b      	str	r3, [r7, #4]
 80036da:	e007      	b.n	80036ec <lcdInit+0x3c>
  {
    frame_buffer[0][i] = black;
 80036dc:	4a21      	ldr	r2, [pc, #132]	; (8003764 <lcdInit+0xb4>)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2100      	movs	r1, #0
 80036e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3301      	adds	r3, #1
 80036ea:	607b      	str	r3, [r7, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80036f2:	dbf3      	blt.n	80036dc <lcdInit+0x2c>
  }
  memset(frame_buffer, 0x00, sizeof(frame_buffer));
 80036f4:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80036f8:	2100      	movs	r1, #0
 80036fa:	481a      	ldr	r0, [pc, #104]	; (8003764 <lcdInit+0xb4>)
 80036fc:	f00e fdc9 	bl	8012292 <memset>

  p_draw_frame_buf = frame_buffer[frame_index];
 8003700:	4b19      	ldr	r3, [pc, #100]	; (8003768 <lcdInit+0xb8>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	461a      	mov	r2, r3
 8003706:	4613      	mov	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	4413      	add	r3, r2
 800370c:	035b      	lsls	r3, r3, #13
 800370e:	4a15      	ldr	r2, [pc, #84]	; (8003764 <lcdInit+0xb4>)
 8003710:	4413      	add	r3, r2
 8003712:	4a16      	ldr	r2, [pc, #88]	; (800376c <lcdInit+0xbc>)
 8003714:	6013      	str	r3, [r2, #0]


  lcdDrawFillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, black);
 8003716:	2300      	movs	r3, #0
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	2380      	movs	r3, #128	; 0x80
 800371c:	22a0      	movs	r2, #160	; 0xa0
 800371e:	2100      	movs	r1, #0
 8003720:	2000      	movs	r0, #0
 8003722:	f000 fbe6 	bl	8003ef2 <lcdDrawFillRect>
  lcdUpdateDraw();
 8003726:	f000 faad 	bl	8003c84 <lcdUpdateDraw>

  lcdSetBackLight(100);
 800372a:	2064      	movs	r0, #100	; 0x64
 800372c:	f000 f830 	bl	8003790 <lcdSetBackLight>


  if (is_init != true)
 8003730:	4b09      	ldr	r3, [pc, #36]	; (8003758 <lcdInit+0xa8>)
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	f083 0301 	eor.w	r3, r3, #1
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <lcdInit+0x92>
  {
    return false;
 800373e:	2300      	movs	r3, #0
 8003740:	e004      	b.n	800374c <lcdInit+0x9c>
  }

#ifdef _USE_HW_CLI
  cliAdd("lcd", cliLcd);
 8003742:	490b      	ldr	r1, [pc, #44]	; (8003770 <lcdInit+0xc0>)
 8003744:	480b      	ldr	r0, [pc, #44]	; (8003774 <lcdInit+0xc4>)
 8003746:	f7fe ff21 	bl	800258c <cliAdd>
#endif

  return true;
 800374a:	2301      	movs	r3, #1
}
 800374c:	4618      	mov	r0, r3
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	20000080 	.word	0x20000080
 8003758:	2000030c 	.word	0x2000030c
 800375c:	200002f0 	.word	0x200002f0
 8003760:	08003661 	.word	0x08003661
 8003764:	20000340 	.word	0x20000340
 8003768:	2000030d 	.word	0x2000030d
 800376c:	2000031c 	.word	0x2000031c
 8003770:	08004349 	.word	0x08004349
 8003774:	080160ec 	.word	0x080160ec

08003778 <lcdIsInit>:
{
  return draw_frame_time;
}

bool lcdIsInit(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  return is_init;
 800377c:	4b03      	ldr	r3, [pc, #12]	; (800378c <lcdIsInit+0x14>)
 800377e:	781b      	ldrb	r3, [r3, #0]
}
 8003780:	4618      	mov	r0, r3
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	2000030c 	.word	0x2000030c

08003790 <lcdSetBackLight>:
{
  return backlight_value;
}

void lcdSetBackLight(uint8_t value)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	71fb      	strb	r3, [r7, #7]
  value = constrain(value, 0, 100);
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	2b64      	cmp	r3, #100	; 0x64
 800379e:	bf28      	it	cs
 80037a0:	2364      	movcs	r3, #100	; 0x64
 80037a2:	71fb      	strb	r3, [r7, #7]

  if (value != backlight_value)
 80037a4:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <lcdSetBackLight+0x48>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	79fa      	ldrb	r2, [r7, #7]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d002      	beq.n	80037b4 <lcdSetBackLight+0x24>
  {
    backlight_value = value;
 80037ae:	4a0a      	ldr	r2, [pc, #40]	; (80037d8 <lcdSetBackLight+0x48>)
 80037b0:	79fb      	ldrb	r3, [r7, #7]
 80037b2:	7013      	strb	r3, [r2, #0]
  }

  if (backlight_value > 0)
 80037b4:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <lcdSetBackLight+0x48>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d004      	beq.n	80037c6 <lcdSetBackLight+0x36>
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_HIGH);
 80037bc:	2101      	movs	r1, #1
 80037be:	2001      	movs	r0, #1
 80037c0:	f7ff fe12 	bl	80033e8 <gpioPinWrite>
  }
  else
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
  }
}
 80037c4:	e003      	b.n	80037ce <lcdSetBackLight+0x3e>
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
 80037c6:	2100      	movs	r1, #0
 80037c8:	2001      	movs	r0, #1
 80037ca:	f7ff fe0d 	bl	80033e8 <gpioPinWrite>
}
 80037ce:	bf00      	nop
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	20000080 	.word	0x20000080

080037dc <lcdDrawPixel>:
  return p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos];
}

LCD_OPT_DEF void lcdDrawPixel(uint16_t x_pos, uint16_t y_pos, uint32_t rgb_code)
{
  p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos] = rgb_code;
 80037dc:	4b04      	ldr	r3, [pc, #16]	; (80037f0 <lcdDrawPixel+0x14>)
 80037de:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80037e2:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
}
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	2000031c 	.word	0x2000031c

080037f4 <lcdClearBuffer>:

  lcdUpdateDraw();
}

LCD_OPT_DEF void lcdClearBuffer(uint32_t rgb_code)
{
 80037f4:	b510      	push	{r4, lr}
 80037f6:	4604      	mov	r4, r0
  uint16_t *p_buf = lcdGetFrameBuffer();
 80037f8:	f000 fa70 	bl	8003cdc <lcdGetFrameBuffer>
 80037fc:	f500 421f 	add.w	r2, r0, #40704	; 0x9f00
 8003800:	b2a1      	uxth	r1, r4
 8003802:	32fe      	adds	r2, #254	; 0xfe
 8003804:	1e83      	subs	r3, r0, #2

  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
  {
    p_buf[i] = rgb_code;
 8003806:	f823 1f02 	strh.w	r1, [r3, #2]!
  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
 800380a:	4293      	cmp	r3, r2
 800380c:	d1fb      	bne.n	8003806 <lcdClearBuffer+0x12>
  }
}
 800380e:	bd10      	pop	{r4, pc}

08003810 <lcdDrawCircleHelper>:
    lcdDrawHLine(x0 - x, y0 - r, 2 * x+1, color);
  }
}

LCD_OPT_DEF void lcdDrawCircleHelper( int32_t x0, int32_t y0, int32_t r, uint8_t cornername, uint32_t color)
{
 8003810:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8003814:	4616      	mov	r6, r2
 8003816:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -2 * r;
 8003818:	ebc2 72c2 	rsb	r2, r2, r2, lsl #31
 800381c:	0052      	lsls	r2, r2, #1
  int32_t x     = 0;

  while (x < r)
 800381e:	2e00      	cmp	r6, #0
  int32_t ddF_y = -2 * r;
 8003820:	9200      	str	r2, [sp, #0]
{
 8003822:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
  while (x < r)
 8003826:	f340 8090 	ble.w	800394a <lcdDrawCircleHelper+0x13a>
 800382a:	f003 0204 	and.w	r2, r3, #4
 800382e:	9201      	str	r2, [sp, #4]
 8003830:	f003 0202 	and.w	r2, r3, #2
 8003834:	9202      	str	r2, [sp, #8]
 8003836:	f003 0208 	and.w	r2, r3, #8
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	f1c6 0401 	rsb	r4, r6, #1
    x++;
    ddF_x += 2;
    f     += ddF_x;
    if (cornername & 0x4)
    {
      lcdDrawPixel(x0 + x, y0 + r, color);
 8003842:	fa1f f880 	uxth.w	r8, r0
 8003846:	fa1f f981 	uxth.w	r9, r1
 800384a:	9203      	str	r2, [sp, #12]
 800384c:	9304      	str	r3, [sp, #16]
  int32_t x     = 0;
 800384e:	2500      	movs	r5, #0
 8003850:	e00a      	b.n	8003868 <lcdDrawCircleHelper+0x58>
      lcdDrawPixel(x0 + r, y0 + x, color);
    }
    if (cornername & 0x2)
 8003852:	9b02      	ldr	r3, [sp, #8]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d12e      	bne.n	80038b6 <lcdDrawCircleHelper+0xa6>
    {
      lcdDrawPixel(x0 + x, y0 - r, color);
      lcdDrawPixel(x0 + r, y0 - x, color);
    }
    if (cornername & 0x8)
 8003858:	9b03      	ldr	r3, [sp, #12]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d144      	bne.n	80038e8 <lcdDrawCircleHelper+0xd8>
    {
      lcdDrawPixel(x0 - r, y0 + x, color);
      lcdDrawPixel(x0 - x, y0 + r, color);
    }
    if (cornername & 0x1)
 800385e:	9b04      	ldr	r3, [sp, #16]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d15a      	bne.n	800391a <lcdDrawCircleHelper+0x10a>
  while (x < r)
 8003864:	42ae      	cmp	r6, r5
 8003866:	dd70      	ble.n	800394a <lcdDrawCircleHelper+0x13a>
    if (f >= 0)
 8003868:	2c00      	cmp	r4, #0
 800386a:	db04      	blt.n	8003876 <lcdDrawCircleHelper+0x66>
      ddF_y += 2;
 800386c:	9b00      	ldr	r3, [sp, #0]
 800386e:	3302      	adds	r3, #2
 8003870:	9300      	str	r3, [sp, #0]
      f     += ddF_y;
 8003872:	441c      	add	r4, r3
      r--;
 8003874:	3e01      	subs	r6, #1
    x++;
 8003876:	3501      	adds	r5, #1
    if (cornername & 0x4)
 8003878:	9b01      	ldr	r3, [sp, #4]
    f     += ddF_x;
 800387a:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 800387e:	3401      	adds	r4, #1
    if (cornername & 0x4)
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0e6      	beq.n	8003852 <lcdDrawCircleHelper+0x42>
 8003884:	b2ab      	uxth	r3, r5
      lcdDrawPixel(x0 + x, y0 + r, color);
 8003886:	fa1f fb86 	uxth.w	fp, r6
 800388a:	eb08 0003 	add.w	r0, r8, r3
 800388e:	eb09 010b 	add.w	r1, r9, fp
 8003892:	b280      	uxth	r0, r0
 8003894:	b289      	uxth	r1, r1
 8003896:	4652      	mov	r2, sl
 8003898:	9305      	str	r3, [sp, #20]
 800389a:	f7ff ff9f 	bl	80037dc <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 + x, color);
 800389e:	9b05      	ldr	r3, [sp, #20]
 80038a0:	eb08 000b 	add.w	r0, r8, fp
 80038a4:	eb09 0103 	add.w	r1, r9, r3
 80038a8:	b289      	uxth	r1, r1
 80038aa:	b280      	uxth	r0, r0
 80038ac:	f7ff ff96 	bl	80037dc <lcdDrawPixel>
    if (cornername & 0x2)
 80038b0:	9b02      	ldr	r3, [sp, #8]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d0d0      	beq.n	8003858 <lcdDrawCircleHelper+0x48>
 80038b6:	b2ab      	uxth	r3, r5
      lcdDrawPixel(x0 + x, y0 - r, color);
 80038b8:	fa1f fb86 	uxth.w	fp, r6
 80038bc:	eb08 0003 	add.w	r0, r8, r3
 80038c0:	eba9 010b 	sub.w	r1, r9, fp
 80038c4:	b280      	uxth	r0, r0
 80038c6:	b289      	uxth	r1, r1
 80038c8:	4652      	mov	r2, sl
 80038ca:	9305      	str	r3, [sp, #20]
 80038cc:	f7ff ff86 	bl	80037dc <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 - x, color);
 80038d0:	9b05      	ldr	r3, [sp, #20]
 80038d2:	eb08 000b 	add.w	r0, r8, fp
 80038d6:	eba9 0103 	sub.w	r1, r9, r3
 80038da:	b289      	uxth	r1, r1
 80038dc:	b280      	uxth	r0, r0
 80038de:	f7ff ff7d 	bl	80037dc <lcdDrawPixel>
    if (cornername & 0x8)
 80038e2:	9b03      	ldr	r3, [sp, #12]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d0ba      	beq.n	800385e <lcdDrawCircleHelper+0x4e>
      lcdDrawPixel(x0 - r, y0 + x, color);
 80038e8:	b2b3      	uxth	r3, r6
 80038ea:	fa1f fb85 	uxth.w	fp, r5
 80038ee:	eba8 0003 	sub.w	r0, r8, r3
 80038f2:	eb09 010b 	add.w	r1, r9, fp
 80038f6:	b280      	uxth	r0, r0
 80038f8:	b289      	uxth	r1, r1
 80038fa:	4652      	mov	r2, sl
 80038fc:	9305      	str	r3, [sp, #20]
 80038fe:	f7ff ff6d 	bl	80037dc <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 + r, color);
 8003902:	9b05      	ldr	r3, [sp, #20]
 8003904:	eba8 000b 	sub.w	r0, r8, fp
 8003908:	eb03 0109 	add.w	r1, r3, r9
 800390c:	b289      	uxth	r1, r1
 800390e:	b280      	uxth	r0, r0
 8003910:	f7ff ff64 	bl	80037dc <lcdDrawPixel>
    if (cornername & 0x1)
 8003914:	9b04      	ldr	r3, [sp, #16]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0a4      	beq.n	8003864 <lcdDrawCircleHelper+0x54>
    {
      lcdDrawPixel(x0 - r, y0 - x, color);
 800391a:	b2b3      	uxth	r3, r6
 800391c:	fa1f fb85 	uxth.w	fp, r5
 8003920:	eba8 0003 	sub.w	r0, r8, r3
 8003924:	eba9 010b 	sub.w	r1, r9, fp
 8003928:	b280      	uxth	r0, r0
 800392a:	b289      	uxth	r1, r1
 800392c:	4652      	mov	r2, sl
 800392e:	9305      	str	r3, [sp, #20]
 8003930:	f7ff ff54 	bl	80037dc <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 - r, color);
 8003934:	9b05      	ldr	r3, [sp, #20]
 8003936:	eba8 000b 	sub.w	r0, r8, fp
 800393a:	eba9 0103 	sub.w	r1, r9, r3
 800393e:	b289      	uxth	r1, r1
 8003940:	b280      	uxth	r0, r0
 8003942:	f7ff ff4b 	bl	80037dc <lcdDrawPixel>
  while (x < r)
 8003946:	42ae      	cmp	r6, r5
 8003948:	dc8e      	bgt.n	8003868 <lcdDrawCircleHelper+0x58>
    }
  }
}
 800394a:	b006      	add	sp, #24
 800394c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

08003950 <lcdDrawRoundRect>:

LCD_OPT_DEF void lcdDrawRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 8003950:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8003954:	b08a      	sub	sp, #40	; 0x28
 8003956:	e9dd 4612 	ldrd	r4, r6, [sp, #72]	; 0x48
  // smarter version
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 800395a:	9206      	str	r2, [sp, #24]
 800395c:	f8bd 5018 	ldrh.w	r5, [sp, #24]
{
 8003960:	9604      	str	r6, [sp, #16]
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8003962:	fa1f f984 	uxth.w	r9, r4
{
 8003966:	4606      	mov	r6, r0
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8003968:	b280      	uxth	r0, r0
{
 800396a:	469c      	mov	ip, r3
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 800396c:	f8bd 8010 	ldrh.w	r8, [sp, #16]
  lcdDrawHLine(x + r    , y + h - 1, w - r - r, color); // Bottom
 8003970:	f8cd c01c 	str.w	ip, [sp, #28]
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8003974:	eb00 0a09 	add.w	sl, r0, r9
 8003978:	eba5 0b49 	sub.w	fp, r5, r9, lsl #1
 800397c:	fa0f fa8a 	sxth.w	sl, sl
 8003980:	fa0f fb8b 	sxth.w	fp, fp
 8003984:	9103      	str	r1, [sp, #12]
  lcdDrawHLine(x + r    , y + h - 1, w - r - r, color); // Bottom
 8003986:	f8bd e01c 	ldrh.w	lr, [sp, #28]
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 800398a:	9008      	str	r0, [sp, #32]
 800398c:	465a      	mov	r2, fp
 800398e:	4650      	mov	r0, sl
 8003990:	4643      	mov	r3, r8
 8003992:	f9bd 100c 	ldrsh.w	r1, [sp, #12]
  lcdDrawHLine(x + r    , y + h - 1, w - r - r, color); // Bottom
 8003996:	f8cd e014 	str.w	lr, [sp, #20]
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 800399a:	9509      	str	r5, [sp, #36]	; 0x24
 800399c:	f000 fa84 	bl	8003ea8 <lcdDrawHLine>
  lcdDrawHLine(x + r    , y + h - 1, w - r - r, color); // Bottom
 80039a0:	9905      	ldr	r1, [sp, #20]
 80039a2:	f8bd 500c 	ldrh.w	r5, [sp, #12]
 80039a6:	3901      	subs	r1, #1
 80039a8:	4429      	add	r1, r5
 80039aa:	465a      	mov	r2, fp
 80039ac:	4650      	mov	r0, sl
 80039ae:	4643      	mov	r3, r8
 80039b0:	b209      	sxth	r1, r1
 80039b2:	f000 fa79 	bl	8003ea8 <lcdDrawHLine>
  lcdDrawVLine(x        , y + r    , h - r - r, color); // Left
 80039b6:	9905      	ldr	r1, [sp, #20]
 80039b8:	444d      	add	r5, r9
 80039ba:	eba1 0949 	sub.w	r9, r1, r9, lsl #1
 80039be:	b22d      	sxth	r5, r5
 80039c0:	fa0f f989 	sxth.w	r9, r9
 80039c4:	464a      	mov	r2, r9
 80039c6:	4629      	mov	r1, r5
 80039c8:	4643      	mov	r3, r8
 80039ca:	b230      	sxth	r0, r6
 80039cc:	f000 fa47 	bl	8003e5e <lcdDrawVLine>
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 80039d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039d2:	9a08      	ldr	r2, [sp, #32]
 80039d4:	1e58      	subs	r0, r3, #1
 80039d6:	4629      	mov	r1, r5
 80039d8:	4410      	add	r0, r2

  // draw four corners
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 80039da:	4635      	mov	r5, r6
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 80039dc:	464a      	mov	r2, r9
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 80039de:	46b1      	mov	r9, r6
 80039e0:	9e03      	ldr	r6, [sp, #12]
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 80039e2:	4643      	mov	r3, r8
 80039e4:	b200      	sxth	r0, r0
 80039e6:	f000 fa3a 	bl	8003e5e <lcdDrawVLine>
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 80039ea:	eb04 0806 	add.w	r8, r4, r6
 80039ee:	4425      	add	r5, r4
 80039f0:	9e04      	ldr	r6, [sp, #16]
 80039f2:	9600      	str	r6, [sp, #0]
 80039f4:	4628      	mov	r0, r5
 80039f6:	4641      	mov	r1, r8
 80039f8:	4622      	mov	r2, r4
 80039fa:	2301      	movs	r3, #1
 80039fc:	f7ff ff08 	bl	8003810 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + r        , r, 2, color);
 8003a00:	9a06      	ldr	r2, [sp, #24]
 8003a02:	9600      	str	r6, [sp, #0]
 8003a04:	444a      	add	r2, r9
 8003a06:	eba2 0904 	sub.w	r9, r2, r4
 8003a0a:	f109 39ff 	add.w	r9, r9, #4294967295
 8003a0e:	4641      	mov	r1, r8
 8003a10:	4648      	mov	r0, r9
 8003a12:	4622      	mov	r2, r4
 8003a14:	2302      	movs	r3, #2
 8003a16:	9604      	str	r6, [sp, #16]
 8003a18:	f7ff fefa 	bl	8003810 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + h - r - 1, r, 4, color);
 8003a1c:	9e03      	ldr	r6, [sp, #12]
 8003a1e:	9b07      	ldr	r3, [sp, #28]
 8003a20:	4433      	add	r3, r6
 8003a22:	eba3 0804 	sub.w	r8, r3, r4
 8003a26:	9e04      	ldr	r6, [sp, #16]
 8003a28:	9600      	str	r6, [sp, #0]
 8003a2a:	f108 38ff 	add.w	r8, r8, #4294967295
 8003a2e:	4648      	mov	r0, r9
 8003a30:	4641      	mov	r1, r8
 8003a32:	4622      	mov	r2, r4
 8003a34:	2304      	movs	r3, #4
 8003a36:	f7ff feeb 	bl	8003810 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8003a3a:	4641      	mov	r1, r8
 8003a3c:	4628      	mov	r0, r5
 8003a3e:	4622      	mov	r2, r4
 8003a40:	2308      	movs	r3, #8
 8003a42:	9612      	str	r6, [sp, #72]	; 0x48
}
 8003a44:	b00a      	add	sp, #40	; 0x28
 8003a46:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8003a4a:	f7ff bee1 	b.w	8003810 <lcdDrawCircleHelper>

08003a4e <lcdDrawFillCircleHelper>:

LCD_OPT_DEF void lcdDrawFillCircleHelper(int32_t x0, int32_t y0, int32_t r, uint8_t cornername, int32_t delta, uint32_t color)
{
 8003a4e:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8003a52:	4616      	mov	r6, r2
 8003a54:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -r - r;
 8003a56:	f1c6 0a00 	rsb	sl, r6, #0
  int32_t y     = 0;

  delta++;

  while (y < r)
 8003a5a:	2e00      	cmp	r6, #0
{
 8003a5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  int32_t ddF_y = -r - r;
 8003a5e:	ebaa 0a06 	sub.w	sl, sl, r6
  while (y < r)
 8003a62:	dd73      	ble.n	8003b4c <lcdDrawFillCircleHelper+0xfe>
 8003a64:	3201      	adds	r2, #1
    ddF_x += 2;
    f     += ddF_x;

    if (cornername & 0x1)
    {
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8003a66:	b292      	uxth	r2, r2
 8003a68:	b280      	uxth	r0, r0
 8003a6a:	b289      	uxth	r1, r1
 8003a6c:	9203      	str	r2, [sp, #12]
 8003a6e:	f003 0201 	and.w	r2, r3, #1
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	f1c6 0401 	rsb	r4, r6, #1
 8003a7a:	9001      	str	r0, [sp, #4]
 8003a7c:	9102      	str	r1, [sp, #8]
 8003a7e:	9205      	str	r2, [sp, #20]
 8003a80:	9304      	str	r3, [sp, #16]
  int32_t y     = 0;
 8003a82:	2500      	movs	r5, #0
 8003a84:	e004      	b.n	8003a90 <lcdDrawFillCircleHelper+0x42>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
    }
    if (cornername & 0x2)
 8003a86:	9b04      	ldr	r3, [sp, #16]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d137      	bne.n	8003afc <lcdDrawFillCircleHelper+0xae>
  while (y < r)
 8003a8c:	42ae      	cmp	r6, r5
 8003a8e:	dd5d      	ble.n	8003b4c <lcdDrawFillCircleHelper+0xfe>
    if (f >= 0)
 8003a90:	2c00      	cmp	r4, #0
    y++;
 8003a92:	f105 0501 	add.w	r5, r5, #1
    if (f >= 0)
 8003a96:	db03      	blt.n	8003aa0 <lcdDrawFillCircleHelper+0x52>
      ddF_y += 2;
 8003a98:	f10a 0a02 	add.w	sl, sl, #2
      f     += ddF_y;
 8003a9c:	4454      	add	r4, sl
      r--;
 8003a9e:	3e01      	subs	r6, #1
    if (cornername & 0x1)
 8003aa0:	9b05      	ldr	r3, [sp, #20]
    f     += ddF_x;
 8003aa2:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8003aa6:	3401      	adds	r4, #1
    if (cornername & 0x1)
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d0ec      	beq.n	8003a86 <lcdDrawFillCircleHelper+0x38>
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8003aac:	9901      	ldr	r1, [sp, #4]
 8003aae:	9b03      	ldr	r3, [sp, #12]
 8003ab0:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 8003ab4:	fa1f f986 	uxth.w	r9, r6
 8003ab8:	eba1 0009 	sub.w	r0, r1, r9
 8003abc:	9902      	ldr	r1, [sp, #8]
 8003abe:	fa1f f885 	uxth.w	r8, r5
 8003ac2:	fa1f fb8c 	uxth.w	fp, ip
 8003ac6:	eb03 0249 	add.w	r2, r3, r9, lsl #1
 8003aca:	4441      	add	r1, r8
 8003acc:	b212      	sxth	r2, r2
 8003ace:	b200      	sxth	r0, r0
 8003ad0:	b209      	sxth	r1, r1
 8003ad2:	465b      	mov	r3, fp
 8003ad4:	f000 f9e8 	bl	8003ea8 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
 8003ad8:	9a02      	ldr	r2, [sp, #8]
 8003ada:	9b03      	ldr	r3, [sp, #12]
 8003adc:	eb09 0102 	add.w	r1, r9, r2
 8003ae0:	eb03 0248 	add.w	r2, r3, r8, lsl #1
 8003ae4:	9b01      	ldr	r3, [sp, #4]
 8003ae6:	eba3 0008 	sub.w	r0, r3, r8
 8003aea:	b209      	sxth	r1, r1
 8003aec:	465b      	mov	r3, fp
 8003aee:	b212      	sxth	r2, r2
 8003af0:	b200      	sxth	r0, r0
 8003af2:	f000 f9d9 	bl	8003ea8 <lcdDrawHLine>
    if (cornername & 0x2)
 8003af6:	9b04      	ldr	r3, [sp, #16]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0c7      	beq.n	8003a8c <lcdDrawFillCircleHelper+0x3e>
    {
      lcdDrawHLine(x0 - r, y0 - y, r + r + delta, color); // 11995, 1090
 8003afc:	9901      	ldr	r1, [sp, #4]
 8003afe:	9b03      	ldr	r3, [sp, #12]
 8003b00:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 8003b04:	fa1f f986 	uxth.w	r9, r6
 8003b08:	eba1 0009 	sub.w	r0, r1, r9
 8003b0c:	9902      	ldr	r1, [sp, #8]
 8003b0e:	fa1f f885 	uxth.w	r8, r5
 8003b12:	fa1f fb8c 	uxth.w	fp, ip
 8003b16:	eb03 0249 	add.w	r2, r3, r9, lsl #1
 8003b1a:	eba1 0108 	sub.w	r1, r1, r8
 8003b1e:	b212      	sxth	r2, r2
 8003b20:	b200      	sxth	r0, r0
 8003b22:	b209      	sxth	r1, r1
 8003b24:	465b      	mov	r3, fp
 8003b26:	f000 f9bf 	bl	8003ea8 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 - r, y + y + delta, color);
 8003b2a:	9a02      	ldr	r2, [sp, #8]
 8003b2c:	9b03      	ldr	r3, [sp, #12]
 8003b2e:	eba2 0109 	sub.w	r1, r2, r9
 8003b32:	eb03 0248 	add.w	r2, r3, r8, lsl #1
 8003b36:	9b01      	ldr	r3, [sp, #4]
 8003b38:	eba3 0008 	sub.w	r0, r3, r8
 8003b3c:	b209      	sxth	r1, r1
 8003b3e:	465b      	mov	r3, fp
 8003b40:	b212      	sxth	r2, r2
 8003b42:	b200      	sxth	r0, r0
 8003b44:	f000 f9b0 	bl	8003ea8 <lcdDrawHLine>
  while (y < r)
 8003b48:	42ae      	cmp	r6, r5
 8003b4a:	dca1      	bgt.n	8003a90 <lcdDrawFillCircleHelper+0x42>
    }
  }
}
 8003b4c:	b006      	add	sp, #24
 8003b4e:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

08003b52 <lcdDrawFillRoundRect>:

LCD_OPT_DEF void lcdDrawFillRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 8003b52:	e92d 4770 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, lr}
 8003b56:	b083      	sub	sp, #12
 8003b58:	e9dd 4a0a 	ldrd	r4, sl, [sp, #40]	; 0x28
 8003b5c:	4689      	mov	r9, r1
  // smarter version
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8003b5e:	b2a1      	uxth	r1, r4
{
 8003b60:	461e      	mov	r6, r3
 8003b62:	4615      	mov	r5, r2
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8003b64:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8003b68:	fa1f f28a 	uxth.w	r2, sl
 8003b6c:	4449      	add	r1, r9
 8003b6e:	9200      	str	r2, [sp, #0]
{
 8003b70:	4680      	mov	r8, r0
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8003b72:	b22a      	sxth	r2, r5
 8003b74:	b21b      	sxth	r3, r3
 8003b76:	b209      	sxth	r1, r1
 8003b78:	b200      	sxth	r0, r0
 8003b7a:	f000 f9ba 	bl	8003ef2 <lcdDrawFillRect>

  // draw four corners
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8003b7e:	eba5 0544 	sub.w	r5, r5, r4, lsl #1
 8003b82:	eb09 0106 	add.w	r1, r9, r6
 8003b86:	3d01      	subs	r5, #1
 8003b88:	44a0      	add	r8, r4
 8003b8a:	1b09      	subs	r1, r1, r4
 8003b8c:	4640      	mov	r0, r8
 8003b8e:	4622      	mov	r2, r4
 8003b90:	9500      	str	r5, [sp, #0]
 8003b92:	3901      	subs	r1, #1
 8003b94:	f8cd a004 	str.w	sl, [sp, #4]
 8003b98:	2301      	movs	r3, #1
 8003b9a:	f7ff ff58 	bl	8003a4e <lcdDrawFillCircleHelper>
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 8003b9e:	4640      	mov	r0, r8
 8003ba0:	eb09 0104 	add.w	r1, r9, r4
 8003ba4:	4622      	mov	r2, r4
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	950a      	str	r5, [sp, #40]	; 0x28
 8003baa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
}
 8003bae:	b003      	add	sp, #12
 8003bb0:	e8bd 4770 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, lr}
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 8003bb4:	f7ff bf4b 	b.w	8003a4e <lcdDrawFillCircleHelper>

08003bb8 <lcdGetFps>:
    lcdDrawLine(x1, y1, line[i].x, line[i].y, color);
  }
}

uint32_t lcdGetFps(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	af00      	add	r7, sp, #0
  return fps_count;
 8003bbc:	4b03      	ldr	r3, [pc, #12]	; (8003bcc <lcdGetFps+0x14>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	20000318 	.word	0x20000318

08003bd0 <lcdGetFpsTime>:

uint32_t lcdGetFpsTime(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  return fps_time;
 8003bd4:	4b03      	ldr	r3, [pc, #12]	; (8003be4 <lcdGetFpsTime+0x14>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	20000314 	.word	0x20000314

08003be8 <lcdDrawAvailable>:

bool lcdDrawAvailable(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
  return !lcd_request_draw;
 8003bec:	4b08      	ldr	r3, [pc, #32]	; (8003c10 <lcdDrawAvailable+0x28>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	bf14      	ite	ne
 8003bf4:	2301      	movne	r3, #1
 8003bf6:	2300      	moveq	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	f083 0301 	eor.w	r3, r3, #1
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	b2db      	uxtb	r3, r3
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	2000030e 	.word	0x2000030e

08003c14 <lcdRequestDraw>:

bool lcdRequestDraw(void)
{
 8003c14:	b598      	push	{r3, r4, r7, lr}
 8003c16:	af00      	add	r7, sp, #0
  if (is_init != true)
 8003c18:	4b15      	ldr	r3, [pc, #84]	; (8003c70 <lcdRequestDraw+0x5c>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	f083 0301 	eor.w	r3, r3, #1
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <lcdRequestDraw+0x16>
  {
    return false;
 8003c26:	2300      	movs	r3, #0
 8003c28:	e020      	b.n	8003c6c <lcdRequestDraw+0x58>
  }
  if (lcd_request_draw == true)
 8003c2a:	4b12      	ldr	r3, [pc, #72]	; (8003c74 <lcdRequestDraw+0x60>)
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <lcdRequestDraw+0x22>
  {
    return false;
 8003c32:	2300      	movs	r3, #0
 8003c34:	e01a      	b.n	8003c6c <lcdRequestDraw+0x58>
  }

  lcd.setWindow(0, 0, LCD_WIDTH-1, LCD_HEIGHT-1);
 8003c36:	4b10      	ldr	r3, [pc, #64]	; (8003c78 <lcdRequestDraw+0x64>)
 8003c38:	689c      	ldr	r4, [r3, #8]
 8003c3a:	237f      	movs	r3, #127	; 0x7f
 8003c3c:	229f      	movs	r2, #159	; 0x9f
 8003c3e:	2100      	movs	r1, #0
 8003c40:	2000      	movs	r0, #0
 8003c42:	47a0      	blx	r4

  lcd_request_draw = true;
 8003c44:	4b0b      	ldr	r3, [pc, #44]	; (8003c74 <lcdRequestDraw+0x60>)
 8003c46:	2201      	movs	r2, #1
 8003c48:	701a      	strb	r2, [r3, #0]
  lcd.sendBuffer((uint8_t *)frame_buffer[frame_index], LCD_WIDTH * LCD_HEIGHT, 0);
 8003c4a:	4b0b      	ldr	r3, [pc, #44]	; (8003c78 <lcdRequestDraw+0x64>)
 8003c4c:	699c      	ldr	r4, [r3, #24]
 8003c4e:	4b0b      	ldr	r3, [pc, #44]	; (8003c7c <lcdRequestDraw+0x68>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	461a      	mov	r2, r3
 8003c54:	4613      	mov	r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	4413      	add	r3, r2
 8003c5a:	035b      	lsls	r3, r3, #13
 8003c5c:	4a08      	ldr	r2, [pc, #32]	; (8003c80 <lcdRequestDraw+0x6c>)
 8003c5e:	4413      	add	r3, r2
 8003c60:	2200      	movs	r2, #0
 8003c62:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8003c66:	4618      	mov	r0, r3
 8003c68:	47a0      	blx	r4

  return true;
 8003c6a:	2301      	movs	r3, #1
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	bd98      	pop	{r3, r4, r7, pc}
 8003c70:	2000030c 	.word	0x2000030c
 8003c74:	2000030e 	.word	0x2000030e
 8003c78:	200002f0 	.word	0x200002f0
 8003c7c:	2000030d 	.word	0x2000030d
 8003c80:	20000340 	.word	0x20000340

08003c84 <lcdUpdateDraw>:

void lcdUpdateDraw(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  if (is_init != true)
 8003c8a:	4b13      	ldr	r3, [pc, #76]	; (8003cd8 <lcdUpdateDraw+0x54>)
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	f083 0301 	eor.w	r3, r3, #1
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d118      	bne.n	8003cca <lcdUpdateDraw+0x46>
  {
    return;
  }

  lcdRequestDraw();
 8003c98:	f7ff ffbc 	bl	8003c14 <lcdRequestDraw>

  pre_time = millis();
 8003c9c:	f7fd faf9 	bl	8001292 <millis>
 8003ca0:	6078      	str	r0, [r7, #4]
  while(lcdDrawAvailable() != true)
 8003ca2:	e009      	b.n	8003cb8 <lcdUpdateDraw+0x34>
  {
    delay(1);
 8003ca4:	2001      	movs	r0, #1
 8003ca6:	f7fd fae9 	bl	800127c <delay>
    if (millis()-pre_time >= 100)
 8003caa:	f7fd faf2 	bl	8001292 <millis>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	2b63      	cmp	r3, #99	; 0x63
 8003cb6:	d80a      	bhi.n	8003cce <lcdUpdateDraw+0x4a>
  while(lcdDrawAvailable() != true)
 8003cb8:	f7ff ff96 	bl	8003be8 <lcdDrawAvailable>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	f083 0301 	eor.w	r3, r3, #1
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1ed      	bne.n	8003ca4 <lcdUpdateDraw+0x20>
 8003cc8:	e002      	b.n	8003cd0 <lcdUpdateDraw+0x4c>
    return;
 8003cca:	bf00      	nop
 8003ccc:	e000      	b.n	8003cd0 <lcdUpdateDraw+0x4c>
    {
      break;
 8003cce:	bf00      	nop
    }
  }
}
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	2000030c 	.word	0x2000030c

08003cdc <lcdGetFrameBuffer>:

  lcd.setWindow(x, y, w, h);
}

uint16_t *lcdGetFrameBuffer(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  return (uint16_t *)p_draw_frame_buf;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <lcdGetFrameBuffer+0x14>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	2000031c 	.word	0x2000031c

08003cf4 <lcdDrawLine>:
  return LCD_HEIGHT;
}


void lcdDrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003cf4:	b590      	push	{r4, r7, lr}
 8003cf6:	b089      	sub	sp, #36	; 0x24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4604      	mov	r4, r0
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	4611      	mov	r1, r2
 8003d00:	461a      	mov	r2, r3
 8003d02:	4623      	mov	r3, r4
 8003d04:	80fb      	strh	r3, [r7, #6]
 8003d06:	4603      	mov	r3, r0
 8003d08:	80bb      	strh	r3, [r7, #4]
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	807b      	strh	r3, [r7, #2]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	803b      	strh	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8003d12:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003d16:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003d20:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003d24:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8003d28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d2c:	1acb      	subs	r3, r1, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	bfb8      	it	lt
 8003d32:	425b      	neglt	r3, r3
 8003d34:	429a      	cmp	r2, r3
 8003d36:	bfcc      	ite	gt
 8003d38:	2301      	movgt	r3, #1
 8003d3a:	2300      	movle	r3, #0
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	837b      	strh	r3, [r7, #26]

  if (x0 < 0) x0 = 0;
 8003d40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	da01      	bge.n	8003d4c <lcdDrawLine+0x58>
 8003d48:	2300      	movs	r3, #0
 8003d4a:	80fb      	strh	r3, [r7, #6]
  if (y0 < 0) y0 = 0;
 8003d4c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	da01      	bge.n	8003d58 <lcdDrawLine+0x64>
 8003d54:	2300      	movs	r3, #0
 8003d56:	80bb      	strh	r3, [r7, #4]
  if (x1 < 0) x1 = 0;
 8003d58:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	da01      	bge.n	8003d64 <lcdDrawLine+0x70>
 8003d60:	2300      	movs	r3, #0
 8003d62:	807b      	strh	r3, [r7, #2]
  if (y1 < 0) y1 = 0;
 8003d64:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	da01      	bge.n	8003d70 <lcdDrawLine+0x7c>
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	803b      	strh	r3, [r7, #0]


  if (steep)
 8003d70:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00b      	beq.n	8003d90 <lcdDrawLine+0x9c>
  {
    _swap_int16_t(x0, y0);
 8003d78:	88fb      	ldrh	r3, [r7, #6]
 8003d7a:	833b      	strh	r3, [r7, #24]
 8003d7c:	88bb      	ldrh	r3, [r7, #4]
 8003d7e:	80fb      	strh	r3, [r7, #6]
 8003d80:	8b3b      	ldrh	r3, [r7, #24]
 8003d82:	80bb      	strh	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8003d84:	887b      	ldrh	r3, [r7, #2]
 8003d86:	82fb      	strh	r3, [r7, #22]
 8003d88:	883b      	ldrh	r3, [r7, #0]
 8003d8a:	807b      	strh	r3, [r7, #2]
 8003d8c:	8afb      	ldrh	r3, [r7, #22]
 8003d8e:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1)
 8003d90:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003d94:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	dd0b      	ble.n	8003db4 <lcdDrawLine+0xc0>
  {
    _swap_int16_t(x0, x1);
 8003d9c:	88fb      	ldrh	r3, [r7, #6]
 8003d9e:	82bb      	strh	r3, [r7, #20]
 8003da0:	887b      	ldrh	r3, [r7, #2]
 8003da2:	80fb      	strh	r3, [r7, #6]
 8003da4:	8abb      	ldrh	r3, [r7, #20]
 8003da6:	807b      	strh	r3, [r7, #2]
    _swap_int16_t(y0, y1);
 8003da8:	88bb      	ldrh	r3, [r7, #4]
 8003daa:	827b      	strh	r3, [r7, #18]
 8003dac:	883b      	ldrh	r3, [r7, #0]
 8003dae:	80bb      	strh	r3, [r7, #4]
 8003db0:	8a7b      	ldrh	r3, [r7, #18]
 8003db2:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 8003db4:	887a      	ldrh	r2, [r7, #2]
 8003db6:	88fb      	ldrh	r3, [r7, #6]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 8003dbe:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003dc2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	bfb8      	it	lt
 8003dcc:	425b      	neglt	r3, r3
 8003dce:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 8003dd0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003dd4:	0fda      	lsrs	r2, r3, #31
 8003dd6:	4413      	add	r3, r2
 8003dd8:	105b      	asrs	r3, r3, #1
 8003dda:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1)
 8003ddc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003de0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	da02      	bge.n	8003dee <lcdDrawLine+0xfa>
  {
    ystep = 1;
 8003de8:	2301      	movs	r3, #1
 8003dea:	83bb      	strh	r3, [r7, #28]
 8003dec:	e02d      	b.n	8003e4a <lcdDrawLine+0x156>
  } else {
    ystep = -1;
 8003dee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003df2:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0<=x1; x0++)
 8003df4:	e029      	b.n	8003e4a <lcdDrawLine+0x156>
  {
    if (steep)
 8003df6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d006      	beq.n	8003e0c <lcdDrawLine+0x118>
    {
      lcdDrawPixel(y0, x0, color);
 8003dfe:	88bb      	ldrh	r3, [r7, #4]
 8003e00:	88f9      	ldrh	r1, [r7, #6]
 8003e02:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7ff fce9 	bl	80037dc <lcdDrawPixel>
 8003e0a:	e005      	b.n	8003e18 <lcdDrawLine+0x124>
    } else
    {
      lcdDrawPixel(x0, y0, color);
 8003e0c:	88fb      	ldrh	r3, [r7, #6]
 8003e0e:	88b9      	ldrh	r1, [r7, #4]
 8003e10:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff fce2 	bl	80037dc <lcdDrawPixel>
    }
    err -= dy;
 8003e18:	8bfa      	ldrh	r2, [r7, #30]
 8003e1a:	89fb      	ldrh	r3, [r7, #14]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	83fb      	strh	r3, [r7, #30]
    if (err < 0)
 8003e22:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	da09      	bge.n	8003e3e <lcdDrawLine+0x14a>
    {
      y0 += ystep;
 8003e2a:	88ba      	ldrh	r2, [r7, #4]
 8003e2c:	8bbb      	ldrh	r3, [r7, #28]
 8003e2e:	4413      	add	r3, r2
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	80bb      	strh	r3, [r7, #4]
      err += dx;
 8003e34:	8bfa      	ldrh	r2, [r7, #30]
 8003e36:	8a3b      	ldrh	r3, [r7, #16]
 8003e38:	4413      	add	r3, r2
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	83fb      	strh	r3, [r7, #30]
  for (; x0<=x1; x0++)
 8003e3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3301      	adds	r3, #1
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	80fb      	strh	r3, [r7, #6]
 8003e4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003e4e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	ddcf      	ble.n	8003df6 <lcdDrawLine+0x102>
    }
  }
}
 8003e56:	bf00      	nop
 8003e58:	3724      	adds	r7, #36	; 0x24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd90      	pop	{r4, r7, pc}

08003e5e <lcdDrawVLine>:
    }
  }
}

void lcdDrawVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8003e5e:	b590      	push	{r4, r7, lr}
 8003e60:	b085      	sub	sp, #20
 8003e62:	af02      	add	r7, sp, #8
 8003e64:	4604      	mov	r4, r0
 8003e66:	4608      	mov	r0, r1
 8003e68:	4611      	mov	r1, r2
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	4623      	mov	r3, r4
 8003e6e:	80fb      	strh	r3, [r7, #6]
 8003e70:	4603      	mov	r3, r0
 8003e72:	80bb      	strh	r3, [r7, #4]
 8003e74:	460b      	mov	r3, r1
 8003e76:	807b      	strh	r3, [r7, #2]
 8003e78:	4613      	mov	r3, r2
 8003e7a:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x, y+h-1, color);
 8003e7c:	88ba      	ldrh	r2, [r7, #4]
 8003e7e:	887b      	ldrh	r3, [r7, #2]
 8003e80:	4413      	add	r3, r2
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	b21c      	sxth	r4, r3
 8003e8a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003e8e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003e92:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003e96:	883b      	ldrh	r3, [r7, #0]
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	4623      	mov	r3, r4
 8003e9c:	f7ff ff2a 	bl	8003cf4 <lcdDrawLine>
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd90      	pop	{r4, r7, pc}

08003ea8 <lcdDrawHLine>:

void lcdDrawHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8003ea8:	b590      	push	{r4, r7, lr}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af02      	add	r7, sp, #8
 8003eae:	4604      	mov	r4, r0
 8003eb0:	4608      	mov	r0, r1
 8003eb2:	4611      	mov	r1, r2
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	4623      	mov	r3, r4
 8003eb8:	80fb      	strh	r3, [r7, #6]
 8003eba:	4603      	mov	r3, r0
 8003ebc:	80bb      	strh	r3, [r7, #4]
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	807b      	strh	r3, [r7, #2]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x+w-1, y, color);
 8003ec6:	88fa      	ldrh	r2, [r7, #6]
 8003ec8:	887b      	ldrh	r3, [r7, #2]
 8003eca:	4413      	add	r3, r2
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	b21a      	sxth	r2, r3
 8003ed4:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003ed8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003edc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003ee0:	883b      	ldrh	r3, [r7, #0]
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	4623      	mov	r3, r4
 8003ee6:	f7ff ff05 	bl	8003cf4 <lcdDrawLine>
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd90      	pop	{r4, r7, pc}

08003ef2 <lcdDrawFillRect>:

void lcdDrawFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8003ef2:	b590      	push	{r4, r7, lr}
 8003ef4:	b085      	sub	sp, #20
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	4604      	mov	r4, r0
 8003efa:	4608      	mov	r0, r1
 8003efc:	4611      	mov	r1, r2
 8003efe:	461a      	mov	r2, r3
 8003f00:	4623      	mov	r3, r4
 8003f02:	80fb      	strh	r3, [r7, #6]
 8003f04:	4603      	mov	r3, r0
 8003f06:	80bb      	strh	r3, [r7, #4]
 8003f08:	460b      	mov	r3, r1
 8003f0a:	807b      	strh	r3, [r7, #2]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	803b      	strh	r3, [r7, #0]
  for (int16_t i=x; i<x+w; i++)
 8003f10:	88fb      	ldrh	r3, [r7, #6]
 8003f12:	81fb      	strh	r3, [r7, #14]
 8003f14:	e00e      	b.n	8003f34 <lcdDrawFillRect+0x42>
  {
    lcdDrawVLine(i, y, h, color);
 8003f16:	8c3b      	ldrh	r3, [r7, #32]
 8003f18:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003f1c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003f20:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8003f24:	f7ff ff9b 	bl	8003e5e <lcdDrawVLine>
  for (int16_t i=x; i<x+w; i++)
 8003f28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	3301      	adds	r3, #1
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	81fb      	strh	r3, [r7, #14]
 8003f34:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003f38:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8003f3c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003f40:	440b      	add	r3, r1
 8003f42:	429a      	cmp	r2, r3
 8003f44:	dbe7      	blt.n	8003f16 <lcdDrawFillRect+0x24>
  }
}
 8003f46:	bf00      	nop
 8003f48:	3714      	adds	r7, #20
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd90      	pop	{r4, r7, pc}

08003f4e <lcdDrawBufferImage>:
    if((y + h - 1) >= LCD_HEIGHT) return;

    lcd.setWindow(x, y, x+w-1, y+h-1);
    lcd.sendBuffer((uint8_t *)data, sizeof(uint16_t)*w*h, 10);
}
void lcdDrawBufferImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8003f4e:	b590      	push	{r4, r7, lr}
 8003f50:	b085      	sub	sp, #20
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	4604      	mov	r4, r0
 8003f56:	4608      	mov	r0, r1
 8003f58:	4611      	mov	r1, r2
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	4623      	mov	r3, r4
 8003f5e:	80fb      	strh	r3, [r7, #6]
 8003f60:	4603      	mov	r3, r0
 8003f62:	80bb      	strh	r3, [r7, #4]
 8003f64:	460b      	mov	r3, r1
 8003f66:	807b      	strh	r3, [r7, #2]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	803b      	strh	r3, [r7, #0]
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 8003f6c:	88fb      	ldrh	r3, [r7, #6]
 8003f6e:	2b9f      	cmp	r3, #159	; 0x9f
 8003f70:	d83d      	bhi.n	8003fee <lcdDrawBufferImage+0xa0>
 8003f72:	88bb      	ldrh	r3, [r7, #4]
 8003f74:	2b7f      	cmp	r3, #127	; 0x7f
 8003f76:	d83a      	bhi.n	8003fee <lcdDrawBufferImage+0xa0>
    if((x + w - 1) >= LCD_WIDTH) return;
 8003f78:	88fa      	ldrh	r2, [r7, #6]
 8003f7a:	887b      	ldrh	r3, [r7, #2]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	2b9f      	cmp	r3, #159	; 0x9f
 8003f82:	dc36      	bgt.n	8003ff2 <lcdDrawBufferImage+0xa4>
    if((y + h - 1) >= LCD_HEIGHT) return;
 8003f84:	88ba      	ldrh	r2, [r7, #4]
 8003f86:	883b      	ldrh	r3, [r7, #0]
 8003f88:	4413      	add	r3, r2
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	2b7f      	cmp	r3, #127	; 0x7f
 8003f8e:	dc32      	bgt.n	8003ff6 <lcdDrawBufferImage+0xa8>

    uint16_t pixel_cnt = 0;
 8003f90:	2300      	movs	r3, #0
 8003f92:	81fb      	strh	r3, [r7, #14]

    for (int16_t i=y; i<y+h; i++)
 8003f94:	88bb      	ldrh	r3, [r7, #4]
 8003f96:	81bb      	strh	r3, [r7, #12]
 8003f98:	e021      	b.n	8003fde <lcdDrawBufferImage+0x90>
    {
		for (int16_t j=x; j<x+w; j++)
 8003f9a:	88fb      	ldrh	r3, [r7, #6]
 8003f9c:	817b      	strh	r3, [r7, #10]
 8003f9e:	e011      	b.n	8003fc4 <lcdDrawBufferImage+0x76>
		{
			lcdDrawPixel(j, i, data[pixel_cnt++]);
 8003fa0:	8978      	ldrh	r0, [r7, #10]
 8003fa2:	89b9      	ldrh	r1, [r7, #12]
 8003fa4:	89fb      	ldrh	r3, [r7, #14]
 8003fa6:	1c5a      	adds	r2, r3, #1
 8003fa8:	81fa      	strh	r2, [r7, #14]
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	6a3a      	ldr	r2, [r7, #32]
 8003fae:	4413      	add	r3, r2
 8003fb0:	881b      	ldrh	r3, [r3, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	f7ff fc12 	bl	80037dc <lcdDrawPixel>
		for (int16_t j=x; j<x+w; j++)
 8003fb8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	817b      	strh	r3, [r7, #10]
 8003fc4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003fc8:	88f9      	ldrh	r1, [r7, #6]
 8003fca:	887b      	ldrh	r3, [r7, #2]
 8003fcc:	440b      	add	r3, r1
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	dbe6      	blt.n	8003fa0 <lcdDrawBufferImage+0x52>
    for (int16_t i=y; i<y+h; i++)
 8003fd2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	3301      	adds	r3, #1
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	81bb      	strh	r3, [r7, #12]
 8003fde:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003fe2:	88b9      	ldrh	r1, [r7, #4]
 8003fe4:	883b      	ldrh	r3, [r7, #0]
 8003fe6:	440b      	add	r3, r1
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	dbd6      	blt.n	8003f9a <lcdDrawBufferImage+0x4c>
 8003fec:	e004      	b.n	8003ff8 <lcdDrawBufferImage+0xaa>
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 8003fee:	bf00      	nop
 8003ff0:	e002      	b.n	8003ff8 <lcdDrawBufferImage+0xaa>
    if((x + w - 1) >= LCD_WIDTH) return;
 8003ff2:	bf00      	nop
 8003ff4:	e000      	b.n	8003ff8 <lcdDrawBufferImage+0xaa>
    if((y + h - 1) >= LCD_HEIGHT) return;
 8003ff6:	bf00      	nop
		}
    }
}
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd90      	pop	{r4, r7, pc}
	...

08004000 <lcdPrintf>:
{
  lcdDrawFillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, color);
}

void lcdPrintf(int x, int y, uint16_t color,  const char *fmt, ...)
{
 8004000:	b408      	push	{r3}
 8004002:	b590      	push	{r4, r7, lr}
 8004004:	b0d8      	sub	sp, #352	; 0x160
 8004006:	af02      	add	r7, sp, #8
 8004008:	f107 030c 	add.w	r3, r7, #12
 800400c:	6018      	str	r0, [r3, #0]
 800400e:	f107 0308 	add.w	r3, r7, #8
 8004012:	6019      	str	r1, [r3, #0]
 8004014:	1dbb      	adds	r3, r7, #6
 8004016:	801a      	strh	r2, [r3, #0]
  va_list arg;
  va_start (arg, fmt);
 8004018:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800401c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  int32_t len;
  char print_buffer[256];
  int Size_Char;
  int i, x_Pre = x;
 8004020:	f107 030c 	add.w	r3, r7, #12
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  han_font_t FontBuf;
  uint8_t font_width;
  uint8_t font_height;


  len = vsnprintf(print_buffer, 255, fmt, arg);
 800402a:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800402e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004032:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8004036:	21ff      	movs	r1, #255	; 0xff
 8004038:	f00f fda0 	bl	8013b7c <vsniprintf>
 800403c:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
  va_end (arg);

  if (font_tbl[lcd_font]->data != NULL)
 8004040:	4b67      	ldr	r3, [pc, #412]	; (80041e0 <lcdPrintf+0x1e0>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	461a      	mov	r2, r3
 8004046:	4b67      	ldr	r3, [pc, #412]	; (80041e4 <lcdPrintf+0x1e4>)
 8004048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d05d      	beq.n	800410e <lcdPrintf+0x10e>
  {
    for( i=0; i<len; i+=Size_Char )
 8004052:	2300      	movs	r3, #0
 8004054:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004058:	e052      	b.n	8004100 <lcdPrintf+0x100>
    {
      disEngFont(x, y, print_buffer[i], font_tbl[lcd_font], color);
 800405a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800405e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004062:	4413      	add	r3, r2
 8004064:	781a      	ldrb	r2, [r3, #0]
 8004066:	4b5e      	ldr	r3, [pc, #376]	; (80041e0 <lcdPrintf+0x1e0>)
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	4619      	mov	r1, r3
 800406c:	4b5d      	ldr	r3, [pc, #372]	; (80041e4 <lcdPrintf+0x1e4>)
 800406e:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 8004072:	f107 0108 	add.w	r1, r7, #8
 8004076:	f107 000c 	add.w	r0, r7, #12
 800407a:	1dbb      	adds	r3, r7, #6
 800407c:	881b      	ldrh	r3, [r3, #0]
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	4623      	mov	r3, r4
 8004082:	6809      	ldr	r1, [r1, #0]
 8004084:	6800      	ldr	r0, [r0, #0]
 8004086:	f000 f903 	bl	8004290 <disEngFont>

      Size_Char = 1;
 800408a:	2301      	movs	r3, #1
 800408c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      font_width = font_tbl[lcd_font]->width;
 8004090:	4b53      	ldr	r3, [pc, #332]	; (80041e0 <lcdPrintf+0x1e0>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	461a      	mov	r2, r3
 8004096:	4b53      	ldr	r3, [pc, #332]	; (80041e4 <lcdPrintf+0x1e4>)
 8004098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
      font_height = font_tbl[lcd_font]->height;
 80040a2:	4b4f      	ldr	r3, [pc, #316]	; (80041e0 <lcdPrintf+0x1e0>)
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	461a      	mov	r2, r3
 80040a8:	4b4e      	ldr	r3, [pc, #312]	; (80041e4 <lcdPrintf+0x1e4>)
 80040aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040ae:	785b      	ldrb	r3, [r3, #1]
 80040b0:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
      x += font_width;
 80040b4:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 80040b8:	f107 030c 	add.w	r3, r7, #12
 80040bc:	f107 010c 	add.w	r1, r7, #12
 80040c0:	6809      	ldr	r1, [r1, #0]
 80040c2:	440a      	add	r2, r1
 80040c4:	601a      	str	r2, [r3, #0]

      if ((x+font_width) > HW_LCD_WIDTH)
 80040c6:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 80040ca:	f107 030c 	add.w	r3, r7, #12
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4413      	add	r3, r2
 80040d2:	2ba0      	cmp	r3, #160	; 0xa0
 80040d4:	dd0d      	ble.n	80040f2 <lcdPrintf+0xf2>
      {
        x  = x_Pre;
 80040d6:	f107 030c 	add.w	r3, r7, #12
 80040da:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80040de:	601a      	str	r2, [r3, #0]
        y += font_height;
 80040e0:	f897 2143 	ldrb.w	r2, [r7, #323]	; 0x143
 80040e4:	f107 0308 	add.w	r3, r7, #8
 80040e8:	f107 0108 	add.w	r1, r7, #8
 80040ec:	6809      	ldr	r1, [r1, #0]
 80040ee:	440a      	add	r2, r1
 80040f0:	601a      	str	r2, [r3, #0]
    for( i=0; i<len; i+=Size_Char )
 80040f2:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80040f6:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80040fa:	4413      	add	r3, r2
 80040fc:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004100:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8004104:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8004108:	429a      	cmp	r2, r3
 800410a:	dba6      	blt.n	800405a <lcdPrintf+0x5a>
      }

      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
    }
  }
}
 800410c:	e060      	b.n	80041d0 <lcdPrintf+0x1d0>
    for( i=0; i<len; i+=Size_Char )
 800410e:	2300      	movs	r3, #0
 8004110:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004114:	e054      	b.n	80041c0 <lcdPrintf+0x1c0>
      hanFontLoad( &print_buffer[i], &FontBuf );
 8004116:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800411a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800411e:	4413      	add	r3, r2
 8004120:	f107 0214 	add.w	r2, r7, #20
 8004124:	4611      	mov	r1, r2
 8004126:	4618      	mov	r0, r3
 8004128:	f002 fc98 	bl	8006a5c <hanFontLoad>
      disHanFont( x, y, &FontBuf, color);
 800412c:	1dbb      	adds	r3, r7, #6
 800412e:	881b      	ldrh	r3, [r3, #0]
 8004130:	f107 0214 	add.w	r2, r7, #20
 8004134:	f107 0108 	add.w	r1, r7, #8
 8004138:	f107 000c 	add.w	r0, r7, #12
 800413c:	6809      	ldr	r1, [r1, #0]
 800413e:	6800      	ldr	r0, [r0, #0]
 8004140:	f000 f852 	bl	80041e8 <disHanFont>
      Size_Char = FontBuf.Size_Char;
 8004144:	f107 0314 	add.w	r3, r7, #20
 8004148:	885b      	ldrh	r3, [r3, #2]
 800414a:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      if (Size_Char >= 2)
 800414e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8004152:	2b01      	cmp	r3, #1
 8004154:	dd0a      	ble.n	800416c <lcdPrintf+0x16c>
        font_width = 16;
 8004156:	2310      	movs	r3, #16
 8004158:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 2*8;
 800415c:	f107 030c 	add.w	r3, r7, #12
 8004160:	f107 020c 	add.w	r2, r7, #12
 8004164:	6812      	ldr	r2, [r2, #0]
 8004166:	3210      	adds	r2, #16
 8004168:	601a      	str	r2, [r3, #0]
 800416a:	e009      	b.n	8004180 <lcdPrintf+0x180>
        font_width = 8;
 800416c:	2308      	movs	r3, #8
 800416e:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 1*8;
 8004172:	f107 030c 	add.w	r3, r7, #12
 8004176:	f107 020c 	add.w	r2, r7, #12
 800417a:	6812      	ldr	r2, [r2, #0]
 800417c:	3208      	adds	r2, #8
 800417e:	601a      	str	r2, [r3, #0]
      if ((x+font_width) > HW_LCD_WIDTH)
 8004180:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 8004184:	f107 030c 	add.w	r3, r7, #12
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4413      	add	r3, r2
 800418c:	2ba0      	cmp	r3, #160	; 0xa0
 800418e:	dd0b      	ble.n	80041a8 <lcdPrintf+0x1a8>
        x  = x_Pre;
 8004190:	f107 030c 	add.w	r3, r7, #12
 8004194:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004198:	601a      	str	r2, [r3, #0]
        y += 16;
 800419a:	f107 0308 	add.w	r3, r7, #8
 800419e:	f107 0208 	add.w	r2, r7, #8
 80041a2:	6812      	ldr	r2, [r2, #0]
 80041a4:	3210      	adds	r2, #16
 80041a6:	601a      	str	r2, [r3, #0]
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 80041a8:	f107 0314 	add.w	r3, r7, #20
 80041ac:	889b      	ldrh	r3, [r3, #4]
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d00d      	beq.n	80041ce <lcdPrintf+0x1ce>
    for( i=0; i<len; i+=Size_Char )
 80041b2:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80041b6:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80041ba:	4413      	add	r3, r2
 80041bc:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80041c0:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80041c4:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80041c8:	429a      	cmp	r2, r3
 80041ca:	dba4      	blt.n	8004116 <lcdPrintf+0x116>
}
 80041cc:	e000      	b.n	80041d0 <lcdPrintf+0x1d0>
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 80041ce:	bf00      	nop
}
 80041d0:	bf00      	nop
 80041d2:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 80041d6:	46bd      	mov	sp, r7
 80041d8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80041dc:	b001      	add	sp, #4
 80041de:	4770      	bx	lr
 80041e0:	20000081 	.word	0x20000081
 80041e4:	20000084 	.word	0x20000084

080041e8 <disHanFont>:

  return str_len;
}

void disHanFont(int x, int y, han_font_t *FontPtr, uint16_t textcolor)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b088      	sub	sp, #32
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
 80041f4:	807b      	strh	r3, [r7, #2]
  uint16_t    i, j, Loop;
  uint16_t  FontSize = FontPtr->Size_Char;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	885b      	ldrh	r3, [r3, #2]
 80041fa:	833b      	strh	r3, [r7, #24]
  uint16_t index_x;

  if (FontSize > 2)
 80041fc:	8b3b      	ldrh	r3, [r7, #24]
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d901      	bls.n	8004206 <disHanFont+0x1e>
  {
    FontSize = 2;
 8004202:	2302      	movs	r3, #2
 8004204:	833b      	strh	r3, [r7, #24]
  }

  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 8004206:	2300      	movs	r3, #0
 8004208:	83fb      	strh	r3, [r7, #30]
 800420a:	e03a      	b.n	8004282 <disHanFont+0x9a>
  {
    index_x = 0;
 800420c:	2300      	movs	r3, #0
 800420e:	82fb      	strh	r3, [r7, #22]
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8004210:	2300      	movs	r3, #0
 8004212:	83bb      	strh	r3, [r7, #28]
 8004214:	e02e      	b.n	8004274 <disHanFont+0x8c>
    {
      uint8_t font_data;

      font_data = FontPtr->FontBuffer[i*FontSize +j];
 8004216:	8bfb      	ldrh	r3, [r7, #30]
 8004218:	8b3a      	ldrh	r2, [r7, #24]
 800421a:	fb02 f203 	mul.w	r2, r2, r3
 800421e:	8bbb      	ldrh	r3, [r7, #28]
 8004220:	4413      	add	r3, r2
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	4413      	add	r3, r2
 8004226:	799b      	ldrb	r3, [r3, #6]
 8004228:	757b      	strb	r3, [r7, #21]

      for( Loop=0; Loop<8; Loop++ )
 800422a:	2300      	movs	r3, #0
 800422c:	837b      	strh	r3, [r7, #26]
 800422e:	e01b      	b.n	8004268 <disHanFont+0x80>
      {
        if( (font_data<<Loop) & (0x80))
 8004230:	7d7a      	ldrb	r2, [r7, #21]
 8004232:	8b7b      	ldrh	r3, [r7, #26]
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00d      	beq.n	800425c <disHanFont+0x74>
        {
          lcdDrawPixel(x + index_x, y + i, textcolor);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	b29a      	uxth	r2, r3
 8004244:	8afb      	ldrh	r3, [r7, #22]
 8004246:	4413      	add	r3, r2
 8004248:	b298      	uxth	r0, r3
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	b29a      	uxth	r2, r3
 800424e:	8bfb      	ldrh	r3, [r7, #30]
 8004250:	4413      	add	r3, r2
 8004252:	b29b      	uxth	r3, r3
 8004254:	887a      	ldrh	r2, [r7, #2]
 8004256:	4619      	mov	r1, r3
 8004258:	f7ff fac0 	bl	80037dc <lcdDrawPixel>
        }
        index_x++;
 800425c:	8afb      	ldrh	r3, [r7, #22]
 800425e:	3301      	adds	r3, #1
 8004260:	82fb      	strh	r3, [r7, #22]
      for( Loop=0; Loop<8; Loop++ )
 8004262:	8b7b      	ldrh	r3, [r7, #26]
 8004264:	3301      	adds	r3, #1
 8004266:	837b      	strh	r3, [r7, #26]
 8004268:	8b7b      	ldrh	r3, [r7, #26]
 800426a:	2b07      	cmp	r3, #7
 800426c:	d9e0      	bls.n	8004230 <disHanFont+0x48>
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 800426e:	8bbb      	ldrh	r3, [r7, #28]
 8004270:	3301      	adds	r3, #1
 8004272:	83bb      	strh	r3, [r7, #28]
 8004274:	8bba      	ldrh	r2, [r7, #28]
 8004276:	8b3b      	ldrh	r3, [r7, #24]
 8004278:	429a      	cmp	r2, r3
 800427a:	d3cc      	bcc.n	8004216 <disHanFont+0x2e>
  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 800427c:	8bfb      	ldrh	r3, [r7, #30]
 800427e:	3301      	adds	r3, #1
 8004280:	83fb      	strh	r3, [r7, #30]
 8004282:	8bfb      	ldrh	r3, [r7, #30]
 8004284:	2b0f      	cmp	r3, #15
 8004286:	d9c1      	bls.n	800420c <disHanFont+0x24>
      }
    }
  }
}
 8004288:	bf00      	nop
 800428a:	3720      	adds	r7, #32
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <disEngFont>:

void disEngFont(int x, int y, char ch, lcd_font_t *font, uint16_t textcolor)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b088      	sub	sp, #32
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	4613      	mov	r3, r2
 800429e:	71fb      	strb	r3, [r7, #7]
  uint32_t i, b, j;


  // We gaan door het font
  for (i = 0; i < font->height; i++)
 80042a0:	2300      	movs	r3, #0
 80042a2:	61fb      	str	r3, [r7, #28]
 80042a4:	e035      	b.n	8004312 <disEngFont+0x82>
  {
    b = font->data[(ch - 32) * font->height + i];
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685a      	ldr	r2, [r3, #4]
 80042aa:	79fb      	ldrb	r3, [r7, #7]
 80042ac:	3b20      	subs	r3, #32
 80042ae:	6839      	ldr	r1, [r7, #0]
 80042b0:	7849      	ldrb	r1, [r1, #1]
 80042b2:	fb01 f303 	mul.w	r3, r1, r3
 80042b6:	4619      	mov	r1, r3
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	440b      	add	r3, r1
 80042bc:	005b      	lsls	r3, r3, #1
 80042be:	4413      	add	r3, r2
 80042c0:	881b      	ldrh	r3, [r3, #0]
 80042c2:	617b      	str	r3, [r7, #20]
    for (j = 0; j < font->width; j++)
 80042c4:	2300      	movs	r3, #0
 80042c6:	61bb      	str	r3, [r7, #24]
 80042c8:	e01a      	b.n	8004300 <disEngFont+0x70>
    {
      if ((b << j) & 0x8000)
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00f      	beq.n	80042fa <disEngFont+0x6a>
      {
        lcdDrawPixel(x + j, (y + i), textcolor);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	b29a      	uxth	r2, r3
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	4413      	add	r3, r2
 80042e4:	b298      	uxth	r0, r3
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	4413      	add	r3, r2
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80042f4:	4619      	mov	r1, r3
 80042f6:	f7ff fa71 	bl	80037dc <lcdDrawPixel>
    for (j = 0; j < font->width; j++)
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	3301      	adds	r3, #1
 80042fe:	61bb      	str	r3, [r7, #24]
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	461a      	mov	r2, r3
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	4293      	cmp	r3, r2
 800430a:	d3de      	bcc.n	80042ca <disEngFont+0x3a>
  for (i = 0; i < font->height; i++)
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	3301      	adds	r3, #1
 8004310:	61fb      	str	r3, [r7, #28]
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	785b      	ldrb	r3, [r3, #1]
 8004316:	461a      	mov	r2, r3
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	4293      	cmp	r3, r2
 800431c:	d3c3      	bcc.n	80042a6 <disEngFont+0x16>
      }
    }
  }
}
 800431e:	bf00      	nop
 8004320:	3720      	adds	r7, #32
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
	...

08004328 <lcdSetFont>:

void lcdSetFont(LcdFont font)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	4603      	mov	r3, r0
 8004330:	71fb      	strb	r3, [r7, #7]
  lcd_font = font;
 8004332:	4a04      	ldr	r2, [pc, #16]	; (8004344 <lcdSetFont+0x1c>)
 8004334:	79fb      	ldrb	r3, [r7, #7]
 8004336:	7013      	strb	r3, [r2, #0]
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr
 8004344:	20000081 	.word	0x20000081

08004348 <cliLcd>:
  return lcd_font;
}

#ifdef _USE_HW_CLI
void cliLcd(cli_args_t *args)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af02      	add	r7, sp, #8
 800434e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8004350:	2300      	movs	r3, #0
 8004352:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	881b      	ldrh	r3, [r3, #0]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d163      	bne.n	8004424 <cliLcd+0xdc>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	494c      	ldr	r1, [pc, #304]	; (8004494 <cliLcd+0x14c>)
 8004362:	2000      	movs	r0, #0
 8004364:	4798      	blx	r3
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d05b      	beq.n	8004424 <cliLcd+0xdc>
  {
    lcdSetFont(LCD_FONT_HAN);
 800436c:	2003      	movs	r0, #3
 800436e:	f7ff ffdb 	bl	8004328 <lcdSetFont>

    while(cliKeepLoop())
 8004372:	e04b      	b.n	800440c <cliLcd+0xc4>
    {
      if (lcdDrawAvailable() == true)
 8004374:	f7ff fc38 	bl	8003be8 <lcdDrawAvailable>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d046      	beq.n	800440c <cliLcd+0xc4>
      {
        lcdClearBuffer(black);
 800437e:	2000      	movs	r0, #0
 8004380:	f7ff fa38 	bl	80037f4 <lcdClearBuffer>

        lcdPrintf(25,16*0, green, "[LCD ]");
 8004384:	4b44      	ldr	r3, [pc, #272]	; (8004498 <cliLcd+0x150>)
 8004386:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800438a:	2100      	movs	r1, #0
 800438c:	2019      	movs	r0, #25
 800438e:	f7ff fe37 	bl	8004000 <lcdPrintf>

        lcdPrintf(0,16*1, white, "%d fps", lcdGetFps());
 8004392:	f7ff fc11 	bl	8003bb8 <lcdGetFps>
 8004396:	4603      	mov	r3, r0
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	4b40      	ldr	r3, [pc, #256]	; (800449c <cliLcd+0x154>)
 800439c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043a0:	2110      	movs	r1, #16
 80043a2:	2000      	movs	r0, #0
 80043a4:	f7ff fe2c 	bl	8004000 <lcdPrintf>
        lcdPrintf(0,16*2, white, "%d ms" , lcdGetFpsTime());
 80043a8:	f7ff fc12 	bl	8003bd0 <lcdGetFpsTime>
 80043ac:	4603      	mov	r3, r0
 80043ae:	9300      	str	r3, [sp, #0]
 80043b0:	4b3b      	ldr	r3, [pc, #236]	; (80044a0 <cliLcd+0x158>)
 80043b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043b6:	2120      	movs	r1, #32
 80043b8:	2000      	movs	r0, #0
 80043ba:	f7ff fe21 	bl	8004000 <lcdPrintf>
        lcdPrintf(0,16*3, white, "%d ms" , millis());
 80043be:	f7fc ff68 	bl	8001292 <millis>
 80043c2:	4603      	mov	r3, r0
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	4b36      	ldr	r3, [pc, #216]	; (80044a0 <cliLcd+0x158>)
 80043c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043cc:	2130      	movs	r1, #48	; 0x30
 80043ce:	2000      	movs	r0, #0
 80043d0:	f7ff fe16 	bl	8004000 <lcdPrintf>

        lcdDrawFillRect( 0, 70, 10, 10, red);
 80043d4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	230a      	movs	r3, #10
 80043dc:	220a      	movs	r2, #10
 80043de:	2146      	movs	r1, #70	; 0x46
 80043e0:	2000      	movs	r0, #0
 80043e2:	f7ff fd86 	bl	8003ef2 <lcdDrawFillRect>
        lcdDrawFillRect(10, 70, 10, 10, green);
 80043e6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80043ea:	9300      	str	r3, [sp, #0]
 80043ec:	230a      	movs	r3, #10
 80043ee:	220a      	movs	r2, #10
 80043f0:	2146      	movs	r1, #70	; 0x46
 80043f2:	200a      	movs	r0, #10
 80043f4:	f7ff fd7d 	bl	8003ef2 <lcdDrawFillRect>
        lcdDrawFillRect(20, 70, 10, 10, blue);
 80043f8:	231f      	movs	r3, #31
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	230a      	movs	r3, #10
 80043fe:	220a      	movs	r2, #10
 8004400:	2146      	movs	r1, #70	; 0x46
 8004402:	2014      	movs	r0, #20
 8004404:	f7ff fd75 	bl	8003ef2 <lcdDrawFillRect>

        lcdRequestDraw();
 8004408:	f7ff fc04 	bl	8003c14 <lcdRequestDraw>
    while(cliKeepLoop())
 800440c:	f7fe f8a8 	bl	8002560 <cliKeepLoop>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1ae      	bne.n	8004374 <cliLcd+0x2c>
      }
    }

    lcdClearBuffer(black);
 8004416:	2000      	movs	r0, #0
 8004418:	f7ff f9ec 	bl	80037f4 <lcdClearBuffer>
    lcdUpdateDraw();
 800441c:	f7ff fc32 	bl	8003c84 <lcdUpdateDraw>

    ret = true;
 8004420:	2301      	movs	r3, #1
 8004422:	73fb      	strb	r3, [r7, #15]
  }

  if (args->argc == 1 && args->isStr(0, "image") == true)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	881b      	ldrh	r3, [r3, #0]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d123      	bne.n	8004474 <cliLcd+0x12c>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	695b      	ldr	r3, [r3, #20]
 8004430:	491c      	ldr	r1, [pc, #112]	; (80044a4 <cliLcd+0x15c>)
 8004432:	2000      	movs	r0, #0
 8004434:	4798      	blx	r3
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d01b      	beq.n	8004474 <cliLcd+0x12c>
  {
	  lcdClearBuffer(black);
 800443c:	2000      	movs	r0, #0
 800443e:	f7ff f9d9 	bl	80037f4 <lcdClearBuffer>
	  lcdUpdateDraw();
 8004442:	f7ff fc1f 	bl	8003c84 <lcdUpdateDraw>
	  while(cliKeepLoop())
 8004446:	e009      	b.n	800445c <cliLcd+0x114>
	  {
	  	  lcdDrawBufferImage(50, 20, 50, 50, TEST);
 8004448:	4b17      	ldr	r3, [pc, #92]	; (80044a8 <cliLcd+0x160>)
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	2332      	movs	r3, #50	; 0x32
 800444e:	2232      	movs	r2, #50	; 0x32
 8004450:	2114      	movs	r1, #20
 8004452:	2032      	movs	r0, #50	; 0x32
 8004454:	f7ff fd7b 	bl	8003f4e <lcdDrawBufferImage>
	  	  lcdRequestDraw();
 8004458:	f7ff fbdc 	bl	8003c14 <lcdRequestDraw>
	  while(cliKeepLoop())
 800445c:	f7fe f880 	bl	8002560 <cliKeepLoop>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1f0      	bne.n	8004448 <cliLcd+0x100>

	  }
	  lcdClearBuffer(black);
 8004466:	2000      	movs	r0, #0
 8004468:	f7ff f9c4 	bl	80037f4 <lcdClearBuffer>
	  lcdUpdateDraw();
 800446c:	f7ff fc0a 	bl	8003c84 <lcdUpdateDraw>

	  ret = true;
 8004470:	2301      	movs	r3, #1
 8004472:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 8004474:	7bfb      	ldrb	r3, [r7, #15]
 8004476:	f083 0301 	eor.w	r3, r3, #1
 800447a:	b2db      	uxtb	r3, r3
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <cliLcd+0x144>
  {
    cliPrintf("lcd test\n");
 8004480:	480a      	ldr	r0, [pc, #40]	; (80044ac <cliLcd+0x164>)
 8004482:	f7fd ff73 	bl	800236c <cliPrintf>
    cliPrintf("lcd image\n");
 8004486:	480a      	ldr	r0, [pc, #40]	; (80044b0 <cliLcd+0x168>)
 8004488:	f7fd ff70 	bl	800236c <cliPrintf>
  }
}
 800448c:	bf00      	nop
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	080160f0 	.word	0x080160f0
 8004498:	080160f8 	.word	0x080160f8
 800449c:	08016108 	.word	0x08016108
 80044a0:	08016110 	.word	0x08016110
 80044a4:	08016118 	.word	0x08016118
 80044a8:	0801f940 	.word	0x0801f940
 80044ac:	08016120 	.word	0x08016120
 80044b0:	0801612c 	.word	0x0801612c

080044b4 <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b088      	sub	sp, #32
 80044b8:	af00      	add	r7, sp, #0
  bool ret = true;
 80044ba:	2301      	movs	r3, #1
 80044bc:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044be:	1d3b      	adds	r3, r7, #4
 80044c0:	2200      	movs	r2, #0
 80044c2:	601a      	str	r2, [r3, #0]
 80044c4:	605a      	str	r2, [r3, #4]
 80044c6:	609a      	str	r2, [r3, #8]
 80044c8:	60da      	str	r2, [r3, #12]
 80044ca:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044cc:	2300      	movs	r3, #0
 80044ce:	603b      	str	r3, [r7, #0]
 80044d0:	4b1b      	ldr	r3, [pc, #108]	; (8004540 <ledInit+0x8c>)
 80044d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d4:	4a1a      	ldr	r2, [pc, #104]	; (8004540 <ledInit+0x8c>)
 80044d6:	f043 0304 	orr.w	r3, r3, #4
 80044da:	6313      	str	r3, [r2, #48]	; 0x30
 80044dc:	4b18      	ldr	r3, [pc, #96]	; (8004540 <ledInit+0x8c>)
 80044de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	603b      	str	r3, [r7, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044e8:	2301      	movs	r3, #1
 80044ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ec:	2300      	movs	r3, #0
 80044ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044f0:	2300      	movs	r3, #0
 80044f2:	613b      	str	r3, [r7, #16]

  for (int i=0; i<LED_MAX_CH; i++)
 80044f4:	2300      	movs	r3, #0
 80044f6:	61fb      	str	r3, [r7, #28]
 80044f8:	e016      	b.n	8004528 <ledInit+0x74>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 80044fa:	4a12      	ldr	r2, [pc, #72]	; (8004544 <ledInit+0x90>)
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	4413      	add	r3, r2
 8004502:	889b      	ldrh	r3, [r3, #4]
 8004504:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8004506:	4a0f      	ldr	r2, [pc, #60]	; (8004544 <ledInit+0x90>)
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800450e:	1d3a      	adds	r2, r7, #4
 8004510:	4611      	mov	r1, r2
 8004512:	4618      	mov	r0, r3
 8004514:	f008 fb90 	bl	800cc38 <HAL_GPIO_Init>

    ledOff(i);
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	b2db      	uxtb	r3, r3
 800451c:	4618      	mov	r0, r3
 800451e:	f000 f837 	bl	8004590 <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	3301      	adds	r3, #1
 8004526:	61fb      	str	r3, [r7, #28]
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	2b00      	cmp	r3, #0
 800452c:	dde5      	ble.n	80044fa <ledInit+0x46>
  }

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
 800452e:	4906      	ldr	r1, [pc, #24]	; (8004548 <ledInit+0x94>)
 8004530:	4806      	ldr	r0, [pc, #24]	; (800454c <ledInit+0x98>)
 8004532:	f7fe f82b 	bl	800258c <cliAdd>
#endif

  return ret;
 8004536:	7efb      	ldrb	r3, [r7, #27]
}
 8004538:	4618      	mov	r0, r3
 800453a:	3720      	adds	r7, #32
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40023800 	.word	0x40023800
 8004544:	20000094 	.word	0x20000094
 8004548:	08004609 	.word	0x08004609
 800454c:	08015e44 	.word	0x08015e44

08004550 <ledOn>:

void ledOn(uint8_t ch)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	4603      	mov	r3, r0
 8004558:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 800455a:	79fb      	ldrb	r3, [r7, #7]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d111      	bne.n	8004584 <ledOn+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
 8004560:	79fb      	ldrb	r3, [r7, #7]
 8004562:	4a0a      	ldr	r2, [pc, #40]	; (800458c <ledOn+0x3c>)
 8004564:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8004568:	79fb      	ldrb	r3, [r7, #7]
 800456a:	4a08      	ldr	r2, [pc, #32]	; (800458c <ledOn+0x3c>)
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	4413      	add	r3, r2
 8004570:	8899      	ldrh	r1, [r3, #4]
 8004572:	79fb      	ldrb	r3, [r7, #7]
 8004574:	4a05      	ldr	r2, [pc, #20]	; (800458c <ledOn+0x3c>)
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	4413      	add	r3, r2
 800457a:	799b      	ldrb	r3, [r3, #6]
 800457c:	461a      	mov	r2, r3
 800457e:	f008 fdd7 	bl	800d130 <HAL_GPIO_WritePin>
 8004582:	e000      	b.n	8004586 <ledOn+0x36>
  if (ch >= LED_MAX_CH) return;
 8004584:	bf00      	nop
}
 8004586:	3708      	adds	r7, #8
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	20000094 	.word	0x20000094

08004590 <ledOff>:

void ledOff(uint8_t ch)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	4603      	mov	r3, r0
 8004598:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 800459a:	79fb      	ldrb	r3, [r7, #7]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d111      	bne.n	80045c4 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	4a0a      	ldr	r2, [pc, #40]	; (80045cc <ledOff+0x3c>)
 80045a4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80045a8:	79fb      	ldrb	r3, [r7, #7]
 80045aa:	4a08      	ldr	r2, [pc, #32]	; (80045cc <ledOff+0x3c>)
 80045ac:	00db      	lsls	r3, r3, #3
 80045ae:	4413      	add	r3, r2
 80045b0:	8899      	ldrh	r1, [r3, #4]
 80045b2:	79fb      	ldrb	r3, [r7, #7]
 80045b4:	4a05      	ldr	r2, [pc, #20]	; (80045cc <ledOff+0x3c>)
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	4413      	add	r3, r2
 80045ba:	79db      	ldrb	r3, [r3, #7]
 80045bc:	461a      	mov	r2, r3
 80045be:	f008 fdb7 	bl	800d130 <HAL_GPIO_WritePin>
 80045c2:	e000      	b.n	80045c6 <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 80045c4:	bf00      	nop
}
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	20000094 	.word	0x20000094

080045d0 <ledToggle>:

void ledToggle(uint8_t ch)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	4603      	mov	r3, r0
 80045d8:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 80045da:	79fb      	ldrb	r3, [r7, #7]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10c      	bne.n	80045fa <ledToggle+0x2a>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	4a08      	ldr	r2, [pc, #32]	; (8004604 <ledToggle+0x34>)
 80045e4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80045e8:	79fb      	ldrb	r3, [r7, #7]
 80045ea:	4a06      	ldr	r2, [pc, #24]	; (8004604 <ledToggle+0x34>)
 80045ec:	00db      	lsls	r3, r3, #3
 80045ee:	4413      	add	r3, r2
 80045f0:	889b      	ldrh	r3, [r3, #4]
 80045f2:	4619      	mov	r1, r3
 80045f4:	f008 fdb5 	bl	800d162 <HAL_GPIO_TogglePin>
 80045f8:	e000      	b.n	80045fc <ledToggle+0x2c>
  if (ch >= LED_MAX_CH) return;
 80045fa:	bf00      	nop
}
 80045fc:	3708      	adds	r7, #8
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	20000094 	.word	0x20000094

08004608 <cliLed>:


#ifdef _USE_HW_CLI

void cliLed(cli_args_t *args)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8004610:	2300      	movs	r3, #0
 8004612:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	881b      	ldrh	r3, [r3, #0]
 8004618:	2b03      	cmp	r3, #3
 800461a:	d133      	bne.n	8004684 <cliLed+0x7c>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	695b      	ldr	r3, [r3, #20]
 8004620:	491f      	ldr	r1, [pc, #124]	; (80046a0 <cliLed+0x98>)
 8004622:	2000      	movs	r0, #0
 8004624:	4798      	blx	r3
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d02b      	beq.n	8004684 <cliLed+0x7c>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	2001      	movs	r0, #1
 8004632:	4798      	blx	r3
 8004634:	4603      	mov	r3, r0
 8004636:	75bb      	strb	r3, [r7, #22]
    toggle_time = (uint32_t)args->getData(2);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	2002      	movs	r0, #2
 800463e:	4798      	blx	r3
 8004640:	4603      	mov	r3, r0
 8004642:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 8004644:	7dbb      	ldrb	r3, [r7, #22]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d002      	beq.n	8004650 <cliLed+0x48>
    {
      led_ch--;
 800464a:	7dbb      	ldrb	r3, [r7, #22]
 800464c:	3b01      	subs	r3, #1
 800464e:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 8004650:	f7fc fe1f 	bl	8001292 <millis>
 8004654:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 8004656:	e00e      	b.n	8004676 <cliLed+0x6e>
    {
      if (millis()-pre_time >= toggle_time)
 8004658:	f7fc fe1b 	bl	8001292 <millis>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	429a      	cmp	r2, r3
 8004666:	d806      	bhi.n	8004676 <cliLed+0x6e>
      {
        pre_time = millis();
 8004668:	f7fc fe13 	bl	8001292 <millis>
 800466c:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 800466e:	7dbb      	ldrb	r3, [r7, #22]
 8004670:	4618      	mov	r0, r3
 8004672:	f7ff ffad 	bl	80045d0 <ledToggle>
    while(cliKeepLoop())
 8004676:	f7fd ff73 	bl	8002560 <cliKeepLoop>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1eb      	bne.n	8004658 <cliLed+0x50>
      }
    }

    ret = true;
 8004680:	2301      	movs	r3, #1
 8004682:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 8004684:	7dfb      	ldrb	r3, [r7, #23]
 8004686:	f083 0301 	eor.w	r3, r3, #1
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d003      	beq.n	8004698 <cliLed+0x90>
  {
    cliPrintf("led toggle ch[1~%d] time_ms\n", LED_MAX_CH);
 8004690:	2101      	movs	r1, #1
 8004692:	4804      	ldr	r0, [pc, #16]	; (80046a4 <cliLed+0x9c>)
 8004694:	f7fd fe6a 	bl	800236c <cliPrintf>
  }
}
 8004698:	bf00      	nop
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	08015e48 	.word	0x08015e48
 80046a4:	08015e50 	.word	0x08015e50

080046a8 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80046b0:	4b0c      	ldr	r3, [pc, #48]	; (80046e4 <DWT_Delay_us+0x3c>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80046b6:	f009 f977 	bl	800d9a8 <HAL_RCC_GetHCLKFreq>
 80046ba:	4602      	mov	r2, r0
 80046bc:	4b0a      	ldr	r3, [pc, #40]	; (80046e8 <DWT_Delay_us+0x40>)
 80046be:	fba3 2302 	umull	r2, r3, r3, r2
 80046c2:	0c9b      	lsrs	r3, r3, #18
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	fb02 f303 	mul.w	r3, r2, r3
 80046ca:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 80046cc:	bf00      	nop
 80046ce:	4b05      	ldr	r3, [pc, #20]	; (80046e4 <DWT_Delay_us+0x3c>)
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	1ad2      	subs	r2, r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d3f8      	bcc.n	80046ce <DWT_Delay_us+0x26>
}
 80046dc:	bf00      	nop
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	e0001000 	.word	0xe0001000
 80046e8:	431bde83 	.word	0x431bde83

080046ec <ONEWIRE_LOW>:
#include "user_delay.h"
#include "gpio.h"


void ONEWIRE_LOW(OneWire_t *gp)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	889b      	ldrh	r3, [r3, #4]
 80046f8:	041a      	lsls	r2, r3, #16
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	619a      	str	r2, [r3, #24]
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	889a      	ldrh	r2, [r3, #4]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	619a      	str	r2, [r3, #24]
}
 800471e:	bf00      	nop
 8004720:	370c      	adds	r7, #12
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr

0800472a <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 800472a:	b580      	push	{r7, lr}
 800472c:	b088      	sub	sp, #32
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 8004732:	2300      	movs	r3, #0
 8004734:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 8004736:	2300      	movs	r3, #0
 8004738:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 800473a:	2302      	movs	r3, #2
 800473c:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	889b      	ldrh	r3, [r3, #4]
 8004742:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f107 020c 	add.w	r2, r7, #12
 800474c:	4611      	mov	r1, r2
 800474e:	4618      	mov	r0, r3
 8004750:	f008 fa72 	bl	800cc38 <HAL_GPIO_Init>
}
 8004754:	bf00      	nop
 8004756:	3720      	adds	r7, #32
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b088      	sub	sp, #32
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 8004764:	2311      	movs	r3, #17
 8004766:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 8004768:	2300      	movs	r3, #0
 800476a:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 800476c:	2302      	movs	r3, #2
 800476e:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	889b      	ldrh	r3, [r3, #4]
 8004774:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f107 020c 	add.w	r2, r7, #12
 800477e:	4611      	mov	r1, r2
 8004780:	4618      	mov	r0, r3
 8004782:	f008 fa59 	bl	800cc38 <HAL_GPIO_Init>

}
 8004786:	bf00      	nop
 8004788:	3720      	adds	r7, #32
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b084      	sub	sp, #16
 8004792:	af00      	add	r7, sp, #0
 8004794:	60f8      	str	r0, [r7, #12]
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	4613      	mov	r3, r2
 800479a:	80fb      	strh	r3, [r7, #6]
	OneWireStruct->GPIOx = GPIOx;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	88fa      	ldrh	r2, [r7, #6]
 80047a6:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f7ff ffd7 	bl	800475c <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f7ff ffac 	bl	800470c <ONEWIRE_HIGH>
	DWT_Delay_us(1000);
 80047b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047b8:	f7ff ff76 	bl	80046a8 <DWT_Delay_us>
	ONEWIRE_LOW(OneWireStruct);
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f7ff ff95 	bl	80046ec <ONEWIRE_LOW>
	DWT_Delay_us(1000);
 80047c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047c6:	f7ff ff6f 	bl	80046a8 <DWT_Delay_us>
	ONEWIRE_HIGH(OneWireStruct);
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f7ff ff9e 	bl	800470c <ONEWIRE_HIGH>
	DWT_Delay_us(2000);
 80047d0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80047d4:	f7ff ff68 	bl	80046a8 <DWT_Delay_us>
}
 80047d8:	bf00      	nop
 80047da:	3710      	adds	r7, #16
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f7ff ff7f 	bl	80046ec <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f7ff ffb4 	bl	800475c <ONEWIRE_OUTPUT>
	DWT_Delay_us(480);
 80047f4:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80047f8:	f7ff ff56 	bl	80046a8 <DWT_Delay_us>
	DWT_Delay_us(20);
 80047fc:	2014      	movs	r0, #20
 80047fe:	f7ff ff53 	bl	80046a8 <DWT_Delay_us>
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7ff ff91 	bl	800472a <ONEWIRE_INPUT>
	DWT_Delay_us(70);
 8004808:	2046      	movs	r0, #70	; 0x46
 800480a:	f7ff ff4d 	bl	80046a8 <DWT_Delay_us>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	889b      	ldrh	r3, [r3, #4]
 8004816:	4619      	mov	r1, r3
 8004818:	4610      	mov	r0, r2
 800481a:	f008 fc71 	bl	800d100 <HAL_GPIO_ReadPin>
 800481e:	4603      	mov	r3, r0
 8004820:	73fb      	strb	r3, [r7, #15]

	/* Delay for 410 us */
	DWT_Delay_us(410);
 8004822:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8004826:	f7ff ff3f 	bl	80046a8 <DWT_Delay_us>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 800482a:	7bfb      	ldrb	r3, [r7, #15]
}
 800482c:	4618      	mov	r0, r3
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	460b      	mov	r3, r1
 800483e:	70fb      	strb	r3, [r7, #3]
	if (bit)
 8004840:	78fb      	ldrb	r3, [r7, #3]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d012      	beq.n	800486c <OneWire_WriteBit+0x38>
	{
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f7ff ff50 	bl	80046ec <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f7ff ff85 	bl	800475c <ONEWIRE_OUTPUT>
		DWT_Delay_us(10);
 8004852:	200a      	movs	r0, #10
 8004854:	f7ff ff28 	bl	80046a8 <DWT_Delay_us>

		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff ff66 	bl	800472a <ONEWIRE_INPUT>

		/* Wait for 55 us and release the line */
		DWT_Delay_us(55);
 800485e:	2037      	movs	r0, #55	; 0x37
 8004860:	f7ff ff22 	bl	80046a8 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f7ff ff60 	bl	800472a <ONEWIRE_INPUT>
		/* Wait for 5 us and release the line */
		DWT_Delay_us(5);
		ONEWIRE_INPUT(OneWireStruct);
	}

}
 800486a:	e011      	b.n	8004890 <OneWire_WriteBit+0x5c>
		ONEWIRE_LOW(OneWireStruct);
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f7ff ff3d 	bl	80046ec <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7ff ff72 	bl	800475c <ONEWIRE_OUTPUT>
		DWT_Delay_us(65);
 8004878:	2041      	movs	r0, #65	; 0x41
 800487a:	f7ff ff15 	bl	80046a8 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f7ff ff53 	bl	800472a <ONEWIRE_INPUT>
		DWT_Delay_us(5);
 8004884:	2005      	movs	r0, #5
 8004886:	f7ff ff0f 	bl	80046a8 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f7ff ff4d 	bl	800472a <ONEWIRE_INPUT>
}
 8004890:	bf00      	nop
 8004892:	3708      	adds	r7, #8
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 80048a0:	2300      	movs	r3, #0
 80048a2:	73fb      	strb	r3, [r7, #15]

	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f7ff ff21 	bl	80046ec <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7ff ff56 	bl	800475c <ONEWIRE_OUTPUT>
	DWT_Delay_us(2);
 80048b0:	2002      	movs	r0, #2
 80048b2:	f7ff fef9 	bl	80046a8 <DWT_Delay_us>

	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f7ff ff37 	bl	800472a <ONEWIRE_INPUT>
	DWT_Delay_us(10);
 80048bc:	200a      	movs	r0, #10
 80048be:	f7ff fef3 	bl	80046a8 <DWT_Delay_us>

	/* Read line value */
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	889b      	ldrh	r3, [r3, #4]
 80048ca:	4619      	mov	r1, r3
 80048cc:	4610      	mov	r0, r2
 80048ce:	f008 fc17 	bl	800d100 <HAL_GPIO_ReadPin>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d001      	beq.n	80048dc <OneWire_ReadBit+0x44>
		/* Bit is HIGH */
		bit = 1;
 80048d8:	2301      	movs	r3, #1
 80048da:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	DWT_Delay_us(50);
 80048dc:	2032      	movs	r0, #50	; 0x32
 80048de:	f7ff fee3 	bl	80046a8 <DWT_Delay_us>

	/* Return bit value */
	return bit;
 80048e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	460b      	mov	r3, r1
 80048f6:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 80048f8:	2308      	movs	r3, #8
 80048fa:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 80048fc:	e00a      	b.n	8004914 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 80048fe:	78fb      	ldrb	r3, [r7, #3]
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	b2db      	uxtb	r3, r3
 8004906:	4619      	mov	r1, r3
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7ff ff93 	bl	8004834 <OneWire_WriteBit>
		byte >>= 1;
 800490e:	78fb      	ldrb	r3, [r7, #3]
 8004910:	085b      	lsrs	r3, r3, #1
 8004912:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 8004914:	7bfb      	ldrb	r3, [r7, #15]
 8004916:	1e5a      	subs	r2, r3, #1
 8004918:	73fa      	strb	r2, [r7, #15]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1ef      	bne.n	80048fe <OneWire_WriteByte+0x12>
	}
}
 800491e:	bf00      	nop
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 8004926:	b580      	push	{r7, lr}
 8004928:	b084      	sub	sp, #16
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 800492e:	2308      	movs	r3, #8
 8004930:	73fb      	strb	r3, [r7, #15]
 8004932:	2300      	movs	r3, #0
 8004934:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8004936:	e00d      	b.n	8004954 <OneWire_ReadByte+0x2e>
		byte >>= 1;
 8004938:	7bbb      	ldrb	r3, [r7, #14]
 800493a:	085b      	lsrs	r3, r3, #1
 800493c:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f7ff ffaa 	bl	8004898 <OneWire_ReadBit>
 8004944:	4603      	mov	r3, r0
 8004946:	01db      	lsls	r3, r3, #7
 8004948:	b25a      	sxtb	r2, r3
 800494a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800494e:	4313      	orrs	r3, r2
 8004950:	b25b      	sxtb	r3, r3
 8004952:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8004954:	7bfb      	ldrb	r3, [r7, #15]
 8004956:	1e5a      	subs	r2, r3, #1
 8004958:	73fa      	strb	r2, [r7, #15]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1ec      	bne.n	8004938 <OneWire_ReadByte+0x12>
	}

	return byte;
 800495e:	7bbb      	ldrb	r3, [r7, #14]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 8004968:	b580      	push	{r7, lr}
 800496a:	b082      	sub	sp, #8
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 f816 	bl	80049a2 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8004976:	21f0      	movs	r1, #240	; 0xf0
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 f825 	bl	80049c8 <OneWire_Search>
 800497e:	4603      	mov	r3, r0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3708      	adds	r7, #8
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <OneWire_Next>:

uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8004990:	21f0      	movs	r1, #240	; 0xf0
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f818 	bl	80049c8 <OneWire_Search>
 8004998:	4603      	mov	r3, r0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3708      	adds	r7, #8
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <OneWire_ResetSearch>:

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 80049a2:	b480      	push	{r7}
 80049a4:	b083      	sub	sp, #12
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	71da      	strb	r2, [r3, #7]
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr

080049c8 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	460b      	mov	r3, r1
 80049d2:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 80049d4:	2301      	movs	r3, #1
 80049d6:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 80049d8:	2300      	movs	r3, #0
 80049da:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 80049dc:	2300      	movs	r3, #0
 80049de:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 80049e0:	2301      	movs	r3, #1
 80049e2:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 80049e4:	2300      	movs	r3, #0
 80049e6:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	7a1b      	ldrb	r3, [r3, #8]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f040 809a 	bne.w	8004b26 <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct))
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7ff fef4 	bl	80047e0 <OneWire_Reset>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00a      	beq.n	8004a14 <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	71da      	strb	r2, [r3, #7]
			return 0;
 8004a10:	2300      	movs	r3, #0
 8004a12:	e09b      	b.n	8004b4c <OneWire_Search+0x184>
		}

		// issue the search command
		OneWire_WriteByte(OneWireStruct, command);
 8004a14:	78fb      	ldrb	r3, [r7, #3]
 8004a16:	4619      	mov	r1, r3
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7ff ff67 	bl	80048ec <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7ff ff3a 	bl	8004898 <OneWire_ReadBit>
 8004a24:	4603      	mov	r3, r0
 8004a26:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f7ff ff35 	bl	8004898 <OneWire_ReadBit>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8004a32:	7a7b      	ldrb	r3, [r7, #9]
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d102      	bne.n	8004a3e <OneWire_Search+0x76>
 8004a38:	7a3b      	ldrb	r3, [r7, #8]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d064      	beq.n	8004b08 <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 8004a3e:	7a7a      	ldrb	r2, [r7, #9]
 8004a40:	7a3b      	ldrb	r3, [r7, #8]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d002      	beq.n	8004a4c <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 8004a46:	7a7b      	ldrb	r3, [r7, #9]
 8004a48:	72bb      	strb	r3, [r7, #10]
 8004a4a:	e026      	b.n	8004a9a <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	799b      	ldrb	r3, [r3, #6]
 8004a50:	7bfa      	ldrb	r2, [r7, #15]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d20d      	bcs.n	8004a72 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8004a56:	7b7b      	ldrb	r3, [r7, #13]
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	7a5a      	ldrb	r2, [r3, #9]
 8004a5e:	7afb      	ldrb	r3, [r7, #11]
 8004a60:	4013      	ands	r3, r2
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	bf14      	ite	ne
 8004a68:	2301      	movne	r3, #1
 8004a6a:	2300      	moveq	r3, #0
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	72bb      	strb	r3, [r7, #10]
 8004a70:	e008      	b.n	8004a84 <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	799b      	ldrb	r3, [r3, #6]
 8004a76:	7bfa      	ldrb	r2, [r7, #15]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	bf0c      	ite	eq
 8004a7c:	2301      	moveq	r3, #1
 8004a7e:	2300      	movne	r3, #0
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8004a84:	7abb      	ldrb	r3, [r7, #10]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d107      	bne.n	8004a9a <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
 8004a8c:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 8004a8e:	7bbb      	ldrb	r3, [r7, #14]
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d802      	bhi.n	8004a9a <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	7bba      	ldrb	r2, [r7, #14]
 8004a98:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8004a9a:	7abb      	ldrb	r3, [r7, #10]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d10c      	bne.n	8004aba <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8004aa0:	7b7b      	ldrb	r3, [r7, #13]
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	7a59      	ldrb	r1, [r3, #9]
 8004aa8:	7b7b      	ldrb	r3, [r7, #13]
 8004aaa:	7afa      	ldrb	r2, [r7, #11]
 8004aac:	430a      	orrs	r2, r1
 8004aae:	b2d1      	uxtb	r1, r2
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	460a      	mov	r2, r1
 8004ab6:	725a      	strb	r2, [r3, #9]
 8004ab8:	e010      	b.n	8004adc <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8004aba:	7b7b      	ldrb	r3, [r7, #13]
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	4413      	add	r3, r2
 8004ac0:	7a5b      	ldrb	r3, [r3, #9]
 8004ac2:	b25a      	sxtb	r2, r3
 8004ac4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004ac8:	43db      	mvns	r3, r3
 8004aca:	b25b      	sxtb	r3, r3
 8004acc:	4013      	ands	r3, r2
 8004ace:	b25a      	sxtb	r2, r3
 8004ad0:	7b7b      	ldrb	r3, [r7, #13]
 8004ad2:	b2d1      	uxtb	r1, r2
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	460a      	mov	r2, r1
 8004ada:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 8004adc:	7abb      	ldrb	r3, [r7, #10]
 8004ade:	4619      	mov	r1, r3
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f7ff fea7 	bl	8004834 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8004ae6:	7bfb      	ldrb	r3, [r7, #15]
 8004ae8:	3301      	adds	r3, #1
 8004aea:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 8004aec:	7afb      	ldrb	r3, [r7, #11]
 8004aee:	005b      	lsls	r3, r3, #1
 8004af0:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8004af2:	7afb      	ldrb	r3, [r7, #11]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d104      	bne.n	8004b02 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 8004af8:	7b7b      	ldrb	r3, [r7, #13]
 8004afa:	3301      	adds	r3, #1
 8004afc:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8004afe:	2301      	movs	r3, #1
 8004b00:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8004b02:	7b7b      	ldrb	r3, [r7, #13]
 8004b04:	2b07      	cmp	r3, #7
 8004b06:	d98a      	bls.n	8004a1e <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
 8004b0a:	2b40      	cmp	r3, #64	; 0x40
 8004b0c:	d90b      	bls.n	8004b26 <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	7bba      	ldrb	r2, [r7, #14]
 8004b12:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	799b      	ldrb	r3, [r3, #6]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d102      	bne.n	8004b22 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 8004b22:	2301      	movs	r3, #1
 8004b24:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 8004b26:	7b3b      	ldrb	r3, [r7, #12]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d003      	beq.n	8004b34 <OneWire_Search+0x16c>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	7a5b      	ldrb	r3, [r3, #9]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10a      	bne.n	8004b4a <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8004b46:	2300      	movs	r3, #0
 8004b48:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8004b4a:	7b3b      	ldrb	r3, [r7, #12]
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8004b5e:	2155      	movs	r1, #85	; 0x55
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7ff fec3 	bl	80048ec <OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 8004b66:	2300      	movs	r3, #0
 8004b68:	73fb      	strb	r3, [r7, #15]
 8004b6a:	e00a      	b.n	8004b82 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8004b6c:	7bfb      	ldrb	r3, [r7, #15]
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	4413      	add	r3, r2
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	4619      	mov	r1, r3
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f7ff feb8 	bl	80048ec <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8004b7c:	7bfb      	ldrb	r3, [r7, #15]
 8004b7e:	3301      	adds	r3, #1
 8004b80:	73fb      	strb	r3, [r7, #15]
 8004b82:	7bfb      	ldrb	r3, [r7, #15]
 8004b84:	2b07      	cmp	r3, #7
 8004b86:	d9f1      	bls.n	8004b6c <OneWire_SelectWithPointer+0x18>
	}
}
 8004b88:	bf00      	nop
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	73fb      	strb	r3, [r7, #15]
 8004b9e:	e00a      	b.n	8004bb6 <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8004ba0:	7bfa      	ldrb	r2, [r7, #15]
 8004ba2:	7bfb      	ldrb	r3, [r7, #15]
 8004ba4:	6839      	ldr	r1, [r7, #0]
 8004ba6:	440b      	add	r3, r1
 8004ba8:	6879      	ldr	r1, [r7, #4]
 8004baa:	440a      	add	r2, r1
 8004bac:	7a52      	ldrb	r2, [r2, #9]
 8004bae:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8004bb0:	7bfb      	ldrb	r3, [r7, #15]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	73fb      	strb	r3, [r7, #15]
 8004bb6:	7bfb      	ldrb	r3, [r7, #15]
 8004bb8:	2b07      	cmp	r3, #7
 8004bba:	d9f1      	bls.n	8004ba0 <OneWire_GetFullROM+0x10>
	}
}
 8004bbc:	bf00      	nop
 8004bbe:	3714      	adds	r7, #20
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr

08004bc8 <OneWire_CRC8>:

uint8_t OneWire_CRC8(uint8_t *addr, uint8_t len) {
 8004bc8:	b480      	push	{r7}
 8004bca:	b085      	sub	sp, #20
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 8004bd8:	e022      	b.n	8004c20 <OneWire_CRC8+0x58>
		inbyte = *addr++;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	1c5a      	adds	r2, r3, #1
 8004bde:	607a      	str	r2, [r7, #4]
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8004be4:	2308      	movs	r3, #8
 8004be6:	737b      	strb	r3, [r7, #13]
 8004be8:	e017      	b.n	8004c1a <OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8004bea:	7bfa      	ldrb	r2, [r7, #15]
 8004bec:	7bbb      	ldrb	r3, [r7, #14]
 8004bee:	4053      	eors	r3, r2
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
 8004bfa:	085b      	lsrs	r3, r3, #1
 8004bfc:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8004bfe:	7b3b      	ldrb	r3, [r7, #12]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d004      	beq.n	8004c0e <OneWire_CRC8+0x46>
				crc ^= 0x8C;
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
 8004c06:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8004c0a:	43db      	mvns	r3, r3
 8004c0c:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 8004c0e:	7bbb      	ldrb	r3, [r7, #14]
 8004c10:	085b      	lsrs	r3, r3, #1
 8004c12:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8004c14:	7b7b      	ldrb	r3, [r7, #13]
 8004c16:	3b01      	subs	r3, #1
 8004c18:	737b      	strb	r3, [r7, #13]
 8004c1a:	7b7b      	ldrb	r3, [r7, #13]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1e4      	bne.n	8004bea <OneWire_CRC8+0x22>
	while (len--) {
 8004c20:	78fb      	ldrb	r3, [r7, #3]
 8004c22:	1e5a      	subs	r2, r3, #1
 8004c24:	70fa      	strb	r2, [r7, #3]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1d7      	bne.n	8004bda <OneWire_CRC8+0x12>
		}
	}

	/* Return calculated CRC */
	return crc;
 8004c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3714      	adds	r7, #20
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <sdInit>:
static void cliSd(cli_args_t *args);
#endif


bool sdInit(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
  bool ret = false;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	71fb      	strb	r3, [r7, #7]


  hsd.Instance            = SDIO;
 8004c42:	4b1d      	ldr	r3, [pc, #116]	; (8004cb8 <sdInit+0x80>)
 8004c44:	4a1d      	ldr	r2, [pc, #116]	; (8004cbc <sdInit+0x84>)
 8004c46:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge      = SDIO_CLOCK_EDGE_RISING;
 8004c48:	4b1b      	ldr	r3, [pc, #108]	; (8004cb8 <sdInit+0x80>)
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass    = SDIO_CLOCK_BYPASS_DISABLE;
 8004c4e:	4b1a      	ldr	r3, [pc, #104]	; (8004cb8 <sdInit+0x80>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004c54:	4b18      	ldr	r3, [pc, #96]	; (8004cb8 <sdInit+0x80>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide        = SDIO_BUS_WIDE_1B;
 8004c5a:	4b17      	ldr	r3, [pc, #92]	; (8004cb8 <sdInit+0x80>)
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004c60:	4b15      	ldr	r3, [pc, #84]	; (8004cb8 <sdInit+0x80>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv       = SDIO_TRANSFER_CLK_DIV;
 8004c66:	4b14      	ldr	r3, [pc, #80]	; (8004cb8 <sdInit+0x80>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	619a      	str	r2, [r3, #24]


  is_detected = false;
 8004c6c:	4b14      	ldr	r3, [pc, #80]	; (8004cc0 <sdInit+0x88>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
  if (true)//if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
  {
    is_detected = true;
 8004c72:	4b13      	ldr	r3, [pc, #76]	; (8004cc0 <sdInit+0x88>)
 8004c74:	2201      	movs	r2, #1
 8004c76:	701a      	strb	r2, [r3, #0]
  }

  if (is_detected == true)
 8004c78:	4b11      	ldr	r3, [pc, #68]	; (8004cc0 <sdInit+0x88>)
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00f      	beq.n	8004ca0 <sdInit+0x68>
  {
    if (HAL_SD_Init(&hsd) == HAL_OK)
 8004c80:	480d      	ldr	r0, [pc, #52]	; (8004cb8 <sdInit+0x80>)
 8004c82:	f008 fec5 	bl	800da10 <HAL_SD_Init>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d109      	bne.n	8004ca0 <sdInit+0x68>
    {
      if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) == HAL_OK)
 8004c8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c90:	4809      	ldr	r0, [pc, #36]	; (8004cb8 <sdInit+0x80>)
 8004c92:	f009 fc91 	bl	800e5b8 <HAL_SD_ConfigWideBusOperation>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d101      	bne.n	8004ca0 <sdInit+0x68>
      {
        ret = true;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	71fb      	strb	r3, [r7, #7]
      }
    }
  }

  is_init = ret;
 8004ca0:	4a08      	ldr	r2, [pc, #32]	; (8004cc4 <sdInit+0x8c>)
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	7013      	strb	r3, [r2, #0]


#ifdef _USE_HW_CLI
  cliAdd("sd", cliSd);
 8004ca6:	4908      	ldr	r1, [pc, #32]	; (8004cc8 <sdInit+0x90>)
 8004ca8:	4808      	ldr	r0, [pc, #32]	; (8004ccc <sdInit+0x94>)
 8004caa:	f7fd fc6f 	bl	800258c <cliAdd>
#endif

  return ret;
 8004cae:	79fb      	ldrb	r3, [r7, #7]
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3708      	adds	r7, #8
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	2000ac84 	.word	0x2000ac84
 8004cbc:	40012c00 	.word	0x40012c00
 8004cc0:	2000a341 	.word	0x2000a341
 8004cc4:	2000a340 	.word	0x2000a340
 8004cc8:	080051b5 	.word	0x080051b5
 8004ccc:	08015e70 	.word	0x08015e70

08004cd0 <sdIsInit>:

  return ret;
}

bool sdIsInit(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  return is_init;
 8004cd4:	4b03      	ldr	r3, [pc, #12]	; (8004ce4 <sdIsInit+0x14>)
 8004cd6:	781b      	ldrb	r3, [r3, #0]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	2000a340 	.word	0x2000a340

08004ce8 <sdIsDetected>:

bool sdIsDetected(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
 8004cec:	2000      	movs	r0, #0
 8004cee:	f7fe fbcf 	bl	8003490 <gpioPinRead>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <sdIsDetected+0x18>
  {
    is_detected = true;
 8004cf8:	4b05      	ldr	r3, [pc, #20]	; (8004d10 <sdIsDetected+0x28>)
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	701a      	strb	r2, [r3, #0]
 8004cfe:	e002      	b.n	8004d06 <sdIsDetected+0x1e>
  }
  else
  {
    is_detected = false;
 8004d00:	4b03      	ldr	r3, [pc, #12]	; (8004d10 <sdIsDetected+0x28>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	701a      	strb	r2, [r3, #0]
  }

  return is_detected;
 8004d06:	4b02      	ldr	r3, [pc, #8]	; (8004d10 <sdIsDetected+0x28>)
 8004d08:	781b      	ldrb	r3, [r3, #0]
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	2000a341 	.word	0x2000a341

08004d14 <sdGetInfo>:

bool sdGetInfo(sd_info_t *p_info)
{
 8004d14:	b5b0      	push	{r4, r5, r7, lr}
 8004d16:	b08c      	sub	sp, #48	; 0x30
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t *p_sd_info = (sd_info_t *)p_info;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	62bb      	str	r3, [r7, #40]	; 0x28

  HAL_SD_CardInfoTypeDef card_info;


  if (is_init == true)
 8004d26:	4b24      	ldr	r3, [pc, #144]	; (8004db8 <sdGetInfo+0xa4>)
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d03d      	beq.n	8004daa <sdGetInfo+0x96>
  {
    HAL_SD_GetCardInfo(&hsd, &card_info);
 8004d2e:	f107 0308 	add.w	r3, r7, #8
 8004d32:	4619      	mov	r1, r3
 8004d34:	4821      	ldr	r0, [pc, #132]	; (8004dbc <sdGetInfo+0xa8>)
 8004d36:	f009 fc13 	bl	800e560 <HAL_SD_GetCardInfo>

    p_sd_info->card_type          = card_info.CardType;
 8004d3a:	68ba      	ldr	r2, [r7, #8]
 8004d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d3e:	601a      	str	r2, [r3, #0]
    p_sd_info->card_version       = card_info.CardVersion;
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d44:	605a      	str	r2, [r3, #4]
    p_sd_info->card_class         = card_info.Class;
 8004d46:	693a      	ldr	r2, [r7, #16]
 8004d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d4a:	609a      	str	r2, [r3, #8]
    p_sd_info->rel_card_Add       = card_info.RelCardAdd;
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d50:	60da      	str	r2, [r3, #12]
    p_sd_info->block_numbers      = card_info.BlockNbr;
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d56:	611a      	str	r2, [r3, #16]
    p_sd_info->block_size         = card_info.BlockSize;
 8004d58:	69fa      	ldr	r2, [r7, #28]
 8004d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5c:	615a      	str	r2, [r3, #20]
    p_sd_info->log_block_numbers  = card_info.LogBlockNbr;
 8004d5e:	6a3a      	ldr	r2, [r7, #32]
 8004d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d62:	619a      	str	r2, [r3, #24]
    p_sd_info->log_block_size     = card_info.LogBlockSize;
 8004d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d68:	61da      	str	r2, [r3, #28]
    p_sd_info->card_size          =  (uint32_t)((uint64_t)p_sd_info->block_numbers * (uint64_t)p_sd_info->block_size / (uint64_t)1024 / (uint64_t)1024);
 8004d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	4619      	mov	r1, r3
 8004d70:	f04f 0200 	mov.w	r2, #0
 8004d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d76:	695b      	ldr	r3, [r3, #20]
 8004d78:	f04f 0400 	mov.w	r4, #0
 8004d7c:	fb03 f502 	mul.w	r5, r3, r2
 8004d80:	fb01 f004 	mul.w	r0, r1, r4
 8004d84:	4428      	add	r0, r5
 8004d86:	fba1 3403 	umull	r3, r4, r1, r3
 8004d8a:	1902      	adds	r2, r0, r4
 8004d8c:	4614      	mov	r4, r2
 8004d8e:	f04f 0100 	mov.w	r1, #0
 8004d92:	f04f 0200 	mov.w	r2, #0
 8004d96:	0d19      	lsrs	r1, r3, #20
 8004d98:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
 8004d9c:	0d22      	lsrs	r2, r4, #20
 8004d9e:	460a      	mov	r2, r1
 8004da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da2:	621a      	str	r2, [r3, #32]
    ret = true;
 8004da4:	2301      	movs	r3, #1
 8004da6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return ret;
 8004daa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3730      	adds	r7, #48	; 0x30
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bdb0      	pop	{r4, r5, r7, pc}
 8004db6:	bf00      	nop
 8004db8:	2000a340 	.word	0x2000a340
 8004dbc:	2000ac84 	.word	0x2000ac84

08004dc0 <sdIsBusy>:

bool sdIsBusy(void)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
  bool is_busy;


  if (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER )
 8004dc6:	4808      	ldr	r0, [pc, #32]	; (8004de8 <sdIsBusy+0x28>)
 8004dc8:	f009 fc72 	bl	800e6b0 <HAL_SD_GetCardState>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b04      	cmp	r3, #4
 8004dd0:	d102      	bne.n	8004dd8 <sdIsBusy+0x18>
  {
    is_busy = false;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	71fb      	strb	r3, [r7, #7]
 8004dd6:	e001      	b.n	8004ddc <sdIsBusy+0x1c>
  }
  else
  {
    is_busy = true;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	71fb      	strb	r3, [r7, #7]
  }

  return is_busy;
 8004ddc:	79fb      	ldrb	r3, [r7, #7]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3708      	adds	r7, #8
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	2000ac84 	.word	0x2000ac84

08004dec <sdIsReady>:

bool sdIsReady(uint32_t timeout)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t pre_time;

  pre_time = millis();
 8004df4:	f7fc fa4d 	bl	8001292 <millis>
 8004df8:	60f8      	str	r0, [r7, #12]

  while(millis() - pre_time < timeout)
 8004dfa:	e009      	b.n	8004e10 <sdIsReady+0x24>
  {
    if (sdIsBusy() == false)
 8004dfc:	f7ff ffe0 	bl	8004dc0 <sdIsBusy>
 8004e00:	4603      	mov	r3, r0
 8004e02:	f083 0301 	eor.w	r3, r3, #1
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d001      	beq.n	8004e10 <sdIsReady+0x24>
    {
      return true;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e008      	b.n	8004e22 <sdIsReady+0x36>
  while(millis() - pre_time < timeout)
 8004e10:	f7fc fa3f 	bl	8001292 <millis>
 8004e14:	4602      	mov	r2, r0
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d8ed      	bhi.n	8004dfc <sdIsReady+0x10>
    }
  }

  return false;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
	...

08004e2c <sdReadBlocks>:

bool sdReadBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b086      	sub	sp, #24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
 8004e38:	603b      	str	r3, [r7, #0]
  bool ret = false;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_rx_done = false;
 8004e3e:	4b1e      	ldr	r3, [pc, #120]	; (8004eb8 <sdReadBlocks+0x8c>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	68b9      	ldr	r1, [r7, #8]
 8004e4a:	481c      	ldr	r0, [pc, #112]	; (8004ebc <sdReadBlocks+0x90>)
 8004e4c:	f008 fe70 	bl	800db30 <HAL_SD_ReadBlocks_DMA>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d12a      	bne.n	8004eac <sdReadBlocks+0x80>
  {

    pre_time = millis();
 8004e56:	f7fc fa1c 	bl	8001292 <millis>
 8004e5a:	6138      	str	r0, [r7, #16]
    while(is_rx_done == false)
 8004e5c:	e007      	b.n	8004e6e <sdReadBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 8004e5e:	f7fc fa18 	bl	8001292 <millis>
 8004e62:	4602      	mov	r2, r0
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d908      	bls.n	8004e80 <sdReadBlocks+0x54>
    while(is_rx_done == false)
 8004e6e:	4b12      	ldr	r3, [pc, #72]	; (8004eb8 <sdReadBlocks+0x8c>)
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	f083 0301 	eor.w	r3, r3, #1
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1ef      	bne.n	8004e5e <sdReadBlocks+0x32>
 8004e7e:	e00d      	b.n	8004e9c <sdReadBlocks+0x70>
      {
        break;
 8004e80:	bf00      	nop
      }
    }
    while(sdIsBusy() == true)
 8004e82:	e00b      	b.n	8004e9c <sdReadBlocks+0x70>
    {
      if (millis()-pre_time >= timeout_ms)
 8004e84:	f7fc fa05 	bl	8001292 <millis>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d803      	bhi.n	8004e9c <sdReadBlocks+0x70>
      {
        is_rx_done = false;
 8004e94:	4b08      	ldr	r3, [pc, #32]	; (8004eb8 <sdReadBlocks+0x8c>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	701a      	strb	r2, [r3, #0]
        break;
 8004e9a:	e004      	b.n	8004ea6 <sdReadBlocks+0x7a>
    while(sdIsBusy() == true)
 8004e9c:	f7ff ff90 	bl	8004dc0 <sdIsBusy>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1ee      	bne.n	8004e84 <sdReadBlocks+0x58>
      }
    }
    ret = is_rx_done;
 8004ea6:	4b04      	ldr	r3, [pc, #16]	; (8004eb8 <sdReadBlocks+0x8c>)
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8004eac:	7dfb      	ldrb	r3, [r7, #23]
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3718      	adds	r7, #24
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	2000a342 	.word	0x2000a342
 8004ebc:	2000ac84 	.word	0x2000ac84

08004ec0 <sdWriteBlocks>:

bool sdWriteBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
 8004ecc:	603b      	str	r3, [r7, #0]
  bool ret = false;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_tx_done = false;
 8004ed2:	4b1f      	ldr	r3, [pc, #124]	; (8004f50 <sdWriteBlocks+0x90>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	68b9      	ldr	r1, [r7, #8]
 8004ede:	481d      	ldr	r0, [pc, #116]	; (8004f54 <sdWriteBlocks+0x94>)
 8004ee0:	f008 ff10 	bl	800dd04 <HAL_SD_WriteBlocks_DMA>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d12d      	bne.n	8004f46 <sdWriteBlocks+0x86>
  {
    pre_time = millis();
 8004eea:	f7fc f9d2 	bl	8001292 <millis>
 8004eee:	6138      	str	r0, [r7, #16]
    while(is_tx_done == false)
 8004ef0:	e007      	b.n	8004f02 <sdWriteBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 8004ef2:	f7fc f9ce 	bl	8001292 <millis>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	683a      	ldr	r2, [r7, #0]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d908      	bls.n	8004f14 <sdWriteBlocks+0x54>
    while(is_tx_done == false)
 8004f02:	4b13      	ldr	r3, [pc, #76]	; (8004f50 <sdWriteBlocks+0x90>)
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	f083 0301 	eor.w	r3, r3, #1
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1ef      	bne.n	8004ef2 <sdWriteBlocks+0x32>
 8004f12:	e000      	b.n	8004f16 <sdWriteBlocks+0x56>
      {
        break;
 8004f14:	bf00      	nop
      }
    }
    pre_time = millis();
 8004f16:	f7fc f9bc 	bl	8001292 <millis>
 8004f1a:	6138      	str	r0, [r7, #16]
    while(sdIsBusy() == true)
 8004f1c:	e00b      	b.n	8004f36 <sdWriteBlocks+0x76>
    {
      if (millis()-pre_time >= timeout_ms)
 8004f1e:	f7fc f9b8 	bl	8001292 <millis>
 8004f22:	4602      	mov	r2, r0
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d803      	bhi.n	8004f36 <sdWriteBlocks+0x76>
      {
        is_tx_done = false;
 8004f2e:	4b08      	ldr	r3, [pc, #32]	; (8004f50 <sdWriteBlocks+0x90>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	701a      	strb	r2, [r3, #0]
        break;
 8004f34:	e004      	b.n	8004f40 <sdWriteBlocks+0x80>
    while(sdIsBusy() == true)
 8004f36:	f7ff ff43 	bl	8004dc0 <sdIsBusy>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1ee      	bne.n	8004f1e <sdWriteBlocks+0x5e>
      }
    }
    ret = is_tx_done;
 8004f40:	4b03      	ldr	r3, [pc, #12]	; (8004f50 <sdWriteBlocks+0x90>)
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8004f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3718      	adds	r7, #24
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	2000a343 	.word	0x2000a343
 8004f54:	2000ac84 	.word	0x2000ac84

08004f58 <HAL_SD_RxCpltCallback>:




void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  is_rx_done = true;
 8004f60:	4b04      	ldr	r3, [pc, #16]	; (8004f74 <HAL_SD_RxCpltCallback+0x1c>)
 8004f62:	2201      	movs	r2, #1
 8004f64:	701a      	strb	r2, [r3, #0]
}
 8004f66:	bf00      	nop
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	2000a342 	.word	0x2000a342

08004f78 <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  is_tx_done = true;
 8004f80:	4b04      	ldr	r3, [pc, #16]	; (8004f94 <HAL_SD_TxCpltCallback+0x1c>)
 8004f82:	2201      	movs	r2, #1
 8004f84:	701a      	strb	r2, [r3, #0]
}
 8004f86:	bf00      	nop
 8004f88:	370c      	adds	r7, #12
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	2000a343 	.word	0x2000a343

08004f98 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b08c      	sub	sp, #48	; 0x30
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fa0:	f107 031c 	add.w	r3, r7, #28
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	601a      	str	r2, [r3, #0]
 8004fa8:	605a      	str	r2, [r3, #4]
 8004faa:	609a      	str	r2, [r3, #8]
 8004fac:	60da      	str	r2, [r3, #12]
 8004fae:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a77      	ldr	r2, [pc, #476]	; (8005194 <HAL_SD_MspInit+0x1fc>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	f040 80e8 	bne.w	800518c <HAL_SD_MspInit+0x1f4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	61bb      	str	r3, [r7, #24]
 8004fc0:	4b75      	ldr	r3, [pc, #468]	; (8005198 <HAL_SD_MspInit+0x200>)
 8004fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc4:	4a74      	ldr	r2, [pc, #464]	; (8005198 <HAL_SD_MspInit+0x200>)
 8004fc6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004fca:	6313      	str	r3, [r2, #48]	; 0x30
 8004fcc:	4b72      	ldr	r3, [pc, #456]	; (8005198 <HAL_SD_MspInit+0x200>)
 8004fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fd4:	61bb      	str	r3, [r7, #24]
 8004fd6:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8004fd8:	2300      	movs	r3, #0
 8004fda:	617b      	str	r3, [r7, #20]
 8004fdc:	4b6e      	ldr	r3, [pc, #440]	; (8005198 <HAL_SD_MspInit+0x200>)
 8004fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe0:	4a6d      	ldr	r2, [pc, #436]	; (8005198 <HAL_SD_MspInit+0x200>)
 8004fe2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004fe6:	6453      	str	r3, [r2, #68]	; 0x44
 8004fe8:	4b6b      	ldr	r3, [pc, #428]	; (8005198 <HAL_SD_MspInit+0x200>)
 8004fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ff0:	617b      	str	r3, [r7, #20]
 8004ff2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	613b      	str	r3, [r7, #16]
 8004ff8:	4b67      	ldr	r3, [pc, #412]	; (8005198 <HAL_SD_MspInit+0x200>)
 8004ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffc:	4a66      	ldr	r2, [pc, #408]	; (8005198 <HAL_SD_MspInit+0x200>)
 8004ffe:	f043 0301 	orr.w	r3, r3, #1
 8005002:	6313      	str	r3, [r2, #48]	; 0x30
 8005004:	4b64      	ldr	r3, [pc, #400]	; (8005198 <HAL_SD_MspInit+0x200>)
 8005006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005008:	f003 0301 	and.w	r3, r3, #1
 800500c:	613b      	str	r3, [r7, #16]
 800500e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005010:	2300      	movs	r3, #0
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	4b60      	ldr	r3, [pc, #384]	; (8005198 <HAL_SD_MspInit+0x200>)
 8005016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005018:	4a5f      	ldr	r2, [pc, #380]	; (8005198 <HAL_SD_MspInit+0x200>)
 800501a:	f043 0302 	orr.w	r3, r3, #2
 800501e:	6313      	str	r3, [r2, #48]	; 0x30
 8005020:	4b5d      	ldr	r3, [pc, #372]	; (8005198 <HAL_SD_MspInit+0x200>)
 8005022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005024:	f003 0302 	and.w	r3, r3, #2
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 800502c:	f44f 7350 	mov.w	r3, #832	; 0x340
 8005030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005032:	2302      	movs	r3, #2
 8005034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005036:	2300      	movs	r3, #0
 8005038:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800503a:	2301      	movs	r3, #1
 800503c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800503e:	230c      	movs	r3, #12
 8005040:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005042:	f107 031c 	add.w	r3, r7, #28
 8005046:	4619      	mov	r1, r3
 8005048:	4854      	ldr	r0, [pc, #336]	; (800519c <HAL_SD_MspInit+0x204>)
 800504a:	f007 fdf5 	bl	800cc38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 800504e:	f248 03a0 	movw	r3, #32928	; 0x80a0
 8005052:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005054:	2302      	movs	r3, #2
 8005056:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005058:	2300      	movs	r3, #0
 800505a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800505c:	2301      	movs	r3, #1
 800505e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005060:	230c      	movs	r3, #12
 8005062:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005064:	f107 031c 	add.w	r3, r7, #28
 8005068:	4619      	mov	r1, r3
 800506a:	484d      	ldr	r0, [pc, #308]	; (80051a0 <HAL_SD_MspInit+0x208>)
 800506c:	f007 fde4 	bl	800cc38 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8005070:	4b4c      	ldr	r3, [pc, #304]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 8005072:	4a4d      	ldr	r2, [pc, #308]	; (80051a8 <HAL_SD_MspInit+0x210>)
 8005074:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8005076:	4b4b      	ldr	r3, [pc, #300]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 8005078:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800507c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800507e:	4b49      	ldr	r3, [pc, #292]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 8005080:	2200      	movs	r2, #0
 8005082:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005084:	4b47      	ldr	r3, [pc, #284]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 8005086:	2200      	movs	r2, #0
 8005088:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800508a:	4b46      	ldr	r3, [pc, #280]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 800508c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005090:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005092:	4b44      	ldr	r3, [pc, #272]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 8005094:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005098:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800509a:	4b42      	ldr	r3, [pc, #264]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 800509c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80050a0:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80050a2:	4b40      	ldr	r3, [pc, #256]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 80050a4:	2220      	movs	r2, #32
 80050a6:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80050a8:	4b3e      	ldr	r3, [pc, #248]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80050ae:	4b3d      	ldr	r3, [pc, #244]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 80050b0:	2204      	movs	r2, #4
 80050b2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80050b4:	4b3b      	ldr	r3, [pc, #236]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 80050b6:	2203      	movs	r2, #3
 80050b8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80050ba:	4b3a      	ldr	r3, [pc, #232]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 80050bc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80050c0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80050c2:	4b38      	ldr	r3, [pc, #224]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 80050c4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80050c8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80050ca:	4836      	ldr	r0, [pc, #216]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 80050cc:	f007 f9ba 	bl	800c444 <HAL_DMA_Init>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <HAL_SD_MspInit+0x142>
    {
      Error_Handler();
 80050d6:	f7fc f94b 	bl	8001370 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a31      	ldr	r2, [pc, #196]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 80050de:	641a      	str	r2, [r3, #64]	; 0x40
 80050e0:	4a30      	ldr	r2, [pc, #192]	; (80051a4 <HAL_SD_MspInit+0x20c>)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 80050e6:	4b31      	ldr	r3, [pc, #196]	; (80051ac <HAL_SD_MspInit+0x214>)
 80050e8:	4a31      	ldr	r2, [pc, #196]	; (80051b0 <HAL_SD_MspInit+0x218>)
 80050ea:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80050ec:	4b2f      	ldr	r3, [pc, #188]	; (80051ac <HAL_SD_MspInit+0x214>)
 80050ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80050f2:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80050f4:	4b2d      	ldr	r3, [pc, #180]	; (80051ac <HAL_SD_MspInit+0x214>)
 80050f6:	2240      	movs	r2, #64	; 0x40
 80050f8:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80050fa:	4b2c      	ldr	r3, [pc, #176]	; (80051ac <HAL_SD_MspInit+0x214>)
 80050fc:	2200      	movs	r2, #0
 80050fe:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005100:	4b2a      	ldr	r3, [pc, #168]	; (80051ac <HAL_SD_MspInit+0x214>)
 8005102:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005106:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005108:	4b28      	ldr	r3, [pc, #160]	; (80051ac <HAL_SD_MspInit+0x214>)
 800510a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800510e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005110:	4b26      	ldr	r3, [pc, #152]	; (80051ac <HAL_SD_MspInit+0x214>)
 8005112:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005116:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8005118:	4b24      	ldr	r3, [pc, #144]	; (80051ac <HAL_SD_MspInit+0x214>)
 800511a:	2220      	movs	r2, #32
 800511c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800511e:	4b23      	ldr	r3, [pc, #140]	; (80051ac <HAL_SD_MspInit+0x214>)
 8005120:	2200      	movs	r2, #0
 8005122:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005124:	4b21      	ldr	r3, [pc, #132]	; (80051ac <HAL_SD_MspInit+0x214>)
 8005126:	2204      	movs	r2, #4
 8005128:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800512a:	4b20      	ldr	r3, [pc, #128]	; (80051ac <HAL_SD_MspInit+0x214>)
 800512c:	2203      	movs	r2, #3
 800512e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005130:	4b1e      	ldr	r3, [pc, #120]	; (80051ac <HAL_SD_MspInit+0x214>)
 8005132:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005136:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005138:	4b1c      	ldr	r3, [pc, #112]	; (80051ac <HAL_SD_MspInit+0x214>)
 800513a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800513e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8005140:	481a      	ldr	r0, [pc, #104]	; (80051ac <HAL_SD_MspInit+0x214>)
 8005142:	f007 f97f 	bl	800c444 <HAL_DMA_Init>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <HAL_SD_MspInit+0x1b8>
    {
      Error_Handler();
 800514c:	f7fc f910 	bl	8001370 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a16      	ldr	r2, [pc, #88]	; (80051ac <HAL_SD_MspInit+0x214>)
 8005154:	63da      	str	r2, [r3, #60]	; 0x3c
 8005156:	4a15      	ldr	r2, [pc, #84]	; (80051ac <HAL_SD_MspInit+0x214>)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 3, 0);
 800515c:	2200      	movs	r2, #0
 800515e:	2103      	movs	r1, #3
 8005160:	2031      	movs	r0, #49	; 0x31
 8005162:	f007 f92a 	bl	800c3ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8005166:	2031      	movs	r0, #49	; 0x31
 8005168:	f007 f943 	bl	800c3f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

    /* DMA interrupt init */
    /* DMA2_Stream3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 800516c:	2200      	movs	r2, #0
 800516e:	2103      	movs	r1, #3
 8005170:	203b      	movs	r0, #59	; 0x3b
 8005172:	f007 f922 	bl	800c3ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8005176:	203b      	movs	r0, #59	; 0x3b
 8005178:	f007 f93b 	bl	800c3f2 <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream6_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 800517c:	2200      	movs	r2, #0
 800517e:	2103      	movs	r1, #3
 8005180:	2045      	movs	r0, #69	; 0x45
 8005182:	f007 f91a 	bl	800c3ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8005186:	2045      	movs	r0, #69	; 0x45
 8005188:	f007 f933 	bl	800c3f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 800518c:	bf00      	nop
 800518e:	3730      	adds	r7, #48	; 0x30
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	40012c00 	.word	0x40012c00
 8005198:	40023800 	.word	0x40023800
 800519c:	40020000 	.word	0x40020000
 80051a0:	40020400 	.word	0x40020400
 80051a4:	2000abc4 	.word	0x2000abc4
 80051a8:	400264a0 	.word	0x400264a0
 80051ac:	2000ac24 	.word	0x2000ac24
 80051b0:	40026458 	.word	0x40026458

080051b4 <cliSd>:



#ifdef _USE_HW_CLI
void cliSd(cli_args_t *args)
{
 80051b4:	b590      	push	{r4, r7, lr}
 80051b6:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	1d3b      	adds	r3, r7, #4
 80051be:	6018      	str	r0, [r3, #0]
  bool ret = false;
 80051c0:	2300      	movs	r3, #0
 80051c2:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217


  if (args->argc == 1 && args->isStr(0, "info") == true)
 80051c6:	1d3b      	adds	r3, r7, #4
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	881b      	ldrh	r3, [r3, #0]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d179      	bne.n	80052c4 <cliSd+0x110>
 80051d0:	1d3b      	adds	r3, r7, #4
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	4968      	ldr	r1, [pc, #416]	; (8005378 <cliSd+0x1c4>)
 80051d8:	2000      	movs	r0, #0
 80051da:	4798      	blx	r3
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d070      	beq.n	80052c4 <cliSd+0x110>
  {
    sd_info_t sd_info;

    cliPrintf("sd init      : %d\n", is_init);
 80051e2:	4b66      	ldr	r3, [pc, #408]	; (800537c <cliSd+0x1c8>)
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	4619      	mov	r1, r3
 80051e8:	4865      	ldr	r0, [pc, #404]	; (8005380 <cliSd+0x1cc>)
 80051ea:	f7fd f8bf 	bl	800236c <cliPrintf>
    cliPrintf("sd connected : %d\n", is_detected);
 80051ee:	4b65      	ldr	r3, [pc, #404]	; (8005384 <cliSd+0x1d0>)
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	4619      	mov	r1, r3
 80051f4:	4864      	ldr	r0, [pc, #400]	; (8005388 <cliSd+0x1d4>)
 80051f6:	f7fd f8b9 	bl	800236c <cliPrintf>

    if (is_init == true)
 80051fa:	4b60      	ldr	r3, [pc, #384]	; (800537c <cliSd+0x1c8>)
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d05d      	beq.n	80052be <cliSd+0x10a>
    {
      if (sdGetInfo(&sd_info) == true)
 8005202:	f107 030c 	add.w	r3, r7, #12
 8005206:	4618      	mov	r0, r3
 8005208:	f7ff fd84 	bl	8004d14 <sdGetInfo>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d055      	beq.n	80052be <cliSd+0x10a>
      {
        cliPrintf("   card_type            : %d\n", sd_info.card_type);
 8005212:	f107 030c 	add.w	r3, r7, #12
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4619      	mov	r1, r3
 800521a:	485c      	ldr	r0, [pc, #368]	; (800538c <cliSd+0x1d8>)
 800521c:	f7fd f8a6 	bl	800236c <cliPrintf>
        cliPrintf("   card_version         : %d\n", sd_info.card_version);
 8005220:	f107 030c 	add.w	r3, r7, #12
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	4619      	mov	r1, r3
 8005228:	4859      	ldr	r0, [pc, #356]	; (8005390 <cliSd+0x1dc>)
 800522a:	f7fd f89f 	bl	800236c <cliPrintf>
        cliPrintf("   card_class           : %d\n", sd_info.card_class);
 800522e:	f107 030c 	add.w	r3, r7, #12
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	4619      	mov	r1, r3
 8005236:	4857      	ldr	r0, [pc, #348]	; (8005394 <cliSd+0x1e0>)
 8005238:	f7fd f898 	bl	800236c <cliPrintf>
        cliPrintf("   rel_card_Add         : %d\n", sd_info.rel_card_Add);
 800523c:	f107 030c 	add.w	r3, r7, #12
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	4619      	mov	r1, r3
 8005244:	4854      	ldr	r0, [pc, #336]	; (8005398 <cliSd+0x1e4>)
 8005246:	f7fd f891 	bl	800236c <cliPrintf>
        cliPrintf("   block_numbers        : %d\n", sd_info.block_numbers);
 800524a:	f107 030c 	add.w	r3, r7, #12
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	4619      	mov	r1, r3
 8005252:	4852      	ldr	r0, [pc, #328]	; (800539c <cliSd+0x1e8>)
 8005254:	f7fd f88a 	bl	800236c <cliPrintf>
        cliPrintf("   block_size           : %d\n", sd_info.block_size);
 8005258:	f107 030c 	add.w	r3, r7, #12
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	4619      	mov	r1, r3
 8005260:	484f      	ldr	r0, [pc, #316]	; (80053a0 <cliSd+0x1ec>)
 8005262:	f7fd f883 	bl	800236c <cliPrintf>
        cliPrintf("   log_block_numbers    : %d\n", sd_info.log_block_numbers);
 8005266:	f107 030c 	add.w	r3, r7, #12
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	4619      	mov	r1, r3
 800526e:	484d      	ldr	r0, [pc, #308]	; (80053a4 <cliSd+0x1f0>)
 8005270:	f7fd f87c 	bl	800236c <cliPrintf>
        cliPrintf("   log_block_size       : %d\n", sd_info.log_block_size);
 8005274:	f107 030c 	add.w	r3, r7, #12
 8005278:	69db      	ldr	r3, [r3, #28]
 800527a:	4619      	mov	r1, r3
 800527c:	484a      	ldr	r0, [pc, #296]	; (80053a8 <cliSd+0x1f4>)
 800527e:	f7fd f875 	bl	800236c <cliPrintf>
        cliPrintf("   card_size            : %d MB, %d.%d GB\n", sd_info.card_size, sd_info.card_size/1024, ((sd_info.card_size * 10)/1024) % 10);
 8005282:	f107 030c 	add.w	r3, r7, #12
 8005286:	6a18      	ldr	r0, [r3, #32]
 8005288:	f107 030c 	add.w	r3, r7, #12
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	0a9c      	lsrs	r4, r3, #10
 8005290:	f107 030c 	add.w	r3, r7, #12
 8005294:	6a1a      	ldr	r2, [r3, #32]
 8005296:	4613      	mov	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4413      	add	r3, r2
 800529c:	005b      	lsls	r3, r3, #1
 800529e:	0a99      	lsrs	r1, r3, #10
 80052a0:	4b42      	ldr	r3, [pc, #264]	; (80053ac <cliSd+0x1f8>)
 80052a2:	fba3 2301 	umull	r2, r3, r3, r1
 80052a6:	08da      	lsrs	r2, r3, #3
 80052a8:	4613      	mov	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4413      	add	r3, r2
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	1aca      	subs	r2, r1, r3
 80052b2:	4613      	mov	r3, r2
 80052b4:	4622      	mov	r2, r4
 80052b6:	4601      	mov	r1, r0
 80052b8:	483d      	ldr	r0, [pc, #244]	; (80053b0 <cliSd+0x1fc>)
 80052ba:	f7fd f857 	bl	800236c <cliPrintf>
      }
    }
    ret = true;
 80052be:	2301      	movs	r3, #1
 80052c0:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 80052c4:	1d3b      	adds	r3, r7, #4
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	881b      	ldrh	r3, [r3, #0]
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d13e      	bne.n	800534c <cliSd+0x198>
 80052ce:	1d3b      	adds	r3, r7, #4
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	4937      	ldr	r1, [pc, #220]	; (80053b4 <cliSd+0x200>)
 80052d6:	2000      	movs	r0, #0
 80052d8:	4798      	blx	r3
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d035      	beq.n	800534c <cliSd+0x198>
  {
    uint32_t number;
    uint32_t buf[512/4];

    number = args->getData(1);
 80052e0:	1d3b      	adds	r3, r7, #4
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	2001      	movs	r0, #1
 80052e8:	4798      	blx	r3
 80052ea:	4603      	mov	r3, r0
 80052ec:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c

    if (sdReadBlocks(number, (uint8_t *)buf, 1, 100) == true)
 80052f0:	f107 010c 	add.w	r1, r7, #12
 80052f4:	2364      	movs	r3, #100	; 0x64
 80052f6:	2201      	movs	r2, #1
 80052f8:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 80052fc:	f7ff fd96 	bl	8004e2c <sdReadBlocks>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d01c      	beq.n	8005340 <cliSd+0x18c>
    {
      for (int i=0; i<512/4; i++)
 8005306:	2300      	movs	r3, #0
 8005308:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 800530c:	e013      	b.n	8005336 <cliSd+0x182>
      {
        cliPrintf("%d:%04d : 0x%08X\n", number, i*4, buf[i]);
 800530e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005312:	0099      	lsls	r1, r3, #2
 8005314:	f107 030c 	add.w	r3, r7, #12
 8005318:	f8d7 2210 	ldr.w	r2, [r7, #528]	; 0x210
 800531c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005320:	460a      	mov	r2, r1
 8005322:	f8d7 120c 	ldr.w	r1, [r7, #524]	; 0x20c
 8005326:	4824      	ldr	r0, [pc, #144]	; (80053b8 <cliSd+0x204>)
 8005328:	f7fd f820 	bl	800236c <cliPrintf>
      for (int i=0; i<512/4; i++)
 800532c:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005330:	3301      	adds	r3, #1
 8005332:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8005336:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800533a:	2b7f      	cmp	r3, #127	; 0x7f
 800533c:	dde7      	ble.n	800530e <cliSd+0x15a>
 800533e:	e002      	b.n	8005346 <cliSd+0x192>
      }
    }
    else
    {
      cliPrintf("sdRead Fail\n");
 8005340:	481e      	ldr	r0, [pc, #120]	; (80053bc <cliSd+0x208>)
 8005342:	f7fd f813 	bl	800236c <cliPrintf>
    }

    ret = true;
 8005346:	2301      	movs	r3, #1
 8005348:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
  }

  if (ret != true)
 800534c:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 8005350:	f083 0301 	eor.w	r3, r3, #1
 8005354:	b2db      	uxtb	r3, r3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d009      	beq.n	800536e <cliSd+0x1ba>
  {
    cliPrintf("sd info\n");
 800535a:	4819      	ldr	r0, [pc, #100]	; (80053c0 <cliSd+0x20c>)
 800535c:	f7fd f806 	bl	800236c <cliPrintf>

    if (is_init == true)
 8005360:	4b06      	ldr	r3, [pc, #24]	; (800537c <cliSd+0x1c8>)
 8005362:	781b      	ldrb	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d002      	beq.n	800536e <cliSd+0x1ba>
    {
      cliPrintf("sd read block_number\n");
 8005368:	4816      	ldr	r0, [pc, #88]	; (80053c4 <cliSd+0x210>)
 800536a:	f7fc ffff 	bl	800236c <cliPrintf>
    }
  }
}
 800536e:	bf00      	nop
 8005370:	f507 7707 	add.w	r7, r7, #540	; 0x21c
 8005374:	46bd      	mov	sp, r7
 8005376:	bd90      	pop	{r4, r7, pc}
 8005378:	08015e74 	.word	0x08015e74
 800537c:	2000a340 	.word	0x2000a340
 8005380:	08015e7c 	.word	0x08015e7c
 8005384:	2000a341 	.word	0x2000a341
 8005388:	08015e90 	.word	0x08015e90
 800538c:	08015ea4 	.word	0x08015ea4
 8005390:	08015ec4 	.word	0x08015ec4
 8005394:	08015ee4 	.word	0x08015ee4
 8005398:	08015f04 	.word	0x08015f04
 800539c:	08015f24 	.word	0x08015f24
 80053a0:	08015f44 	.word	0x08015f44
 80053a4:	08015f64 	.word	0x08015f64
 80053a8:	08015f84 	.word	0x08015f84
 80053ac:	cccccccd 	.word	0xcccccccd
 80053b0:	08015fa4 	.word	0x08015fa4
 80053b4:	08015fd0 	.word	0x08015fd0
 80053b8:	08015fd8 	.word	0x08015fd8
 80053bc:	08015fec 	.word	0x08015fec
 80053c0:	08015ffc 	.word	0x08015ffc
 80053c4:	08016008 	.word	0x08016008

080053c8 <DWT_Delay_us>:
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80053d0:	4b0c      	ldr	r3, [pc, #48]	; (8005404 <DWT_Delay_us+0x3c>)
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	60fb      	str	r3, [r7, #12]
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80053d6:	f008 fae7 	bl	800d9a8 <HAL_RCC_GetHCLKFreq>
 80053da:	4602      	mov	r2, r0
 80053dc:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <DWT_Delay_us+0x40>)
 80053de:	fba3 2302 	umull	r2, r3, r3, r2
 80053e2:	0c9b      	lsrs	r3, r3, #18
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	fb02 f303 	mul.w	r3, r2, r3
 80053ea:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 80053ec:	bf00      	nop
 80053ee:	4b05      	ldr	r3, [pc, #20]	; (8005404 <DWT_Delay_us+0x3c>)
 80053f0:	685a      	ldr	r2, [r3, #4]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	1ad2      	subs	r2, r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d3f8      	bcc.n	80053ee <DWT_Delay_us+0x26>
}
 80053fc:	bf00      	nop
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	e0001000 	.word	0xe0001000
 8005408:	431bde83 	.word	0x431bde83

0800540c <sonarInit>:
    {
        {0, 0, 0, 0, 0, 0, 0, 0}
    };

bool sonarInit(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b08c      	sub	sp, #48	; 0x30
 8005410:	af00      	add	r7, sp, #0
	bool ret = false;
 8005412:	2300      	movs	r3, #0
 8005414:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005418:	f107 031c 	add.w	r3, r7, #28
 800541c:	2200      	movs	r2, #0
 800541e:	601a      	str	r2, [r3, #0]
 8005420:	605a      	str	r2, [r3, #4]
 8005422:	609a      	str	r2, [r3, #8]
 8005424:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005426:	f107 0314 	add.w	r3, r7, #20
 800542a:	2200      	movs	r2, #0
 800542c:	601a      	str	r2, [r3, #0]
 800542e:	605a      	str	r2, [r3, #4]
	  TIM_IC_InitTypeDef sConfigIC = {0};
 8005430:	1d3b      	adds	r3, r7, #4
 8005432:	2200      	movs	r2, #0
 8005434:	601a      	str	r2, [r3, #0]
 8005436:	605a      	str	r2, [r3, #4]
 8005438:	609a      	str	r2, [r3, #8]
 800543a:	60da      	str	r2, [r3, #12]

	  htim3.Instance = TIM3;
 800543c:	4b2e      	ldr	r3, [pc, #184]	; (80054f8 <sonarInit+0xec>)
 800543e:	4a2f      	ldr	r2, [pc, #188]	; (80054fc <sonarInit+0xf0>)
 8005440:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 96-1;
 8005442:	4b2d      	ldr	r3, [pc, #180]	; (80054f8 <sonarInit+0xec>)
 8005444:	225f      	movs	r2, #95	; 0x5f
 8005446:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005448:	4b2b      	ldr	r3, [pc, #172]	; (80054f8 <sonarInit+0xec>)
 800544a:	2200      	movs	r2, #0
 800544c:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 65535;
 800544e:	4b2a      	ldr	r3, [pc, #168]	; (80054f8 <sonarInit+0xec>)
 8005450:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005454:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005456:	4b28      	ldr	r3, [pc, #160]	; (80054f8 <sonarInit+0xec>)
 8005458:	2200      	movs	r2, #0
 800545a:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800545c:	4b26      	ldr	r3, [pc, #152]	; (80054f8 <sonarInit+0xec>)
 800545e:	2200      	movs	r2, #0
 8005460:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005462:	4825      	ldr	r0, [pc, #148]	; (80054f8 <sonarInit+0xec>)
 8005464:	f00a fb04 	bl	800fa70 <HAL_TIM_Base_Init>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <sonarInit+0x66>
	  {
	    Error_Handler();
 800546e:	f7fb ff7f 	bl	8001370 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005472:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005476:	61fb      	str	r3, [r7, #28]
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005478:	f107 031c 	add.w	r3, r7, #28
 800547c:	4619      	mov	r1, r3
 800547e:	481e      	ldr	r0, [pc, #120]	; (80054f8 <sonarInit+0xec>)
 8005480:	f00a fd62 	bl	800ff48 <HAL_TIM_ConfigClockSource>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <sonarInit+0x82>
	  {
	    Error_Handler();
 800548a:	f7fb ff71 	bl	8001370 <Error_Handler>
	  }
	  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800548e:	481a      	ldr	r0, [pc, #104]	; (80054f8 <sonarInit+0xec>)
 8005490:	f00a fb19 	bl	800fac6 <HAL_TIM_IC_Init>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d001      	beq.n	800549e <sonarInit+0x92>
	  {
	    Error_Handler();
 800549a:	f7fb ff69 	bl	8001370 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800549e:	2300      	movs	r3, #0
 80054a0:	617b      	str	r3, [r7, #20]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054a2:	2300      	movs	r3, #0
 80054a4:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80054a6:	f107 0314 	add.w	r3, r7, #20
 80054aa:	4619      	mov	r1, r3
 80054ac:	4812      	ldr	r0, [pc, #72]	; (80054f8 <sonarInit+0xec>)
 80054ae:	f00b f889 	bl	80105c4 <HAL_TIMEx_MasterConfigSynchronization>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d001      	beq.n	80054bc <sonarInit+0xb0>
	  {
	    Error_Handler();
 80054b8:	f7fb ff5a 	bl	8001370 <Error_Handler>
	  }
	  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80054bc:	2300      	movs	r3, #0
 80054be:	607b      	str	r3, [r7, #4]
	  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80054c0:	2301      	movs	r3, #1
 80054c2:	60bb      	str	r3, [r7, #8]
	  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80054c4:	2300      	movs	r3, #0
 80054c6:	60fb      	str	r3, [r7, #12]
	  sConfigIC.ICFilter = 0;
 80054c8:	2300      	movs	r3, #0
 80054ca:	613b      	str	r3, [r7, #16]
	  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80054cc:	1d3b      	adds	r3, r7, #4
 80054ce:	220c      	movs	r2, #12
 80054d0:	4619      	mov	r1, r3
 80054d2:	4809      	ldr	r0, [pc, #36]	; (80054f8 <sonarInit+0xec>)
 80054d4:	f00a fc9c 	bl	800fe10 <HAL_TIM_IC_ConfigChannel>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d001      	beq.n	80054e2 <sonarInit+0xd6>
	  {
	    Error_Handler();
 80054de:	f7fb ff47 	bl	8001370 <Error_Handler>
	  }

	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 80054e2:	210c      	movs	r1, #12
 80054e4:	4804      	ldr	r0, [pc, #16]	; (80054f8 <sonarInit+0xec>)
 80054e6:	f00a fb23 	bl	800fb30 <HAL_TIM_IC_Start_IT>

	return ret;
 80054ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3730      	adds	r7, #48	; 0x30
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	2000ad08 	.word	0x2000ad08
 80054fc:	40000400 	.word	0x40000400

08005500 <Sonar_measure>:

bool Sonar_measure(void)
{
 8005500:	b590      	push	{r4, r7, lr}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
	bool ret = false;
 8005506:	2300      	movs	r3, #0
 8005508:	71fb      	strb	r3, [r7, #7]

	static int16_t sonarHistTab[11];
	static int sonarHistIdx = 0;
	static uint32_t sonarDistanceSum = 0;

	switch(sonar_tbl[0].state)
 800550a:	4b5d      	ldr	r3, [pc, #372]	; (8005680 <Sonar_measure+0x180>)
 800550c:	785b      	ldrb	r3, [r3, #1]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d002      	beq.n	8005518 <Sonar_measure+0x18>
 8005512:	2b01      	cmp	r3, #1
 8005514:	d022      	beq.n	800555c <Sonar_measure+0x5c>
 8005516:	e0a9      	b.n	800566c <Sonar_measure+0x16c>
	{
		case 0:
			gpioPinMode(SONAR_DATA, _DEF_OUTPUT);
 8005518:	2103      	movs	r1, #3
 800551a:	2007      	movs	r0, #7
 800551c:	f7fd fef2 	bl	8003304 <gpioPinMode>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_SET);
 8005520:	2101      	movs	r1, #1
 8005522:	2007      	movs	r0, #7
 8005524:	f7fd ff60 	bl	80033e8 <gpioPinWrite>
			DWT_Delay_us(5);
 8005528:	2005      	movs	r0, #5
 800552a:	f7ff ff4d 	bl	80053c8 <DWT_Delay_us>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_RESET);
 800552e:	2100      	movs	r1, #0
 8005530:	2007      	movs	r0, #7
 8005532:	f7fd ff59 	bl	80033e8 <gpioPinWrite>
			gpioPinMode(SONAR_DATA, _DEF_INPUT_AF_PP);
 8005536:	2106      	movs	r1, #6
 8005538:	2007      	movs	r0, #7
 800553a:	f7fd fee3 	bl	8003304 <gpioPinMode>
			sonar_tbl[0].wait_flag = true;
 800553e:	4b50      	ldr	r3, [pc, #320]	; (8005680 <Sonar_measure+0x180>)
 8005540:	2201      	movs	r2, #1
 8005542:	701a      	strb	r2, [r3, #0]
			sonar_tbl[0].state++;
 8005544:	4b4e      	ldr	r3, [pc, #312]	; (8005680 <Sonar_measure+0x180>)
 8005546:	785b      	ldrb	r3, [r3, #1]
 8005548:	3301      	adds	r3, #1
 800554a:	b2da      	uxtb	r2, r3
 800554c:	4b4c      	ldr	r3, [pc, #304]	; (8005680 <Sonar_measure+0x180>)
 800554e:	705a      	strb	r2, [r3, #1]
			pre_time = millis();
 8005550:	f7fb fe9f 	bl	8001292 <millis>
 8005554:	4602      	mov	r2, r0
 8005556:	4b4b      	ldr	r3, [pc, #300]	; (8005684 <Sonar_measure+0x184>)
 8005558:	601a      	str	r2, [r3, #0]
			break;
 800555a:	e087      	b.n	800566c <Sonar_measure+0x16c>

		case 1:
			if(sonar_tbl[0].wait_flag == false)
 800555c:	4b48      	ldr	r3, [pc, #288]	; (8005680 <Sonar_measure+0x180>)
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	f083 0301 	eor.w	r3, r3, #1
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d06a      	beq.n	8005640 <Sonar_measure+0x140>
			{
				if(sonar_tbl[0].falling_time > sonar_tbl[0].rising_time)
 800556a:	4b45      	ldr	r3, [pc, #276]	; (8005680 <Sonar_measure+0x180>)
 800556c:	689a      	ldr	r2, [r3, #8]
 800556e:	4b44      	ldr	r3, [pc, #272]	; (8005680 <Sonar_measure+0x180>)
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	429a      	cmp	r2, r3
 8005574:	d907      	bls.n	8005586 <Sonar_measure+0x86>
				{
					sonar_tbl[0].duty_time = sonar_tbl[0].falling_time - sonar_tbl[0].rising_time;
 8005576:	4b42      	ldr	r3, [pc, #264]	; (8005680 <Sonar_measure+0x180>)
 8005578:	689a      	ldr	r2, [r3, #8]
 800557a:	4b41      	ldr	r3, [pc, #260]	; (8005680 <Sonar_measure+0x180>)
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	4a3f      	ldr	r2, [pc, #252]	; (8005680 <Sonar_measure+0x180>)
 8005582:	60d3      	str	r3, [r2, #12]
 8005584:	e00e      	b.n	80055a4 <Sonar_measure+0xa4>
				}
				else if(sonar_tbl[0].falling_time < sonar_tbl[0].rising_time)
 8005586:	4b3e      	ldr	r3, [pc, #248]	; (8005680 <Sonar_measure+0x180>)
 8005588:	689a      	ldr	r2, [r3, #8]
 800558a:	4b3d      	ldr	r3, [pc, #244]	; (8005680 <Sonar_measure+0x180>)
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	429a      	cmp	r2, r3
 8005590:	d208      	bcs.n	80055a4 <Sonar_measure+0xa4>
				{
					sonar_tbl[0].duty_time = 65536 - sonar_tbl[0].rising_time + sonar_tbl[0].falling_time;
 8005592:	4b3b      	ldr	r3, [pc, #236]	; (8005680 <Sonar_measure+0x180>)
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	4b3a      	ldr	r3, [pc, #232]	; (8005680 <Sonar_measure+0x180>)
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80055a0:	4a37      	ldr	r2, [pc, #220]	; (8005680 <Sonar_measure+0x180>)
 80055a2:	60d3      	str	r3, [r2, #12]
				}

				sonar_tbl[0].distance_cm = (sonar_tbl[0].duty_time * 10) * 0.0172;
 80055a4:	4b36      	ldr	r3, [pc, #216]	; (8005680 <Sonar_measure+0x180>)
 80055a6:	68da      	ldr	r2, [r3, #12]
 80055a8:	4613      	mov	r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	4413      	add	r3, r2
 80055ae:	005b      	lsls	r3, r3, #1
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7fa ffbf 	bl	8000534 <__aeabi_ui2d>
 80055b6:	a330      	add	r3, pc, #192	; (adr r3, 8005678 <Sonar_measure+0x178>)
 80055b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055bc:	f7fb f834 	bl	8000628 <__aeabi_dmul>
 80055c0:	4603      	mov	r3, r0
 80055c2:	460c      	mov	r4, r1
 80055c4:	4618      	mov	r0, r3
 80055c6:	4621      	mov	r1, r4
 80055c8:	f7fb fb06 	bl	8000bd8 <__aeabi_d2uiz>
 80055cc:	4602      	mov	r2, r0
 80055ce:	4b2c      	ldr	r3, [pc, #176]	; (8005680 <Sonar_measure+0x180>)
 80055d0:	615a      	str	r2, [r3, #20]

				uint8_t indexplus1 = (sonarHistIdx + 1);
 80055d2:	4b2d      	ldr	r3, [pc, #180]	; (8005688 <Sonar_measure+0x188>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	3301      	adds	r3, #1
 80055da:	71bb      	strb	r3, [r7, #6]
				if (indexplus1 == 11) indexplus1 = 0;
 80055dc:	79bb      	ldrb	r3, [r7, #6]
 80055de:	2b0b      	cmp	r3, #11
 80055e0:	d101      	bne.n	80055e6 <Sonar_measure+0xe6>
 80055e2:	2300      	movs	r3, #0
 80055e4:	71bb      	strb	r3, [r7, #6]
				sonarHistTab[sonarHistIdx] = sonar_tbl[0].distance_cm;
 80055e6:	4b26      	ldr	r3, [pc, #152]	; (8005680 <Sonar_measure+0x180>)
 80055e8:	695a      	ldr	r2, [r3, #20]
 80055ea:	4b27      	ldr	r3, [pc, #156]	; (8005688 <Sonar_measure+0x188>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	b211      	sxth	r1, r2
 80055f0:	4a26      	ldr	r2, [pc, #152]	; (800568c <Sonar_measure+0x18c>)
 80055f2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				sonarDistanceSum += sonarHistTab[sonarHistIdx];
 80055f6:	4b24      	ldr	r3, [pc, #144]	; (8005688 <Sonar_measure+0x188>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a24      	ldr	r2, [pc, #144]	; (800568c <Sonar_measure+0x18c>)
 80055fc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8005600:	461a      	mov	r2, r3
 8005602:	4b23      	ldr	r3, [pc, #140]	; (8005690 <Sonar_measure+0x190>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4413      	add	r3, r2
 8005608:	4a21      	ldr	r2, [pc, #132]	; (8005690 <Sonar_measure+0x190>)
 800560a:	6013      	str	r3, [r2, #0]
				sonarDistanceSum -= sonarHistTab[indexplus1];
 800560c:	4b20      	ldr	r3, [pc, #128]	; (8005690 <Sonar_measure+0x190>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	79ba      	ldrb	r2, [r7, #6]
 8005612:	491e      	ldr	r1, [pc, #120]	; (800568c <Sonar_measure+0x18c>)
 8005614:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8005618:	1a9b      	subs	r3, r3, r2
 800561a:	4a1d      	ldr	r2, [pc, #116]	; (8005690 <Sonar_measure+0x190>)
 800561c:	6013      	str	r3, [r2, #0]
				sonarHistIdx = indexplus1;
 800561e:	79bb      	ldrb	r3, [r7, #6]
 8005620:	4a19      	ldr	r2, [pc, #100]	; (8005688 <Sonar_measure+0x188>)
 8005622:	6013      	str	r3, [r2, #0]
				sonar_tbl[0].filter_distance_cm = sonarDistanceSum / 10;
 8005624:	4b1a      	ldr	r3, [pc, #104]	; (8005690 <Sonar_measure+0x190>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a1a      	ldr	r2, [pc, #104]	; (8005694 <Sonar_measure+0x194>)
 800562a:	fba2 2303 	umull	r2, r3, r2, r3
 800562e:	08db      	lsrs	r3, r3, #3
 8005630:	4a13      	ldr	r2, [pc, #76]	; (8005680 <Sonar_measure+0x180>)
 8005632:	6193      	str	r3, [r2, #24]

				sonar_tbl[0].state = 0;
 8005634:	4b12      	ldr	r3, [pc, #72]	; (8005680 <Sonar_measure+0x180>)
 8005636:	2200      	movs	r2, #0
 8005638:	705a      	strb	r2, [r3, #1]
				ret = true;
 800563a:	2301      	movs	r3, #1
 800563c:	71fb      	strb	r3, [r7, #7]
					sonar_tbl[0].wait_flag = false;
					sonar_tbl[0].state = 0;
					ret = false;
				}
			}
			break;
 800563e:	e014      	b.n	800566a <Sonar_measure+0x16a>
				if(millis()-pre_time >= 25)
 8005640:	f7fb fe27 	bl	8001292 <millis>
 8005644:	4602      	mov	r2, r0
 8005646:	4b0f      	ldr	r3, [pc, #60]	; (8005684 <Sonar_measure+0x184>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b18      	cmp	r3, #24
 800564e:	d90c      	bls.n	800566a <Sonar_measure+0x16a>
					sonar_tbl[0].time_out_cnt++;
 8005650:	4b0b      	ldr	r3, [pc, #44]	; (8005680 <Sonar_measure+0x180>)
 8005652:	691b      	ldr	r3, [r3, #16]
 8005654:	3301      	adds	r3, #1
 8005656:	4a0a      	ldr	r2, [pc, #40]	; (8005680 <Sonar_measure+0x180>)
 8005658:	6113      	str	r3, [r2, #16]
					sonar_tbl[0].wait_flag = false;
 800565a:	4b09      	ldr	r3, [pc, #36]	; (8005680 <Sonar_measure+0x180>)
 800565c:	2200      	movs	r2, #0
 800565e:	701a      	strb	r2, [r3, #0]
					sonar_tbl[0].state = 0;
 8005660:	4b07      	ldr	r3, [pc, #28]	; (8005680 <Sonar_measure+0x180>)
 8005662:	2200      	movs	r2, #0
 8005664:	705a      	strb	r2, [r3, #1]
					ret = false;
 8005666:	2300      	movs	r3, #0
 8005668:	71fb      	strb	r3, [r7, #7]
			break;
 800566a:	bf00      	nop
	}
	return ret;
 800566c:	79fb      	ldrb	r3, [r7, #7]
}
 800566e:	4618      	mov	r0, r3
 8005670:	370c      	adds	r7, #12
 8005672:	46bd      	mov	sp, r7
 8005674:	bd90      	pop	{r4, r7, pc}
 8005676:	bf00      	nop
 8005678:	75f6fd22 	.word	0x75f6fd22
 800567c:	3f919ce0 	.word	0x3f919ce0
 8005680:	2000a344 	.word	0x2000a344
 8005684:	2000a360 	.word	0x2000a360
 8005688:	2000a364 	.word	0x2000a364
 800568c:	2000a368 	.word	0x2000a368
 8005690:	2000a380 	.word	0x2000a380
 8005694:	cccccccd 	.word	0xcccccccd

08005698 <HAL_TIM_Base_MspInit>:


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b08a      	sub	sp, #40	; 0x28
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056a0:	f107 0314 	add.w	r3, r7, #20
 80056a4:	2200      	movs	r2, #0
 80056a6:	601a      	str	r2, [r3, #0]
 80056a8:	605a      	str	r2, [r3, #4]
 80056aa:	609a      	str	r2, [r3, #8]
 80056ac:	60da      	str	r2, [r3, #12]
 80056ae:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a1d      	ldr	r2, [pc, #116]	; (800572c <HAL_TIM_Base_MspInit+0x94>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d133      	bne.n	8005722 <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80056ba:	2300      	movs	r3, #0
 80056bc:	613b      	str	r3, [r7, #16]
 80056be:	4b1c      	ldr	r3, [pc, #112]	; (8005730 <HAL_TIM_Base_MspInit+0x98>)
 80056c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c2:	4a1b      	ldr	r2, [pc, #108]	; (8005730 <HAL_TIM_Base_MspInit+0x98>)
 80056c4:	f043 0302 	orr.w	r3, r3, #2
 80056c8:	6413      	str	r3, [r2, #64]	; 0x40
 80056ca:	4b19      	ldr	r3, [pc, #100]	; (8005730 <HAL_TIM_Base_MspInit+0x98>)
 80056cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	613b      	str	r3, [r7, #16]
 80056d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056d6:	2300      	movs	r3, #0
 80056d8:	60fb      	str	r3, [r7, #12]
 80056da:	4b15      	ldr	r3, [pc, #84]	; (8005730 <HAL_TIM_Base_MspInit+0x98>)
 80056dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056de:	4a14      	ldr	r2, [pc, #80]	; (8005730 <HAL_TIM_Base_MspInit+0x98>)
 80056e0:	f043 0302 	orr.w	r3, r3, #2
 80056e4:	6313      	str	r3, [r2, #48]	; 0x30
 80056e6:	4b12      	ldr	r3, [pc, #72]	; (8005730 <HAL_TIM_Base_MspInit+0x98>)
 80056e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80056f2:	2302      	movs	r3, #2
 80056f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056f6:	2302      	movs	r3, #2
 80056f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056fa:	2300      	movs	r3, #0
 80056fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056fe:	2300      	movs	r3, #0
 8005700:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005702:	2302      	movs	r3, #2
 8005704:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005706:	f107 0314 	add.w	r3, r7, #20
 800570a:	4619      	mov	r1, r3
 800570c:	4809      	ldr	r0, [pc, #36]	; (8005734 <HAL_TIM_Base_MspInit+0x9c>)
 800570e:	f007 fa93 	bl	800cc38 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8005712:	2200      	movs	r2, #0
 8005714:	2101      	movs	r1, #1
 8005716:	201d      	movs	r0, #29
 8005718:	f006 fe4f 	bl	800c3ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800571c:	201d      	movs	r0, #29
 800571e:	f006 fe68 	bl	800c3f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8005722:	bf00      	nop
 8005724:	3728      	adds	r7, #40	; 0x28
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	40000400 	.word	0x40000400
 8005730:	40023800 	.word	0x40023800
 8005734:	40020400 	.word	0x40020400

08005738 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && htim->Instance == TIM3 && sonar_tbl[0].wait_flag == true)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	7f1b      	ldrb	r3, [r3, #28]
 8005744:	2b08      	cmp	r3, #8
 8005746:	d129      	bne.n	800579c <HAL_TIM_IC_CaptureCallback+0x64>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a16      	ldr	r2, [pc, #88]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x70>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d124      	bne.n	800579c <HAL_TIM_IC_CaptureCallback+0x64>
 8005752:	4b16      	ldr	r3, [pc, #88]	; (80057ac <HAL_TIM_IC_CaptureCallback+0x74>)
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d020      	beq.n	800579c <HAL_TIM_IC_CaptureCallback+0x64>
	{
		if(Ch1_PIN) //(TIM3->CCER & TIM_CCER_CC4P) == 0
 800575a:	4b15      	ldr	r3, [pc, #84]	; (80057b0 <HAL_TIM_IC_CaptureCallback+0x78>)
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00d      	beq.n	8005782 <HAL_TIM_IC_CaptureCallback+0x4a>
		{  // Timer2 Ch1 pin(PA0) is High
			TIM3->CCR4 = 0;
 8005766:	4b10      	ldr	r3, [pc, #64]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005768:	2200      	movs	r2, #0
 800576a:	641a      	str	r2, [r3, #64]	; 0x40
			sonar_tbl[0].rising_time = TIM3->CCR4; // read capture data
 800576c:	4b0e      	ldr	r3, [pc, #56]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x70>)
 800576e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005770:	4a0e      	ldr	r2, [pc, #56]	; (80057ac <HAL_TIM_IC_CaptureCallback+0x74>)
 8005772:	6053      	str	r3, [r2, #4]
			Ch1_POL_FALLING;  // to falling edge
 8005774:	4b0c      	ldr	r3, [pc, #48]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	4a0b      	ldr	r2, [pc, #44]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x70>)
 800577a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800577e:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
			Ch1_POL_RISING;   // to rising edge
			sonar_tbl[0].wait_flag = false;
		}
	}
}
 8005780:	e00c      	b.n	800579c <HAL_TIM_IC_CaptureCallback+0x64>
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
 8005782:	4b09      	ldr	r3, [pc, #36]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005786:	4a09      	ldr	r2, [pc, #36]	; (80057ac <HAL_TIM_IC_CaptureCallback+0x74>)
 8005788:	6093      	str	r3, [r2, #8]
			Ch1_POL_RISING;   // to rising edge
 800578a:	4b07      	ldr	r3, [pc, #28]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x70>)
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	4a06      	ldr	r2, [pc, #24]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005790:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005794:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].wait_flag = false;
 8005796:	4b05      	ldr	r3, [pc, #20]	; (80057ac <HAL_TIM_IC_CaptureCallback+0x74>)
 8005798:	2200      	movs	r2, #0
 800579a:	701a      	strb	r2, [r3, #0]
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr
 80057a8:	40000400 	.word	0x40000400
 80057ac:	2000a344 	.word	0x2000a344
 80057b0:	40020400 	.word	0x40020400

080057b4 <spiInit>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;


bool spiInit(void)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
  bool ret = true;
 80057ba:	2301      	movs	r3, #1
 80057bc:	70fb      	strb	r3, [r7, #3]


  for (int i=0; i<SPI_MAX_CH; i++)
 80057be:	2300      	movs	r3, #0
 80057c0:	607b      	str	r3, [r7, #4]
 80057c2:	e03d      	b.n	8005840 <spiInit+0x8c>
  {
    spi_tbl[i].is_open = false;
 80057c4:	4923      	ldr	r1, [pc, #140]	; (8005854 <spiInit+0xa0>)
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	4613      	mov	r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	4413      	add	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	440b      	add	r3, r1
 80057d2:	2200      	movs	r2, #0
 80057d4:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_tx_done = true;
 80057d6:	491f      	ldr	r1, [pc, #124]	; (8005854 <spiInit+0xa0>)
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	4613      	mov	r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	4413      	add	r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	440b      	add	r3, r1
 80057e4:	3301      	adds	r3, #1
 80057e6:	2201      	movs	r2, #1
 80057e8:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_error = false;
 80057ea:	491a      	ldr	r1, [pc, #104]	; (8005854 <spiInit+0xa0>)
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	4613      	mov	r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	440b      	add	r3, r1
 80057f8:	3302      	adds	r3, #2
 80057fa:	2200      	movs	r2, #0
 80057fc:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].func_tx = NULL;
 80057fe:	4915      	ldr	r1, [pc, #84]	; (8005854 <spiInit+0xa0>)
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	4613      	mov	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	440b      	add	r3, r1
 800580c:	3304      	adds	r3, #4
 800580e:	2200      	movs	r2, #0
 8005810:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_rx = NULL;
 8005812:	4910      	ldr	r1, [pc, #64]	; (8005854 <spiInit+0xa0>)
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	4613      	mov	r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	4413      	add	r3, r2
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	440b      	add	r3, r1
 8005820:	3310      	adds	r3, #16
 8005822:	2200      	movs	r2, #0
 8005824:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_tx = NULL;
 8005826:	490b      	ldr	r1, [pc, #44]	; (8005854 <spiInit+0xa0>)
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	4613      	mov	r3, r2
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	4413      	add	r3, r2
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	440b      	add	r3, r1
 8005834:	330c      	adds	r3, #12
 8005836:	2200      	movs	r2, #0
 8005838:	601a      	str	r2, [r3, #0]
  for (int i=0; i<SPI_MAX_CH; i++)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	3301      	adds	r3, #1
 800583e:	607b      	str	r3, [r7, #4]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2b00      	cmp	r3, #0
 8005844:	ddbe      	ble.n	80057c4 <spiInit+0x10>
  }

  return ret;
 8005846:	78fb      	ldrb	r3, [r7, #3]
}
 8005848:	4618      	mov	r0, r3
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr
 8005854:	2000ad48 	.word	0x2000ad48

08005858 <spiBegin>:

bool spiBegin(uint8_t ch)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	4603      	mov	r3, r0
 8005860:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8005862:	2300      	movs	r3, #0
 8005864:	73fb      	strb	r3, [r7, #15]
  spi_t *p_spi = &spi_tbl[ch];
 8005866:	79fa      	ldrb	r2, [r7, #7]
 8005868:	4613      	mov	r3, r2
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	4413      	add	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4a23      	ldr	r2, [pc, #140]	; (8005900 <spiBegin+0xa8>)
 8005872:	4413      	add	r3, r2
 8005874:	60bb      	str	r3, [r7, #8]

  switch(ch)
 8005876:	79fb      	ldrb	r3, [r7, #7]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d001      	beq.n	8005880 <spiBegin+0x28>
 800587c:	2b01      	cmp	r3, #1
        ret = true;
      }
      break;

    case _DEF_SPI2:
      break;
 800587e:	e03a      	b.n	80058f6 <spiBegin+0x9e>
      p_spi->h_spi = &hspi1;
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	4a20      	ldr	r2, [pc, #128]	; (8005904 <spiBegin+0xac>)
 8005884:	609a      	str	r2, [r3, #8]
      p_spi->h_dma_tx = &hdma_spi1_tx;
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	4a1f      	ldr	r2, [pc, #124]	; (8005908 <spiBegin+0xb0>)
 800588a:	60da      	str	r2, [r3, #12]
      hspi1.Instance = SPI1;
 800588c:	4b1d      	ldr	r3, [pc, #116]	; (8005904 <spiBegin+0xac>)
 800588e:	4a1f      	ldr	r2, [pc, #124]	; (800590c <spiBegin+0xb4>)
 8005890:	601a      	str	r2, [r3, #0]
      hspi1.Init.Mode = SPI_MODE_MASTER;
 8005892:	4b1c      	ldr	r3, [pc, #112]	; (8005904 <spiBegin+0xac>)
 8005894:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005898:	605a      	str	r2, [r3, #4]
      hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800589a:	4b1a      	ldr	r3, [pc, #104]	; (8005904 <spiBegin+0xac>)
 800589c:	2200      	movs	r2, #0
 800589e:	609a      	str	r2, [r3, #8]
      hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80058a0:	4b18      	ldr	r3, [pc, #96]	; (8005904 <spiBegin+0xac>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	60da      	str	r2, [r3, #12]
      hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80058a6:	4b17      	ldr	r3, [pc, #92]	; (8005904 <spiBegin+0xac>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	611a      	str	r2, [r3, #16]
      hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80058ac:	4b15      	ldr	r3, [pc, #84]	; (8005904 <spiBegin+0xac>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	615a      	str	r2, [r3, #20]
      hspi1.Init.NSS = SPI_NSS_SOFT;
 80058b2:	4b14      	ldr	r3, [pc, #80]	; (8005904 <spiBegin+0xac>)
 80058b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058b8:	619a      	str	r2, [r3, #24]
      hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058ba:	4b12      	ldr	r3, [pc, #72]	; (8005904 <spiBegin+0xac>)
 80058bc:	2200      	movs	r2, #0
 80058be:	61da      	str	r2, [r3, #28]
      hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80058c0:	4b10      	ldr	r3, [pc, #64]	; (8005904 <spiBegin+0xac>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	621a      	str	r2, [r3, #32]
      hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80058c6:	4b0f      	ldr	r3, [pc, #60]	; (8005904 <spiBegin+0xac>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	625a      	str	r2, [r3, #36]	; 0x24
      hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058cc:	4b0d      	ldr	r3, [pc, #52]	; (8005904 <spiBegin+0xac>)
 80058ce:	2200      	movs	r2, #0
 80058d0:	629a      	str	r2, [r3, #40]	; 0x28
      hspi1.Init.CRCPolynomial = 10;
 80058d2:	4b0c      	ldr	r3, [pc, #48]	; (8005904 <spiBegin+0xac>)
 80058d4:	220a      	movs	r2, #10
 80058d6:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SPI_DeInit(&hspi1);
 80058d8:	480a      	ldr	r0, [pc, #40]	; (8005904 <spiBegin+0xac>)
 80058da:	f009 fc05 	bl	800f0e8 <HAL_SPI_DeInit>
      if (HAL_SPI_Init(&hspi1) == HAL_OK)
 80058de:	4809      	ldr	r0, [pc, #36]	; (8005904 <spiBegin+0xac>)
 80058e0:	f009 fb9e 	bl	800f020 <HAL_SPI_Init>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d104      	bne.n	80058f4 <spiBegin+0x9c>
        p_spi->is_open = true;
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2201      	movs	r2, #1
 80058ee:	701a      	strb	r2, [r3, #0]
        ret = true;
 80058f0:	2301      	movs	r3, #1
 80058f2:	73fb      	strb	r3, [r7, #15]
      break;
 80058f4:	bf00      	nop
  }

  return ret;
 80058f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3710      	adds	r7, #16
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	2000ad48 	.word	0x2000ad48
 8005904:	2000ad5c 	.word	0x2000ad5c
 8005908:	2000adb4 	.word	0x2000adb4
 800590c:	40013000 	.word	0x40013000

08005910 <spiSetDataMode>:

void spiSetDataMode(uint8_t ch, uint8_t dataMode)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	4603      	mov	r3, r0
 8005918:	460a      	mov	r2, r1
 800591a:	71fb      	strb	r3, [r7, #7]
 800591c:	4613      	mov	r3, r2
 800591e:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8005920:	79fa      	ldrb	r2, [r7, #7]
 8005922:	4613      	mov	r3, r2
 8005924:	009b      	lsls	r3, r3, #2
 8005926:	4413      	add	r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	4a2b      	ldr	r2, [pc, #172]	; (80059d8 <spiSetDataMode+0xc8>)
 800592c:	4413      	add	r3, r2
 800592e:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	781b      	ldrb	r3, [r3, #0]
 8005934:	f083 0301 	eor.w	r3, r3, #1
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d147      	bne.n	80059ce <spiSetDataMode+0xbe>


  switch( dataMode )
 800593e:	79bb      	ldrb	r3, [r7, #6]
 8005940:	2b03      	cmp	r3, #3
 8005942:	d845      	bhi.n	80059d0 <spiSetDataMode+0xc0>
 8005944:	a201      	add	r2, pc, #4	; (adr r2, 800594c <spiSetDataMode+0x3c>)
 8005946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800594a:	bf00      	nop
 800594c:	0800595d 	.word	0x0800595d
 8005950:	08005979 	.word	0x08005979
 8005954:	08005995 	.word	0x08005995
 8005958:	080059b1 	.word	0x080059b1
  {
    // CPOL=0, CPHA=0
    case SPI_MODE0:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	2200      	movs	r2, #0
 8005962:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	2200      	movs	r2, #0
 800596a:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	4618      	mov	r0, r3
 8005972:	f009 fb55 	bl	800f020 <HAL_SPI_Init>
      break;
 8005976:	e02b      	b.n	80059d0 <spiSetDataMode+0xc0>

    // CPOL=0, CPHA=1
    case SPI_MODE1:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	2200      	movs	r2, #0
 800597e:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	2201      	movs	r2, #1
 8005986:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	4618      	mov	r0, r3
 800598e:	f009 fb47 	bl	800f020 <HAL_SPI_Init>
      break;
 8005992:	e01d      	b.n	80059d0 <spiSetDataMode+0xc0>

    // CPOL=1, CPHA=0
    case SPI_MODE2:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	2202      	movs	r2, #2
 800599a:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	2200      	movs	r2, #0
 80059a2:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	4618      	mov	r0, r3
 80059aa:	f009 fb39 	bl	800f020 <HAL_SPI_Init>
      break;
 80059ae:	e00f      	b.n	80059d0 <spiSetDataMode+0xc0>

    // CPOL=1, CPHA=1
    case SPI_MODE3:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	2202      	movs	r2, #2
 80059b6:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	2201      	movs	r2, #1
 80059be:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f009 fb2b 	bl	800f020 <HAL_SPI_Init>
      break;
 80059ca:	bf00      	nop
 80059cc:	e000      	b.n	80059d0 <spiSetDataMode+0xc0>
  if (p_spi->is_open == false) return;
 80059ce:	bf00      	nop
  }
}
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	2000ad48 	.word	0x2000ad48

080059dc <spiSetBitWidth>:

void spiSetBitWidth(uint8_t ch, uint8_t bit_width)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	4603      	mov	r3, r0
 80059e4:	460a      	mov	r2, r1
 80059e6:	71fb      	strb	r3, [r7, #7]
 80059e8:	4613      	mov	r3, r2
 80059ea:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 80059ec:	79fa      	ldrb	r2, [r7, #7]
 80059ee:	4613      	mov	r3, r2
 80059f0:	009b      	lsls	r3, r3, #2
 80059f2:	4413      	add	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4a10      	ldr	r2, [pc, #64]	; (8005a38 <spiSetBitWidth+0x5c>)
 80059f8:	4413      	add	r3, r2
 80059fa:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false) return;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	f083 0301 	eor.w	r3, r3, #1
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d111      	bne.n	8005a2e <spiSetBitWidth+0x52>

  p_spi->h_spi->Init.DataSize = SPI_DATASIZE_8BIT;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	60da      	str	r2, [r3, #12]

  if (bit_width == 16)
 8005a12:	79bb      	ldrb	r3, [r7, #6]
 8005a14:	2b10      	cmp	r3, #16
 8005a16:	d104      	bne.n	8005a22 <spiSetBitWidth+0x46>
  {
    p_spi->h_spi->Init.DataSize = SPI_DATASIZE_16BIT;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a20:	60da      	str	r2, [r3, #12]
  }
  HAL_SPI_Init(p_spi->h_spi);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f009 fafa 	bl	800f020 <HAL_SPI_Init>
 8005a2c:	e000      	b.n	8005a30 <spiSetBitWidth+0x54>
  if (p_spi->is_open == false) return;
 8005a2e:	bf00      	nop
}
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	2000ad48 	.word	0x2000ad48

08005a3c <spiTransfer8>:

uint8_t spiTransfer8(uint8_t ch, uint8_t data)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b086      	sub	sp, #24
 8005a40:	af02      	add	r7, sp, #8
 8005a42:	4603      	mov	r3, r0
 8005a44:	460a      	mov	r2, r1
 8005a46:	71fb      	strb	r3, [r7, #7]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	71bb      	strb	r3, [r7, #6]
  uint8_t ret;
  spi_t  *p_spi = &spi_tbl[ch];
 8005a4c:	79fa      	ldrb	r2, [r7, #7]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4413      	add	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4a0d      	ldr	r2, [pc, #52]	; (8005a8c <spiTransfer8+0x50>)
 8005a58:	4413      	add	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return 0;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	f083 0301 	eor.w	r3, r3, #1
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <spiTransfer8+0x32>
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	e00a      	b.n	8005a84 <spiTransfer8+0x48>

  HAL_SPI_TransmitReceive(p_spi->h_spi, &data, &ret, 1, 10);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6898      	ldr	r0, [r3, #8]
 8005a72:	f107 020b 	add.w	r2, r7, #11
 8005a76:	1db9      	adds	r1, r7, #6
 8005a78:	230a      	movs	r3, #10
 8005a7a:	9300      	str	r3, [sp, #0]
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	f009 fb5b 	bl	800f138 <HAL_SPI_TransmitReceive>

  return ret;
 8005a82:	7afb      	ldrb	r3, [r7, #11]
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	2000ad48 	.word	0x2000ad48

08005a90 <spiDmaTxStart>:

  return ret;
}

void spiDmaTxStart(uint8_t spi_ch, uint8_t *p_buf, uint32_t length)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b086      	sub	sp, #24
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]
 8005a9c:	73fb      	strb	r3, [r7, #15]
  spi_t  *p_spi = &spi_tbl[spi_ch];
 8005a9e:	7bfa      	ldrb	r2, [r7, #15]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	4413      	add	r3, r2
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	4a0c      	ldr	r2, [pc, #48]	; (8005adc <spiDmaTxStart+0x4c>)
 8005aaa:	4413      	add	r3, r2
 8005aac:	617b      	str	r3, [r7, #20]

  if (p_spi->is_open == false) return;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	781b      	ldrb	r3, [r3, #0]
 8005ab2:	f083 0301 	eor.w	r3, r3, #1
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10b      	bne.n	8005ad4 <spiDmaTxStart+0x44>

  p_spi->is_tx_done = false;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	705a      	strb	r2, [r3, #1]
  HAL_SPI_Transmit_DMA(p_spi->h_spi, p_buf, length);
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	b292      	uxth	r2, r2
 8005aca:	68b9      	ldr	r1, [r7, #8]
 8005acc:	4618      	mov	r0, r3
 8005ace:	f009 fcd5 	bl	800f47c <HAL_SPI_Transmit_DMA>
 8005ad2:	e000      	b.n	8005ad6 <spiDmaTxStart+0x46>
  if (p_spi->is_open == false) return;
 8005ad4:	bf00      	nop
}
 8005ad6:	3718      	adds	r7, #24
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	2000ad48 	.word	0x2000ad48

08005ae0 <spiDmaTxTransfer>:

bool spiDmaTxTransfer(uint8_t ch, void *buf, uint32_t length, uint32_t timeout)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	60b9      	str	r1, [r7, #8]
 8005ae8:	607a      	str	r2, [r7, #4]
 8005aea:	603b      	str	r3, [r7, #0]
 8005aec:	4603      	mov	r3, r0
 8005aee:	73fb      	strb	r3, [r7, #15]
  bool ret = true;
 8005af0:	2301      	movs	r3, #1
 8005af2:	75fb      	strb	r3, [r7, #23]
  uint32_t t_time;


  spiDmaTxStart(ch, (uint8_t *)buf, length);
 8005af4:	7bfb      	ldrb	r3, [r7, #15]
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	68b9      	ldr	r1, [r7, #8]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7ff ffc8 	bl	8005a90 <spiDmaTxStart>

  t_time = millis();
 8005b00:	f7fb fbc7 	bl	8001292 <millis>
 8005b04:	6138      	str	r0, [r7, #16]

  if (timeout == 0) return true;
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <spiDmaTxTransfer+0x30>
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e013      	b.n	8005b38 <spiDmaTxTransfer+0x58>

  while(1)
  {
    if(spiDmaTxIsDone(ch))
 8005b10:	7bfb      	ldrb	r3, [r7, #15]
 8005b12:	4618      	mov	r0, r3
 8005b14:	f000 f814 	bl	8005b40 <spiDmaTxIsDone>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10a      	bne.n	8005b34 <spiDmaTxTransfer+0x54>
    {
      break;
    }
    if((millis()-t_time) > timeout)
 8005b1e:	f7fb fbb8 	bl	8001292 <millis>
 8005b22:	4602      	mov	r2, r0
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	683a      	ldr	r2, [r7, #0]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d2f0      	bcs.n	8005b10 <spiDmaTxTransfer+0x30>
    {
      ret = false;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	75fb      	strb	r3, [r7, #23]
      break;
 8005b32:	e000      	b.n	8005b36 <spiDmaTxTransfer+0x56>
      break;
 8005b34:	bf00      	nop
    }
  }

  return ret;
 8005b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3718      	adds	r7, #24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <spiDmaTxIsDone>:

bool spiDmaTxIsDone(uint8_t ch)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	4603      	mov	r3, r0
 8005b48:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 8005b4a:	79fa      	ldrb	r2, [r7, #7]
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	4413      	add	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4a09      	ldr	r2, [pc, #36]	; (8005b7c <spiDmaTxIsDone+0x3c>)
 8005b56:	4413      	add	r3, r2
 8005b58:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false)     return true;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	f083 0301 	eor.w	r3, r3, #1
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <spiDmaTxIsDone+0x2c>
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e001      	b.n	8005b70 <spiDmaTxIsDone+0x30>

  return p_spi->is_tx_done;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	785b      	ldrb	r3, [r3, #1]
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3714      	adds	r7, #20
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr
 8005b7c:	2000ad48 	.word	0x2000ad48

08005b80 <spiAttachTxInterrupt>:

void spiAttachTxInterrupt(uint8_t ch, void (*func)())
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	4603      	mov	r3, r0
 8005b88:	6039      	str	r1, [r7, #0]
 8005b8a:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 8005b8c:	79fa      	ldrb	r2, [r7, #7]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	4a0a      	ldr	r2, [pc, #40]	; (8005bc0 <spiAttachTxInterrupt+0x40>)
 8005b98:	4413      	add	r3, r2
 8005b9a:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false)     return;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	781b      	ldrb	r3, [r3, #0]
 8005ba0:	f083 0301 	eor.w	r3, r3, #1
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d103      	bne.n	8005bb2 <spiAttachTxInterrupt+0x32>

  p_spi->func_tx = func;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	683a      	ldr	r2, [r7, #0]
 8005bae:	605a      	str	r2, [r3, #4]
 8005bb0:	e000      	b.n	8005bb4 <spiAttachTxInterrupt+0x34>
  if (p_spi->is_open == false)     return;
 8005bb2:	bf00      	nop
}
 8005bb4:	3714      	adds	r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	2000ad48 	.word	0x2000ad48

08005bc4 <HAL_SPI_ErrorCallback>:



void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b083      	sub	sp, #12
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	4b06      	ldr	r3, [pc, #24]	; (8005bec <HAL_SPI_ErrorCallback+0x28>)
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d102      	bne.n	8005be0 <HAL_SPI_ErrorCallback+0x1c>
  {
    spi_tbl[_DEF_SPI1].is_error = true;
 8005bda:	4b04      	ldr	r3, [pc, #16]	; (8005bec <HAL_SPI_ErrorCallback+0x28>)
 8005bdc:	2201      	movs	r2, #1
 8005bde:	709a      	strb	r2, [r3, #2]
  }
}
 8005be0:	bf00      	nop
 8005be2:	370c      	adds	r7, #12
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr
 8005bec:	2000ad48 	.word	0x2000ad48

08005bf0 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  spi_t  *p_spi;

  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	4b0a      	ldr	r3, [pc, #40]	; (8005c28 <HAL_SPI_TxCpltCallback+0x38>)
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d10b      	bne.n	8005c1e <HAL_SPI_TxCpltCallback+0x2e>
  {
    p_spi = &spi_tbl[_DEF_SPI1];
 8005c06:	4b08      	ldr	r3, [pc, #32]	; (8005c28 <HAL_SPI_TxCpltCallback+0x38>)
 8005c08:	60fb      	str	r3, [r7, #12]

    p_spi->is_tx_done = true;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	705a      	strb	r2, [r3, #1]

    if (p_spi->func_tx != NULL)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d002      	beq.n	8005c1e <HAL_SPI_TxCpltCallback+0x2e>
    {
      (*p_spi->func_tx)();
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	4798      	blx	r3
    }
  }
}
 8005c1e:	bf00      	nop
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	2000ad48 	.word	0x2000ad48

08005c2c <HAL_SPI_MspInit>:
    }
  }
}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b08a      	sub	sp, #40	; 0x28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c34:	f107 0314 	add.w	r3, r7, #20
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	605a      	str	r2, [r3, #4]
 8005c3e:	609a      	str	r2, [r3, #8]
 8005c40:	60da      	str	r2, [r3, #12]
 8005c42:	611a      	str	r2, [r3, #16]
	  if(spiHandle->Instance==SPI1)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a40      	ldr	r2, [pc, #256]	; (8005d4c <HAL_SPI_MspInit+0x120>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d179      	bne.n	8005d42 <HAL_SPI_MspInit+0x116>
	  {
	  /* USER CODE BEGIN SPI1_MspInit 0 */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 8005c4e:	2300      	movs	r3, #0
 8005c50:	613b      	str	r3, [r7, #16]
 8005c52:	4b3f      	ldr	r3, [pc, #252]	; (8005d50 <HAL_SPI_MspInit+0x124>)
 8005c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c56:	4a3e      	ldr	r2, [pc, #248]	; (8005d50 <HAL_SPI_MspInit+0x124>)
 8005c58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8005c5e:	4b3c      	ldr	r3, [pc, #240]	; (8005d50 <HAL_SPI_MspInit+0x124>)
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c66:	613b      	str	r3, [r7, #16]
 8005c68:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END SPI1_MspInit 0 */
	    /* SPI1 clock enable */
	    __HAL_RCC_SPI1_CLK_ENABLE();
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60fb      	str	r3, [r7, #12]
 8005c6e:	4b38      	ldr	r3, [pc, #224]	; (8005d50 <HAL_SPI_MspInit+0x124>)
 8005c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c72:	4a37      	ldr	r2, [pc, #220]	; (8005d50 <HAL_SPI_MspInit+0x124>)
 8005c74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005c78:	6453      	str	r3, [r2, #68]	; 0x44
 8005c7a:	4b35      	ldr	r3, [pc, #212]	; (8005d50 <HAL_SPI_MspInit+0x124>)
 8005c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c82:	60fb      	str	r3, [r7, #12]
 8005c84:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c86:	2300      	movs	r3, #0
 8005c88:	60bb      	str	r3, [r7, #8]
 8005c8a:	4b31      	ldr	r3, [pc, #196]	; (8005d50 <HAL_SPI_MspInit+0x124>)
 8005c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c8e:	4a30      	ldr	r2, [pc, #192]	; (8005d50 <HAL_SPI_MspInit+0x124>)
 8005c90:	f043 0301 	orr.w	r3, r3, #1
 8005c94:	6313      	str	r3, [r2, #48]	; 0x30
 8005c96:	4b2e      	ldr	r3, [pc, #184]	; (8005d50 <HAL_SPI_MspInit+0x124>)
 8005c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9a:	f003 0301 	and.w	r3, r3, #1
 8005c9e:	60bb      	str	r3, [r7, #8]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8005ca2:	23a0      	movs	r3, #160	; 0xa0
 8005ca4:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005caa:	2300      	movs	r3, #0
 8005cac:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005cb2:	2305      	movs	r3, #5
 8005cb4:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cb6:	f107 0314 	add.w	r3, r7, #20
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4825      	ldr	r0, [pc, #148]	; (8005d54 <HAL_SPI_MspInit+0x128>)
 8005cbe:	f006 ffbb 	bl	800cc38 <HAL_GPIO_Init>

	    /* SPI1 DMA Init */
	    /* SPI1_TX Init */
	    hdma_spi1_tx.Instance = DMA2_Stream5;
 8005cc2:	4b25      	ldr	r3, [pc, #148]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005cc4:	4a25      	ldr	r2, [pc, #148]	; (8005d5c <HAL_SPI_MspInit+0x130>)
 8005cc6:	601a      	str	r2, [r3, #0]
	    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8005cc8:	4b23      	ldr	r3, [pc, #140]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005cca:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8005cce:	605a      	str	r2, [r3, #4]
	    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005cd0:	4b21      	ldr	r3, [pc, #132]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005cd2:	2240      	movs	r2, #64	; 0x40
 8005cd4:	609a      	str	r2, [r3, #8]
	    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005cd6:	4b20      	ldr	r3, [pc, #128]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	60da      	str	r2, [r3, #12]
	    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005cdc:	4b1e      	ldr	r3, [pc, #120]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005cde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ce2:	611a      	str	r2, [r3, #16]
	    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005ce4:	4b1c      	ldr	r3, [pc, #112]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005ce6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cea:	615a      	str	r2, [r3, #20]
	    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005cec:	4b1a      	ldr	r3, [pc, #104]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005cee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005cf2:	619a      	str	r2, [r3, #24]
	    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8005cf4:	4b18      	ldr	r3, [pc, #96]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	61da      	str	r2, [r3, #28]
	    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005cfa:	4b17      	ldr	r3, [pc, #92]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	621a      	str	r2, [r3, #32]
	    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005d00:	4b15      	ldr	r3, [pc, #84]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005d06:	4814      	ldr	r0, [pc, #80]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005d08:	f006 fb9c 	bl	800c444 <HAL_DMA_Init>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <HAL_SPI_MspInit+0xea>
	    {
	      Error_Handler();
 8005d12:	f7fb fb2d 	bl	8001370 <Error_Handler>
	    }

	    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a0f      	ldr	r2, [pc, #60]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005d1a:	649a      	str	r2, [r3, #72]	; 0x48
 8005d1c:	4a0e      	ldr	r2, [pc, #56]	; (8005d58 <HAL_SPI_MspInit+0x12c>)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6393      	str	r3, [r2, #56]	; 0x38

	    /* SPI1 interrupt Init */
	    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005d22:	2200      	movs	r2, #0
 8005d24:	2100      	movs	r1, #0
 8005d26:	2023      	movs	r0, #35	; 0x23
 8005d28:	f006 fb47 	bl	800c3ba <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005d2c:	2023      	movs	r0, #35	; 0x23
 8005d2e:	f006 fb60 	bl	800c3f2 <HAL_NVIC_EnableIRQ>
	  /* USER CODE BEGIN SPI1_MspInit 1 */
	    /* DMA2_Stream3_IRQn interrupt configuration */
	    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8005d32:	2200      	movs	r2, #0
 8005d34:	2105      	movs	r1, #5
 8005d36:	2044      	movs	r0, #68	; 0x44
 8005d38:	f006 fb3f 	bl	800c3ba <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8005d3c:	2044      	movs	r0, #68	; 0x44
 8005d3e:	f006 fb58 	bl	800c3f2 <HAL_NVIC_EnableIRQ>
	  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005d42:	bf00      	nop
 8005d44:	3728      	adds	r7, #40	; 0x28
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	40013000 	.word	0x40013000
 8005d50:	40023800 	.word	0x40023800
 8005d54:	40020000 	.word	0x40020000
 8005d58:	2000adb4 	.word	0x2000adb4
 8005d5c:	40026488 	.word	0x40026488

08005d60 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]

	  if(spiHandle->Instance==SPI1)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a0c      	ldr	r2, [pc, #48]	; (8005da0 <HAL_SPI_MspDeInit+0x40>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d111      	bne.n	8005d96 <HAL_SPI_MspDeInit+0x36>
	  {
	  /* USER CODE BEGIN SPI1_MspDeInit 0 */

	  /* USER CODE END SPI1_MspDeInit 0 */
	    /* Peripheral clock disable */
	    __HAL_RCC_SPI1_CLK_DISABLE();
 8005d72:	4b0c      	ldr	r3, [pc, #48]	; (8005da4 <HAL_SPI_MspDeInit+0x44>)
 8005d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d76:	4a0b      	ldr	r2, [pc, #44]	; (8005da4 <HAL_SPI_MspDeInit+0x44>)
 8005d78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d7c:	6453      	str	r3, [r2, #68]	; 0x44

	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 8005d7e:	21a0      	movs	r1, #160	; 0xa0
 8005d80:	4809      	ldr	r0, [pc, #36]	; (8005da8 <HAL_SPI_MspDeInit+0x48>)
 8005d82:	f007 f8db 	bl	800cf3c <HAL_GPIO_DeInit>

	    /* SPI1 DMA DeInit */
	    HAL_DMA_DeInit(spiHandle->hdmatx);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f006 fc08 	bl	800c5a0 <HAL_DMA_DeInit>

	    /* SPI1 interrupt Deinit */
	    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 8005d90:	2023      	movs	r0, #35	; 0x23
 8005d92:	f006 fb3c 	bl	800c40e <HAL_NVIC_DisableIRQ>
	  /* USER CODE BEGIN SPI1_MspDeInit 1 */

	  /* USER CODE END SPI1_MspDeInit 1 */
	  }
}
 8005d96:	bf00      	nop
 8005d98:	3708      	adds	r7, #8
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	40013000 	.word	0x40013000
 8005da4:	40023800 	.word	0x40023800
 8005da8:	40020000 	.word	0x40020000

08005dac <tdsInit>:

tds_tbl_t tds_tbl[HW_TDS_MAX_CH];


bool tdsInit(void)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b086      	sub	sp, #24
 8005db0:	af00      	add	r7, sp, #0
	bool ret = true;
 8005db2:	2301      	movs	r3, #1
 8005db4:	75fb      	strb	r3, [r7, #23]
	tds_tbl[0].aref = 3.3;
 8005db6:	4b31      	ldr	r3, [pc, #196]	; (8005e7c <tdsInit+0xd0>)
 8005db8:	2203      	movs	r2, #3
 8005dba:	701a      	strb	r2, [r3, #0]
	tds_tbl[0].temperature = 25.0;
 8005dbc:	4b2f      	ldr	r3, [pc, #188]	; (8005e7c <tdsInit+0xd0>)
 8005dbe:	4a30      	ldr	r2, [pc, #192]	; (8005e80 <tdsInit+0xd4>)
 8005dc0:	609a      	str	r2, [r3, #8]
	tds_tbl[0].adcRange = 4096.0;
 8005dc2:	4b2e      	ldr	r3, [pc, #184]	; (8005e7c <tdsInit+0xd0>)
 8005dc4:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8005dc8:	60da      	str	r2, [r3, #12]
	tds_tbl[0].kValue = 1.0;
 8005dca:	4b2c      	ldr	r3, [pc, #176]	; (8005e7c <tdsInit+0xd0>)
 8005dcc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8005dd0:	605a      	str	r2, [r3, #4]

	  ADC_ChannelConfTypeDef sConfig = {0};
 8005dd2:	1d3b      	adds	r3, r7, #4
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	601a      	str	r2, [r3, #0]
 8005dd8:	605a      	str	r2, [r3, #4]
 8005dda:	609a      	str	r2, [r3, #8]
 8005ddc:	60da      	str	r2, [r3, #12]

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc1.Instance = ADC1;
 8005dde:	4b29      	ldr	r3, [pc, #164]	; (8005e84 <tdsInit+0xd8>)
 8005de0:	4a29      	ldr	r2, [pc, #164]	; (8005e88 <tdsInit+0xdc>)
 8005de2:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005de4:	4b27      	ldr	r3, [pc, #156]	; (8005e84 <tdsInit+0xd8>)
 8005de6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005dea:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005dec:	4b25      	ldr	r3, [pc, #148]	; (8005e84 <tdsInit+0xd8>)
 8005dee:	2200      	movs	r2, #0
 8005df0:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ENABLE;
 8005df2:	4b24      	ldr	r3, [pc, #144]	; (8005e84 <tdsInit+0xd8>)
 8005df4:	2201      	movs	r2, #1
 8005df6:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8005df8:	4b22      	ldr	r3, [pc, #136]	; (8005e84 <tdsInit+0xd8>)
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005dfe:	4b21      	ldr	r3, [pc, #132]	; (8005e84 <tdsInit+0xd8>)
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005e06:	4b1f      	ldr	r3, [pc, #124]	; (8005e84 <tdsInit+0xd8>)
 8005e08:	2200      	movs	r2, #0
 8005e0a:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005e0c:	4b1d      	ldr	r3, [pc, #116]	; (8005e84 <tdsInit+0xd8>)
 8005e0e:	4a1f      	ldr	r2, [pc, #124]	; (8005e8c <tdsInit+0xe0>)
 8005e10:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005e12:	4b1c      	ldr	r3, [pc, #112]	; (8005e84 <tdsInit+0xd8>)
 8005e14:	2200      	movs	r2, #0
 8005e16:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 8005e18:	4b1a      	ldr	r3, [pc, #104]	; (8005e84 <tdsInit+0xd8>)
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005e1e:	4b19      	ldr	r3, [pc, #100]	; (8005e84 <tdsInit+0xd8>)
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005e26:	4b17      	ldr	r3, [pc, #92]	; (8005e84 <tdsInit+0xd8>)
 8005e28:	2201      	movs	r2, #1
 8005e2a:	615a      	str	r2, [r3, #20]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005e2c:	4815      	ldr	r0, [pc, #84]	; (8005e84 <tdsInit+0xd8>)
 8005e2e:	f005 fc8d 	bl	800b74c <HAL_ADC_Init>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d001      	beq.n	8005e3c <tdsInit+0x90>
	  {
	    Error_Handler();
 8005e38:	f7fb fa9a 	bl	8001370 <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8005e40:	2301      	movs	r3, #1
 8005e42:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8005e44:	2307      	movs	r3, #7
 8005e46:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e48:	1d3b      	adds	r3, r7, #4
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	480d      	ldr	r0, [pc, #52]	; (8005e84 <tdsInit+0xd8>)
 8005e4e:	f005 fefd 	bl	800bc4c <HAL_ADC_ConfigChannel>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d001      	beq.n	8005e5c <tdsInit+0xb0>
	  {
	    Error_Handler();
 8005e58:	f7fb fa8a 	bl	8001370 <Error_Handler>
	  }
	if (HAL_ADC_Start_DMA(&hadc1, &tds_tbl[0].analogValue, 1) != HAL_OK)
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	490c      	ldr	r1, [pc, #48]	; (8005e90 <tdsInit+0xe4>)
 8005e60:	4808      	ldr	r0, [pc, #32]	; (8005e84 <tdsInit+0xd8>)
 8005e62:	f005 fdf7 	bl	800ba54 <HAL_ADC_Start_DMA>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d001      	beq.n	8005e70 <tdsInit+0xc4>
	{
		Error_Handler();
 8005e6c:	f7fb fa80 	bl	8001370 <Error_Handler>
	}

	return ret;
 8005e70:	7dfb      	ldrb	r3, [r7, #23]

}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3718      	adds	r7, #24
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	2000ae14 	.word	0x2000ae14
 8005e80:	41c80000 	.word	0x41c80000
 8005e84:	2000ae3c 	.word	0x2000ae3c
 8005e88:	40012000 	.word	0x40012000
 8005e8c:	0f000001 	.word	0x0f000001
 8005e90:	2000ae24 	.word	0x2000ae24
 8005e94:	00000000 	.word	0x00000000

08005e98 <tds_measure>:
bool tds_measure(void)
{
 8005e98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005e9c:	b082      	sub	sp, #8
 8005e9e:	af00      	add	r7, sp, #0
	bool ret = true;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	71bb      	strb	r3, [r7, #6]
	static int16_t tdsHistTab[11];
	static int tdsHistIdx = 0;
	static uint32_t tdsValueSum = 0;

	tds_tbl_t *tds = &tds_tbl[0];
 8005ea4:	4b8e      	ldr	r3, [pc, #568]	; (80060e0 <tds_measure+0x248>)
 8005ea6:	603b      	str	r3, [r7, #0]

	tds->voltage = tds->analogValue/tds->adcRange*tds->aref;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	691b      	ldr	r3, [r3, #16]
 8005eac:	ee07 3a90 	vmov	s15, r3
 8005eb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	edd3 7a03 	vldr	s15, [r3, #12]
 8005eba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	ee07 3a90 	vmov	s15, r3
 8005ec6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	edc3 7a05 	vstr	s15, [r3, #20]
	tds->ecValue=(133.42*tds->voltage*tds->voltage*tds->voltage - 255.86*tds->voltage*tds->voltage + 857.39*tds->voltage)*tds->kValue;
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	695b      	ldr	r3, [r3, #20]
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f7fa fb4d 	bl	8000578 <__aeabi_f2d>
 8005ede:	a378      	add	r3, pc, #480	; (adr r3, 80060c0 <tds_measure+0x228>)
 8005ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee4:	f7fa fba0 	bl	8000628 <__aeabi_dmul>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	460c      	mov	r4, r1
 8005eec:	4625      	mov	r5, r4
 8005eee:	461c      	mov	r4, r3
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	695b      	ldr	r3, [r3, #20]
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7fa fb3f 	bl	8000578 <__aeabi_f2d>
 8005efa:	4602      	mov	r2, r0
 8005efc:	460b      	mov	r3, r1
 8005efe:	4620      	mov	r0, r4
 8005f00:	4629      	mov	r1, r5
 8005f02:	f7fa fb91 	bl	8000628 <__aeabi_dmul>
 8005f06:	4603      	mov	r3, r0
 8005f08:	460c      	mov	r4, r1
 8005f0a:	4625      	mov	r5, r4
 8005f0c:	461c      	mov	r4, r3
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fa fb30 	bl	8000578 <__aeabi_f2d>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	4629      	mov	r1, r5
 8005f20:	f7fa fb82 	bl	8000628 <__aeabi_dmul>
 8005f24:	4603      	mov	r3, r0
 8005f26:	460c      	mov	r4, r1
 8005f28:	4625      	mov	r5, r4
 8005f2a:	461c      	mov	r4, r3
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	695b      	ldr	r3, [r3, #20]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f7fa fb21 	bl	8000578 <__aeabi_f2d>
 8005f36:	a364      	add	r3, pc, #400	; (adr r3, 80060c8 <tds_measure+0x230>)
 8005f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3c:	f7fa fb74 	bl	8000628 <__aeabi_dmul>
 8005f40:	4602      	mov	r2, r0
 8005f42:	460b      	mov	r3, r1
 8005f44:	4690      	mov	r8, r2
 8005f46:	4699      	mov	r9, r3
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7fa fb13 	bl	8000578 <__aeabi_f2d>
 8005f52:	4602      	mov	r2, r0
 8005f54:	460b      	mov	r3, r1
 8005f56:	4640      	mov	r0, r8
 8005f58:	4649      	mov	r1, r9
 8005f5a:	f7fa fb65 	bl	8000628 <__aeabi_dmul>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	460b      	mov	r3, r1
 8005f62:	4620      	mov	r0, r4
 8005f64:	4629      	mov	r1, r5
 8005f66:	f7fa f9a7 	bl	80002b8 <__aeabi_dsub>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	460c      	mov	r4, r1
 8005f6e:	4625      	mov	r5, r4
 8005f70:	461c      	mov	r4, r3
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	695b      	ldr	r3, [r3, #20]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7fa fafe 	bl	8000578 <__aeabi_f2d>
 8005f7c:	a354      	add	r3, pc, #336	; (adr r3, 80060d0 <tds_measure+0x238>)
 8005f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f82:	f7fa fb51 	bl	8000628 <__aeabi_dmul>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4620      	mov	r0, r4
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	f7fa f995 	bl	80002bc <__adddf3>
 8005f92:	4603      	mov	r3, r0
 8005f94:	460c      	mov	r4, r1
 8005f96:	4625      	mov	r5, r4
 8005f98:	461c      	mov	r4, r3
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7fa faea 	bl	8000578 <__aeabi_f2d>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	4620      	mov	r0, r4
 8005faa:	4629      	mov	r1, r5
 8005fac:	f7fa fb3c 	bl	8000628 <__aeabi_dmul>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	460c      	mov	r4, r1
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	4621      	mov	r1, r4
 8005fb8:	f7fa fe2e 	bl	8000c18 <__aeabi_d2f>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	619a      	str	r2, [r3, #24]
	tds->ecValue25  =  tds->ecValue / (1.0+0.02*(tds->temperature-25.0));  //temperature compensation
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fa fad6 	bl	8000578 <__aeabi_f2d>
 8005fcc:	4604      	mov	r4, r0
 8005fce:	460d      	mov	r5, r1
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f7fa facf 	bl	8000578 <__aeabi_f2d>
 8005fda:	f04f 0200 	mov.w	r2, #0
 8005fde:	4b41      	ldr	r3, [pc, #260]	; (80060e4 <tds_measure+0x24c>)
 8005fe0:	f7fa f96a 	bl	80002b8 <__aeabi_dsub>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	4610      	mov	r0, r2
 8005fea:	4619      	mov	r1, r3
 8005fec:	a33a      	add	r3, pc, #232	; (adr r3, 80060d8 <tds_measure+0x240>)
 8005fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff2:	f7fa fb19 	bl	8000628 <__aeabi_dmul>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4610      	mov	r0, r2
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	f04f 0200 	mov.w	r2, #0
 8006002:	4b39      	ldr	r3, [pc, #228]	; (80060e8 <tds_measure+0x250>)
 8006004:	f7fa f95a 	bl	80002bc <__adddf3>
 8006008:	4602      	mov	r2, r0
 800600a:	460b      	mov	r3, r1
 800600c:	4620      	mov	r0, r4
 800600e:	4629      	mov	r1, r5
 8006010:	f7fa fc34 	bl	800087c <__aeabi_ddiv>
 8006014:	4603      	mov	r3, r0
 8006016:	460c      	mov	r4, r1
 8006018:	4618      	mov	r0, r3
 800601a:	4621      	mov	r1, r4
 800601c:	f7fa fdfc 	bl	8000c18 <__aeabi_d2f>
 8006020:	4602      	mov	r2, r0
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	61da      	str	r2, [r3, #28]
	tds->tdsValue = tds->ecValue25 * TdsFactor;
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	edd3 7a07 	vldr	s15, [r3, #28]
 800602c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006030:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	edc3 7a08 	vstr	s15, [r3, #32]

	uint8_t indexplus1 = (tdsHistIdx + 1);
 800603a:	4b2c      	ldr	r3, [pc, #176]	; (80060ec <tds_measure+0x254>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	b2db      	uxtb	r3, r3
 8006040:	3301      	adds	r3, #1
 8006042:	71fb      	strb	r3, [r7, #7]
	if (indexplus1 == 11) indexplus1 = 0;
 8006044:	79fb      	ldrb	r3, [r7, #7]
 8006046:	2b0b      	cmp	r3, #11
 8006048:	d101      	bne.n	800604e <tds_measure+0x1b6>
 800604a:	2300      	movs	r3, #0
 800604c:	71fb      	strb	r3, [r7, #7]
	tdsHistTab[tdsHistIdx] = tds->tdsValue;
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	edd3 7a08 	vldr	s15, [r3, #32]
 8006054:	4b25      	ldr	r3, [pc, #148]	; (80060ec <tds_measure+0x254>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800605c:	ee17 2a90 	vmov	r2, s15
 8006060:	b211      	sxth	r1, r2
 8006062:	4a23      	ldr	r2, [pc, #140]	; (80060f0 <tds_measure+0x258>)
 8006064:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	tdsValueSum += tdsHistTab[tdsHistIdx];
 8006068:	4b20      	ldr	r3, [pc, #128]	; (80060ec <tds_measure+0x254>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a20      	ldr	r2, [pc, #128]	; (80060f0 <tds_measure+0x258>)
 800606e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8006072:	461a      	mov	r2, r3
 8006074:	4b1f      	ldr	r3, [pc, #124]	; (80060f4 <tds_measure+0x25c>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4413      	add	r3, r2
 800607a:	4a1e      	ldr	r2, [pc, #120]	; (80060f4 <tds_measure+0x25c>)
 800607c:	6013      	str	r3, [r2, #0]
	tdsValueSum -= tdsHistTab[indexplus1];
 800607e:	4b1d      	ldr	r3, [pc, #116]	; (80060f4 <tds_measure+0x25c>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	79fa      	ldrb	r2, [r7, #7]
 8006084:	491a      	ldr	r1, [pc, #104]	; (80060f0 <tds_measure+0x258>)
 8006086:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 800608a:	1a9b      	subs	r3, r3, r2
 800608c:	4a19      	ldr	r2, [pc, #100]	; (80060f4 <tds_measure+0x25c>)
 800608e:	6013      	str	r3, [r2, #0]
	tdsHistIdx = indexplus1;
 8006090:	79fb      	ldrb	r3, [r7, #7]
 8006092:	4a16      	ldr	r2, [pc, #88]	; (80060ec <tds_measure+0x254>)
 8006094:	6013      	str	r3, [r2, #0]
	tds->filter_tdsValue = tdsValueSum / 10;
 8006096:	4b17      	ldr	r3, [pc, #92]	; (80060f4 <tds_measure+0x25c>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a17      	ldr	r2, [pc, #92]	; (80060f8 <tds_measure+0x260>)
 800609c:	fba2 2303 	umull	r2, r3, r2, r3
 80060a0:	08db      	lsrs	r3, r3, #3
 80060a2:	ee07 3a90 	vmov	s15, r3
 80060a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return ret;
 80060b0:	79bb      	ldrb	r3, [r7, #6]
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3708      	adds	r7, #8
 80060b6:	46bd      	mov	sp, r7
 80060b8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80060bc:	f3af 8000 	nop.w
 80060c0:	a3d70a3d 	.word	0xa3d70a3d
 80060c4:	4060ad70 	.word	0x4060ad70
 80060c8:	1eb851ec 	.word	0x1eb851ec
 80060cc:	406ffb85 	.word	0x406ffb85
 80060d0:	b851eb85 	.word	0xb851eb85
 80060d4:	408acb1e 	.word	0x408acb1e
 80060d8:	47ae147b 	.word	0x47ae147b
 80060dc:	3f947ae1 	.word	0x3f947ae1
 80060e0:	2000ae14 	.word	0x2000ae14
 80060e4:	40390000 	.word	0x40390000
 80060e8:	3ff00000 	.word	0x3ff00000
 80060ec:	2000a384 	.word	0x2000a384
 80060f0:	2000a388 	.word	0x2000a388
 80060f4:	2000a3a0 	.word	0x2000a3a0
 80060f8:	cccccccd 	.word	0xcccccccd

080060fc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b08a      	sub	sp, #40	; 0x28
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006104:	f107 0314 	add.w	r3, r7, #20
 8006108:	2200      	movs	r2, #0
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	605a      	str	r2, [r3, #4]
 800610e:	609a      	str	r2, [r3, #8]
 8006110:	60da      	str	r2, [r3, #12]
 8006112:	611a      	str	r2, [r3, #16]
	  if(adcHandle->Instance==ADC1)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a3e      	ldr	r2, [pc, #248]	; (8006214 <HAL_ADC_MspInit+0x118>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d175      	bne.n	800620a <HAL_ADC_MspInit+0x10e>
	  {
	  /* USER CODE BEGIN ADC1_MspInit 0 */
		  /* DMA controller clock enable */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 800611e:	2300      	movs	r3, #0
 8006120:	613b      	str	r3, [r7, #16]
 8006122:	4b3d      	ldr	r3, [pc, #244]	; (8006218 <HAL_ADC_MspInit+0x11c>)
 8006124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006126:	4a3c      	ldr	r2, [pc, #240]	; (8006218 <HAL_ADC_MspInit+0x11c>)
 8006128:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800612c:	6313      	str	r3, [r2, #48]	; 0x30
 800612e:	4b3a      	ldr	r3, [pc, #232]	; (8006218 <HAL_ADC_MspInit+0x11c>)
 8006130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006136:	613b      	str	r3, [r7, #16]
 8006138:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END ADC1_MspInit 0 */
	    /* ADC1 clock enable */
	    __HAL_RCC_ADC1_CLK_ENABLE();
 800613a:	2300      	movs	r3, #0
 800613c:	60fb      	str	r3, [r7, #12]
 800613e:	4b36      	ldr	r3, [pc, #216]	; (8006218 <HAL_ADC_MspInit+0x11c>)
 8006140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006142:	4a35      	ldr	r2, [pc, #212]	; (8006218 <HAL_ADC_MspInit+0x11c>)
 8006144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006148:	6453      	str	r3, [r2, #68]	; 0x44
 800614a:	4b33      	ldr	r3, [pc, #204]	; (8006218 <HAL_ADC_MspInit+0x11c>)
 800614c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800614e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006152:	60fb      	str	r3, [r7, #12]
 8006154:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006156:	2300      	movs	r3, #0
 8006158:	60bb      	str	r3, [r7, #8]
 800615a:	4b2f      	ldr	r3, [pc, #188]	; (8006218 <HAL_ADC_MspInit+0x11c>)
 800615c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615e:	4a2e      	ldr	r2, [pc, #184]	; (8006218 <HAL_ADC_MspInit+0x11c>)
 8006160:	f043 0301 	orr.w	r3, r3, #1
 8006164:	6313      	str	r3, [r2, #48]	; 0x30
 8006166:	4b2c      	ldr	r3, [pc, #176]	; (8006218 <HAL_ADC_MspInit+0x11c>)
 8006168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	60bb      	str	r3, [r7, #8]
 8006170:	68bb      	ldr	r3, [r7, #8]
	    /**ADC1 GPIO Configuration
	    PA1     ------> ADC1_IN1
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006172:	2302      	movs	r3, #2
 8006174:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006176:	2303      	movs	r3, #3
 8006178:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800617a:	2300      	movs	r3, #0
 800617c:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800617e:	f107 0314 	add.w	r3, r7, #20
 8006182:	4619      	mov	r1, r3
 8006184:	4825      	ldr	r0, [pc, #148]	; (800621c <HAL_ADC_MspInit+0x120>)
 8006186:	f006 fd57 	bl	800cc38 <HAL_GPIO_Init>

	    /* ADC1 DMA Init */
	    /* ADC1 Init */
	    hdma_adc1.Instance = DMA2_Stream0;
 800618a:	4b25      	ldr	r3, [pc, #148]	; (8006220 <HAL_ADC_MspInit+0x124>)
 800618c:	4a25      	ldr	r2, [pc, #148]	; (8006224 <HAL_ADC_MspInit+0x128>)
 800618e:	601a      	str	r2, [r3, #0]
	    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006190:	4b23      	ldr	r3, [pc, #140]	; (8006220 <HAL_ADC_MspInit+0x124>)
 8006192:	2200      	movs	r2, #0
 8006194:	605a      	str	r2, [r3, #4]
	    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006196:	4b22      	ldr	r3, [pc, #136]	; (8006220 <HAL_ADC_MspInit+0x124>)
 8006198:	2200      	movs	r2, #0
 800619a:	609a      	str	r2, [r3, #8]
	    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800619c:	4b20      	ldr	r3, [pc, #128]	; (8006220 <HAL_ADC_MspInit+0x124>)
 800619e:	2200      	movs	r2, #0
 80061a0:	60da      	str	r2, [r3, #12]
	    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80061a2:	4b1f      	ldr	r3, [pc, #124]	; (8006220 <HAL_ADC_MspInit+0x124>)
 80061a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80061a8:	611a      	str	r2, [r3, #16]
	    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80061aa:	4b1d      	ldr	r3, [pc, #116]	; (8006220 <HAL_ADC_MspInit+0x124>)
 80061ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80061b0:	615a      	str	r2, [r3, #20]
	    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80061b2:	4b1b      	ldr	r3, [pc, #108]	; (8006220 <HAL_ADC_MspInit+0x124>)
 80061b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80061b8:	619a      	str	r2, [r3, #24]
	    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80061ba:	4b19      	ldr	r3, [pc, #100]	; (8006220 <HAL_ADC_MspInit+0x124>)
 80061bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80061c0:	61da      	str	r2, [r3, #28]
	    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80061c2:	4b17      	ldr	r3, [pc, #92]	; (8006220 <HAL_ADC_MspInit+0x124>)
 80061c4:	2200      	movs	r2, #0
 80061c6:	621a      	str	r2, [r3, #32]
	    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80061c8:	4b15      	ldr	r3, [pc, #84]	; (8006220 <HAL_ADC_MspInit+0x124>)
 80061ca:	2200      	movs	r2, #0
 80061cc:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80061ce:	4814      	ldr	r0, [pc, #80]	; (8006220 <HAL_ADC_MspInit+0x124>)
 80061d0:	f006 f938 	bl	800c444 <HAL_DMA_Init>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d001      	beq.n	80061de <HAL_ADC_MspInit+0xe2>
	    {
	      Error_Handler();
 80061da:	f7fb f8c9 	bl	8001370 <Error_Handler>
	    }

	    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a0f      	ldr	r2, [pc, #60]	; (8006220 <HAL_ADC_MspInit+0x124>)
 80061e2:	639a      	str	r2, [r3, #56]	; 0x38
 80061e4:	4a0e      	ldr	r2, [pc, #56]	; (8006220 <HAL_ADC_MspInit+0x124>)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6393      	str	r3, [r2, #56]	; 0x38

	    /* ADC1 interrupt Init */
	    HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 80061ea:	2200      	movs	r2, #0
 80061ec:	2106      	movs	r1, #6
 80061ee:	2012      	movs	r0, #18
 80061f0:	f006 f8e3 	bl	800c3ba <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80061f4:	2012      	movs	r0, #18
 80061f6:	f006 f8fc 	bl	800c3f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN ADC1_MspInit 1 */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 80061fa:	2200      	movs	r2, #0
 80061fc:	2106      	movs	r1, #6
 80061fe:	2038      	movs	r0, #56	; 0x38
 8006200:	f006 f8db 	bl	800c3ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8006204:	2038      	movs	r0, #56	; 0x38
 8006206:	f006 f8f4 	bl	800c3f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800620a:	bf00      	nop
 800620c:	3728      	adds	r7, #40	; 0x28
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	40012000 	.word	0x40012000
 8006218:	40023800 	.word	0x40023800
 800621c:	40020000 	.word	0x40020000
 8006220:	2000ae84 	.word	0x2000ae84
 8006224:	40026410 	.word	0x40026410

08006228 <uartInit>:
#endif



bool uartInit(void)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 800622e:	2300      	movs	r3, #0
 8006230:	607b      	str	r3, [r7, #4]
 8006232:	e007      	b.n	8006244 <uartInit+0x1c>
  {
    is_open[i] = false;
 8006234:	4a08      	ldr	r2, [pc, #32]	; (8006258 <uartInit+0x30>)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4413      	add	r3, r2
 800623a:	2200      	movs	r2, #0
 800623c:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	3301      	adds	r3, #1
 8006242:	607b      	str	r3, [r7, #4]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	ddf4      	ble.n	8006234 <uartInit+0xc>
  }


  return true;
 800624a:	2301      	movs	r3, #1
}
 800624c:	4618      	mov	r0, r3
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr
 8006258:	2000a3a4 	.word	0x2000a3a4

0800625c <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b086      	sub	sp, #24
 8006260:	af00      	add	r7, sp, #0
 8006262:	4603      	mov	r3, r0
 8006264:	6039      	str	r1, [r7, #0]
 8006266:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8006268:	2300      	movs	r3, #0
 800626a:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 800626c:	79fb      	ldrb	r3, [r7, #7]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d002      	beq.n	8006278 <uartOpen+0x1c>
 8006272:	2b01      	cmp	r3, #1
 8006274:	d078      	beq.n	8006368 <uartOpen+0x10c>
 8006276:	e0ef      	b.n	8006458 <uartOpen+0x1fc>
  {
    case _DEF_UART1:
        huart1.Instance         = USART1;
 8006278:	4b7a      	ldr	r3, [pc, #488]	; (8006464 <uartOpen+0x208>)
 800627a:	4a7b      	ldr	r2, [pc, #492]	; (8006468 <uartOpen+0x20c>)
 800627c:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate    = baud;
 800627e:	4a79      	ldr	r2, [pc, #484]	; (8006464 <uartOpen+0x208>)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	6053      	str	r3, [r2, #4]
        huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 8006284:	4b77      	ldr	r3, [pc, #476]	; (8006464 <uartOpen+0x208>)
 8006286:	2200      	movs	r2, #0
 8006288:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits    = UART_STOPBITS_1;
 800628a:	4b76      	ldr	r3, [pc, #472]	; (8006464 <uartOpen+0x208>)
 800628c:	2200      	movs	r2, #0
 800628e:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity      = UART_PARITY_NONE;
 8006290:	4b74      	ldr	r3, [pc, #464]	; (8006464 <uartOpen+0x208>)
 8006292:	2200      	movs	r2, #0
 8006294:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode        = UART_MODE_TX_RX;
 8006296:	4b73      	ldr	r3, [pc, #460]	; (8006464 <uartOpen+0x208>)
 8006298:	220c      	movs	r2, #12
 800629a:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 800629c:	4b71      	ldr	r3, [pc, #452]	; (8006464 <uartOpen+0x208>)
 800629e:	2200      	movs	r2, #0
 80062a0:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 80062a2:	4b70      	ldr	r3, [pc, #448]	; (8006464 <uartOpen+0x208>)
 80062a4:	2200      	movs	r2, #0
 80062a6:	61da      	str	r2, [r3, #28]

        HAL_UART_DeInit(&huart1);
 80062a8:	486e      	ldr	r0, [pc, #440]	; (8006464 <uartOpen+0x208>)
 80062aa:	f00a fa5a 	bl	8010762 <HAL_UART_DeInit>

        qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 80062ae:	79fb      	ldrb	r3, [r7, #7]
 80062b0:	011b      	lsls	r3, r3, #4
 80062b2:	4a6e      	ldr	r2, [pc, #440]	; (800646c <uartOpen+0x210>)
 80062b4:	4413      	add	r3, r2
 80062b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80062ba:	496d      	ldr	r1, [pc, #436]	; (8006470 <uartOpen+0x214>)
 80062bc:	4618      	mov	r0, r3
 80062be:	f7fb f990 	bl	80015e2 <qbufferCreate>

        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 80062c2:	2300      	movs	r3, #0
 80062c4:	613b      	str	r3, [r7, #16]
 80062c6:	4b6b      	ldr	r3, [pc, #428]	; (8006474 <uartOpen+0x218>)
 80062c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ca:	4a6a      	ldr	r2, [pc, #424]	; (8006474 <uartOpen+0x218>)
 80062cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80062d0:	6313      	str	r3, [r2, #48]	; 0x30
 80062d2:	4b68      	ldr	r3, [pc, #416]	; (8006474 <uartOpen+0x218>)
 80062d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062da:	613b      	str	r3, [r7, #16]
 80062dc:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 80062de:	2200      	movs	r2, #0
 80062e0:	2104      	movs	r1, #4
 80062e2:	203a      	movs	r0, #58	; 0x3a
 80062e4:	f006 f869 	bl	800c3ba <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80062e8:	203a      	movs	r0, #58	; 0x3a
 80062ea:	f006 f882 	bl	800c3f2 <HAL_NVIC_EnableIRQ>
        /* DMA2_Stream7_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 80062ee:	2200      	movs	r2, #0
 80062f0:	2104      	movs	r1, #4
 80062f2:	2046      	movs	r0, #70	; 0x46
 80062f4:	f006 f861 	bl	800c3ba <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80062f8:	2046      	movs	r0, #70	; 0x46
 80062fa:	f006 f87a 	bl	800c3f2 <HAL_NVIC_EnableIRQ>

        if (HAL_UART_Init(&huart1) != HAL_OK)
 80062fe:	4859      	ldr	r0, [pc, #356]	; (8006464 <uartOpen+0x208>)
 8006300:	f00a f9e2 	bl	80106c8 <HAL_UART_Init>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d002      	beq.n	8006310 <uartOpen+0xb4>
        {
          ret = false;
 800630a:	2300      	movs	r3, #0
 800630c:	75fb      	strb	r3, [r7, #23]
          }

          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
          qbuffer[ch].out = qbuffer[ch].in;
        }
      break;
 800630e:	e0a3      	b.n	8006458 <uartOpen+0x1fc>
          ret = true;
 8006310:	2301      	movs	r3, #1
 8006312:	75fb      	strb	r3, [r7, #23]
          is_open[ch] = true;
 8006314:	79fb      	ldrb	r3, [r7, #7]
 8006316:	4a58      	ldr	r2, [pc, #352]	; (8006478 <uartOpen+0x21c>)
 8006318:	2101      	movs	r1, #1
 800631a:	54d1      	strb	r1, [r2, r3]
          if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 800631c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006320:	4953      	ldr	r1, [pc, #332]	; (8006470 <uartOpen+0x214>)
 8006322:	4850      	ldr	r0, [pc, #320]	; (8006464 <uartOpen+0x208>)
 8006324:	f00a fae2 	bl	80108ec <HAL_UART_Receive_DMA>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d001      	beq.n	8006332 <uartOpen+0xd6>
            ret = false;
 800632e:	2300      	movs	r3, #0
 8006330:	75fb      	strb	r3, [r7, #23]
          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 8006332:	79fb      	ldrb	r3, [r7, #7]
 8006334:	4a4d      	ldr	r2, [pc, #308]	; (800646c <uartOpen+0x210>)
 8006336:	011b      	lsls	r3, r3, #4
 8006338:	4413      	add	r3, r2
 800633a:	3308      	adds	r3, #8
 800633c:	6819      	ldr	r1, [r3, #0]
 800633e:	4b4f      	ldr	r3, [pc, #316]	; (800647c <uartOpen+0x220>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	79fb      	ldrb	r3, [r7, #7]
 8006346:	1a8a      	subs	r2, r1, r2
 8006348:	4948      	ldr	r1, [pc, #288]	; (800646c <uartOpen+0x210>)
 800634a:	011b      	lsls	r3, r3, #4
 800634c:	440b      	add	r3, r1
 800634e:	601a      	str	r2, [r3, #0]
          qbuffer[ch].out = qbuffer[ch].in;
 8006350:	79fa      	ldrb	r2, [r7, #7]
 8006352:	79fb      	ldrb	r3, [r7, #7]
 8006354:	4945      	ldr	r1, [pc, #276]	; (800646c <uartOpen+0x210>)
 8006356:	0112      	lsls	r2, r2, #4
 8006358:	440a      	add	r2, r1
 800635a:	6812      	ldr	r2, [r2, #0]
 800635c:	4943      	ldr	r1, [pc, #268]	; (800646c <uartOpen+0x210>)
 800635e:	011b      	lsls	r3, r3, #4
 8006360:	440b      	add	r3, r1
 8006362:	3304      	adds	r3, #4
 8006364:	601a      	str	r2, [r3, #0]
      break;
 8006366:	e077      	b.n	8006458 <uartOpen+0x1fc>

    case _DEF_UART2:
      huart1.Instance         = USART1;
 8006368:	4b3e      	ldr	r3, [pc, #248]	; (8006464 <uartOpen+0x208>)
 800636a:	4a3f      	ldr	r2, [pc, #252]	; (8006468 <uartOpen+0x20c>)
 800636c:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 800636e:	4a3d      	ldr	r2, [pc, #244]	; (8006464 <uartOpen+0x208>)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006374:	4b3b      	ldr	r3, [pc, #236]	; (8006464 <uartOpen+0x208>)
 8006376:	2200      	movs	r2, #0
 8006378:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 800637a:	4b3a      	ldr	r3, [pc, #232]	; (8006464 <uartOpen+0x208>)
 800637c:	2200      	movs	r2, #0
 800637e:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 8006380:	4b38      	ldr	r3, [pc, #224]	; (8006464 <uartOpen+0x208>)
 8006382:	2200      	movs	r2, #0
 8006384:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 8006386:	4b37      	ldr	r3, [pc, #220]	; (8006464 <uartOpen+0x208>)
 8006388:	220c      	movs	r2, #12
 800638a:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800638c:	4b35      	ldr	r3, [pc, #212]	; (8006464 <uartOpen+0x208>)
 800638e:	2200      	movs	r2, #0
 8006390:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006392:	4b34      	ldr	r3, [pc, #208]	; (8006464 <uartOpen+0x208>)
 8006394:	2200      	movs	r2, #0
 8006396:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8006398:	4832      	ldr	r0, [pc, #200]	; (8006464 <uartOpen+0x208>)
 800639a:	f00a f9e2 	bl	8010762 <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 800639e:	79fb      	ldrb	r3, [r7, #7]
 80063a0:	011b      	lsls	r3, r3, #4
 80063a2:	4a32      	ldr	r2, [pc, #200]	; (800646c <uartOpen+0x210>)
 80063a4:	4413      	add	r3, r2
 80063a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80063aa:	4931      	ldr	r1, [pc, #196]	; (8006470 <uartOpen+0x214>)
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7fb f918 	bl	80015e2 <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA2_CLK_ENABLE();
 80063b2:	2300      	movs	r3, #0
 80063b4:	60fb      	str	r3, [r7, #12]
 80063b6:	4b2f      	ldr	r3, [pc, #188]	; (8006474 <uartOpen+0x218>)
 80063b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ba:	4a2e      	ldr	r2, [pc, #184]	; (8006474 <uartOpen+0x218>)
 80063bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80063c0:	6313      	str	r3, [r2, #48]	; 0x30
 80063c2:	4b2c      	ldr	r3, [pc, #176]	; (8006474 <uartOpen+0x218>)
 80063c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063ca:	60fb      	str	r3, [r7, #12]
 80063cc:	68fb      	ldr	r3, [r7, #12]

      /* DMA interrupt init */
      /* DMA2_Stream2_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 80063ce:	2200      	movs	r2, #0
 80063d0:	2104      	movs	r1, #4
 80063d2:	203a      	movs	r0, #58	; 0x3a
 80063d4:	f005 fff1 	bl	800c3ba <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80063d8:	203a      	movs	r0, #58	; 0x3a
 80063da:	f006 f80a 	bl	800c3f2 <HAL_NVIC_EnableIRQ>
      /* DMA2_Stream7_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 80063de:	2200      	movs	r2, #0
 80063e0:	2104      	movs	r1, #4
 80063e2:	2046      	movs	r0, #70	; 0x46
 80063e4:	f005 ffe9 	bl	800c3ba <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80063e8:	2046      	movs	r0, #70	; 0x46
 80063ea:	f006 f802 	bl	800c3f2 <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 80063ee:	481d      	ldr	r0, [pc, #116]	; (8006464 <uartOpen+0x208>)
 80063f0:	f00a f96a 	bl	80106c8 <HAL_UART_Init>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d002      	beq.n	8006400 <uartOpen+0x1a4>
      {
        ret = false;
 80063fa:	2300      	movs	r3, #0
 80063fc:	75fb      	strb	r3, [r7, #23]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      break;
 80063fe:	e02a      	b.n	8006456 <uartOpen+0x1fa>
        ret = true;
 8006400:	2301      	movs	r3, #1
 8006402:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8006404:	79fb      	ldrb	r3, [r7, #7]
 8006406:	4a1c      	ldr	r2, [pc, #112]	; (8006478 <uartOpen+0x21c>)
 8006408:	2101      	movs	r1, #1
 800640a:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 800640c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006410:	4917      	ldr	r1, [pc, #92]	; (8006470 <uartOpen+0x214>)
 8006412:	4814      	ldr	r0, [pc, #80]	; (8006464 <uartOpen+0x208>)
 8006414:	f00a fa6a 	bl	80108ec <HAL_UART_Receive_DMA>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <uartOpen+0x1c6>
          ret = false;
 800641e:	2300      	movs	r3, #0
 8006420:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 8006422:	79fb      	ldrb	r3, [r7, #7]
 8006424:	4a11      	ldr	r2, [pc, #68]	; (800646c <uartOpen+0x210>)
 8006426:	011b      	lsls	r3, r3, #4
 8006428:	4413      	add	r3, r2
 800642a:	3308      	adds	r3, #8
 800642c:	6819      	ldr	r1, [r3, #0]
 800642e:	4b13      	ldr	r3, [pc, #76]	; (800647c <uartOpen+0x220>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	79fb      	ldrb	r3, [r7, #7]
 8006436:	1a8a      	subs	r2, r1, r2
 8006438:	490c      	ldr	r1, [pc, #48]	; (800646c <uartOpen+0x210>)
 800643a:	011b      	lsls	r3, r3, #4
 800643c:	440b      	add	r3, r1
 800643e:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 8006440:	79fa      	ldrb	r2, [r7, #7]
 8006442:	79fb      	ldrb	r3, [r7, #7]
 8006444:	4909      	ldr	r1, [pc, #36]	; (800646c <uartOpen+0x210>)
 8006446:	0112      	lsls	r2, r2, #4
 8006448:	440a      	add	r2, r1
 800644a:	6812      	ldr	r2, [r2, #0]
 800644c:	4907      	ldr	r1, [pc, #28]	; (800646c <uartOpen+0x210>)
 800644e:	011b      	lsls	r3, r3, #4
 8006450:	440b      	add	r3, r1
 8006452:	3304      	adds	r3, #4
 8006454:	601a      	str	r2, [r3, #0]
      break;
 8006456:	bf00      	nop
  }

  return ret;
 8006458:	7dfb      	ldrb	r3, [r7, #23]
}
 800645a:	4618      	mov	r0, r3
 800645c:	3718      	adds	r7, #24
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	2000afa4 	.word	0x2000afa4
 8006468:	40011000 	.word	0x40011000
 800646c:	2000a3a8 	.word	0x2000a3a8
 8006470:	2000a3b8 	.word	0x2000a3b8
 8006474:	40023800 	.word	0x40023800
 8006478:	2000a3a4 	.word	0x2000a3a4
 800647c:	2000af44 	.word	0x2000af44

08006480 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	4603      	mov	r3, r0
 8006488:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 800648a:	2300      	movs	r3, #0
 800648c:	60fb      	str	r3, [r7, #12]

  switch(ch)
 800648e:	79fb      	ldrb	r3, [r7, #7]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d002      	beq.n	800649a <uartAvailable+0x1a>
 8006494:	2b01      	cmp	r3, #1
 8006496:	d018      	beq.n	80064ca <uartAvailable+0x4a>
 8006498:	e02f      	b.n	80064fa <uartAvailable+0x7a>
  {
    case _DEF_UART1:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 800649a:	79fb      	ldrb	r3, [r7, #7]
 800649c:	4a19      	ldr	r2, [pc, #100]	; (8006504 <uartAvailable+0x84>)
 800649e:	011b      	lsls	r3, r3, #4
 80064a0:	4413      	add	r3, r2
 80064a2:	3308      	adds	r3, #8
 80064a4:	6819      	ldr	r1, [r3, #0]
 80064a6:	4b18      	ldr	r3, [pc, #96]	; (8006508 <uartAvailable+0x88>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	685a      	ldr	r2, [r3, #4]
 80064ac:	79fb      	ldrb	r3, [r7, #7]
 80064ae:	1a8a      	subs	r2, r1, r2
 80064b0:	4914      	ldr	r1, [pc, #80]	; (8006504 <uartAvailable+0x84>)
 80064b2:	011b      	lsls	r3, r3, #4
 80064b4:	440b      	add	r3, r1
 80064b6:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 80064b8:	79fb      	ldrb	r3, [r7, #7]
 80064ba:	011b      	lsls	r3, r3, #4
 80064bc:	4a11      	ldr	r2, [pc, #68]	; (8006504 <uartAvailable+0x84>)
 80064be:	4413      	add	r3, r2
 80064c0:	4618      	mov	r0, r3
 80064c2:	f7fb f8e6 	bl	8001692 <qbufferAvailable>
 80064c6:	60f8      	str	r0, [r7, #12]
      break;
 80064c8:	e017      	b.n	80064fa <uartAvailable+0x7a>

    case _DEF_UART2:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	4a0d      	ldr	r2, [pc, #52]	; (8006504 <uartAvailable+0x84>)
 80064ce:	011b      	lsls	r3, r3, #4
 80064d0:	4413      	add	r3, r2
 80064d2:	3308      	adds	r3, #8
 80064d4:	6819      	ldr	r1, [r3, #0]
 80064d6:	4b0c      	ldr	r3, [pc, #48]	; (8006508 <uartAvailable+0x88>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	79fb      	ldrb	r3, [r7, #7]
 80064de:	1a8a      	subs	r2, r1, r2
 80064e0:	4908      	ldr	r1, [pc, #32]	; (8006504 <uartAvailable+0x84>)
 80064e2:	011b      	lsls	r3, r3, #4
 80064e4:	440b      	add	r3, r1
 80064e6:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 80064e8:	79fb      	ldrb	r3, [r7, #7]
 80064ea:	011b      	lsls	r3, r3, #4
 80064ec:	4a05      	ldr	r2, [pc, #20]	; (8006504 <uartAvailable+0x84>)
 80064ee:	4413      	add	r3, r2
 80064f0:	4618      	mov	r0, r3
 80064f2:	f7fb f8ce 	bl	8001692 <qbufferAvailable>
 80064f6:	60f8      	str	r0, [r7, #12]
      break;
 80064f8:	bf00      	nop
  }

  return ret;
 80064fa:	68fb      	ldr	r3, [r7, #12]
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	2000a3a8 	.word	0x2000a3a8
 8006508:	2000af44 	.word	0x2000af44

0800650c <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	4603      	mov	r3, r0
 8006514:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8006516:	2300      	movs	r3, #0
 8006518:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 800651a:	79fb      	ldrb	r3, [r7, #7]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d002      	beq.n	8006526 <uartRead+0x1a>
 8006520:	2b01      	cmp	r3, #1
 8006522:	d008      	beq.n	8006536 <uartRead+0x2a>
 8006524:	e00f      	b.n	8006546 <uartRead+0x3a>
  {
    case _DEF_UART1:
      qbufferRead(&qbuffer[_DEF_UART1], &ret, 1);
 8006526:	f107 030f 	add.w	r3, r7, #15
 800652a:	2201      	movs	r2, #1
 800652c:	4619      	mov	r1, r3
 800652e:	4808      	ldr	r0, [pc, #32]	; (8006550 <uartRead+0x44>)
 8006530:	f7fb f872 	bl	8001618 <qbufferRead>
      break;
 8006534:	e007      	b.n	8006546 <uartRead+0x3a>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 8006536:	f107 030f 	add.w	r3, r7, #15
 800653a:	2201      	movs	r2, #1
 800653c:	4619      	mov	r1, r3
 800653e:	4805      	ldr	r0, [pc, #20]	; (8006554 <uartRead+0x48>)
 8006540:	f7fb f86a 	bl	8001618 <qbufferRead>
      break;
 8006544:	bf00      	nop
  }

  return ret;
 8006546:	7bfb      	ldrb	r3, [r7, #15]
}
 8006548:	4618      	mov	r0, r3
 800654a:	3710      	adds	r7, #16
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}
 8006550:	2000a3a8 	.word	0x2000a3a8
 8006554:	2000a3b8 	.word	0x2000a3b8

08006558 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b086      	sub	sp, #24
 800655c:	af00      	add	r7, sp, #0
 800655e:	4603      	mov	r3, r0
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
 8006564:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 8006566:	2300      	movs	r3, #0
 8006568:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;  /* DMA controller clock enable */

  switch(ch)
 800656a:	7bfb      	ldrb	r3, [r7, #15]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d002      	beq.n	8006576 <uartWrite+0x1e>
 8006570:	2b01      	cmp	r3, #1
 8006572:	d00f      	beq.n	8006594 <uartWrite+0x3c>
 8006574:	e020      	b.n	80065b8 <uartWrite+0x60>
  {
    case _DEF_UART1:
        status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	b29a      	uxth	r2, r3
 800657a:	2364      	movs	r3, #100	; 0x64
 800657c:	68b9      	ldr	r1, [r7, #8]
 800657e:	4811      	ldr	r0, [pc, #68]	; (80065c4 <uartWrite+0x6c>)
 8006580:	f00a f91b 	bl	80107ba <HAL_UART_Transmit>
 8006584:	4603      	mov	r3, r0
 8006586:	74fb      	strb	r3, [r7, #19]
        if (status == HAL_OK)
 8006588:	7cfb      	ldrb	r3, [r7, #19]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d111      	bne.n	80065b2 <uartWrite+0x5a>
        {
          ret = length;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	617b      	str	r3, [r7, #20]
        }
      break;
 8006592:	e00e      	b.n	80065b2 <uartWrite+0x5a>

    case _DEF_UART2:
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	b29a      	uxth	r2, r3
 8006598:	2364      	movs	r3, #100	; 0x64
 800659a:	68b9      	ldr	r1, [r7, #8]
 800659c:	4809      	ldr	r0, [pc, #36]	; (80065c4 <uartWrite+0x6c>)
 800659e:	f00a f90c 	bl	80107ba <HAL_UART_Transmit>
 80065a2:	4603      	mov	r3, r0
 80065a4:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 80065a6:	7cfb      	ldrb	r3, [r7, #19]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d104      	bne.n	80065b6 <uartWrite+0x5e>
      {
        ret = length;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	617b      	str	r3, [r7, #20]
      }
      break;
 80065b0:	e001      	b.n	80065b6 <uartWrite+0x5e>
      break;
 80065b2:	bf00      	nop
 80065b4:	e000      	b.n	80065b8 <uartWrite+0x60>
      break;
 80065b6:	bf00      	nop
  }

  return ret;
 80065b8:	697b      	ldr	r3, [r7, #20]
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3718      	adds	r7, #24
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	2000afa4 	.word	0x2000afa4

080065c8 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 80065c8:	b40e      	push	{r1, r2, r3}
 80065ca:	b580      	push	{r7, lr}
 80065cc:	b0c7      	sub	sp, #284	; 0x11c
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	4602      	mov	r2, r0
 80065d2:	1dfb      	adds	r3, r7, #7
 80065d4:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 80065d6:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80065da:	f107 030c 	add.w	r3, r7, #12
 80065de:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 80065e0:	f107 030c 	add.w	r3, r7, #12
 80065e4:	f107 0010 	add.w	r0, r7, #16
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80065ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80065f2:	f00d fac3 	bl	8013b7c <vsniprintf>
 80065f6:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 80065fa:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80065fe:	f107 0110 	add.w	r1, r7, #16
 8006602:	1dfb      	adds	r3, r7, #7
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	4618      	mov	r0, r3
 8006608:	f7ff ffa6 	bl	8006558 <uartWrite>
 800660c:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  va_end(args);


  return ret;
 8006610:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8006614:	4618      	mov	r0, r3
 8006616:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 800661a:	46bd      	mov	sp, r7
 800661c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006620:	b003      	add	sp, #12
 8006622:	4770      	bx	lr

08006624 <HAL_UART_ErrorCallback>:
}



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 800662c:	bf00      	nop
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
//    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
//    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
}
 8006640:	bf00      	nop
 8006642:	370c      	adds	r7, #12
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b08a      	sub	sp, #40	; 0x28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006654:	f107 0314 	add.w	r3, r7, #20
 8006658:	2200      	movs	r2, #0
 800665a:	601a      	str	r2, [r3, #0]
 800665c:	605a      	str	r2, [r3, #4]
 800665e:	609a      	str	r2, [r3, #8]
 8006660:	60da      	str	r2, [r3, #12]
 8006662:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a5b      	ldr	r2, [pc, #364]	; (80067d8 <HAL_UART_MspInit+0x18c>)
 800666a:	4293      	cmp	r3, r2
 800666c:	f040 80b0 	bne.w	80067d0 <HAL_UART_MspInit+0x184>
  {
	  /* USER CODE BEGIN USART1_MspInit 0 */

	  /* USER CODE END USART1_MspInit 0 */
	    /* USART1 clock enable */
	    __HAL_RCC_USART1_CLK_ENABLE();
 8006670:	2300      	movs	r3, #0
 8006672:	613b      	str	r3, [r7, #16]
 8006674:	4b59      	ldr	r3, [pc, #356]	; (80067dc <HAL_UART_MspInit+0x190>)
 8006676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006678:	4a58      	ldr	r2, [pc, #352]	; (80067dc <HAL_UART_MspInit+0x190>)
 800667a:	f043 0310 	orr.w	r3, r3, #16
 800667e:	6453      	str	r3, [r2, #68]	; 0x44
 8006680:	4b56      	ldr	r3, [pc, #344]	; (80067dc <HAL_UART_MspInit+0x190>)
 8006682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006684:	f003 0310 	and.w	r3, r3, #16
 8006688:	613b      	str	r3, [r7, #16]
 800668a:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 800668c:	2300      	movs	r3, #0
 800668e:	60fb      	str	r3, [r7, #12]
 8006690:	4b52      	ldr	r3, [pc, #328]	; (80067dc <HAL_UART_MspInit+0x190>)
 8006692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006694:	4a51      	ldr	r2, [pc, #324]	; (80067dc <HAL_UART_MspInit+0x190>)
 8006696:	f043 0301 	orr.w	r3, r3, #1
 800669a:	6313      	str	r3, [r2, #48]	; 0x30
 800669c:	4b4f      	ldr	r3, [pc, #316]	; (80067dc <HAL_UART_MspInit+0x190>)
 800669e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a0:	f003 0301 	and.w	r3, r3, #1
 80066a4:	60fb      	str	r3, [r7, #12]
 80066a6:	68fb      	ldr	r3, [r7, #12]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 80066a8:	2300      	movs	r3, #0
 80066aa:	60bb      	str	r3, [r7, #8]
 80066ac:	4b4b      	ldr	r3, [pc, #300]	; (80067dc <HAL_UART_MspInit+0x190>)
 80066ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b0:	4a4a      	ldr	r2, [pc, #296]	; (80067dc <HAL_UART_MspInit+0x190>)
 80066b2:	f043 0302 	orr.w	r3, r3, #2
 80066b6:	6313      	str	r3, [r2, #48]	; 0x30
 80066b8:	4b48      	ldr	r3, [pc, #288]	; (80067dc <HAL_UART_MspInit+0x190>)
 80066ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066bc:	f003 0302 	and.w	r3, r3, #2
 80066c0:	60bb      	str	r3, [r7, #8]
 80066c2:	68bb      	ldr	r3, [r7, #8]
	    /**USART1 GPIO Configuration
	    PB6     ------> USART1_TX
	    PA10     ------> USART1_RX
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80066c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066c8:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066ca:	2302      	movs	r3, #2
 80066cc:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066ce:	2300      	movs	r3, #0
 80066d0:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066d2:	2303      	movs	r3, #3
 80066d4:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80066d6:	2307      	movs	r3, #7
 80066d8:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066da:	f107 0314 	add.w	r3, r7, #20
 80066de:	4619      	mov	r1, r3
 80066e0:	483f      	ldr	r0, [pc, #252]	; (80067e0 <HAL_UART_MspInit+0x194>)
 80066e2:	f006 faa9 	bl	800cc38 <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80066e6:	2340      	movs	r3, #64	; 0x40
 80066e8:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066ea:	2302      	movs	r3, #2
 80066ec:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066ee:	2300      	movs	r3, #0
 80066f0:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066f2:	2303      	movs	r3, #3
 80066f4:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80066f6:	2307      	movs	r3, #7
 80066f8:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066fa:	f107 0314 	add.w	r3, r7, #20
 80066fe:	4619      	mov	r1, r3
 8006700:	4838      	ldr	r0, [pc, #224]	; (80067e4 <HAL_UART_MspInit+0x198>)
 8006702:	f006 fa99 	bl	800cc38 <HAL_GPIO_Init>

	    /* USART1 DMA Init */
	    /* USART1_TX Init */
	    hdma_usart1_tx.Instance = DMA2_Stream7;
 8006706:	4b38      	ldr	r3, [pc, #224]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 8006708:	4a38      	ldr	r2, [pc, #224]	; (80067ec <HAL_UART_MspInit+0x1a0>)
 800670a:	601a      	str	r2, [r3, #0]
	    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800670c:	4b36      	ldr	r3, [pc, #216]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 800670e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006712:	605a      	str	r2, [r3, #4]
	    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006714:	4b34      	ldr	r3, [pc, #208]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 8006716:	2240      	movs	r2, #64	; 0x40
 8006718:	609a      	str	r2, [r3, #8]
	    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800671a:	4b33      	ldr	r3, [pc, #204]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 800671c:	2200      	movs	r2, #0
 800671e:	60da      	str	r2, [r3, #12]
	    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006720:	4b31      	ldr	r3, [pc, #196]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 8006722:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006726:	611a      	str	r2, [r3, #16]
	    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006728:	4b2f      	ldr	r3, [pc, #188]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 800672a:	2200      	movs	r2, #0
 800672c:	615a      	str	r2, [r3, #20]
	    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800672e:	4b2e      	ldr	r3, [pc, #184]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 8006730:	2200      	movs	r2, #0
 8006732:	619a      	str	r2, [r3, #24]
	    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8006734:	4b2c      	ldr	r3, [pc, #176]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 8006736:	2200      	movs	r2, #0
 8006738:	61da      	str	r2, [r3, #28]
	    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800673a:	4b2b      	ldr	r3, [pc, #172]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 800673c:	2200      	movs	r2, #0
 800673e:	621a      	str	r2, [r3, #32]
	    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006740:	4b29      	ldr	r3, [pc, #164]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 8006742:	2200      	movs	r2, #0
 8006744:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8006746:	4828      	ldr	r0, [pc, #160]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 8006748:	f005 fe7c 	bl	800c444 <HAL_DMA_Init>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <HAL_UART_MspInit+0x10a>
	    {
	      Error_Handler();
 8006752:	f7fa fe0d 	bl	8001370 <Error_Handler>
	    }

	    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a23      	ldr	r2, [pc, #140]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 800675a:	631a      	str	r2, [r3, #48]	; 0x30
 800675c:	4a22      	ldr	r2, [pc, #136]	; (80067e8 <HAL_UART_MspInit+0x19c>)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6393      	str	r3, [r2, #56]	; 0x38

	    /* USART1_RX Init */
	    hdma_usart1_rx.Instance = DMA2_Stream2;
 8006762:	4b23      	ldr	r3, [pc, #140]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 8006764:	4a23      	ldr	r2, [pc, #140]	; (80067f4 <HAL_UART_MspInit+0x1a8>)
 8006766:	601a      	str	r2, [r3, #0]
	    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8006768:	4b21      	ldr	r3, [pc, #132]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 800676a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800676e:	605a      	str	r2, [r3, #4]
	    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006770:	4b1f      	ldr	r3, [pc, #124]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 8006772:	2200      	movs	r2, #0
 8006774:	609a      	str	r2, [r3, #8]
	    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006776:	4b1e      	ldr	r3, [pc, #120]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 8006778:	2200      	movs	r2, #0
 800677a:	60da      	str	r2, [r3, #12]
	    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800677c:	4b1c      	ldr	r3, [pc, #112]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 800677e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006782:	611a      	str	r2, [r3, #16]
	    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006784:	4b1a      	ldr	r3, [pc, #104]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 8006786:	2200      	movs	r2, #0
 8006788:	615a      	str	r2, [r3, #20]
	    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800678a:	4b19      	ldr	r3, [pc, #100]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 800678c:	2200      	movs	r2, #0
 800678e:	619a      	str	r2, [r3, #24]
	    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8006790:	4b17      	ldr	r3, [pc, #92]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 8006792:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006796:	61da      	str	r2, [r3, #28]
	    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006798:	4b15      	ldr	r3, [pc, #84]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 800679a:	2200      	movs	r2, #0
 800679c:	621a      	str	r2, [r3, #32]
	    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800679e:	4b14      	ldr	r3, [pc, #80]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 80067a0:	2200      	movs	r2, #0
 80067a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80067a4:	4812      	ldr	r0, [pc, #72]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 80067a6:	f005 fe4d 	bl	800c444 <HAL_DMA_Init>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d001      	beq.n	80067b4 <HAL_UART_MspInit+0x168>
    {
      Error_Handler();
 80067b0:	f7fa fdde 	bl	8001370 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a0e      	ldr	r2, [pc, #56]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 80067b8:	635a      	str	r2, [r3, #52]	; 0x34
 80067ba:	4a0d      	ldr	r2, [pc, #52]	; (80067f0 <HAL_UART_MspInit+0x1a4>)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80067c0:	2200      	movs	r2, #0
 80067c2:	2100      	movs	r1, #0
 80067c4:	2025      	movs	r0, #37	; 0x25
 80067c6:	f005 fdf8 	bl	800c3ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80067ca:	2025      	movs	r0, #37	; 0x25
 80067cc:	f005 fe11 	bl	800c3f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80067d0:	bf00      	nop
 80067d2:	3728      	adds	r7, #40	; 0x28
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	40011000 	.word	0x40011000
 80067dc:	40023800 	.word	0x40023800
 80067e0:	40020000 	.word	0x40020000
 80067e4:	40020400 	.word	0x40020400
 80067e8:	2000aee4 	.word	0x2000aee4
 80067ec:	400264b8 	.word	0x400264b8
 80067f0:	2000af44 	.word	0x2000af44
 80067f4:	40026440 	.word	0x40026440

080067f8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a11      	ldr	r2, [pc, #68]	; (800684c <HAL_UART_MspDeInit+0x54>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d11b      	bne.n	8006842 <HAL_UART_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800680a:	4b11      	ldr	r3, [pc, #68]	; (8006850 <HAL_UART_MspDeInit+0x58>)
 800680c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800680e:	4a10      	ldr	r2, [pc, #64]	; (8006850 <HAL_UART_MspDeInit+0x58>)
 8006810:	f023 0310 	bic.w	r3, r3, #16
 8006814:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 8006816:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800681a:	480e      	ldr	r0, [pc, #56]	; (8006854 <HAL_UART_MspDeInit+0x5c>)
 800681c:	f006 fb8e 	bl	800cf3c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8006820:	2140      	movs	r1, #64	; 0x40
 8006822:	480d      	ldr	r0, [pc, #52]	; (8006858 <HAL_UART_MspDeInit+0x60>)
 8006824:	f006 fb8a 	bl	800cf3c <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800682c:	4618      	mov	r0, r3
 800682e:	f005 feb7 	bl	800c5a0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006836:	4618      	mov	r0, r3
 8006838:	f005 feb2 	bl	800c5a0 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800683c:	2025      	movs	r0, #37	; 0x25
 800683e:	f005 fde6 	bl	800c40e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8006842:	bf00      	nop
 8006844:	3708      	adds	r7, #8
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	40011000 	.word	0x40011000
 8006850:	40023800 	.word	0x40023800
 8006854:	40020000 	.word	0x40020000
 8006858:	40020400 	.word	0x40020400

0800685c <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	4603      	mov	r3, r0
 8006864:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 8006866:	4b1d      	ldr	r3, [pc, #116]	; (80068dc <SD_CheckStatus+0x80>)
 8006868:	2200      	movs	r2, #0
 800686a:	701a      	strb	r2, [r3, #0]


  if (sdIsInit() != true)
 800686c:	f7fe fa30 	bl	8004cd0 <sdIsInit>
 8006870:	4603      	mov	r3, r0
 8006872:	f083 0301 	eor.w	r3, r3, #1
 8006876:	b2db      	uxtb	r3, r3
 8006878:	2b00      	cmp	r3, #0
 800687a:	d007      	beq.n	800688c <SD_CheckStatus+0x30>
  {
    Stat |= STA_NOINIT;
 800687c:	4b17      	ldr	r3, [pc, #92]	; (80068dc <SD_CheckStatus+0x80>)
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	b2db      	uxtb	r3, r3
 8006882:	f043 0301 	orr.w	r3, r3, #1
 8006886:	b2da      	uxtb	r2, r3
 8006888:	4b14      	ldr	r3, [pc, #80]	; (80068dc <SD_CheckStatus+0x80>)
 800688a:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsDetected() != true)
 800688c:	f7fe fa2c 	bl	8004ce8 <sdIsDetected>
 8006890:	4603      	mov	r3, r0
 8006892:	f083 0301 	eor.w	r3, r3, #1
 8006896:	b2db      	uxtb	r3, r3
 8006898:	2b00      	cmp	r3, #0
 800689a:	d007      	beq.n	80068ac <SD_CheckStatus+0x50>
  {
    Stat |= STA_NODISK;
 800689c:	4b0f      	ldr	r3, [pc, #60]	; (80068dc <SD_CheckStatus+0x80>)
 800689e:	781b      	ldrb	r3, [r3, #0]
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	f043 0302 	orr.w	r3, r3, #2
 80068a6:	b2da      	uxtb	r2, r3
 80068a8:	4b0c      	ldr	r3, [pc, #48]	; (80068dc <SD_CheckStatus+0x80>)
 80068aa:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsReady(10) != true)
 80068ac:	200a      	movs	r0, #10
 80068ae:	f7fe fa9d 	bl	8004dec <sdIsReady>
 80068b2:	4603      	mov	r3, r0
 80068b4:	f083 0301 	eor.w	r3, r3, #1
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d007      	beq.n	80068ce <SD_CheckStatus+0x72>
  {
    Stat |= STA_NOINIT;
 80068be:	4b07      	ldr	r3, [pc, #28]	; (80068dc <SD_CheckStatus+0x80>)
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	f043 0301 	orr.w	r3, r3, #1
 80068c8:	b2da      	uxtb	r2, r3
 80068ca:	4b04      	ldr	r3, [pc, #16]	; (80068dc <SD_CheckStatus+0x80>)
 80068cc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80068ce:	4b03      	ldr	r3, [pc, #12]	; (80068dc <SD_CheckStatus+0x80>)
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	b2db      	uxtb	r3, r3
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3708      	adds	r7, #8
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	2000009c 	.word	0x2000009c

080068e0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	4603      	mov	r3, r0
 80068e8:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 80068ea:	4b0d      	ldr	r3, [pc, #52]	; (8006920 <SD_initialize+0x40>)
 80068ec:	2200      	movs	r2, #0
 80068ee:	701a      	strb	r2, [r3, #0]

  if (sdIsInit() != true)
 80068f0:	f7fe f9ee 	bl	8004cd0 <sdIsInit>
 80068f4:	4603      	mov	r3, r0
 80068f6:	f083 0301 	eor.w	r3, r3, #1
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d007      	beq.n	8006910 <SD_initialize+0x30>
  {
    Stat |= STA_NOINIT;
 8006900:	4b07      	ldr	r3, [pc, #28]	; (8006920 <SD_initialize+0x40>)
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	b2db      	uxtb	r3, r3
 8006906:	f043 0301 	orr.w	r3, r3, #1
 800690a:	b2da      	uxtb	r2, r3
 800690c:	4b04      	ldr	r3, [pc, #16]	; (8006920 <SD_initialize+0x40>)
 800690e:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8006910:	4b03      	ldr	r3, [pc, #12]	; (8006920 <SD_initialize+0x40>)
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	b2db      	uxtb	r3, r3
}
 8006916:	4618      	mov	r0, r3
 8006918:	3708      	adds	r7, #8
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	2000009c 	.word	0x2000009c

08006924 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b082      	sub	sp, #8
 8006928:	af00      	add	r7, sp, #0
 800692a:	4603      	mov	r3, r0
 800692c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800692e:	79fb      	ldrb	r3, [r7, #7]
 8006930:	4618      	mov	r0, r3
 8006932:	f7ff ff93 	bl	800685c <SD_CheckStatus>
 8006936:	4603      	mov	r3, r0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3708      	adds	r7, #8
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b086      	sub	sp, #24
 8006944:	af00      	add	r7, sp, #0
 8006946:	60b9      	str	r1, [r7, #8]
 8006948:	607a      	str	r2, [r7, #4]
 800694a:	603b      	str	r3, [r7, #0]
 800694c:	4603      	mov	r3, r0
 800694e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	75fb      	strb	r3, [r7, #23]


  if (sdReadBlocks(sector, buff, count, SD_TIMEOUT) == true)
 8006954:	f242 7310 	movw	r3, #10000	; 0x2710
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	68b9      	ldr	r1, [r7, #8]
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f7fe fa65 	bl	8004e2c <sdReadBlocks>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <SD_read+0x2c>
  {
    res = RES_OK;
 8006968:	2300      	movs	r3, #0
 800696a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800696c:	7dfb      	ldrb	r3, [r7, #23]
}
 800696e:	4618      	mov	r0, r3
 8006970:	3718      	adds	r7, #24
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b086      	sub	sp, #24
 800697a:	af00      	add	r7, sp, #0
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]
 8006980:	603b      	str	r3, [r7, #0]
 8006982:	4603      	mov	r3, r0
 8006984:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	75fb      	strb	r3, [r7, #23]

  if (sdWriteBlocks(sector, (uint8_t *)buff, count, SD_TIMEOUT) == true)
 800698a:	f242 7310 	movw	r3, #10000	; 0x2710
 800698e:	683a      	ldr	r2, [r7, #0]
 8006990:	68b9      	ldr	r1, [r7, #8]
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f7fe fa94 	bl	8004ec0 <sdWriteBlocks>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d001      	beq.n	80069a2 <SD_write+0x2c>
  {
    res = RES_OK;
 800699e:	2300      	movs	r3, #0
 80069a0:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80069a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b08c      	sub	sp, #48	; 0x30
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	4603      	mov	r3, r0
 80069b4:	603a      	str	r2, [r7, #0]
 80069b6:	71fb      	strb	r3, [r7, #7]
 80069b8:	460b      	mov	r3, r1
 80069ba:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t sd_info;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80069c2:	4b25      	ldr	r3, [pc, #148]	; (8006a58 <SD_ioctl+0xac>)
 80069c4:	781b      	ldrb	r3, [r3, #0]
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	f003 0301 	and.w	r3, r3, #1
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d001      	beq.n	80069d4 <SD_ioctl+0x28>
 80069d0:	2303      	movs	r3, #3
 80069d2:	e03c      	b.n	8006a4e <SD_ioctl+0xa2>

  switch (cmd)
 80069d4:	79bb      	ldrb	r3, [r7, #6]
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	d834      	bhi.n	8006a44 <SD_ioctl+0x98>
 80069da:	a201      	add	r2, pc, #4	; (adr r2, 80069e0 <SD_ioctl+0x34>)
 80069dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e0:	080069f1 	.word	0x080069f1
 80069e4:	080069f9 	.word	0x080069f9
 80069e8:	08006a11 	.word	0x08006a11
 80069ec:	08006a2b 	.word	0x08006a2b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80069f0:	2300      	movs	r3, #0
 80069f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80069f6:	e028      	b.n	8006a4a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    sdGetInfo(&sd_info);
 80069f8:	f107 0308 	add.w	r3, r7, #8
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7fe f989 	bl	8004d14 <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_numbers;
 8006a02:	6a3a      	ldr	r2, [r7, #32]
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006a0e:	e01c      	b.n	8006a4a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    sdGetInfo(&sd_info);
 8006a10:	f107 0308 	add.w	r3, r7, #8
 8006a14:	4618      	mov	r0, r3
 8006a16:	f7fe f97d 	bl	8004d14 <sdGetInfo>
    *(WORD*)buff = sd_info.log_block_size;
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	b29a      	uxth	r2, r3
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8006a22:	2300      	movs	r3, #0
 8006a24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006a28:	e00f      	b.n	8006a4a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    sdGetInfo(&sd_info);
 8006a2a:	f107 0308 	add.w	r3, r7, #8
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7fe f970 	bl	8004d14 <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_size / SD_DEFAULT_BLOCK_SIZE;
 8006a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a36:	0a5a      	lsrs	r2, r3, #9
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006a42:	e002      	b.n	8006a4a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006a44:	2304      	movs	r3, #4
 8006a46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8006a4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3730      	adds	r7, #48	; 0x30
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	2000009c 	.word	0x2000009c

08006a5c <hanFontLoad>:




uint16_t hanFontLoad(char *HanCode, han_font_t *FontPtr )
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
  //  
  memset(FontPtr->FontBuffer, 0x00, 32);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	3306      	adds	r3, #6
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f00b fc0f 	bl	8012292 <memset>


  FontPtr->Code_Type = PHAN_NULL_CODE;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	2200      	movs	r2, #0
 8006a78:	809a      	strh	r2, [r3, #4]
  //  
  //
  if( !HanCode[0] || HanCode[0] == 0x0A )   //  
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d003      	beq.n	8006a8a <hanFontLoad+0x2e>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	2b0a      	cmp	r3, #10
 8006a88:	d107      	bne.n	8006a9a <hanFontLoad+0x3e>
  {
    FontPtr->Code_Type = PHAN_END_CODE;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2204      	movs	r2, #4
 8006a8e:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	2201      	movs	r2, #1
 8006a94:	805a      	strh	r2, [r3, #2]
    return PHAN_END_CODE;
 8006a96:	2304      	movs	r3, #4
 8006a98:	e03b      	b.n	8006b12 <hanFontLoad+0xb6>
  }
  else if( HanCode[0] & 0x80 )              //  
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	b25b      	sxtb	r3, r3
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	da2b      	bge.n	8006afc <hanFontLoad+0xa0>
  {
    uint32_t utf8_code;

    utf8_code = ((uint8_t)HanCode[0]<<16) | ((uint8_t)HanCode[1]<<8) | ((uint8_t)HanCode[2]<<0);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	041a      	lsls	r2, r3, #16
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	3301      	adds	r3, #1
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	021b      	lsls	r3, r3, #8
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	3202      	adds	r2, #2
 8006ab8:	7812      	ldrb	r2, [r2, #0]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	60fb      	str	r3, [r7, #12]

    if (utf8_code >= 0xEAB080 && utf8_code <= 0xED9FB0)
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	4a16      	ldr	r2, [pc, #88]	; (8006b1c <hanFontLoad+0xc0>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d90e      	bls.n	8006ae4 <hanFontLoad+0x88>
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	4a15      	ldr	r2, [pc, #84]	; (8006b20 <hanFontLoad+0xc4>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d80a      	bhi.n	8006ae4 <hanFontLoad+0x88>
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 3;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2203      	movs	r2, #3
 8006ad8:	805a      	strh	r2, [r3, #2]
      hanUniFontLoad(HanCode, FontPtr);
 8006ada:	6839      	ldr	r1, [r7, #0]
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 f91f 	bl	8006d20 <hanUniFontLoad>
 8006ae2:	e009      	b.n	8006af8 <hanFontLoad+0x9c>
    }
    else
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 2;
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	2202      	movs	r2, #2
 8006aee:	805a      	strh	r2, [r3, #2]
      hanWanFontLoad(HanCode, FontPtr );
 8006af0:	6839      	ldr	r1, [r7, #0]
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f816 	bl	8006b24 <hanWanFontLoad>
    }
    return PHAN_HANGUL_CODE;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e00a      	b.n	8006b12 <hanFontLoad+0xb6>
  }
  else                                      //  
  {
    FontPtr->Code_Type = PHAN_ENG_CODE;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	2202      	movs	r2, #2
 8006b00:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	2201      	movs	r2, #1
 8006b06:	805a      	strh	r2, [r3, #2]
    hanEngFontLoad(HanCode, FontPtr);
 8006b08:	6839      	ldr	r1, [r7, #0]
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fa30 	bl	8006f70 <hanEngFontLoad>
    return PHAN_ENG_CODE;
 8006b10:	2302      	movs	r3, #2
  }


  return FontPtr->Code_Type;

}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	00eab07f 	.word	0x00eab07f
 8006b20:	00ed9fb0 	.word	0x00ed9fb0

08006b24 <hanWanFontLoad>:

void hanWanFontLoad(char *HanCode, han_font_t *FontPtr )   /*     */
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
  uint16_t i;
  uint16_t wHanCode;
  //static declaration    .
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;

  wHanCode = (uint16_t)HanCode[0]<<8  | ((uint16_t)HanCode[1] & 0x00FF);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	021b      	lsls	r3, r3, #8
 8006b34:	b21a      	sxth	r2, r3
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	b21b      	sxth	r3, r3
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	b21b      	sxth	r3, r3
 8006b42:	81bb      	strh	r3, [r7, #12]


  wHanCode = hanCnvCodeWan2Johab(wHanCode);
 8006b44:	89bb      	ldrh	r3, [r7, #12]
 8006b46:	4618      	mov	r0, r3
 8006b48:	f000 fa3c 	bl	8006fc4 <hanCnvCodeWan2Johab>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	81bb      	strh	r3, [r7, #12]

  //seperate phoneme code
  uChosung   = (wHanCode>>10)&0x001F;//Chosung code
 8006b50:	89bb      	ldrh	r3, [r7, #12]
 8006b52:	0a9b      	lsrs	r3, r3, #10
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	f003 031f 	and.w	r3, r3, #31
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	4b63      	ldr	r3, [pc, #396]	; (8006cec <hanWanFontLoad+0x1c8>)
 8006b5e:	801a      	strh	r2, [r3, #0]
  uJoongsung = (wHanCode>>5) &0x001F;//Joongsung code
 8006b60:	89bb      	ldrh	r3, [r7, #12]
 8006b62:	095b      	lsrs	r3, r3, #5
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	f003 031f 	and.w	r3, r3, #31
 8006b6a:	b29a      	uxth	r2, r3
 8006b6c:	4b60      	ldr	r3, [pc, #384]	; (8006cf0 <hanWanFontLoad+0x1cc>)
 8006b6e:	801a      	strh	r2, [r3, #0]
  uJongsung  = wHanCode & 0x001F;    //Jongsung code
 8006b70:	89bb      	ldrh	r3, [r7, #12]
 8006b72:	f003 031f 	and.w	r3, r3, #31
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	4b5e      	ldr	r3, [pc, #376]	; (8006cf4 <hanWanFontLoad+0x1d0>)
 8006b7a:	801a      	strh	r2, [r3, #0]

  //make font index
  uChosung   = ChoIdxTbl[uChosung];    //Chosung index
 8006b7c:	4b5b      	ldr	r3, [pc, #364]	; (8006cec <hanWanFontLoad+0x1c8>)
 8006b7e:	881b      	ldrh	r3, [r3, #0]
 8006b80:	461a      	mov	r2, r3
 8006b82:	4b5d      	ldr	r3, [pc, #372]	; (8006cf8 <hanWanFontLoad+0x1d4>)
 8006b84:	5c9b      	ldrb	r3, [r3, r2]
 8006b86:	b29a      	uxth	r2, r3
 8006b88:	4b58      	ldr	r3, [pc, #352]	; (8006cec <hanWanFontLoad+0x1c8>)
 8006b8a:	801a      	strh	r2, [r3, #0]
  uJoongsung = JooIdxTbl[uJoongsung];  //Joongsung index
 8006b8c:	4b58      	ldr	r3, [pc, #352]	; (8006cf0 <hanWanFontLoad+0x1cc>)
 8006b8e:	881b      	ldrh	r3, [r3, #0]
 8006b90:	461a      	mov	r2, r3
 8006b92:	4b5a      	ldr	r3, [pc, #360]	; (8006cfc <hanWanFontLoad+0x1d8>)
 8006b94:	5c9b      	ldrb	r3, [r3, r2]
 8006b96:	b29a      	uxth	r2, r3
 8006b98:	4b55      	ldr	r3, [pc, #340]	; (8006cf0 <hanWanFontLoad+0x1cc>)
 8006b9a:	801a      	strh	r2, [r3, #0]
  uJongsung  = JonIdxTbl[uJongsung];   //Jongsung index
 8006b9c:	4b55      	ldr	r3, [pc, #340]	; (8006cf4 <hanWanFontLoad+0x1d0>)
 8006b9e:	881b      	ldrh	r3, [r3, #0]
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	4b57      	ldr	r3, [pc, #348]	; (8006d00 <hanWanFontLoad+0x1dc>)
 8006ba4:	5c9b      	ldrb	r3, [r3, r2]
 8006ba6:	b29a      	uxth	r2, r3
 8006ba8:	4b52      	ldr	r3, [pc, #328]	; (8006cf4 <hanWanFontLoad+0x1d0>)
 8006baa:	801a      	strh	r2, [r3, #0]

  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8006bac:	4b51      	ldr	r3, [pc, #324]	; (8006cf4 <hanWanFontLoad+0x1d0>)
 8006bae:	881b      	ldrh	r3, [r3, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d006      	beq.n	8006bc2 <hanWanFontLoad+0x9e>
 8006bb4:	4b4e      	ldr	r3, [pc, #312]	; (8006cf0 <hanWanFontLoad+0x1cc>)
 8006bb6:	881b      	ldrh	r3, [r3, #0]
 8006bb8:	461a      	mov	r2, r3
 8006bba:	4b52      	ldr	r3, [pc, #328]	; (8006d04 <hanWanFontLoad+0x1e0>)
 8006bbc:	5c9b      	ldrb	r3, [r3, r2]
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	e005      	b.n	8006bce <hanWanFontLoad+0xaa>
 8006bc2:	4b4b      	ldr	r3, [pc, #300]	; (8006cf0 <hanWanFontLoad+0x1cc>)
 8006bc4:	881b      	ldrh	r3, [r3, #0]
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	4b4f      	ldr	r3, [pc, #316]	; (8006d08 <hanWanFontLoad+0x1e4>)
 8006bca:	5c9b      	ldrb	r3, [r3, r2]
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	4a4f      	ldr	r2, [pc, #316]	; (8006d0c <hanWanFontLoad+0x1e8>)
 8006bd0:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8006bd2:	4b46      	ldr	r3, [pc, #280]	; (8006cec <hanWanFontLoad+0x1c8>)
 8006bd4:	881b      	ldrh	r3, [r3, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d009      	beq.n	8006bee <hanWanFontLoad+0xca>
 8006bda:	4b44      	ldr	r3, [pc, #272]	; (8006cec <hanWanFontLoad+0x1c8>)
 8006bdc:	881b      	ldrh	r3, [r3, #0]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d005      	beq.n	8006bee <hanWanFontLoad+0xca>
 8006be2:	4b42      	ldr	r3, [pc, #264]	; (8006cec <hanWanFontLoad+0x1c8>)
 8006be4:	881b      	ldrh	r3, [r3, #0]
 8006be6:	2b10      	cmp	r3, #16
 8006be8:	d001      	beq.n	8006bee <hanWanFontLoad+0xca>
 8006bea:	2301      	movs	r3, #1
 8006bec:	e000      	b.n	8006bf0 <hanWanFontLoad+0xcc>
 8006bee:	2300      	movs	r3, #0
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	4a40      	ldr	r2, [pc, #256]	; (8006cf4 <hanWanFontLoad+0x1d0>)
 8006bf4:	8812      	ldrh	r2, [r2, #0]
 8006bf6:	2a00      	cmp	r2, #0
 8006bf8:	d001      	beq.n	8006bfe <hanWanFontLoad+0xda>
 8006bfa:	2202      	movs	r2, #2
 8006bfc:	e000      	b.n	8006c00 <hanWanFontLoad+0xdc>
 8006bfe:	2200      	movs	r2, #0
 8006c00:	4413      	add	r3, r2
 8006c02:	b29a      	uxth	r2, r3
 8006c04:	4b42      	ldr	r3, [pc, #264]	; (8006d10 <hanWanFontLoad+0x1ec>)
 8006c06:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8006c08:	4b39      	ldr	r3, [pc, #228]	; (8006cf0 <hanWanFontLoad+0x1cc>)
 8006c0a:	881b      	ldrh	r3, [r3, #0]
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	4b41      	ldr	r3, [pc, #260]	; (8006d14 <hanWanFontLoad+0x1f0>)
 8006c10:	5c9b      	ldrb	r3, [r3, r2]
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	4b40      	ldr	r3, [pc, #256]	; (8006d18 <hanWanFontLoad+0x1f4>)
 8006c16:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8006c18:	2300      	movs	r3, #0
 8006c1a:	81fb      	strh	r3, [r7, #14]
 8006c1c:	e035      	b.n	8006c8a <hanWanFontLoad+0x166>
  {
    FontPtr->FontBuffer[i]  = K_font[uChoType*20+uChosung][i];
 8006c1e:	4b3b      	ldr	r3, [pc, #236]	; (8006d0c <hanWanFontLoad+0x1e8>)
 8006c20:	881b      	ldrh	r3, [r3, #0]
 8006c22:	461a      	mov	r2, r3
 8006c24:	4613      	mov	r3, r2
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	4413      	add	r3, r2
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	4b2f      	ldr	r3, [pc, #188]	; (8006cec <hanWanFontLoad+0x1c8>)
 8006c30:	881b      	ldrh	r3, [r3, #0]
 8006c32:	441a      	add	r2, r3
 8006c34:	89fb      	ldrh	r3, [r7, #14]
 8006c36:	4939      	ldr	r1, [pc, #228]	; (8006d1c <hanWanFontLoad+0x1f8>)
 8006c38:	0152      	lsls	r2, r2, #5
 8006c3a:	4413      	add	r3, r2
 8006c3c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8006c40:	89fb      	ldrh	r3, [r7, #14]
 8006c42:	b2d1      	uxtb	r1, r2
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	4413      	add	r3, r2
 8006c48:	460a      	mov	r2, r1
 8006c4a:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= K_font[160 + uJooType*22+uJoongsung][i];
 8006c4c:	89fb      	ldrh	r3, [r7, #14]
 8006c4e:	683a      	ldr	r2, [r7, #0]
 8006c50:	4413      	add	r3, r2
 8006c52:	7999      	ldrb	r1, [r3, #6]
 8006c54:	4b2e      	ldr	r3, [pc, #184]	; (8006d10 <hanWanFontLoad+0x1ec>)
 8006c56:	881b      	ldrh	r3, [r3, #0]
 8006c58:	461a      	mov	r2, r3
 8006c5a:	2316      	movs	r3, #22
 8006c5c:	fb03 f302 	mul.w	r3, r3, r2
 8006c60:	33a0      	adds	r3, #160	; 0xa0
 8006c62:	4a23      	ldr	r2, [pc, #140]	; (8006cf0 <hanWanFontLoad+0x1cc>)
 8006c64:	8812      	ldrh	r2, [r2, #0]
 8006c66:	441a      	add	r2, r3
 8006c68:	89fb      	ldrh	r3, [r7, #14]
 8006c6a:	482c      	ldr	r0, [pc, #176]	; (8006d1c <hanWanFontLoad+0x1f8>)
 8006c6c:	0152      	lsls	r2, r2, #5
 8006c6e:	4413      	add	r3, r2
 8006c70:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8006c74:	b2da      	uxtb	r2, r3
 8006c76:	89fb      	ldrh	r3, [r7, #14]
 8006c78:	430a      	orrs	r2, r1
 8006c7a:	b2d1      	uxtb	r1, r2
 8006c7c:	683a      	ldr	r2, [r7, #0]
 8006c7e:	4413      	add	r3, r2
 8006c80:	460a      	mov	r2, r1
 8006c82:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8006c84:	89fb      	ldrh	r3, [r7, #14]
 8006c86:	3301      	adds	r3, #1
 8006c88:	81fb      	strh	r3, [r7, #14]
 8006c8a:	89fb      	ldrh	r3, [r7, #14]
 8006c8c:	2b1f      	cmp	r3, #31
 8006c8e:	d9c6      	bls.n	8006c1e <hanWanFontLoad+0xfa>
  }

  //combine Jongsung
  if(uJongsung)
 8006c90:	4b18      	ldr	r3, [pc, #96]	; (8006cf4 <hanWanFontLoad+0x1d0>)
 8006c92:	881b      	ldrh	r3, [r3, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d025      	beq.n	8006ce4 <hanWanFontLoad+0x1c0>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8006c98:	2300      	movs	r3, #0
 8006c9a:	81fb      	strh	r3, [r7, #14]
 8006c9c:	e01f      	b.n	8006cde <hanWanFontLoad+0x1ba>
 8006c9e:	89fb      	ldrh	r3, [r7, #14]
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	4413      	add	r3, r2
 8006ca4:	7999      	ldrb	r1, [r3, #6]
 8006ca6:	4b1c      	ldr	r3, [pc, #112]	; (8006d18 <hanWanFontLoad+0x1f4>)
 8006ca8:	881b      	ldrh	r3, [r3, #0]
 8006caa:	461a      	mov	r2, r3
 8006cac:	4613      	mov	r3, r2
 8006cae:	00db      	lsls	r3, r3, #3
 8006cb0:	1a9b      	subs	r3, r3, r2
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	33f8      	adds	r3, #248	; 0xf8
 8006cb6:	4a0f      	ldr	r2, [pc, #60]	; (8006cf4 <hanWanFontLoad+0x1d0>)
 8006cb8:	8812      	ldrh	r2, [r2, #0]
 8006cba:	441a      	add	r2, r3
 8006cbc:	89fb      	ldrh	r3, [r7, #14]
 8006cbe:	4817      	ldr	r0, [pc, #92]	; (8006d1c <hanWanFontLoad+0x1f8>)
 8006cc0:	0152      	lsls	r2, r2, #5
 8006cc2:	4413      	add	r3, r2
 8006cc4:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8006cc8:	b2da      	uxtb	r2, r3
 8006cca:	89fb      	ldrh	r3, [r7, #14]
 8006ccc:	430a      	orrs	r2, r1
 8006cce:	b2d1      	uxtb	r1, r2
 8006cd0:	683a      	ldr	r2, [r7, #0]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	460a      	mov	r2, r1
 8006cd6:	719a      	strb	r2, [r3, #6]
 8006cd8:	89fb      	ldrh	r3, [r7, #14]
 8006cda:	3301      	adds	r3, #1
 8006cdc:	81fb      	strh	r3, [r7, #14]
 8006cde:	89fb      	ldrh	r3, [r7, #14]
 8006ce0:	2b1f      	cmp	r3, #31
 8006ce2:	d9dc      	bls.n	8006c9e <hanWanFontLoad+0x17a>
  }
}
 8006ce4:	bf00      	nop
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	2000a4b8 	.word	0x2000a4b8
 8006cf0:	2000a4ba 	.word	0x2000a4ba
 8006cf4:	2000a4bc 	.word	0x2000a4bc
 8006cf8:	0801794c 	.word	0x0801794c
 8006cfc:	0801796c 	.word	0x0801796c
 8006d00:	0801798c 	.word	0x0801798c
 8006d04:	08017a24 	.word	0x08017a24
 8006d08:	08017a0c 	.word	0x08017a0c
 8006d0c:	2000a4be 	.word	0x2000a4be
 8006d10:	2000a4c0 	.word	0x2000a4c0
 8006d14:	08017a3c 	.word	0x08017a3c
 8006d18:	2000a4c2 	.word	0x2000a4c2
 8006d1c:	08019f40 	.word	0x08019f40

08006d20 <hanUniFontLoad>:

void hanUniFontLoad(char *HanCode, han_font_t *FontPtr)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	6039      	str	r1, [r7, #0]
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;




  utf16 = (uint8_t)(HanCode[0] & 0x0f) << 12 | (uint8_t)(HanCode[1] & 0x3f) << 6 | (uint8_t)(HanCode[2] & 0x3f);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	031b      	lsls	r3, r3, #12
 8006d30:	b21a      	sxth	r2, r3
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	3301      	adds	r3, #1
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	019b      	lsls	r3, r3, #6
 8006d3a:	b21b      	sxth	r3, r3
 8006d3c:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 8006d40:	b21b      	sxth	r3, r3
 8006d42:	4313      	orrs	r3, r2
 8006d44:	b21a      	sxth	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	3302      	adds	r3, #2
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	b21b      	sxth	r3, r3
 8006d4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d52:	b21b      	sxth	r3, r3
 8006d54:	4313      	orrs	r3, r2
 8006d56:	b21b      	sxth	r3, r3
 8006d58:	81bb      	strh	r3, [r7, #12]


  //seperate phoneme code
  utf16 -= 0xac00;
 8006d5a:	89bb      	ldrh	r3, [r7, #12]
 8006d5c:	f503 43a8 	add.w	r3, r3, #21504	; 0x5400
 8006d60:	81bb      	strh	r3, [r7, #12]
  uJongsung  = utf16 % 28;
 8006d62:	89ba      	ldrh	r2, [r7, #12]
 8006d64:	0893      	lsrs	r3, r2, #2
 8006d66:	4973      	ldr	r1, [pc, #460]	; (8006f34 <hanUniFontLoad+0x214>)
 8006d68:	fba1 3103 	umull	r3, r1, r1, r3
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	00db      	lsls	r3, r3, #3
 8006d70:	1a5b      	subs	r3, r3, r1
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	1ad3      	subs	r3, r2, r3
 8006d76:	b29a      	uxth	r2, r3
 8006d78:	4b6f      	ldr	r3, [pc, #444]	; (8006f38 <hanUniFontLoad+0x218>)
 8006d7a:	801a      	strh	r2, [r3, #0]
  utf16 /= 28;
 8006d7c:	89bb      	ldrh	r3, [r7, #12]
 8006d7e:	089b      	lsrs	r3, r3, #2
 8006d80:	4a6c      	ldr	r2, [pc, #432]	; (8006f34 <hanUniFontLoad+0x214>)
 8006d82:	fba2 2303 	umull	r2, r3, r2, r3
 8006d86:	81bb      	strh	r3, [r7, #12]
  uJoongsung = utf16 % 21;
 8006d88:	89b9      	ldrh	r1, [r7, #12]
 8006d8a:	4b6c      	ldr	r3, [pc, #432]	; (8006f3c <hanUniFontLoad+0x21c>)
 8006d8c:	fba3 2301 	umull	r2, r3, r3, r1
 8006d90:	1aca      	subs	r2, r1, r3
 8006d92:	0852      	lsrs	r2, r2, #1
 8006d94:	4413      	add	r3, r2
 8006d96:	091a      	lsrs	r2, r3, #4
 8006d98:	4613      	mov	r3, r2
 8006d9a:	005b      	lsls	r3, r3, #1
 8006d9c:	4413      	add	r3, r2
 8006d9e:	00da      	lsls	r2, r3, #3
 8006da0:	1ad2      	subs	r2, r2, r3
 8006da2:	1a8b      	subs	r3, r1, r2
 8006da4:	b29a      	uxth	r2, r3
 8006da6:	4b66      	ldr	r3, [pc, #408]	; (8006f40 <hanUniFontLoad+0x220>)
 8006da8:	801a      	strh	r2, [r3, #0]
  uChosung   = utf16 / 21;
 8006daa:	89ba      	ldrh	r2, [r7, #12]
 8006dac:	4b63      	ldr	r3, [pc, #396]	; (8006f3c <hanUniFontLoad+0x21c>)
 8006dae:	fba3 1302 	umull	r1, r3, r3, r2
 8006db2:	1ad2      	subs	r2, r2, r3
 8006db4:	0852      	lsrs	r2, r2, #1
 8006db6:	4413      	add	r3, r2
 8006db8:	091b      	lsrs	r3, r3, #4
 8006dba:	b29a      	uxth	r2, r3
 8006dbc:	4b61      	ldr	r3, [pc, #388]	; (8006f44 <hanUniFontLoad+0x224>)
 8006dbe:	801a      	strh	r2, [r3, #0]


  //make font index
  uChosung   = UniChoIdxTbl[uChosung];    //Chosung index
 8006dc0:	4b60      	ldr	r3, [pc, #384]	; (8006f44 <hanUniFontLoad+0x224>)
 8006dc2:	881b      	ldrh	r3, [r3, #0]
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	4b60      	ldr	r3, [pc, #384]	; (8006f48 <hanUniFontLoad+0x228>)
 8006dc8:	5c9b      	ldrb	r3, [r3, r2]
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	4b5d      	ldr	r3, [pc, #372]	; (8006f44 <hanUniFontLoad+0x224>)
 8006dce:	801a      	strh	r2, [r3, #0]
  uJoongsung = UniJooIdxTbl[uJoongsung];  //Joongsung index
 8006dd0:	4b5b      	ldr	r3, [pc, #364]	; (8006f40 <hanUniFontLoad+0x220>)
 8006dd2:	881b      	ldrh	r3, [r3, #0]
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	4b5d      	ldr	r3, [pc, #372]	; (8006f4c <hanUniFontLoad+0x22c>)
 8006dd8:	5c9b      	ldrb	r3, [r3, r2]
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	4b58      	ldr	r3, [pc, #352]	; (8006f40 <hanUniFontLoad+0x220>)
 8006dde:	801a      	strh	r2, [r3, #0]
  uJongsung  = UniJonIdxTbl[uJongsung];   //Jongsung index
 8006de0:	4b55      	ldr	r3, [pc, #340]	; (8006f38 <hanUniFontLoad+0x218>)
 8006de2:	881b      	ldrh	r3, [r3, #0]
 8006de4:	461a      	mov	r2, r3
 8006de6:	4b5a      	ldr	r3, [pc, #360]	; (8006f50 <hanUniFontLoad+0x230>)
 8006de8:	5c9b      	ldrb	r3, [r3, r2]
 8006dea:	b29a      	uxth	r2, r3
 8006dec:	4b52      	ldr	r3, [pc, #328]	; (8006f38 <hanUniFontLoad+0x218>)
 8006dee:	801a      	strh	r2, [r3, #0]


  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8006df0:	4b51      	ldr	r3, [pc, #324]	; (8006f38 <hanUniFontLoad+0x218>)
 8006df2:	881b      	ldrh	r3, [r3, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d006      	beq.n	8006e06 <hanUniFontLoad+0xe6>
 8006df8:	4b51      	ldr	r3, [pc, #324]	; (8006f40 <hanUniFontLoad+0x220>)
 8006dfa:	881b      	ldrh	r3, [r3, #0]
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	4b55      	ldr	r3, [pc, #340]	; (8006f54 <hanUniFontLoad+0x234>)
 8006e00:	5c9b      	ldrb	r3, [r3, r2]
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	e005      	b.n	8006e12 <hanUniFontLoad+0xf2>
 8006e06:	4b4e      	ldr	r3, [pc, #312]	; (8006f40 <hanUniFontLoad+0x220>)
 8006e08:	881b      	ldrh	r3, [r3, #0]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	4b52      	ldr	r3, [pc, #328]	; (8006f58 <hanUniFontLoad+0x238>)
 8006e0e:	5c9b      	ldrb	r3, [r3, r2]
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	4a52      	ldr	r2, [pc, #328]	; (8006f5c <hanUniFontLoad+0x23c>)
 8006e14:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8006e16:	4b4b      	ldr	r3, [pc, #300]	; (8006f44 <hanUniFontLoad+0x224>)
 8006e18:	881b      	ldrh	r3, [r3, #0]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d009      	beq.n	8006e32 <hanUniFontLoad+0x112>
 8006e1e:	4b49      	ldr	r3, [pc, #292]	; (8006f44 <hanUniFontLoad+0x224>)
 8006e20:	881b      	ldrh	r3, [r3, #0]
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	d005      	beq.n	8006e32 <hanUniFontLoad+0x112>
 8006e26:	4b47      	ldr	r3, [pc, #284]	; (8006f44 <hanUniFontLoad+0x224>)
 8006e28:	881b      	ldrh	r3, [r3, #0]
 8006e2a:	2b10      	cmp	r3, #16
 8006e2c:	d001      	beq.n	8006e32 <hanUniFontLoad+0x112>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e000      	b.n	8006e34 <hanUniFontLoad+0x114>
 8006e32:	2300      	movs	r3, #0
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	4a40      	ldr	r2, [pc, #256]	; (8006f38 <hanUniFontLoad+0x218>)
 8006e38:	8812      	ldrh	r2, [r2, #0]
 8006e3a:	2a00      	cmp	r2, #0
 8006e3c:	d001      	beq.n	8006e42 <hanUniFontLoad+0x122>
 8006e3e:	2202      	movs	r2, #2
 8006e40:	e000      	b.n	8006e44 <hanUniFontLoad+0x124>
 8006e42:	2200      	movs	r2, #0
 8006e44:	4413      	add	r3, r2
 8006e46:	b29a      	uxth	r2, r3
 8006e48:	4b45      	ldr	r3, [pc, #276]	; (8006f60 <hanUniFontLoad+0x240>)
 8006e4a:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8006e4c:	4b3c      	ldr	r3, [pc, #240]	; (8006f40 <hanUniFontLoad+0x220>)
 8006e4e:	881b      	ldrh	r3, [r3, #0]
 8006e50:	461a      	mov	r2, r3
 8006e52:	4b44      	ldr	r3, [pc, #272]	; (8006f64 <hanUniFontLoad+0x244>)
 8006e54:	5c9b      	ldrb	r3, [r3, r2]
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	4b43      	ldr	r3, [pc, #268]	; (8006f68 <hanUniFontLoad+0x248>)
 8006e5a:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	81fb      	strh	r3, [r7, #14]
 8006e60:	e035      	b.n	8006ece <hanUniFontLoad+0x1ae>
  {
    FontPtr->FontBuffer[i]  = (uint8_t)K_font[uChoType*20+uChosung][i];
 8006e62:	4b3e      	ldr	r3, [pc, #248]	; (8006f5c <hanUniFontLoad+0x23c>)
 8006e64:	881b      	ldrh	r3, [r3, #0]
 8006e66:	461a      	mov	r2, r3
 8006e68:	4613      	mov	r3, r2
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	4413      	add	r3, r2
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	461a      	mov	r2, r3
 8006e72:	4b34      	ldr	r3, [pc, #208]	; (8006f44 <hanUniFontLoad+0x224>)
 8006e74:	881b      	ldrh	r3, [r3, #0]
 8006e76:	441a      	add	r2, r3
 8006e78:	89fb      	ldrh	r3, [r7, #14]
 8006e7a:	493c      	ldr	r1, [pc, #240]	; (8006f6c <hanUniFontLoad+0x24c>)
 8006e7c:	0152      	lsls	r2, r2, #5
 8006e7e:	4413      	add	r3, r2
 8006e80:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8006e84:	89fb      	ldrh	r3, [r7, #14]
 8006e86:	b2d1      	uxtb	r1, r2
 8006e88:	683a      	ldr	r2, [r7, #0]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	460a      	mov	r2, r1
 8006e8e:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= (uint8_t)K_font[160 + uJooType*22+uJoongsung][i];
 8006e90:	89fb      	ldrh	r3, [r7, #14]
 8006e92:	683a      	ldr	r2, [r7, #0]
 8006e94:	4413      	add	r3, r2
 8006e96:	7999      	ldrb	r1, [r3, #6]
 8006e98:	4b31      	ldr	r3, [pc, #196]	; (8006f60 <hanUniFontLoad+0x240>)
 8006e9a:	881b      	ldrh	r3, [r3, #0]
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	2316      	movs	r3, #22
 8006ea0:	fb03 f302 	mul.w	r3, r3, r2
 8006ea4:	33a0      	adds	r3, #160	; 0xa0
 8006ea6:	4a26      	ldr	r2, [pc, #152]	; (8006f40 <hanUniFontLoad+0x220>)
 8006ea8:	8812      	ldrh	r2, [r2, #0]
 8006eaa:	441a      	add	r2, r3
 8006eac:	89fb      	ldrh	r3, [r7, #14]
 8006eae:	482f      	ldr	r0, [pc, #188]	; (8006f6c <hanUniFontLoad+0x24c>)
 8006eb0:	0152      	lsls	r2, r2, #5
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8006eb8:	b2da      	uxtb	r2, r3
 8006eba:	89fb      	ldrh	r3, [r7, #14]
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	b2d1      	uxtb	r1, r2
 8006ec0:	683a      	ldr	r2, [r7, #0]
 8006ec2:	4413      	add	r3, r2
 8006ec4:	460a      	mov	r2, r1
 8006ec6:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8006ec8:	89fb      	ldrh	r3, [r7, #14]
 8006eca:	3301      	adds	r3, #1
 8006ecc:	81fb      	strh	r3, [r7, #14]
 8006ece:	89fb      	ldrh	r3, [r7, #14]
 8006ed0:	2b1f      	cmp	r3, #31
 8006ed2:	d9c6      	bls.n	8006e62 <hanUniFontLoad+0x142>
  }

  //combine Jongsung
  if(uJongsung)
 8006ed4:	4b18      	ldr	r3, [pc, #96]	; (8006f38 <hanUniFontLoad+0x218>)
 8006ed6:	881b      	ldrh	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d025      	beq.n	8006f28 <hanUniFontLoad+0x208>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8006edc:	2300      	movs	r3, #0
 8006ede:	81fb      	strh	r3, [r7, #14]
 8006ee0:	e01f      	b.n	8006f22 <hanUniFontLoad+0x202>
 8006ee2:	89fb      	ldrh	r3, [r7, #14]
 8006ee4:	683a      	ldr	r2, [r7, #0]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	7999      	ldrb	r1, [r3, #6]
 8006eea:	4b1f      	ldr	r3, [pc, #124]	; (8006f68 <hanUniFontLoad+0x248>)
 8006eec:	881b      	ldrh	r3, [r3, #0]
 8006eee:	461a      	mov	r2, r3
 8006ef0:	4613      	mov	r3, r2
 8006ef2:	00db      	lsls	r3, r3, #3
 8006ef4:	1a9b      	subs	r3, r3, r2
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	33f8      	adds	r3, #248	; 0xf8
 8006efa:	4a0f      	ldr	r2, [pc, #60]	; (8006f38 <hanUniFontLoad+0x218>)
 8006efc:	8812      	ldrh	r2, [r2, #0]
 8006efe:	441a      	add	r2, r3
 8006f00:	89fb      	ldrh	r3, [r7, #14]
 8006f02:	481a      	ldr	r0, [pc, #104]	; (8006f6c <hanUniFontLoad+0x24c>)
 8006f04:	0152      	lsls	r2, r2, #5
 8006f06:	4413      	add	r3, r2
 8006f08:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8006f0c:	b2da      	uxtb	r2, r3
 8006f0e:	89fb      	ldrh	r3, [r7, #14]
 8006f10:	430a      	orrs	r2, r1
 8006f12:	b2d1      	uxtb	r1, r2
 8006f14:	683a      	ldr	r2, [r7, #0]
 8006f16:	4413      	add	r3, r2
 8006f18:	460a      	mov	r2, r1
 8006f1a:	719a      	strb	r2, [r3, #6]
 8006f1c:	89fb      	ldrh	r3, [r7, #14]
 8006f1e:	3301      	adds	r3, #1
 8006f20:	81fb      	strh	r3, [r7, #14]
 8006f22:	89fb      	ldrh	r3, [r7, #14]
 8006f24:	2b1f      	cmp	r3, #31
 8006f26:	d9dc      	bls.n	8006ee2 <hanUniFontLoad+0x1c2>
  }
}
 8006f28:	bf00      	nop
 8006f2a:	3714      	adds	r7, #20
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr
 8006f34:	24924925 	.word	0x24924925
 8006f38:	2000a4c4 	.word	0x2000a4c4
 8006f3c:	86186187 	.word	0x86186187
 8006f40:	2000a4c6 	.word	0x2000a4c6
 8006f44:	2000a4c8 	.word	0x2000a4c8
 8006f48:	080179ac 	.word	0x080179ac
 8006f4c:	080179cc 	.word	0x080179cc
 8006f50:	080179ec 	.word	0x080179ec
 8006f54:	08017a24 	.word	0x08017a24
 8006f58:	08017a0c 	.word	0x08017a0c
 8006f5c:	2000a4ca 	.word	0x2000a4ca
 8006f60:	2000a4cc 	.word	0x2000a4cc
 8006f64:	08017a3c 	.word	0x08017a3c
 8006f68:	2000a4ce 	.word	0x2000a4ce
 8006f6c:	08019f40 	.word	0x08019f40

08006f70 <hanEngFontLoad>:

void hanEngFontLoad(char *HanCode, han_font_t *FontPtr)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint16_t i;
  char EngCode;

  EngCode = *HanCode;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	781b      	ldrb	r3, [r3, #0]
 8006f7e:	737b      	strb	r3, [r7, #13]

  EngCode -= 0x20;  // FONT   .
 8006f80:	7b7b      	ldrb	r3, [r7, #13]
 8006f82:	3b20      	subs	r3, #32
 8006f84:	737b      	strb	r3, [r7, #13]

  for ( i = 0 ; i < 16 ; i++ )
 8006f86:	2300      	movs	r3, #0
 8006f88:	81fb      	strh	r3, [r7, #14]
 8006f8a:	e00f      	b.n	8006fac <hanEngFontLoad+0x3c>
  {
     FontPtr->FontBuffer[ i ] = (char)wEngFon[(int)EngCode][i];
 8006f8c:	7b7a      	ldrb	r2, [r7, #13]
 8006f8e:	89fb      	ldrh	r3, [r7, #14]
 8006f90:	490b      	ldr	r1, [pc, #44]	; (8006fc0 <hanEngFontLoad+0x50>)
 8006f92:	0112      	lsls	r2, r2, #4
 8006f94:	4413      	add	r3, r2
 8006f96:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8006f9a:	89fb      	ldrh	r3, [r7, #14]
 8006f9c:	b2d1      	uxtb	r1, r2
 8006f9e:	683a      	ldr	r2, [r7, #0]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	460a      	mov	r2, r1
 8006fa4:	719a      	strb	r2, [r3, #6]
  for ( i = 0 ; i < 16 ; i++ )
 8006fa6:	89fb      	ldrh	r3, [r7, #14]
 8006fa8:	3301      	adds	r3, #1
 8006faa:	81fb      	strh	r3, [r7, #14]
 8006fac:	89fb      	ldrh	r3, [r7, #14]
 8006fae:	2b0f      	cmp	r3, #15
 8006fb0:	d9ec      	bls.n	8006f8c <hanEngFontLoad+0x1c>
  }
}
 8006fb2:	bf00      	nop
 8006fb4:	3714      	adds	r7, #20
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	0801614c 	.word	0x0801614c

08006fc4 <hanCnvCodeWan2Johab>:

uint16_t hanCnvCodeWan2Johab(uint16_t WanCode)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b085      	sub	sp, #20
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	4603      	mov	r3, r0
 8006fcc:	80fb      	strh	r3, [r7, #6]
  int index;
  uint16_t hcode, lcode;

  hcode = (WanCode >> 8) & 0xFF;
 8006fce:	88fb      	ldrh	r3, [r7, #6]
 8006fd0:	0a1b      	lsrs	r3, r3, #8
 8006fd2:	81fb      	strh	r3, [r7, #14]
  lcode = WanCode & 0x0ff;
 8006fd4:	88fb      	ldrh	r3, [r7, #6]
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	81bb      	strh	r3, [r7, #12]

  index = (hcode - 0x0B0) * 94 + (lcode - 0x0A1);
 8006fda:	89fb      	ldrh	r3, [r7, #14]
 8006fdc:	3bb0      	subs	r3, #176	; 0xb0
 8006fde:	225e      	movs	r2, #94	; 0x5e
 8006fe0:	fb02 f203 	mul.w	r2, r2, r3
 8006fe4:	89bb      	ldrh	r3, [r7, #12]
 8006fe6:	3ba1      	subs	r3, #161	; 0xa1
 8006fe8:	4413      	add	r3, r2
 8006fea:	60bb      	str	r3, [r7, #8]

  return wWanToJohabTable[index];
 8006fec:	4a05      	ldr	r2, [pc, #20]	; (8007004 <hanCnvCodeWan2Johab+0x40>)
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ff4:	b29b      	uxth	r3, r3
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3714      	adds	r7, #20
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	08017a80 	.word	0x08017a80

08007008 <TransferDoneISR>:
static void st7735SetRotation(uint8_t m);
static bool st7735Reset(void);


static void TransferDoneISR(void)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	af00      	add	r7, sp, #0
  if (is_write_frame == true)
 800700c:	4b0a      	ldr	r3, [pc, #40]	; (8007038 <TransferDoneISR+0x30>)
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	b2db      	uxtb	r3, r3
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00d      	beq.n	8007032 <TransferDoneISR+0x2a>
  {
    is_write_frame = false;
 8007016:	4b08      	ldr	r3, [pc, #32]	; (8007038 <TransferDoneISR+0x30>)
 8007018:	2200      	movs	r2, #0
 800701a:	701a      	strb	r2, [r3, #0]
    gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 800701c:	2101      	movs	r1, #1
 800701e:	2002      	movs	r0, #2
 8007020:	f7fc f9e2 	bl	80033e8 <gpioPinWrite>

    if (frameCallBack != NULL)
 8007024:	4b05      	ldr	r3, [pc, #20]	; (800703c <TransferDoneISR+0x34>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d002      	beq.n	8007032 <TransferDoneISR+0x2a>
    {
      frameCallBack();
 800702c:	4b03      	ldr	r3, [pc, #12]	; (800703c <TransferDoneISR+0x34>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4798      	blx	r3
    }
  }
}
 8007032:	bf00      	nop
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	2000a4d8 	.word	0x2000a4d8
 800703c:	2000a4d4 	.word	0x2000a4d4

08007040 <st7735Init>:


bool st7735Init(void)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
  bool ret;

  ret = st7735Reset();
 8007046:	f000 f835 	bl	80070b4 <st7735Reset>
 800704a:	4603      	mov	r3, r0
 800704c:	71fb      	strb	r3, [r7, #7]

  return ret;
 800704e:	79fb      	ldrb	r3, [r7, #7]
}
 8007050:	4618      	mov	r0, r3
 8007052:	3708      	adds	r7, #8
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <st7735InitDriver>:

bool st7735InitDriver(lcd_driver_t *p_driver)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  p_driver->init = st7735Init;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a0d      	ldr	r2, [pc, #52]	; (8007098 <st7735InitDriver+0x40>)
 8007064:	601a      	str	r2, [r3, #0]
  p_driver->reset = st7735Reset;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a0c      	ldr	r2, [pc, #48]	; (800709c <st7735InitDriver+0x44>)
 800706a:	605a      	str	r2, [r3, #4]
  p_driver->setWindow = st7735SetWindow;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4a0c      	ldr	r2, [pc, #48]	; (80070a0 <st7735InitDriver+0x48>)
 8007070:	609a      	str	r2, [r3, #8]
  p_driver->getWidth = st7735GetWidth;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a0b      	ldr	r2, [pc, #44]	; (80070a4 <st7735InitDriver+0x4c>)
 8007076:	60da      	str	r2, [r3, #12]
  p_driver->getHeight = st7735GetHeight;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a0b      	ldr	r2, [pc, #44]	; (80070a8 <st7735InitDriver+0x50>)
 800707c:	611a      	str	r2, [r3, #16]
  p_driver->setCallBack = st7735SetCallBack;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a0a      	ldr	r2, [pc, #40]	; (80070ac <st7735InitDriver+0x54>)
 8007082:	615a      	str	r2, [r3, #20]
  p_driver->sendBuffer = st7735SendBuffer;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	4a0a      	ldr	r2, [pc, #40]	; (80070b0 <st7735InitDriver+0x58>)
 8007088:	619a      	str	r2, [r3, #24]
  return true;
 800708a:	2301      	movs	r3, #1
}
 800708c:	4618      	mov	r0, r3
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr
 8007098:	08007041 	.word	0x08007041
 800709c:	080070b5 	.word	0x080070b5
 80070a0:	08007379 	.word	0x08007379
 80070a4:	0800712d 	.word	0x0800712d
 80070a8:	0800713d 	.word	0x0800713d
 80070ac:	080075cd 	.word	0x080075cd
 80070b0:	08007581 	.word	0x08007581

080070b4 <st7735Reset>:

bool st7735Reset(void)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af02      	add	r7, sp, #8
  spiBegin(spi_ch);
 80070ba:	4b1a      	ldr	r3, [pc, #104]	; (8007124 <st7735Reset+0x70>)
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	4618      	mov	r0, r3
 80070c0:	f7fe fbca 	bl	8005858 <spiBegin>
  spiSetDataMode(spi_ch, SPI_MODE0);
 80070c4:	4b17      	ldr	r3, [pc, #92]	; (8007124 <st7735Reset+0x70>)
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	2100      	movs	r1, #0
 80070ca:	4618      	mov	r0, r3
 80070cc:	f7fe fc20 	bl	8005910 <spiSetDataMode>

  spiAttachTxInterrupt(spi_ch, TransferDoneISR);
 80070d0:	4b14      	ldr	r3, [pc, #80]	; (8007124 <st7735Reset+0x70>)
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	4914      	ldr	r1, [pc, #80]	; (8007128 <st7735Reset+0x74>)
 80070d6:	4618      	mov	r0, r3
 80070d8:	f7fe fd52 	bl	8005b80 <spiAttachTxInterrupt>

  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 80070dc:	2100      	movs	r1, #0
 80070de:	2001      	movs	r0, #1
 80070e0:	f7fc f982 	bl	80033e8 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_DC,  _DEF_HIGH);
 80070e4:	2101      	movs	r1, #1
 80070e6:	2003      	movs	r0, #3
 80070e8:	f7fc f97e 	bl	80033e8 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS,  _DEF_HIGH);
 80070ec:	2101      	movs	r1, #1
 80070ee:	2002      	movs	r0, #2
 80070f0:	f7fc f97a 	bl	80033e8 <gpioPinWrite>
  delay(10);
 80070f4:	200a      	movs	r0, #10
 80070f6:	f7fa f8c1 	bl	800127c <delay>

  st7735InitRegs();
 80070fa:	f000 f863 	bl	80071c4 <st7735InitRegs>


  st7735SetRotation(1);
 80070fe:	2001      	movs	r0, #1
 8007100:	f000 f910 	bl	8007324 <st7735SetRotation>
  st7735FillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, black);
 8007104:	2300      	movs	r3, #0
 8007106:	9300      	str	r3, [sp, #0]
 8007108:	2380      	movs	r3, #128	; 0x80
 800710a:	22a0      	movs	r2, #160	; 0xa0
 800710c:	2100      	movs	r1, #0
 800710e:	2000      	movs	r0, #0
 8007110:	f000 f97e 	bl	8007410 <st7735FillRect>
  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 8007114:	2100      	movs	r1, #0
 8007116:	2001      	movs	r0, #1
 8007118:	f7fc f966 	bl	80033e8 <gpioPinWrite>
  return true;
 800711c:	2301      	movs	r3, #1
}
 800711e:	4618      	mov	r0, r3
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	2000a4d0 	.word	0x2000a4d0
 8007128:	08007009 	.word	0x08007009

0800712c <st7735GetWidth>:

uint16_t st7735GetWidth(void)
{
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
  return HW_LCD_WIDTH;
 8007130:	23a0      	movs	r3, #160	; 0xa0
}
 8007132:	4618      	mov	r0, r3
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <st7735GetHeight>:

uint16_t st7735GetHeight(void)
{
 800713c:	b480      	push	{r7}
 800713e:	af00      	add	r7, sp, #0
  return HW_LCD_HEIGHT;
 8007140:	2380      	movs	r3, #128	; 0x80
}
 8007142:	4618      	mov	r0, r3
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <writecommand>:

void writecommand(uint8_t c)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	4603      	mov	r3, r0
 8007154:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_LOW);
 8007156:	2100      	movs	r1, #0
 8007158:	2003      	movs	r0, #3
 800715a:	f7fc f945 	bl	80033e8 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 800715e:	2100      	movs	r1, #0
 8007160:	2002      	movs	r0, #2
 8007162:	f7fc f941 	bl	80033e8 <gpioPinWrite>

  spiTransfer8(spi_ch, c);
 8007166:	4b07      	ldr	r3, [pc, #28]	; (8007184 <writecommand+0x38>)
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	79fa      	ldrb	r2, [r7, #7]
 800716c:	4611      	mov	r1, r2
 800716e:	4618      	mov	r0, r3
 8007170:	f7fe fc64 	bl	8005a3c <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8007174:	2101      	movs	r1, #1
 8007176:	2002      	movs	r0, #2
 8007178:	f7fc f936 	bl	80033e8 <gpioPinWrite>
}
 800717c:	bf00      	nop
 800717e:	3708      	adds	r7, #8
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	2000a4d0 	.word	0x2000a4d0

08007188 <writedata>:

void writedata(uint8_t d)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	4603      	mov	r3, r0
 8007190:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 8007192:	2101      	movs	r1, #1
 8007194:	2003      	movs	r0, #3
 8007196:	f7fc f927 	bl	80033e8 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 800719a:	2100      	movs	r1, #0
 800719c:	2002      	movs	r0, #2
 800719e:	f7fc f923 	bl	80033e8 <gpioPinWrite>

  spiTransfer8(spi_ch, d);
 80071a2:	4b07      	ldr	r3, [pc, #28]	; (80071c0 <writedata+0x38>)
 80071a4:	781b      	ldrb	r3, [r3, #0]
 80071a6:	79fa      	ldrb	r2, [r7, #7]
 80071a8:	4611      	mov	r1, r2
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7fe fc46 	bl	8005a3c <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 80071b0:	2101      	movs	r1, #1
 80071b2:	2002      	movs	r0, #2
 80071b4:	f7fc f918 	bl	80033e8 <gpioPinWrite>
}
 80071b8:	bf00      	nop
 80071ba:	3708      	adds	r7, #8
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	2000a4d0 	.word	0x2000a4d0

080071c4 <st7735InitRegs>:

void st7735InitRegs(void)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	af00      	add	r7, sp, #0
  writecommand(ST7735_SWRESET); //  1: Software reset, 0 args, w/delay
 80071c8:	2001      	movs	r0, #1
 80071ca:	f7ff ffbf 	bl	800714c <writecommand>
  delay(10);
 80071ce:	200a      	movs	r0, #10
 80071d0:	f7fa f854 	bl	800127c <delay>

  writecommand(ST7735_SLPOUT);  //  2: Out of sleep mode, 0 args, w/delay
 80071d4:	2011      	movs	r0, #17
 80071d6:	f7ff ffb9 	bl	800714c <writecommand>
  delay(10);
 80071da:	200a      	movs	r0, #10
 80071dc:	f7fa f84e 	bl	800127c <delay>

  writecommand(ST7735_FRMCTR1); //  3: Frame rate ctrl - normal mode, 3 args:
 80071e0:	20b1      	movs	r0, #177	; 0xb1
 80071e2:	f7ff ffb3 	bl	800714c <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 80071e6:	2001      	movs	r0, #1
 80071e8:	f7ff ffce 	bl	8007188 <writedata>
  writedata(0x2C);
 80071ec:	202c      	movs	r0, #44	; 0x2c
 80071ee:	f7ff ffcb 	bl	8007188 <writedata>
  writedata(0x2D);
 80071f2:	202d      	movs	r0, #45	; 0x2d
 80071f4:	f7ff ffc8 	bl	8007188 <writedata>

  writecommand(ST7735_FRMCTR2); //  4: Frame rate control - idle mode, 3 args:
 80071f8:	20b2      	movs	r0, #178	; 0xb2
 80071fa:	f7ff ffa7 	bl	800714c <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 80071fe:	2001      	movs	r0, #1
 8007200:	f7ff ffc2 	bl	8007188 <writedata>
  writedata(0x2C);
 8007204:	202c      	movs	r0, #44	; 0x2c
 8007206:	f7ff ffbf 	bl	8007188 <writedata>
  writedata(0x2D);
 800720a:	202d      	movs	r0, #45	; 0x2d
 800720c:	f7ff ffbc 	bl	8007188 <writedata>

  writecommand(ST7735_FRMCTR3); //  5: Frame rate ctrl - partial mode, 6 args:
 8007210:	20b3      	movs	r0, #179	; 0xb3
 8007212:	f7ff ff9b 	bl	800714c <writecommand>
  writedata(0x01);              //     Dot inversion mode
 8007216:	2001      	movs	r0, #1
 8007218:	f7ff ffb6 	bl	8007188 <writedata>
  writedata(0x2C);
 800721c:	202c      	movs	r0, #44	; 0x2c
 800721e:	f7ff ffb3 	bl	8007188 <writedata>
  writedata(0x2D);
 8007222:	202d      	movs	r0, #45	; 0x2d
 8007224:	f7ff ffb0 	bl	8007188 <writedata>
  writedata(0x01);              //     Line inversion mode
 8007228:	2001      	movs	r0, #1
 800722a:	f7ff ffad 	bl	8007188 <writedata>
  writedata(0x2C);
 800722e:	202c      	movs	r0, #44	; 0x2c
 8007230:	f7ff ffaa 	bl	8007188 <writedata>
  writedata(0x2D);
 8007234:	202d      	movs	r0, #45	; 0x2d
 8007236:	f7ff ffa7 	bl	8007188 <writedata>

  writecommand(ST7735_INVCTR);  //  6: Display inversion ctrl, 1 arg, no delay:
 800723a:	20b4      	movs	r0, #180	; 0xb4
 800723c:	f7ff ff86 	bl	800714c <writecommand>
  writedata(0x07);              //     No inversion
 8007240:	2007      	movs	r0, #7
 8007242:	f7ff ffa1 	bl	8007188 <writedata>

  writecommand(ST7735_PWCTR1);  //  7: Power control, 3 args, no delay:
 8007246:	20c0      	movs	r0, #192	; 0xc0
 8007248:	f7ff ff80 	bl	800714c <writecommand>
  writedata(0xA2);
 800724c:	20a2      	movs	r0, #162	; 0xa2
 800724e:	f7ff ff9b 	bl	8007188 <writedata>
  writedata(0x02);              //     -4.6V
 8007252:	2002      	movs	r0, #2
 8007254:	f7ff ff98 	bl	8007188 <writedata>
  writedata(0x84);              //     AUTO mode
 8007258:	2084      	movs	r0, #132	; 0x84
 800725a:	f7ff ff95 	bl	8007188 <writedata>

  writecommand(ST7735_PWCTR2);  //  8: Power control, 1 arg, no delay:
 800725e:	20c1      	movs	r0, #193	; 0xc1
 8007260:	f7ff ff74 	bl	800714c <writecommand>
  writedata(0xC5);              //     VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD
 8007264:	20c5      	movs	r0, #197	; 0xc5
 8007266:	f7ff ff8f 	bl	8007188 <writedata>

  writecommand(ST7735_PWCTR3);  //  9: Power control, 2 args, no delay:
 800726a:	20c2      	movs	r0, #194	; 0xc2
 800726c:	f7ff ff6e 	bl	800714c <writecommand>
  writedata(0x0A);              //     Opamp current small
 8007270:	200a      	movs	r0, #10
 8007272:	f7ff ff89 	bl	8007188 <writedata>
  writedata(0x00);              //     Boost frequency
 8007276:	2000      	movs	r0, #0
 8007278:	f7ff ff86 	bl	8007188 <writedata>

  writecommand(ST7735_PWCTR4);  // 10: Power control, 2 args, no delay:
 800727c:	20c3      	movs	r0, #195	; 0xc3
 800727e:	f7ff ff65 	bl	800714c <writecommand>
  writedata(0x8A);              //     BCLK/2, Opamp current small & Medium low
 8007282:	208a      	movs	r0, #138	; 0x8a
 8007284:	f7ff ff80 	bl	8007188 <writedata>
  writedata(0x2A);
 8007288:	202a      	movs	r0, #42	; 0x2a
 800728a:	f7ff ff7d 	bl	8007188 <writedata>

  writecommand(ST7735_PWCTR5);  // 11: Power control, 2 args, no delay:
 800728e:	20c4      	movs	r0, #196	; 0xc4
 8007290:	f7ff ff5c 	bl	800714c <writecommand>
  writedata(0x8A);
 8007294:	208a      	movs	r0, #138	; 0x8a
 8007296:	f7ff ff77 	bl	8007188 <writedata>
  writedata(0xEE);
 800729a:	20ee      	movs	r0, #238	; 0xee
 800729c:	f7ff ff74 	bl	8007188 <writedata>

  writecommand(ST7735_VMCTR1);  // 12: Power control, 1 arg, no delay:
 80072a0:	20c5      	movs	r0, #197	; 0xc5
 80072a2:	f7ff ff53 	bl	800714c <writecommand>
  writedata(0x0E);
 80072a6:	200e      	movs	r0, #14
 80072a8:	f7ff ff6e 	bl	8007188 <writedata>

#if HW_ST7735_MODEL == 0
  writecommand(ST7735_INVON);   // 13: Don't invert display, no args, no delay
#else
  writecommand(ST7735_INVOFF);  // 13: Don't invert display, no args, no delay
 80072ac:	2020      	movs	r0, #32
 80072ae:	f7ff ff4d 	bl	800714c <writecommand>
#endif

  writecommand(ST7735_MADCTL);  // 14: Memory access control (directions), 1 arg:
 80072b2:	2036      	movs	r0, #54	; 0x36
 80072b4:	f7ff ff4a 	bl	800714c <writecommand>
  writedata(0xC8);              //     row addr/col addr, bottom to top refresh
 80072b8:	20c8      	movs	r0, #200	; 0xc8
 80072ba:	f7ff ff65 	bl	8007188 <writedata>

  writecommand(ST7735_COLMOD);  // 15: set color mode, 1 arg, no delay:
 80072be:	203a      	movs	r0, #58	; 0x3a
 80072c0:	f7ff ff44 	bl	800714c <writecommand>
  writedata(0x05);              //     16-bit color
 80072c4:	2005      	movs	r0, #5
 80072c6:	f7ff ff5f 	bl	8007188 <writedata>


  writecommand(ST7735_CASET);   //  1: Column addr set, 4 args, no delay:
 80072ca:	202a      	movs	r0, #42	; 0x2a
 80072cc:	f7ff ff3e 	bl	800714c <writecommand>
  writedata(0x00);
 80072d0:	2000      	movs	r0, #0
 80072d2:	f7ff ff59 	bl	8007188 <writedata>
  writedata(0x00);              //     XSTART = 0
 80072d6:	2000      	movs	r0, #0
 80072d8:	f7ff ff56 	bl	8007188 <writedata>
  writedata(0x00);
 80072dc:	2000      	movs	r0, #0
 80072de:	f7ff ff53 	bl	8007188 <writedata>
  writedata(HW_LCD_WIDTH-1);    //     XEND = 159
 80072e2:	209f      	movs	r0, #159	; 0x9f
 80072e4:	f7ff ff50 	bl	8007188 <writedata>

  writecommand(ST7735_RASET);   //  2: Row addr set, 4 args, no delay:
 80072e8:	202b      	movs	r0, #43	; 0x2b
 80072ea:	f7ff ff2f 	bl	800714c <writecommand>
  writedata(0x00);
 80072ee:	2000      	movs	r0, #0
 80072f0:	f7ff ff4a 	bl	8007188 <writedata>
  writedata(0x00);              //     XSTART = 0
 80072f4:	2000      	movs	r0, #0
 80072f6:	f7ff ff47 	bl	8007188 <writedata>
  writedata(0x00);
 80072fa:	2000      	movs	r0, #0
 80072fc:	f7ff ff44 	bl	8007188 <writedata>
  writedata(HW_LCD_HEIGHT-1);   //     XEND = 79
 8007300:	207f      	movs	r0, #127	; 0x7f
 8007302:	f7ff ff41 	bl	8007188 <writedata>


  writecommand(ST7735_NORON);   //  3: Normal display on, no args, w/delay
 8007306:	2013      	movs	r0, #19
 8007308:	f7ff ff20 	bl	800714c <writecommand>
  delay(10);
 800730c:	200a      	movs	r0, #10
 800730e:	f7f9 ffb5 	bl	800127c <delay>
  writecommand(ST7735_DISPON);  //  4: Main screen turn on, no args w/delay
 8007312:	2029      	movs	r0, #41	; 0x29
 8007314:	f7ff ff1a 	bl	800714c <writecommand>
  delay(10);
 8007318:	200a      	movs	r0, #10
 800731a:	f7f9 ffaf 	bl	800127c <delay>
}
 800731e:	bf00      	nop
 8007320:	bd80      	pop	{r7, pc}
	...

08007324 <st7735SetRotation>:

void st7735SetRotation(uint8_t mode)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
 800732a:	4603      	mov	r3, r0
 800732c:	71fb      	strb	r3, [r7, #7]
  writecommand(ST7735_MADCTL);
 800732e:	2036      	movs	r0, #54	; 0x36
 8007330:	f7ff ff0c 	bl	800714c <writecommand>

  switch (mode)
 8007334:	79fb      	ldrb	r3, [r7, #7]
 8007336:	2b03      	cmp	r3, #3
 8007338:	d81a      	bhi.n	8007370 <st7735SetRotation+0x4c>
 800733a:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <st7735SetRotation+0x1c>)
 800733c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007340:	08007351 	.word	0x08007351
 8007344:	08007359 	.word	0x08007359
 8007348:	08007361 	.word	0x08007361
 800734c:	08007369 	.word	0x08007369
  {
   case 0:
     writedata(MADCTL_MX | MADCTL_MY | MADCTL_RGB);
 8007350:	20c0      	movs	r0, #192	; 0xc0
 8007352:	f7ff ff19 	bl	8007188 <writedata>
     break;
 8007356:	e00b      	b.n	8007370 <st7735SetRotation+0x4c>

   case 1:
     writedata(MADCTL_MY | MADCTL_MV | MADCTL_RGB);
 8007358:	20a0      	movs	r0, #160	; 0xa0
 800735a:	f7ff ff15 	bl	8007188 <writedata>
     break;
 800735e:	e007      	b.n	8007370 <st7735SetRotation+0x4c>

  case 2:
    writedata(MADCTL_RGB);
 8007360:	2000      	movs	r0, #0
 8007362:	f7ff ff11 	bl	8007188 <writedata>
    break;
 8007366:	e003      	b.n	8007370 <st7735SetRotation+0x4c>

   case 3:
     writedata(MADCTL_MX | MADCTL_MV | MADCTL_RGB);
 8007368:	2060      	movs	r0, #96	; 0x60
 800736a:	f7ff ff0d 	bl	8007188 <writedata>
     break;
 800736e:	bf00      	nop
  }
}
 8007370:	bf00      	nop
 8007372:	3708      	adds	r7, #8
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <st7735SetWindow>:

void st7735SetWindow(int32_t x0, int32_t y0, int32_t x1, int32_t y1)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
 8007384:	603b      	str	r3, [r7, #0]
  spiSetBitWidth(spi_ch, 8);
 8007386:	4b21      	ldr	r3, [pc, #132]	; (800740c <st7735SetWindow+0x94>)
 8007388:	781b      	ldrb	r3, [r3, #0]
 800738a:	2108      	movs	r1, #8
 800738c:	4618      	mov	r0, r3
 800738e:	f7fe fb25 	bl	80059dc <spiSetBitWidth>

  writecommand(ST7735_CASET); // Column addr set
 8007392:	202a      	movs	r0, #42	; 0x2a
 8007394:	f7ff feda 	bl	800714c <writecommand>
  writedata(0x00);
 8007398:	2000      	movs	r0, #0
 800739a:	f7ff fef5 	bl	8007188 <writedata>
  writedata(x0+colstart);     // XSTART
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	b2da      	uxtb	r2, r3
 80073a2:	2300      	movs	r3, #0
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	4413      	add	r3, r2
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	4618      	mov	r0, r3
 80073ac:	f7ff feec 	bl	8007188 <writedata>
  writedata(0x00);
 80073b0:	2000      	movs	r0, #0
 80073b2:	f7ff fee9 	bl	8007188 <writedata>
  writedata(x1+colstart);     // XEND
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	b2da      	uxtb	r2, r3
 80073ba:	2300      	movs	r3, #0
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	4413      	add	r3, r2
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7ff fee0 	bl	8007188 <writedata>

  writecommand(ST7735_RASET); // Row addr set
 80073c8:	202b      	movs	r0, #43	; 0x2b
 80073ca:	f7ff febf 	bl	800714c <writecommand>
  writedata(0x00);
 80073ce:	2000      	movs	r0, #0
 80073d0:	f7ff feda 	bl	8007188 <writedata>
  writedata(y0+rowstart);     // YSTART
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	b2da      	uxtb	r2, r3
 80073d8:	2300      	movs	r3, #0
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	4413      	add	r3, r2
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	4618      	mov	r0, r3
 80073e2:	f7ff fed1 	bl	8007188 <writedata>
  writedata(0x00);
 80073e6:	2000      	movs	r0, #0
 80073e8:	f7ff fece 	bl	8007188 <writedata>
  writedata(y1+rowstart);     // YEND
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	b2da      	uxtb	r2, r3
 80073f0:	2300      	movs	r3, #0
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	4413      	add	r3, r2
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	4618      	mov	r0, r3
 80073fa:	f7ff fec5 	bl	8007188 <writedata>

  writecommand(ST7735_RAMWR); // write to RAM
 80073fe:	202c      	movs	r0, #44	; 0x2c
 8007400:	f7ff fea4 	bl	800714c <writecommand>
}
 8007404:	bf00      	nop
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}
 800740c:	2000a4d0 	.word	0x2000a4d0

08007410 <st7735FillRect>:

void st7735FillRect(int32_t x, int32_t y, int32_t w, int32_t h, uint32_t color)
{
 8007410:	b5b0      	push	{r4, r5, r7, lr}
 8007412:	b088      	sub	sp, #32
 8007414:	af00      	add	r7, sp, #0
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	60b9      	str	r1, [r7, #8]
 800741a:	607a      	str	r2, [r7, #4]
 800741c:	603b      	str	r3, [r7, #0]
 800741e:	466b      	mov	r3, sp
 8007420:	461d      	mov	r5, r3
  uint16_t line_buf[w];
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	1e43      	subs	r3, r0, #1
 8007426:	617b      	str	r3, [r7, #20]
 8007428:	4603      	mov	r3, r0
 800742a:	4619      	mov	r1, r3
 800742c:	f04f 0200 	mov.w	r2, #0
 8007430:	f04f 0300 	mov.w	r3, #0
 8007434:	f04f 0400 	mov.w	r4, #0
 8007438:	0114      	lsls	r4, r2, #4
 800743a:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 800743e:	010b      	lsls	r3, r1, #4
 8007440:	4603      	mov	r3, r0
 8007442:	4619      	mov	r1, r3
 8007444:	f04f 0200 	mov.w	r2, #0
 8007448:	f04f 0300 	mov.w	r3, #0
 800744c:	f04f 0400 	mov.w	r4, #0
 8007450:	0114      	lsls	r4, r2, #4
 8007452:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8007456:	010b      	lsls	r3, r1, #4
 8007458:	4603      	mov	r3, r0
 800745a:	005b      	lsls	r3, r3, #1
 800745c:	3301      	adds	r3, #1
 800745e:	3307      	adds	r3, #7
 8007460:	08db      	lsrs	r3, r3, #3
 8007462:	00db      	lsls	r3, r3, #3
 8007464:	ebad 0d03 	sub.w	sp, sp, r3
 8007468:	466b      	mov	r3, sp
 800746a:	3301      	adds	r3, #1
 800746c:	085b      	lsrs	r3, r3, #1
 800746e:	005b      	lsls	r3, r3, #1
 8007470:	613b      	str	r3, [r7, #16]

  // Clipping
  if ((x >= _width) || (y >= _height)) return;
 8007472:	22a0      	movs	r2, #160	; 0xa0
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	4293      	cmp	r3, r2
 8007478:	da78      	bge.n	800756c <st7735FillRect+0x15c>
 800747a:	2280      	movs	r2, #128	; 0x80
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	4293      	cmp	r3, r2
 8007480:	da74      	bge.n	800756c <st7735FillRect+0x15c>

  if (x < 0) { w += x; x = 0; }
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2b00      	cmp	r3, #0
 8007486:	da05      	bge.n	8007494 <st7735FillRect+0x84>
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	4413      	add	r3, r2
 800748e:	607b      	str	r3, [r7, #4]
 8007490:	2300      	movs	r3, #0
 8007492:	60fb      	str	r3, [r7, #12]
  if (y < 0) { h += y; y = 0; }
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	2b00      	cmp	r3, #0
 8007498:	da05      	bge.n	80074a6 <st7735FillRect+0x96>
 800749a:	683a      	ldr	r2, [r7, #0]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	4413      	add	r3, r2
 80074a0:	603b      	str	r3, [r7, #0]
 80074a2:	2300      	movs	r3, #0
 80074a4:	60bb      	str	r3, [r7, #8]

  if ((x + w) > _width)  w = _width  - x;
 80074a6:	68fa      	ldr	r2, [r7, #12]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4413      	add	r3, r2
 80074ac:	22a0      	movs	r2, #160	; 0xa0
 80074ae:	4293      	cmp	r3, r2
 80074b0:	dd03      	ble.n	80074ba <st7735FillRect+0xaa>
 80074b2:	22a0      	movs	r2, #160	; 0xa0
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	607b      	str	r3, [r7, #4]
  if ((y + h) > _height) h = _height - y;
 80074ba:	68ba      	ldr	r2, [r7, #8]
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	4413      	add	r3, r2
 80074c0:	2280      	movs	r2, #128	; 0x80
 80074c2:	4293      	cmp	r3, r2
 80074c4:	dd03      	ble.n	80074ce <st7735FillRect+0xbe>
 80074c6:	2280      	movs	r2, #128	; 0x80
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	603b      	str	r3, [r7, #0]

  if ((w < 1) || (h < 1)) return;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	dd4d      	ble.n	8007570 <st7735FillRect+0x160>
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	dd4a      	ble.n	8007570 <st7735FillRect+0x160>


  st7735SetWindow(x, y, x + w - 1, y + h - 1);
 80074da:	68fa      	ldr	r2, [r7, #12]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4413      	add	r3, r2
 80074e0:	1e59      	subs	r1, r3, #1
 80074e2:	68ba      	ldr	r2, [r7, #8]
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	4413      	add	r3, r2
 80074e8:	3b01      	subs	r3, #1
 80074ea:	460a      	mov	r2, r1
 80074ec:	68b9      	ldr	r1, [r7, #8]
 80074ee:	68f8      	ldr	r0, [r7, #12]
 80074f0:	f7ff ff42 	bl	8007378 <st7735SetWindow>
  spiSetBitWidth(spi_ch, 16);
 80074f4:	4b21      	ldr	r3, [pc, #132]	; (800757c <st7735FillRect+0x16c>)
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	2110      	movs	r1, #16
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7fe fa6e 	bl	80059dc <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 8007500:	2101      	movs	r1, #1
 8007502:	2003      	movs	r0, #3
 8007504:	f7fb ff70 	bl	80033e8 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 8007508:	2100      	movs	r1, #0
 800750a:	2002      	movs	r0, #2
 800750c:	f7fb ff6c 	bl	80033e8 <gpioPinWrite>

  for (int i=0; i<w; i++)
 8007510:	2300      	movs	r3, #0
 8007512:	61fb      	str	r3, [r7, #28]
 8007514:	e008      	b.n	8007528 <st7735FillRect+0x118>
  {
    line_buf[i] = color;
 8007516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007518:	b299      	uxth	r1, r3
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	69fa      	ldr	r2, [r7, #28]
 800751e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (int i=0; i<w; i++)
 8007522:	69fb      	ldr	r3, [r7, #28]
 8007524:	3301      	adds	r3, #1
 8007526:	61fb      	str	r3, [r7, #28]
 8007528:	69fa      	ldr	r2, [r7, #28]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	429a      	cmp	r2, r3
 800752e:	dbf2      	blt.n	8007516 <st7735FillRect+0x106>
  }
  for (int i=0; i<h; i++)
 8007530:	2300      	movs	r3, #0
 8007532:	61bb      	str	r3, [r7, #24]
 8007534:	e00e      	b.n	8007554 <st7735FillRect+0x144>
  {
    if (spiDmaTxTransfer(_DEF_SPI1, (void *)line_buf, w, 10) != true)
 8007536:	6939      	ldr	r1, [r7, #16]
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	230a      	movs	r3, #10
 800753c:	2000      	movs	r0, #0
 800753e:	f7fe facf 	bl	8005ae0 <spiDmaTxTransfer>
 8007542:	4603      	mov	r3, r0
 8007544:	f083 0301 	eor.w	r3, r3, #1
 8007548:	b2db      	uxtb	r3, r3
 800754a:	2b00      	cmp	r3, #0
 800754c:	d107      	bne.n	800755e <st7735FillRect+0x14e>
  for (int i=0; i<h; i++)
 800754e:	69bb      	ldr	r3, [r7, #24]
 8007550:	3301      	adds	r3, #1
 8007552:	61bb      	str	r3, [r7, #24]
 8007554:	69ba      	ldr	r2, [r7, #24]
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	429a      	cmp	r2, r3
 800755a:	dbec      	blt.n	8007536 <st7735FillRect+0x126>
 800755c:	e000      	b.n	8007560 <st7735FillRect+0x150>
    {
      break;
 800755e:	bf00      	nop
    }
  }
  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8007560:	2101      	movs	r1, #1
 8007562:	2002      	movs	r0, #2
 8007564:	f7fb ff40 	bl	80033e8 <gpioPinWrite>
 8007568:	46ad      	mov	sp, r5
 800756a:	e003      	b.n	8007574 <st7735FillRect+0x164>
  if ((x >= _width) || (y >= _height)) return;
 800756c:	bf00      	nop
 800756e:	e000      	b.n	8007572 <st7735FillRect+0x162>
  if ((w < 1) || (h < 1)) return;
 8007570:	bf00      	nop
 8007572:	46ad      	mov	sp, r5
}
 8007574:	3720      	adds	r7, #32
 8007576:	46bd      	mov	sp, r7
 8007578:	bdb0      	pop	{r4, r5, r7, pc}
 800757a:	bf00      	nop
 800757c:	2000a4d0 	.word	0x2000a4d0

08007580 <st7735SendBuffer>:

bool st7735SendBuffer(uint8_t *p_data, uint32_t length, uint32_t timeout_ms)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
  is_write_frame = true;
 800758c:	4b0d      	ldr	r3, [pc, #52]	; (80075c4 <st7735SendBuffer+0x44>)
 800758e:	2201      	movs	r2, #1
 8007590:	701a      	strb	r2, [r3, #0]

  spiSetBitWidth(spi_ch, 16);
 8007592:	4b0d      	ldr	r3, [pc, #52]	; (80075c8 <st7735SendBuffer+0x48>)
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	2110      	movs	r1, #16
 8007598:	4618      	mov	r0, r3
 800759a:	f7fe fa1f 	bl	80059dc <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 800759e:	2101      	movs	r1, #1
 80075a0:	2003      	movs	r0, #3
 80075a2:	f7fb ff21 	bl	80033e8 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 80075a6:	2100      	movs	r1, #0
 80075a8:	2002      	movs	r0, #2
 80075aa:	f7fb ff1d 	bl	80033e8 <gpioPinWrite>

  spiDmaTxTransfer(_DEF_SPI1, (void *)p_data, length, 0);
 80075ae:	2300      	movs	r3, #0
 80075b0:	68ba      	ldr	r2, [r7, #8]
 80075b2:	68f9      	ldr	r1, [r7, #12]
 80075b4:	2000      	movs	r0, #0
 80075b6:	f7fe fa93 	bl	8005ae0 <spiDmaTxTransfer>
  return true;
 80075ba:	2301      	movs	r3, #1
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3710      	adds	r7, #16
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	2000a4d8 	.word	0x2000a4d8
 80075c8:	2000a4d0 	.word	0x2000a4d0

080075cc <st7735SetCallBack>:

bool st7735SetCallBack(void (*p_func)(void))
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  frameCallBack = p_func;
 80075d4:	4a04      	ldr	r2, [pc, #16]	; (80075e8 <st7735SetCallBack+0x1c>)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6013      	str	r3, [r2, #0]

  return true;
 80075da:	2301      	movs	r3, #1
}
 80075dc:	4618      	mov	r0, r3
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	2000a4d4 	.word	0x2000a4d4

080075ec <hwInit>:




void hwInit(void)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	af00      	add	r7, sp, #0
  bspInit();
 80075f0:	f7f9 fe1a 	bl	8001228 <bspInit>

  cliInit();
 80075f4:	f7fa f9a6 	bl	8001944 <cliInit>
  ledInit();
 80075f8:	f7fc ff5c 	bl	80044b4 <ledInit>
  uartInit();
 80075fc:	f7fe fe14 	bl	8006228 <uartInit>
  spiInit();
 8007600:	f7fe f8d8 	bl	80057b4 <spiInit>
  DWT_Delay_Init();
 8007604:	f7fa f85e 	bl	80016c4 <DWT_Delay_Init>
  buttonInit();
 8007608:	f7fa f88c 	bl	8001724 <buttonInit>
  gpioInit();
 800760c:	f7fb fe22 	bl	8003254 <gpioInit>
  Ds18b20_Init();
 8007610:	f7fb f8e0 	bl	80027d4 <Ds18b20_Init>
  sonarInit();
 8007614:	f7fd fefa 	bl	800540c <sonarInit>

  //LCD_INIT();
  lcdInit();
 8007618:	f7fc f84a 	bl	80036b0 <lcdInit>
  tdsInit();
 800761c:	f7fe fbc6 	bl	8005dac <tdsInit>

  if (sdInit() == true)
 8007620:	f7fd fb0a 	bl	8004c38 <sdInit>
 8007624:	4603      	mov	r3, r0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d001      	beq.n	800762e <hwInit+0x42>
  {
    fatfsInit();
 800762a:	f7fb fc3b 	bl	8002ea4 <fatfsInit>
  }
}
 800762e:	bf00      	nop
 8007630:	bd80      	pop	{r7, pc}
	...

08007634 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	4603      	mov	r3, r0
 800763c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800763e:	79fb      	ldrb	r3, [r7, #7]
 8007640:	4a08      	ldr	r2, [pc, #32]	; (8007664 <disk_status+0x30>)
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	4413      	add	r3, r2
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	79fa      	ldrb	r2, [r7, #7]
 800764c:	4905      	ldr	r1, [pc, #20]	; (8007664 <disk_status+0x30>)
 800764e:	440a      	add	r2, r1
 8007650:	7b12      	ldrb	r2, [r2, #12]
 8007652:	4610      	mov	r0, r2
 8007654:	4798      	blx	r3
 8007656:	4603      	mov	r3, r0
 8007658:	73fb      	strb	r3, [r7, #15]
  return stat;
 800765a:	7bfb      	ldrb	r3, [r7, #15]
}
 800765c:	4618      	mov	r0, r3
 800765e:	3710      	adds	r7, #16
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	2000a508 	.word	0x2000a508

08007668 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	4603      	mov	r3, r0
 8007670:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007672:	2300      	movs	r3, #0
 8007674:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007676:	79fb      	ldrb	r3, [r7, #7]
 8007678:	4a0d      	ldr	r2, [pc, #52]	; (80076b0 <disk_initialize+0x48>)
 800767a:	5cd3      	ldrb	r3, [r2, r3]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d111      	bne.n	80076a4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007680:	79fb      	ldrb	r3, [r7, #7]
 8007682:	4a0b      	ldr	r2, [pc, #44]	; (80076b0 <disk_initialize+0x48>)
 8007684:	2101      	movs	r1, #1
 8007686:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007688:	79fb      	ldrb	r3, [r7, #7]
 800768a:	4a09      	ldr	r2, [pc, #36]	; (80076b0 <disk_initialize+0x48>)
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	4413      	add	r3, r2
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	79fa      	ldrb	r2, [r7, #7]
 8007696:	4906      	ldr	r1, [pc, #24]	; (80076b0 <disk_initialize+0x48>)
 8007698:	440a      	add	r2, r1
 800769a:	7b12      	ldrb	r2, [r2, #12]
 800769c:	4610      	mov	r0, r2
 800769e:	4798      	blx	r3
 80076a0:	4603      	mov	r3, r0
 80076a2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80076a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3710      	adds	r7, #16
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	2000a508 	.word	0x2000a508

080076b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80076b4:	b590      	push	{r4, r7, lr}
 80076b6:	b087      	sub	sp, #28
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60b9      	str	r1, [r7, #8]
 80076bc:	607a      	str	r2, [r7, #4]
 80076be:	603b      	str	r3, [r7, #0]
 80076c0:	4603      	mov	r3, r0
 80076c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80076c4:	7bfb      	ldrb	r3, [r7, #15]
 80076c6:	4a0a      	ldr	r2, [pc, #40]	; (80076f0 <disk_read+0x3c>)
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	4413      	add	r3, r2
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	689c      	ldr	r4, [r3, #8]
 80076d0:	7bfb      	ldrb	r3, [r7, #15]
 80076d2:	4a07      	ldr	r2, [pc, #28]	; (80076f0 <disk_read+0x3c>)
 80076d4:	4413      	add	r3, r2
 80076d6:	7b18      	ldrb	r0, [r3, #12]
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	68b9      	ldr	r1, [r7, #8]
 80076de:	47a0      	blx	r4
 80076e0:	4603      	mov	r3, r0
 80076e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80076e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	371c      	adds	r7, #28
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd90      	pop	{r4, r7, pc}
 80076ee:	bf00      	nop
 80076f0:	2000a508 	.word	0x2000a508

080076f4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80076f4:	b590      	push	{r4, r7, lr}
 80076f6:	b087      	sub	sp, #28
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60b9      	str	r1, [r7, #8]
 80076fc:	607a      	str	r2, [r7, #4]
 80076fe:	603b      	str	r3, [r7, #0]
 8007700:	4603      	mov	r3, r0
 8007702:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007704:	7bfb      	ldrb	r3, [r7, #15]
 8007706:	4a0a      	ldr	r2, [pc, #40]	; (8007730 <disk_write+0x3c>)
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	4413      	add	r3, r2
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	68dc      	ldr	r4, [r3, #12]
 8007710:	7bfb      	ldrb	r3, [r7, #15]
 8007712:	4a07      	ldr	r2, [pc, #28]	; (8007730 <disk_write+0x3c>)
 8007714:	4413      	add	r3, r2
 8007716:	7b18      	ldrb	r0, [r3, #12]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	687a      	ldr	r2, [r7, #4]
 800771c:	68b9      	ldr	r1, [r7, #8]
 800771e:	47a0      	blx	r4
 8007720:	4603      	mov	r3, r0
 8007722:	75fb      	strb	r3, [r7, #23]
  return res;
 8007724:	7dfb      	ldrb	r3, [r7, #23]
}
 8007726:	4618      	mov	r0, r3
 8007728:	371c      	adds	r7, #28
 800772a:	46bd      	mov	sp, r7
 800772c:	bd90      	pop	{r4, r7, pc}
 800772e:	bf00      	nop
 8007730:	2000a508 	.word	0x2000a508

08007734 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	4603      	mov	r3, r0
 800773c:	603a      	str	r2, [r7, #0]
 800773e:	71fb      	strb	r3, [r7, #7]
 8007740:	460b      	mov	r3, r1
 8007742:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007744:	79fb      	ldrb	r3, [r7, #7]
 8007746:	4a09      	ldr	r2, [pc, #36]	; (800776c <disk_ioctl+0x38>)
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	4413      	add	r3, r2
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	79fa      	ldrb	r2, [r7, #7]
 8007752:	4906      	ldr	r1, [pc, #24]	; (800776c <disk_ioctl+0x38>)
 8007754:	440a      	add	r2, r1
 8007756:	7b10      	ldrb	r0, [r2, #12]
 8007758:	79b9      	ldrb	r1, [r7, #6]
 800775a:	683a      	ldr	r2, [r7, #0]
 800775c:	4798      	blx	r3
 800775e:	4603      	mov	r3, r0
 8007760:	73fb      	strb	r3, [r7, #15]
  return res;
 8007762:	7bfb      	ldrb	r3, [r7, #15]
}
 8007764:	4618      	mov	r0, r3
 8007766:	3710      	adds	r7, #16
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}
 800776c:	2000a508 	.word	0x2000a508

08007770 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
__weak DWORD get_fattime (void)
{
 8007770:	b480      	push	{r7}
 8007772:	af00      	add	r7, sp, #0
  return 0;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007780:	b480      	push	{r7}
 8007782:	b085      	sub	sp, #20
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	3301      	adds	r3, #1
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007790:	89fb      	ldrh	r3, [r7, #14]
 8007792:	021b      	lsls	r3, r3, #8
 8007794:	b21a      	sxth	r2, r3
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	b21b      	sxth	r3, r3
 800779c:	4313      	orrs	r3, r2
 800779e:	b21b      	sxth	r3, r3
 80077a0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80077a2:	89fb      	ldrh	r3, [r7, #14]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3714      	adds	r7, #20
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	3303      	adds	r3, #3
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	021b      	lsls	r3, r3, #8
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	3202      	adds	r2, #2
 80077c8:	7812      	ldrb	r2, [r2, #0]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	021b      	lsls	r3, r3, #8
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	3201      	adds	r2, #1
 80077d6:	7812      	ldrb	r2, [r2, #0]
 80077d8:	4313      	orrs	r3, r2
 80077da:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	021b      	lsls	r3, r3, #8
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	7812      	ldrb	r2, [r2, #0]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]
	return rv;
 80077e8:	68fb      	ldr	r3, [r7, #12]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3714      	adds	r7, #20
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80077f6:	b480      	push	{r7}
 80077f8:	b083      	sub	sp, #12
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
 80077fe:	460b      	mov	r3, r1
 8007800:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	1c5a      	adds	r2, r3, #1
 8007806:	607a      	str	r2, [r7, #4]
 8007808:	887a      	ldrh	r2, [r7, #2]
 800780a:	b2d2      	uxtb	r2, r2
 800780c:	701a      	strb	r2, [r3, #0]
 800780e:	887b      	ldrh	r3, [r7, #2]
 8007810:	0a1b      	lsrs	r3, r3, #8
 8007812:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	1c5a      	adds	r2, r3, #1
 8007818:	607a      	str	r2, [r7, #4]
 800781a:	887a      	ldrh	r2, [r7, #2]
 800781c:	b2d2      	uxtb	r2, r2
 800781e:	701a      	strb	r2, [r3, #0]
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	1c5a      	adds	r2, r3, #1
 800783a:	607a      	str	r2, [r7, #4]
 800783c:	683a      	ldr	r2, [r7, #0]
 800783e:	b2d2      	uxtb	r2, r2
 8007840:	701a      	strb	r2, [r3, #0]
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	0a1b      	lsrs	r3, r3, #8
 8007846:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	1c5a      	adds	r2, r3, #1
 800784c:	607a      	str	r2, [r7, #4]
 800784e:	683a      	ldr	r2, [r7, #0]
 8007850:	b2d2      	uxtb	r2, r2
 8007852:	701a      	strb	r2, [r3, #0]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	0a1b      	lsrs	r3, r3, #8
 8007858:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	1c5a      	adds	r2, r3, #1
 800785e:	607a      	str	r2, [r7, #4]
 8007860:	683a      	ldr	r2, [r7, #0]
 8007862:	b2d2      	uxtb	r2, r2
 8007864:	701a      	strb	r2, [r3, #0]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	0a1b      	lsrs	r3, r3, #8
 800786a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	1c5a      	adds	r2, r3, #1
 8007870:	607a      	str	r2, [r7, #4]
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	b2d2      	uxtb	r2, r2
 8007876:	701a      	strb	r2, [r3, #0]
}
 8007878:	bf00      	nop
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007884:	b480      	push	{r7}
 8007886:	b087      	sub	sp, #28
 8007888:	af00      	add	r7, sp, #0
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00d      	beq.n	80078ba <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800789e:	693a      	ldr	r2, [r7, #16]
 80078a0:	1c53      	adds	r3, r2, #1
 80078a2:	613b      	str	r3, [r7, #16]
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	1c59      	adds	r1, r3, #1
 80078a8:	6179      	str	r1, [r7, #20]
 80078aa:	7812      	ldrb	r2, [r2, #0]
 80078ac:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	3b01      	subs	r3, #1
 80078b2:	607b      	str	r3, [r7, #4]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1f1      	bne.n	800789e <mem_cpy+0x1a>
	}
}
 80078ba:	bf00      	nop
 80078bc:	371c      	adds	r7, #28
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr

080078c6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80078c6:	b480      	push	{r7}
 80078c8:	b087      	sub	sp, #28
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	60f8      	str	r0, [r7, #12]
 80078ce:	60b9      	str	r1, [r7, #8]
 80078d0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	1c5a      	adds	r2, r3, #1
 80078da:	617a      	str	r2, [r7, #20]
 80078dc:	68ba      	ldr	r2, [r7, #8]
 80078de:	b2d2      	uxtb	r2, r2
 80078e0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	3b01      	subs	r3, #1
 80078e6:	607b      	str	r3, [r7, #4]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1f3      	bne.n	80078d6 <mem_set+0x10>
}
 80078ee:	bf00      	nop
 80078f0:	371c      	adds	r7, #28
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr

080078fa <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80078fa:	b480      	push	{r7}
 80078fc:	b089      	sub	sp, #36	; 0x24
 80078fe:	af00      	add	r7, sp, #0
 8007900:	60f8      	str	r0, [r7, #12]
 8007902:	60b9      	str	r1, [r7, #8]
 8007904:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	61fb      	str	r3, [r7, #28]
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800790e:	2300      	movs	r3, #0
 8007910:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	1c5a      	adds	r2, r3, #1
 8007916:	61fa      	str	r2, [r7, #28]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	4619      	mov	r1, r3
 800791c:	69bb      	ldr	r3, [r7, #24]
 800791e:	1c5a      	adds	r2, r3, #1
 8007920:	61ba      	str	r2, [r7, #24]
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	1acb      	subs	r3, r1, r3
 8007926:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	3b01      	subs	r3, #1
 800792c:	607b      	str	r3, [r7, #4]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <mem_cmp+0x40>
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d0eb      	beq.n	8007912 <mem_cmp+0x18>

	return r;
 800793a:	697b      	ldr	r3, [r7, #20]
}
 800793c:	4618      	mov	r0, r3
 800793e:	3724      	adds	r7, #36	; 0x24
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007952:	e002      	b.n	800795a <chk_chr+0x12>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	3301      	adds	r3, #1
 8007958:	607b      	str	r3, [r7, #4]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	781b      	ldrb	r3, [r3, #0]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d005      	beq.n	800796e <chk_chr+0x26>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	461a      	mov	r2, r3
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	4293      	cmp	r3, r2
 800796c:	d1f2      	bne.n	8007954 <chk_chr+0xc>
	return *str;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	781b      	ldrb	r3, [r3, #0]
}
 8007972:	4618      	mov	r0, r3
 8007974:	370c      	adds	r7, #12
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr
	...

08007980 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800798a:	2300      	movs	r3, #0
 800798c:	60bb      	str	r3, [r7, #8]
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	60fb      	str	r3, [r7, #12]
 8007992:	e029      	b.n	80079e8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007994:	4a27      	ldr	r2, [pc, #156]	; (8007a34 <chk_lock+0xb4>)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	011b      	lsls	r3, r3, #4
 800799a:	4413      	add	r3, r2
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d01d      	beq.n	80079de <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079a2:	4a24      	ldr	r2, [pc, #144]	; (8007a34 <chk_lock+0xb4>)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	011b      	lsls	r3, r3, #4
 80079a8:	4413      	add	r3, r2
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d116      	bne.n	80079e2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80079b4:	4a1f      	ldr	r2, [pc, #124]	; (8007a34 <chk_lock+0xb4>)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	011b      	lsls	r3, r3, #4
 80079ba:	4413      	add	r3, r2
 80079bc:	3304      	adds	r3, #4
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d10c      	bne.n	80079e2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80079c8:	4a1a      	ldr	r2, [pc, #104]	; (8007a34 <chk_lock+0xb4>)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	011b      	lsls	r3, r3, #4
 80079ce:	4413      	add	r3, r2
 80079d0:	3308      	adds	r3, #8
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80079d8:	429a      	cmp	r2, r3
 80079da:	d102      	bne.n	80079e2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80079dc:	e007      	b.n	80079ee <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80079de:	2301      	movs	r3, #1
 80079e0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	3301      	adds	r3, #1
 80079e6:	60fb      	str	r3, [r7, #12]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d9d2      	bls.n	8007994 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2b02      	cmp	r3, #2
 80079f2:	d109      	bne.n	8007a08 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d102      	bne.n	8007a00 <chk_lock+0x80>
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	2b02      	cmp	r3, #2
 80079fe:	d101      	bne.n	8007a04 <chk_lock+0x84>
 8007a00:	2300      	movs	r3, #0
 8007a02:	e010      	b.n	8007a26 <chk_lock+0xa6>
 8007a04:	2312      	movs	r3, #18
 8007a06:	e00e      	b.n	8007a26 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d108      	bne.n	8007a20 <chk_lock+0xa0>
 8007a0e:	4a09      	ldr	r2, [pc, #36]	; (8007a34 <chk_lock+0xb4>)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	011b      	lsls	r3, r3, #4
 8007a14:	4413      	add	r3, r2
 8007a16:	330c      	adds	r3, #12
 8007a18:	881b      	ldrh	r3, [r3, #0]
 8007a1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a1e:	d101      	bne.n	8007a24 <chk_lock+0xa4>
 8007a20:	2310      	movs	r3, #16
 8007a22:	e000      	b.n	8007a26 <chk_lock+0xa6>
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3714      	adds	r7, #20
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	2000a4e8 	.word	0x2000a4e8

08007a38 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	607b      	str	r3, [r7, #4]
 8007a42:	e002      	b.n	8007a4a <enq_lock+0x12>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	3301      	adds	r3, #1
 8007a48:	607b      	str	r3, [r7, #4]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d806      	bhi.n	8007a5e <enq_lock+0x26>
 8007a50:	4a09      	ldr	r2, [pc, #36]	; (8007a78 <enq_lock+0x40>)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	011b      	lsls	r3, r3, #4
 8007a56:	4413      	add	r3, r2
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1f2      	bne.n	8007a44 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2b02      	cmp	r3, #2
 8007a62:	bf14      	ite	ne
 8007a64:	2301      	movne	r3, #1
 8007a66:	2300      	moveq	r3, #0
 8007a68:	b2db      	uxtb	r3, r3
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop
 8007a78:	2000a4e8 	.word	0x2000a4e8

08007a7c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b085      	sub	sp, #20
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007a86:	2300      	movs	r3, #0
 8007a88:	60fb      	str	r3, [r7, #12]
 8007a8a:	e01f      	b.n	8007acc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007a8c:	4a41      	ldr	r2, [pc, #260]	; (8007b94 <inc_lock+0x118>)
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	011b      	lsls	r3, r3, #4
 8007a92:	4413      	add	r3, r2
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d113      	bne.n	8007ac6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007a9e:	4a3d      	ldr	r2, [pc, #244]	; (8007b94 <inc_lock+0x118>)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	011b      	lsls	r3, r3, #4
 8007aa4:	4413      	add	r3, r2
 8007aa6:	3304      	adds	r3, #4
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d109      	bne.n	8007ac6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007ab2:	4a38      	ldr	r2, [pc, #224]	; (8007b94 <inc_lock+0x118>)
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	011b      	lsls	r3, r3, #4
 8007ab8:	4413      	add	r3, r2
 8007aba:	3308      	adds	r3, #8
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d006      	beq.n	8007ad4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	3301      	adds	r3, #1
 8007aca:	60fb      	str	r3, [r7, #12]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d9dc      	bls.n	8007a8c <inc_lock+0x10>
 8007ad2:	e000      	b.n	8007ad6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007ad4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	d132      	bne.n	8007b42 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007adc:	2300      	movs	r3, #0
 8007ade:	60fb      	str	r3, [r7, #12]
 8007ae0:	e002      	b.n	8007ae8 <inc_lock+0x6c>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	60fb      	str	r3, [r7, #12]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d806      	bhi.n	8007afc <inc_lock+0x80>
 8007aee:	4a29      	ldr	r2, [pc, #164]	; (8007b94 <inc_lock+0x118>)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	011b      	lsls	r3, r3, #4
 8007af4:	4413      	add	r3, r2
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d1f2      	bne.n	8007ae2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2b02      	cmp	r3, #2
 8007b00:	d101      	bne.n	8007b06 <inc_lock+0x8a>
 8007b02:	2300      	movs	r3, #0
 8007b04:	e040      	b.n	8007b88 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	4922      	ldr	r1, [pc, #136]	; (8007b94 <inc_lock+0x118>)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	011b      	lsls	r3, r3, #4
 8007b10:	440b      	add	r3, r1
 8007b12:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	689a      	ldr	r2, [r3, #8]
 8007b18:	491e      	ldr	r1, [pc, #120]	; (8007b94 <inc_lock+0x118>)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	011b      	lsls	r3, r3, #4
 8007b1e:	440b      	add	r3, r1
 8007b20:	3304      	adds	r3, #4
 8007b22:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	695a      	ldr	r2, [r3, #20]
 8007b28:	491a      	ldr	r1, [pc, #104]	; (8007b94 <inc_lock+0x118>)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	011b      	lsls	r3, r3, #4
 8007b2e:	440b      	add	r3, r1
 8007b30:	3308      	adds	r3, #8
 8007b32:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007b34:	4a17      	ldr	r2, [pc, #92]	; (8007b94 <inc_lock+0x118>)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	011b      	lsls	r3, r3, #4
 8007b3a:	4413      	add	r3, r2
 8007b3c:	330c      	adds	r3, #12
 8007b3e:	2200      	movs	r2, #0
 8007b40:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d009      	beq.n	8007b5c <inc_lock+0xe0>
 8007b48:	4a12      	ldr	r2, [pc, #72]	; (8007b94 <inc_lock+0x118>)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	011b      	lsls	r3, r3, #4
 8007b4e:	4413      	add	r3, r2
 8007b50:	330c      	adds	r3, #12
 8007b52:	881b      	ldrh	r3, [r3, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d001      	beq.n	8007b5c <inc_lock+0xe0>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	e015      	b.n	8007b88 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d108      	bne.n	8007b74 <inc_lock+0xf8>
 8007b62:	4a0c      	ldr	r2, [pc, #48]	; (8007b94 <inc_lock+0x118>)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	011b      	lsls	r3, r3, #4
 8007b68:	4413      	add	r3, r2
 8007b6a:	330c      	adds	r3, #12
 8007b6c:	881b      	ldrh	r3, [r3, #0]
 8007b6e:	3301      	adds	r3, #1
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	e001      	b.n	8007b78 <inc_lock+0xfc>
 8007b74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b78:	4906      	ldr	r1, [pc, #24]	; (8007b94 <inc_lock+0x118>)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	011b      	lsls	r3, r3, #4
 8007b7e:	440b      	add	r3, r1
 8007b80:	330c      	adds	r3, #12
 8007b82:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	3301      	adds	r3, #1
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr
 8007b94:	2000a4e8 	.word	0x2000a4e8

08007b98 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	607b      	str	r3, [r7, #4]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d825      	bhi.n	8007bf8 <dec_lock+0x60>
		n = Files[i].ctr;
 8007bac:	4a17      	ldr	r2, [pc, #92]	; (8007c0c <dec_lock+0x74>)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	011b      	lsls	r3, r3, #4
 8007bb2:	4413      	add	r3, r2
 8007bb4:	330c      	adds	r3, #12
 8007bb6:	881b      	ldrh	r3, [r3, #0]
 8007bb8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007bba:	89fb      	ldrh	r3, [r7, #14]
 8007bbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bc0:	d101      	bne.n	8007bc6 <dec_lock+0x2e>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007bc6:	89fb      	ldrh	r3, [r7, #14]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d002      	beq.n	8007bd2 <dec_lock+0x3a>
 8007bcc:	89fb      	ldrh	r3, [r7, #14]
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007bd2:	4a0e      	ldr	r2, [pc, #56]	; (8007c0c <dec_lock+0x74>)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	011b      	lsls	r3, r3, #4
 8007bd8:	4413      	add	r3, r2
 8007bda:	330c      	adds	r3, #12
 8007bdc:	89fa      	ldrh	r2, [r7, #14]
 8007bde:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007be0:	89fb      	ldrh	r3, [r7, #14]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d105      	bne.n	8007bf2 <dec_lock+0x5a>
 8007be6:	4a09      	ldr	r2, [pc, #36]	; (8007c0c <dec_lock+0x74>)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	011b      	lsls	r3, r3, #4
 8007bec:	4413      	add	r3, r2
 8007bee:	2200      	movs	r2, #0
 8007bf0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	737b      	strb	r3, [r7, #13]
 8007bf6:	e001      	b.n	8007bfc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007bf8:	2302      	movs	r3, #2
 8007bfa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007bfc:	7b7b      	ldrb	r3, [r7, #13]
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	2000a4e8 	.word	0x2000a4e8

08007c10 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007c18:	2300      	movs	r3, #0
 8007c1a:	60fb      	str	r3, [r7, #12]
 8007c1c:	e010      	b.n	8007c40 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007c1e:	4a0d      	ldr	r2, [pc, #52]	; (8007c54 <clear_lock+0x44>)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	011b      	lsls	r3, r3, #4
 8007c24:	4413      	add	r3, r2
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d105      	bne.n	8007c3a <clear_lock+0x2a>
 8007c2e:	4a09      	ldr	r2, [pc, #36]	; (8007c54 <clear_lock+0x44>)
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	011b      	lsls	r3, r3, #4
 8007c34:	4413      	add	r3, r2
 8007c36:	2200      	movs	r2, #0
 8007c38:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	60fb      	str	r3, [r7, #12]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d9eb      	bls.n	8007c1e <clear_lock+0xe>
	}
}
 8007c46:	bf00      	nop
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	2000a4e8 	.word	0x2000a4e8

08007c58 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b086      	sub	sp, #24
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007c60:	2300      	movs	r3, #0
 8007c62:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	78db      	ldrb	r3, [r3, #3]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d034      	beq.n	8007cd6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c70:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	7858      	ldrb	r0, [r3, #1]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	697a      	ldr	r2, [r7, #20]
 8007c80:	f7ff fd38 	bl	80076f4 <disk_write>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d002      	beq.n	8007c90 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	73fb      	strb	r3, [r7, #15]
 8007c8e:	e022      	b.n	8007cd6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9a:	697a      	ldr	r2, [r7, #20]
 8007c9c:	1ad2      	subs	r2, r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	69db      	ldr	r3, [r3, #28]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d217      	bcs.n	8007cd6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	789b      	ldrb	r3, [r3, #2]
 8007caa:	613b      	str	r3, [r7, #16]
 8007cac:	e010      	b.n	8007cd0 <sync_window+0x78>
					wsect += fs->fsize;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	69db      	ldr	r3, [r3, #28]
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	4413      	add	r3, r2
 8007cb6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	7858      	ldrb	r0, [r3, #1]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	697a      	ldr	r2, [r7, #20]
 8007cc6:	f7ff fd15 	bl	80076f4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	613b      	str	r3, [r7, #16]
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d8eb      	bhi.n	8007cae <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3718      	adds	r7, #24
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007cea:	2300      	movs	r3, #0
 8007cec:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cf2:	683a      	ldr	r2, [r7, #0]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d01b      	beq.n	8007d30 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f7ff ffad 	bl	8007c58 <sync_window>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007d02:	7bfb      	ldrb	r3, [r7, #15]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d113      	bne.n	8007d30 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	7858      	ldrb	r0, [r3, #1]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007d12:	2301      	movs	r3, #1
 8007d14:	683a      	ldr	r2, [r7, #0]
 8007d16:	f7ff fccd 	bl	80076b4 <disk_read>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d004      	beq.n	8007d2a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007d20:	f04f 33ff 	mov.w	r3, #4294967295
 8007d24:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	683a      	ldr	r2, [r7, #0]
 8007d2e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8007d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3710      	adds	r7, #16
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}
	...

08007d3c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7ff ff87 	bl	8007c58 <sync_window>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007d4e:	7bfb      	ldrb	r3, [r7, #15]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d158      	bne.n	8007e06 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	2b03      	cmp	r3, #3
 8007d5a:	d148      	bne.n	8007dee <sync_fs+0xb2>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	791b      	ldrb	r3, [r3, #4]
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d144      	bne.n	8007dee <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	3334      	adds	r3, #52	; 0x34
 8007d68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7ff fda9 	bl	80078c6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	3334      	adds	r3, #52	; 0x34
 8007d78:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007d7c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7ff fd38 	bl	80077f6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	3334      	adds	r3, #52	; 0x34
 8007d8a:	4921      	ldr	r1, [pc, #132]	; (8007e10 <sync_fs+0xd4>)
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7ff fd4d 	bl	800782c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	3334      	adds	r3, #52	; 0x34
 8007d96:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007d9a:	491e      	ldr	r1, [pc, #120]	; (8007e14 <sync_fs+0xd8>)
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f7ff fd45 	bl	800782c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	3334      	adds	r3, #52	; 0x34
 8007da6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	695b      	ldr	r3, [r3, #20]
 8007dae:	4619      	mov	r1, r3
 8007db0:	4610      	mov	r0, r2
 8007db2:	f7ff fd3b 	bl	800782c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	3334      	adds	r3, #52	; 0x34
 8007dba:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	691b      	ldr	r3, [r3, #16]
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	4610      	mov	r0, r2
 8007dc6:	f7ff fd31 	bl	800782c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6a1b      	ldr	r3, [r3, #32]
 8007dce:	1c5a      	adds	r2, r3, #1
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	7858      	ldrb	r0, [r3, #1]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007de2:	2301      	movs	r3, #1
 8007de4:	f7ff fc86 	bl	80076f4 <disk_write>
			fs->fsi_flag = 0;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	785b      	ldrb	r3, [r3, #1]
 8007df2:	2200      	movs	r2, #0
 8007df4:	2100      	movs	r1, #0
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7ff fc9c 	bl	8007734 <disk_ioctl>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d001      	beq.n	8007e06 <sync_fs+0xca>
 8007e02:	2301      	movs	r3, #1
 8007e04:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	41615252 	.word	0x41615252
 8007e14:	61417272 	.word	0x61417272

08007e18 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b083      	sub	sp, #12
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	3b02      	subs	r3, #2
 8007e26:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	699b      	ldr	r3, [r3, #24]
 8007e2c:	3b02      	subs	r3, #2
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d301      	bcc.n	8007e38 <clust2sect+0x20>
 8007e34:	2300      	movs	r3, #0
 8007e36:	e008      	b.n	8007e4a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	895b      	ldrh	r3, [r3, #10]
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	fb03 f202 	mul.w	r2, r3, r2
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e48:	4413      	add	r3, r2
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	370c      	adds	r7, #12
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e54:	4770      	bx	lr

08007e56 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007e56:	b580      	push	{r7, lr}
 8007e58:	b086      	sub	sp, #24
 8007e5a:	af00      	add	r7, sp, #0
 8007e5c:	6078      	str	r0, [r7, #4]
 8007e5e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d904      	bls.n	8007e76 <get_fat+0x20>
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	699b      	ldr	r3, [r3, #24]
 8007e70:	683a      	ldr	r2, [r7, #0]
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d302      	bcc.n	8007e7c <get_fat+0x26>
		val = 1;	/* Internal error */
 8007e76:	2301      	movs	r3, #1
 8007e78:	617b      	str	r3, [r7, #20]
 8007e7a:	e08c      	b.n	8007f96 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8007e80:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	781b      	ldrb	r3, [r3, #0]
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	d045      	beq.n	8007f16 <get_fat+0xc0>
 8007e8a:	2b03      	cmp	r3, #3
 8007e8c:	d05d      	beq.n	8007f4a <get_fat+0xf4>
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d177      	bne.n	8007f82 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	60fb      	str	r3, [r7, #12]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	085b      	lsrs	r3, r3, #1
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4413      	add	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	0a5b      	lsrs	r3, r3, #9
 8007ea8:	4413      	add	r3, r2
 8007eaa:	4619      	mov	r1, r3
 8007eac:	6938      	ldr	r0, [r7, #16]
 8007eae:	f7ff ff17 	bl	8007ce0 <move_window>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d167      	bne.n	8007f88 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	1c5a      	adds	r2, r3, #1
 8007ebc:	60fa      	str	r2, [r7, #12]
 8007ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ec2:	693a      	ldr	r2, [r7, #16]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007eca:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	0a5b      	lsrs	r3, r3, #9
 8007ed4:	4413      	add	r3, r2
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	6938      	ldr	r0, [r7, #16]
 8007eda:	f7ff ff01 	bl	8007ce0 <move_window>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d153      	bne.n	8007f8c <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eea:	693a      	ldr	r2, [r7, #16]
 8007eec:	4413      	add	r3, r2
 8007eee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007ef2:	021b      	lsls	r3, r3, #8
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d002      	beq.n	8007f0c <get_fat+0xb6>
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	091b      	lsrs	r3, r3, #4
 8007f0a:	e002      	b.n	8007f12 <get_fat+0xbc>
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f12:	617b      	str	r3, [r7, #20]
			break;
 8007f14:	e03f      	b.n	8007f96 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	0a1b      	lsrs	r3, r3, #8
 8007f1e:	4413      	add	r3, r2
 8007f20:	4619      	mov	r1, r3
 8007f22:	6938      	ldr	r0, [r7, #16]
 8007f24:	f7ff fedc 	bl	8007ce0 <move_window>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d130      	bne.n	8007f90 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	005b      	lsls	r3, r3, #1
 8007f38:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007f3c:	4413      	add	r3, r2
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7ff fc1e 	bl	8007780 <ld_word>
 8007f44:	4603      	mov	r3, r0
 8007f46:	617b      	str	r3, [r7, #20]
			break;
 8007f48:	e025      	b.n	8007f96 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	09db      	lsrs	r3, r3, #7
 8007f52:	4413      	add	r3, r2
 8007f54:	4619      	mov	r1, r3
 8007f56:	6938      	ldr	r0, [r7, #16]
 8007f58:	f7ff fec2 	bl	8007ce0 <move_window>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d118      	bne.n	8007f94 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007f70:	4413      	add	r3, r2
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7ff fc1c 	bl	80077b0 <ld_dword>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007f7e:	617b      	str	r3, [r7, #20]
			break;
 8007f80:	e009      	b.n	8007f96 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007f82:	2301      	movs	r3, #1
 8007f84:	617b      	str	r3, [r7, #20]
 8007f86:	e006      	b.n	8007f96 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f88:	bf00      	nop
 8007f8a:	e004      	b.n	8007f96 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f8c:	bf00      	nop
 8007f8e:	e002      	b.n	8007f96 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007f90:	bf00      	nop
 8007f92:	e000      	b.n	8007f96 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007f94:	bf00      	nop
		}
	}

	return val;
 8007f96:	697b      	ldr	r3, [r7, #20]
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3718      	adds	r7, #24
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007fa0:	b590      	push	{r4, r7, lr}
 8007fa2:	b089      	sub	sp, #36	; 0x24
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007fac:	2302      	movs	r3, #2
 8007fae:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	f240 80d6 	bls.w	8008164 <put_fat+0x1c4>
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	f080 80d0 	bcs.w	8008164 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	2b02      	cmp	r3, #2
 8007fca:	d073      	beq.n	80080b4 <put_fat+0x114>
 8007fcc:	2b03      	cmp	r3, #3
 8007fce:	f000 8091 	beq.w	80080f4 <put_fat+0x154>
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	f040 80c6 	bne.w	8008164 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	61bb      	str	r3, [r7, #24]
 8007fdc:	69bb      	ldr	r3, [r7, #24]
 8007fde:	085b      	lsrs	r3, r3, #1
 8007fe0:	69ba      	ldr	r2, [r7, #24]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	0a5b      	lsrs	r3, r3, #9
 8007fee:	4413      	add	r3, r2
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	68f8      	ldr	r0, [r7, #12]
 8007ff4:	f7ff fe74 	bl	8007ce0 <move_window>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ffc:	7ffb      	ldrb	r3, [r7, #31]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	f040 80a9 	bne.w	8008156 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	1c59      	adds	r1, r3, #1
 800800e:	61b9      	str	r1, [r7, #24]
 8008010:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008014:	4413      	add	r3, r2
 8008016:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	f003 0301 	and.w	r3, r3, #1
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00d      	beq.n	800803e <put_fat+0x9e>
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	781b      	ldrb	r3, [r3, #0]
 8008026:	b25b      	sxtb	r3, r3
 8008028:	f003 030f 	and.w	r3, r3, #15
 800802c:	b25a      	sxtb	r2, r3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	b2db      	uxtb	r3, r3
 8008032:	011b      	lsls	r3, r3, #4
 8008034:	b25b      	sxtb	r3, r3
 8008036:	4313      	orrs	r3, r2
 8008038:	b25b      	sxtb	r3, r3
 800803a:	b2db      	uxtb	r3, r3
 800803c:	e001      	b.n	8008042 <put_fat+0xa2>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	b2db      	uxtb	r3, r3
 8008042:	697a      	ldr	r2, [r7, #20]
 8008044:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2201      	movs	r2, #1
 800804a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	0a5b      	lsrs	r3, r3, #9
 8008054:	4413      	add	r3, r2
 8008056:	4619      	mov	r1, r3
 8008058:	68f8      	ldr	r0, [r7, #12]
 800805a:	f7ff fe41 	bl	8007ce0 <move_window>
 800805e:	4603      	mov	r3, r0
 8008060:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008062:	7ffb      	ldrb	r3, [r7, #31]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d178      	bne.n	800815a <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800806e:	69bb      	ldr	r3, [r7, #24]
 8008070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008074:	4413      	add	r3, r2
 8008076:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	f003 0301 	and.w	r3, r3, #1
 800807e:	2b00      	cmp	r3, #0
 8008080:	d003      	beq.n	800808a <put_fat+0xea>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	091b      	lsrs	r3, r3, #4
 8008086:	b2db      	uxtb	r3, r3
 8008088:	e00e      	b.n	80080a8 <put_fat+0x108>
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	b25b      	sxtb	r3, r3
 8008090:	f023 030f 	bic.w	r3, r3, #15
 8008094:	b25a      	sxtb	r2, r3
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	0a1b      	lsrs	r3, r3, #8
 800809a:	b25b      	sxtb	r3, r3
 800809c:	f003 030f 	and.w	r3, r3, #15
 80080a0:	b25b      	sxtb	r3, r3
 80080a2:	4313      	orrs	r3, r2
 80080a4:	b25b      	sxtb	r3, r3
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	697a      	ldr	r2, [r7, #20]
 80080aa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2201      	movs	r2, #1
 80080b0:	70da      	strb	r2, [r3, #3]
			break;
 80080b2:	e057      	b.n	8008164 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	0a1b      	lsrs	r3, r3, #8
 80080bc:	4413      	add	r3, r2
 80080be:	4619      	mov	r1, r3
 80080c0:	68f8      	ldr	r0, [r7, #12]
 80080c2:	f7ff fe0d 	bl	8007ce0 <move_window>
 80080c6:	4603      	mov	r3, r0
 80080c8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80080ca:	7ffb      	ldrb	r3, [r7, #31]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d146      	bne.n	800815e <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	005b      	lsls	r3, r3, #1
 80080da:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80080de:	4413      	add	r3, r2
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	b292      	uxth	r2, r2
 80080e4:	4611      	mov	r1, r2
 80080e6:	4618      	mov	r0, r3
 80080e8:	f7ff fb85 	bl	80077f6 <st_word>
			fs->wflag = 1;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2201      	movs	r2, #1
 80080f0:	70da      	strb	r2, [r3, #3]
			break;
 80080f2:	e037      	b.n	8008164 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	09db      	lsrs	r3, r3, #7
 80080fc:	4413      	add	r3, r2
 80080fe:	4619      	mov	r1, r3
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f7ff fded 	bl	8007ce0 <move_window>
 8008106:	4603      	mov	r3, r0
 8008108:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800810a:	7ffb      	ldrb	r3, [r7, #31]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d128      	bne.n	8008162 <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008124:	4413      	add	r3, r2
 8008126:	4618      	mov	r0, r3
 8008128:	f7ff fb42 	bl	80077b0 <ld_dword>
 800812c:	4603      	mov	r3, r0
 800812e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008132:	4323      	orrs	r3, r4
 8008134:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	009b      	lsls	r3, r3, #2
 8008140:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008144:	4413      	add	r3, r2
 8008146:	6879      	ldr	r1, [r7, #4]
 8008148:	4618      	mov	r0, r3
 800814a:	f7ff fb6f 	bl	800782c <st_dword>
			fs->wflag = 1;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2201      	movs	r2, #1
 8008152:	70da      	strb	r2, [r3, #3]
			break;
 8008154:	e006      	b.n	8008164 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8008156:	bf00      	nop
 8008158:	e004      	b.n	8008164 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800815a:	bf00      	nop
 800815c:	e002      	b.n	8008164 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800815e:	bf00      	nop
 8008160:	e000      	b.n	8008164 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8008162:	bf00      	nop
		}
	}
	return res;
 8008164:	7ffb      	ldrb	r3, [r7, #31]
}
 8008166:	4618      	mov	r0, r3
 8008168:	3724      	adds	r7, #36	; 0x24
 800816a:	46bd      	mov	sp, r7
 800816c:	bd90      	pop	{r4, r7, pc}

0800816e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800816e:	b580      	push	{r7, lr}
 8008170:	b088      	sub	sp, #32
 8008172:	af00      	add	r7, sp, #0
 8008174:	60f8      	str	r0, [r7, #12]
 8008176:	60b9      	str	r1, [r7, #8]
 8008178:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800817a:	2300      	movs	r3, #0
 800817c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	2b01      	cmp	r3, #1
 8008188:	d904      	bls.n	8008194 <remove_chain+0x26>
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	699b      	ldr	r3, [r3, #24]
 800818e:	68ba      	ldr	r2, [r7, #8]
 8008190:	429a      	cmp	r2, r3
 8008192:	d301      	bcc.n	8008198 <remove_chain+0x2a>
 8008194:	2302      	movs	r3, #2
 8008196:	e04b      	b.n	8008230 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00c      	beq.n	80081b8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800819e:	f04f 32ff 	mov.w	r2, #4294967295
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	69b8      	ldr	r0, [r7, #24]
 80081a6:	f7ff fefb 	bl	8007fa0 <put_fat>
 80081aa:	4603      	mov	r3, r0
 80081ac:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80081ae:	7ffb      	ldrb	r3, [r7, #31]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d001      	beq.n	80081b8 <remove_chain+0x4a>
 80081b4:	7ffb      	ldrb	r3, [r7, #31]
 80081b6:	e03b      	b.n	8008230 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80081b8:	68b9      	ldr	r1, [r7, #8]
 80081ba:	68f8      	ldr	r0, [r7, #12]
 80081bc:	f7ff fe4b 	bl	8007e56 <get_fat>
 80081c0:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d031      	beq.n	800822c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d101      	bne.n	80081d2 <remove_chain+0x64>
 80081ce:	2302      	movs	r3, #2
 80081d0:	e02e      	b.n	8008230 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d8:	d101      	bne.n	80081de <remove_chain+0x70>
 80081da:	2301      	movs	r3, #1
 80081dc:	e028      	b.n	8008230 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80081de:	2200      	movs	r2, #0
 80081e0:	68b9      	ldr	r1, [r7, #8]
 80081e2:	69b8      	ldr	r0, [r7, #24]
 80081e4:	f7ff fedc 	bl	8007fa0 <put_fat>
 80081e8:	4603      	mov	r3, r0
 80081ea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80081ec:	7ffb      	ldrb	r3, [r7, #31]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d001      	beq.n	80081f6 <remove_chain+0x88>
 80081f2:	7ffb      	ldrb	r3, [r7, #31]
 80081f4:	e01c      	b.n	8008230 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	695a      	ldr	r2, [r3, #20]
 80081fa:	69bb      	ldr	r3, [r7, #24]
 80081fc:	699b      	ldr	r3, [r3, #24]
 80081fe:	3b02      	subs	r3, #2
 8008200:	429a      	cmp	r2, r3
 8008202:	d20b      	bcs.n	800821c <remove_chain+0xae>
			fs->free_clst++;
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	695b      	ldr	r3, [r3, #20]
 8008208:	1c5a      	adds	r2, r3, #1
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	791b      	ldrb	r3, [r3, #4]
 8008212:	f043 0301 	orr.w	r3, r3, #1
 8008216:	b2da      	uxtb	r2, r3
 8008218:	69bb      	ldr	r3, [r7, #24]
 800821a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	699b      	ldr	r3, [r3, #24]
 8008224:	68ba      	ldr	r2, [r7, #8]
 8008226:	429a      	cmp	r2, r3
 8008228:	d3c6      	bcc.n	80081b8 <remove_chain+0x4a>
 800822a:	e000      	b.n	800822e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800822c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800822e:	2300      	movs	r3, #0
}
 8008230:	4618      	mov	r0, r3
 8008232:	3720      	adds	r7, #32
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b088      	sub	sp, #32
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d10d      	bne.n	800826a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d004      	beq.n	8008264 <create_chain+0x2c>
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	699b      	ldr	r3, [r3, #24]
 800825e:	69ba      	ldr	r2, [r7, #24]
 8008260:	429a      	cmp	r2, r3
 8008262:	d31b      	bcc.n	800829c <create_chain+0x64>
 8008264:	2301      	movs	r3, #1
 8008266:	61bb      	str	r3, [r7, #24]
 8008268:	e018      	b.n	800829c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800826a:	6839      	ldr	r1, [r7, #0]
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f7ff fdf2 	bl	8007e56 <get_fat>
 8008272:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d801      	bhi.n	800827e <create_chain+0x46>
 800827a:	2301      	movs	r3, #1
 800827c:	e070      	b.n	8008360 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008284:	d101      	bne.n	800828a <create_chain+0x52>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	e06a      	b.n	8008360 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	699b      	ldr	r3, [r3, #24]
 800828e:	68fa      	ldr	r2, [r7, #12]
 8008290:	429a      	cmp	r2, r3
 8008292:	d201      	bcs.n	8008298 <create_chain+0x60>
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	e063      	b.n	8008360 <create_chain+0x128>
		scl = clst;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	3301      	adds	r3, #1
 80082a4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	699b      	ldr	r3, [r3, #24]
 80082aa:	69fa      	ldr	r2, [r7, #28]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d307      	bcc.n	80082c0 <create_chain+0x88>
				ncl = 2;
 80082b0:	2302      	movs	r3, #2
 80082b2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80082b4:	69fa      	ldr	r2, [r7, #28]
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d901      	bls.n	80082c0 <create_chain+0x88>
 80082bc:	2300      	movs	r3, #0
 80082be:	e04f      	b.n	8008360 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80082c0:	69f9      	ldr	r1, [r7, #28]
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f7ff fdc7 	bl	8007e56 <get_fat>
 80082c8:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00e      	beq.n	80082ee <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d003      	beq.n	80082de <create_chain+0xa6>
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082dc:	d101      	bne.n	80082e2 <create_chain+0xaa>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	e03e      	b.n	8008360 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80082e2:	69fa      	ldr	r2, [r7, #28]
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	429a      	cmp	r2, r3
 80082e8:	d1da      	bne.n	80082a0 <create_chain+0x68>
 80082ea:	2300      	movs	r3, #0
 80082ec:	e038      	b.n	8008360 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80082ee:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80082f0:	f04f 32ff 	mov.w	r2, #4294967295
 80082f4:	69f9      	ldr	r1, [r7, #28]
 80082f6:	6938      	ldr	r0, [r7, #16]
 80082f8:	f7ff fe52 	bl	8007fa0 <put_fat>
 80082fc:	4603      	mov	r3, r0
 80082fe:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008300:	7dfb      	ldrb	r3, [r7, #23]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d109      	bne.n	800831a <create_chain+0xe2>
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d006      	beq.n	800831a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800830c:	69fa      	ldr	r2, [r7, #28]
 800830e:	6839      	ldr	r1, [r7, #0]
 8008310:	6938      	ldr	r0, [r7, #16]
 8008312:	f7ff fe45 	bl	8007fa0 <put_fat>
 8008316:	4603      	mov	r3, r0
 8008318:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800831a:	7dfb      	ldrb	r3, [r7, #23]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d116      	bne.n	800834e <create_chain+0x116>
		fs->last_clst = ncl;
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	69fa      	ldr	r2, [r7, #28]
 8008324:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	695a      	ldr	r2, [r3, #20]
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	699b      	ldr	r3, [r3, #24]
 800832e:	3b02      	subs	r3, #2
 8008330:	429a      	cmp	r2, r3
 8008332:	d804      	bhi.n	800833e <create_chain+0x106>
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	695b      	ldr	r3, [r3, #20]
 8008338:	1e5a      	subs	r2, r3, #1
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	791b      	ldrb	r3, [r3, #4]
 8008342:	f043 0301 	orr.w	r3, r3, #1
 8008346:	b2da      	uxtb	r2, r3
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	711a      	strb	r2, [r3, #4]
 800834c:	e007      	b.n	800835e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800834e:	7dfb      	ldrb	r3, [r7, #23]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d102      	bne.n	800835a <create_chain+0x122>
 8008354:	f04f 33ff 	mov.w	r3, #4294967295
 8008358:	e000      	b.n	800835c <create_chain+0x124>
 800835a:	2301      	movs	r3, #1
 800835c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800835e:	69fb      	ldr	r3, [r7, #28]
}
 8008360:	4618      	mov	r0, r3
 8008362:	3720      	adds	r7, #32
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008368:	b480      	push	{r7}
 800836a:	b087      	sub	sp, #28
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800837c:	3304      	adds	r3, #4
 800837e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	0a5b      	lsrs	r3, r3, #9
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	8952      	ldrh	r2, [r2, #10]
 8008388:	fbb3 f3f2 	udiv	r3, r3, r2
 800838c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	1d1a      	adds	r2, r3, #4
 8008392:	613a      	str	r2, [r7, #16]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d101      	bne.n	80083a2 <clmt_clust+0x3a>
 800839e:	2300      	movs	r3, #0
 80083a0:	e010      	b.n	80083c4 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80083a2:	697a      	ldr	r2, [r7, #20]
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d307      	bcc.n	80083ba <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80083aa:	697a      	ldr	r2, [r7, #20]
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	1ad3      	subs	r3, r2, r3
 80083b0:	617b      	str	r3, [r7, #20]
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	3304      	adds	r3, #4
 80083b6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80083b8:	e7e9      	b.n	800838e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80083ba:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	681a      	ldr	r2, [r3, #0]
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	4413      	add	r3, r2
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	371c      	adds	r7, #28
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b086      	sub	sp, #24
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80083e6:	d204      	bcs.n	80083f2 <dir_sdi+0x22>
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	f003 031f 	and.w	r3, r3, #31
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d001      	beq.n	80083f6 <dir_sdi+0x26>
		return FR_INT_ERR;
 80083f2:	2302      	movs	r3, #2
 80083f4:	e063      	b.n	80084be <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	683a      	ldr	r2, [r7, #0]
 80083fa:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d106      	bne.n	8008416 <dir_sdi+0x46>
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	781b      	ldrb	r3, [r3, #0]
 800840c:	2b02      	cmp	r3, #2
 800840e:	d902      	bls.n	8008416 <dir_sdi+0x46>
		clst = fs->dirbase;
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008414:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d10c      	bne.n	8008436 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	095b      	lsrs	r3, r3, #5
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	8912      	ldrh	r2, [r2, #8]
 8008424:	4293      	cmp	r3, r2
 8008426:	d301      	bcc.n	800842c <dir_sdi+0x5c>
 8008428:	2302      	movs	r3, #2
 800842a:	e048      	b.n	80084be <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	61da      	str	r2, [r3, #28]
 8008434:	e029      	b.n	800848a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	895b      	ldrh	r3, [r3, #10]
 800843a:	025b      	lsls	r3, r3, #9
 800843c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800843e:	e019      	b.n	8008474 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6979      	ldr	r1, [r7, #20]
 8008444:	4618      	mov	r0, r3
 8008446:	f7ff fd06 	bl	8007e56 <get_fat>
 800844a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008452:	d101      	bne.n	8008458 <dir_sdi+0x88>
 8008454:	2301      	movs	r3, #1
 8008456:	e032      	b.n	80084be <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	2b01      	cmp	r3, #1
 800845c:	d904      	bls.n	8008468 <dir_sdi+0x98>
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	699b      	ldr	r3, [r3, #24]
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	429a      	cmp	r2, r3
 8008466:	d301      	bcc.n	800846c <dir_sdi+0x9c>
 8008468:	2302      	movs	r3, #2
 800846a:	e028      	b.n	80084be <dir_sdi+0xee>
			ofs -= csz;
 800846c:	683a      	ldr	r2, [r7, #0]
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	1ad3      	subs	r3, r2, r3
 8008472:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008474:	683a      	ldr	r2, [r7, #0]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	429a      	cmp	r2, r3
 800847a:	d2e1      	bcs.n	8008440 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800847c:	6979      	ldr	r1, [r7, #20]
 800847e:	6938      	ldr	r0, [r7, #16]
 8008480:	f7ff fcca 	bl	8007e18 <clust2sect>
 8008484:	4602      	mov	r2, r0
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	697a      	ldr	r2, [r7, #20]
 800848e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	69db      	ldr	r3, [r3, #28]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d101      	bne.n	800849c <dir_sdi+0xcc>
 8008498:	2302      	movs	r3, #2
 800849a:	e010      	b.n	80084be <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	69da      	ldr	r2, [r3, #28]
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	0a5b      	lsrs	r3, r3, #9
 80084a4:	441a      	add	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084b6:	441a      	add	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3718      	adds	r7, #24
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b086      	sub	sp, #24
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
 80084ce:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	695b      	ldr	r3, [r3, #20]
 80084da:	3320      	adds	r3, #32
 80084dc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	69db      	ldr	r3, [r3, #28]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d003      	beq.n	80084ee <dir_next+0x28>
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80084ec:	d301      	bcc.n	80084f2 <dir_next+0x2c>
 80084ee:	2304      	movs	r3, #4
 80084f0:	e0aa      	b.n	8008648 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f040 8098 	bne.w	800862e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	69db      	ldr	r3, [r3, #28]
 8008502:	1c5a      	adds	r2, r3, #1
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	699b      	ldr	r3, [r3, #24]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10b      	bne.n	8008528 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	095b      	lsrs	r3, r3, #5
 8008514:	68fa      	ldr	r2, [r7, #12]
 8008516:	8912      	ldrh	r2, [r2, #8]
 8008518:	4293      	cmp	r3, r2
 800851a:	f0c0 8088 	bcc.w	800862e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	61da      	str	r2, [r3, #28]
 8008524:	2304      	movs	r3, #4
 8008526:	e08f      	b.n	8008648 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	0a5b      	lsrs	r3, r3, #9
 800852c:	68fa      	ldr	r2, [r7, #12]
 800852e:	8952      	ldrh	r2, [r2, #10]
 8008530:	3a01      	subs	r2, #1
 8008532:	4013      	ands	r3, r2
 8008534:	2b00      	cmp	r3, #0
 8008536:	d17a      	bne.n	800862e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008538:	687a      	ldr	r2, [r7, #4]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	699b      	ldr	r3, [r3, #24]
 800853e:	4619      	mov	r1, r3
 8008540:	4610      	mov	r0, r2
 8008542:	f7ff fc88 	bl	8007e56 <get_fat>
 8008546:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	2b01      	cmp	r3, #1
 800854c:	d801      	bhi.n	8008552 <dir_next+0x8c>
 800854e:	2302      	movs	r3, #2
 8008550:	e07a      	b.n	8008648 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008558:	d101      	bne.n	800855e <dir_next+0x98>
 800855a:	2301      	movs	r3, #1
 800855c:	e074      	b.n	8008648 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	699b      	ldr	r3, [r3, #24]
 8008562:	697a      	ldr	r2, [r7, #20]
 8008564:	429a      	cmp	r2, r3
 8008566:	d358      	bcc.n	800861a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d104      	bne.n	8008578 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	61da      	str	r2, [r3, #28]
 8008574:	2304      	movs	r3, #4
 8008576:	e067      	b.n	8008648 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	699b      	ldr	r3, [r3, #24]
 800857e:	4619      	mov	r1, r3
 8008580:	4610      	mov	r0, r2
 8008582:	f7ff fe59 	bl	8008238 <create_chain>
 8008586:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d101      	bne.n	8008592 <dir_next+0xcc>
 800858e:	2307      	movs	r3, #7
 8008590:	e05a      	b.n	8008648 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	2b01      	cmp	r3, #1
 8008596:	d101      	bne.n	800859c <dir_next+0xd6>
 8008598:	2302      	movs	r3, #2
 800859a:	e055      	b.n	8008648 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a2:	d101      	bne.n	80085a8 <dir_next+0xe2>
 80085a4:	2301      	movs	r3, #1
 80085a6:	e04f      	b.n	8008648 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80085a8:	68f8      	ldr	r0, [r7, #12]
 80085aa:	f7ff fb55 	bl	8007c58 <sync_window>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d001      	beq.n	80085b8 <dir_next+0xf2>
 80085b4:	2301      	movs	r3, #1
 80085b6:	e047      	b.n	8008648 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	3334      	adds	r3, #52	; 0x34
 80085bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80085c0:	2100      	movs	r1, #0
 80085c2:	4618      	mov	r0, r3
 80085c4:	f7ff f97f 	bl	80078c6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80085c8:	2300      	movs	r3, #0
 80085ca:	613b      	str	r3, [r7, #16]
 80085cc:	6979      	ldr	r1, [r7, #20]
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f7ff fc22 	bl	8007e18 <clust2sect>
 80085d4:	4602      	mov	r2, r0
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	631a      	str	r2, [r3, #48]	; 0x30
 80085da:	e012      	b.n	8008602 <dir_next+0x13c>
						fs->wflag = 1;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2201      	movs	r2, #1
 80085e0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80085e2:	68f8      	ldr	r0, [r7, #12]
 80085e4:	f7ff fb38 	bl	8007c58 <sync_window>
 80085e8:	4603      	mov	r3, r0
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d001      	beq.n	80085f2 <dir_next+0x12c>
 80085ee:	2301      	movs	r3, #1
 80085f0:	e02a      	b.n	8008648 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	3301      	adds	r3, #1
 80085f6:	613b      	str	r3, [r7, #16]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085fc:	1c5a      	adds	r2, r3, #1
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	631a      	str	r2, [r3, #48]	; 0x30
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	895b      	ldrh	r3, [r3, #10]
 8008606:	461a      	mov	r2, r3
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	4293      	cmp	r3, r2
 800860c:	d3e6      	bcc.n	80085dc <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	1ad2      	subs	r2, r2, r3
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	697a      	ldr	r2, [r7, #20]
 800861e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008620:	6979      	ldr	r1, [r7, #20]
 8008622:	68f8      	ldr	r0, [r7, #12]
 8008624:	f7ff fbf8 	bl	8007e18 <clust2sect>
 8008628:	4602      	mov	r2, r0
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	68ba      	ldr	r2, [r7, #8]
 8008632:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008640:	441a      	add	r2, r3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008646:	2300      	movs	r3, #0
}
 8008648:	4618      	mov	r0, r3
 800864a:	3718      	adds	r7, #24
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b086      	sub	sp, #24
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008660:	2100      	movs	r1, #0
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f7ff feb4 	bl	80083d0 <dir_sdi>
 8008668:	4603      	mov	r3, r0
 800866a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800866c:	7dfb      	ldrb	r3, [r7, #23]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d12b      	bne.n	80086ca <dir_alloc+0x7a>
		n = 0;
 8008672:	2300      	movs	r3, #0
 8008674:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	69db      	ldr	r3, [r3, #28]
 800867a:	4619      	mov	r1, r3
 800867c:	68f8      	ldr	r0, [r7, #12]
 800867e:	f7ff fb2f 	bl	8007ce0 <move_window>
 8008682:	4603      	mov	r3, r0
 8008684:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008686:	7dfb      	ldrb	r3, [r7, #23]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d11d      	bne.n	80086c8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6a1b      	ldr	r3, [r3, #32]
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	2be5      	cmp	r3, #229	; 0xe5
 8008694:	d004      	beq.n	80086a0 <dir_alloc+0x50>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a1b      	ldr	r3, [r3, #32]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d107      	bne.n	80086b0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	3301      	adds	r3, #1
 80086a4:	613b      	str	r3, [r7, #16]
 80086a6:	693a      	ldr	r2, [r7, #16]
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d102      	bne.n	80086b4 <dir_alloc+0x64>
 80086ae:	e00c      	b.n	80086ca <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80086b0:	2300      	movs	r3, #0
 80086b2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80086b4:	2101      	movs	r1, #1
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f7ff ff05 	bl	80084c6 <dir_next>
 80086bc:	4603      	mov	r3, r0
 80086be:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80086c0:	7dfb      	ldrb	r3, [r7, #23]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d0d7      	beq.n	8008676 <dir_alloc+0x26>
 80086c6:	e000      	b.n	80086ca <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80086c8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80086ca:	7dfb      	ldrb	r3, [r7, #23]
 80086cc:	2b04      	cmp	r3, #4
 80086ce:	d101      	bne.n	80086d4 <dir_alloc+0x84>
 80086d0:	2307      	movs	r3, #7
 80086d2:	75fb      	strb	r3, [r7, #23]
	return res;
 80086d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3718      	adds	r7, #24
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}

080086de <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80086de:	b580      	push	{r7, lr}
 80086e0:	b084      	sub	sp, #16
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
 80086e6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	331a      	adds	r3, #26
 80086ec:	4618      	mov	r0, r3
 80086ee:	f7ff f847 	bl	8007780 <ld_word>
 80086f2:	4603      	mov	r3, r0
 80086f4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	2b03      	cmp	r3, #3
 80086fc:	d109      	bne.n	8008712 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	3314      	adds	r3, #20
 8008702:	4618      	mov	r0, r3
 8008704:	f7ff f83c 	bl	8007780 <ld_word>
 8008708:	4603      	mov	r3, r0
 800870a:	041b      	lsls	r3, r3, #16
 800870c:	68fa      	ldr	r2, [r7, #12]
 800870e:	4313      	orrs	r3, r2
 8008710:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008712:	68fb      	ldr	r3, [r7, #12]
}
 8008714:	4618      	mov	r0, r3
 8008716:	3710      	adds	r7, #16
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	331a      	adds	r3, #26
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	b292      	uxth	r2, r2
 8008730:	4611      	mov	r1, r2
 8008732:	4618      	mov	r0, r3
 8008734:	f7ff f85f 	bl	80077f6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	2b03      	cmp	r3, #3
 800873e:	d109      	bne.n	8008754 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	f103 0214 	add.w	r2, r3, #20
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	0c1b      	lsrs	r3, r3, #16
 800874a:	b29b      	uxth	r3, r3
 800874c:	4619      	mov	r1, r3
 800874e:	4610      	mov	r0, r2
 8008750:	f7ff f851 	bl	80077f6 <st_word>
	}
}
 8008754:	bf00      	nop
 8008756:	3710      	adds	r7, #16
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}

0800875c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800875c:	b590      	push	{r4, r7, lr}
 800875e:	b087      	sub	sp, #28
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	331a      	adds	r3, #26
 800876a:	4618      	mov	r0, r3
 800876c:	f7ff f808 	bl	8007780 <ld_word>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d001      	beq.n	800877a <cmp_lfn+0x1e>
 8008776:	2300      	movs	r3, #0
 8008778:	e059      	b.n	800882e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	781b      	ldrb	r3, [r3, #0]
 800877e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008782:	1e5a      	subs	r2, r3, #1
 8008784:	4613      	mov	r3, r2
 8008786:	005b      	lsls	r3, r3, #1
 8008788:	4413      	add	r3, r2
 800878a:	009b      	lsls	r3, r3, #2
 800878c:	4413      	add	r3, r2
 800878e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008790:	2301      	movs	r3, #1
 8008792:	81fb      	strh	r3, [r7, #14]
 8008794:	2300      	movs	r3, #0
 8008796:	613b      	str	r3, [r7, #16]
 8008798:	e033      	b.n	8008802 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800879a:	4a27      	ldr	r2, [pc, #156]	; (8008838 <cmp_lfn+0xdc>)
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	4413      	add	r3, r2
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	461a      	mov	r2, r3
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	4413      	add	r3, r2
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7fe ffe9 	bl	8007780 <ld_word>
 80087ae:	4603      	mov	r3, r0
 80087b0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80087b2:	89fb      	ldrh	r3, [r7, #14]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d01a      	beq.n	80087ee <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	2bfe      	cmp	r3, #254	; 0xfe
 80087bc:	d812      	bhi.n	80087e4 <cmp_lfn+0x88>
 80087be:	89bb      	ldrh	r3, [r7, #12]
 80087c0:	4618      	mov	r0, r3
 80087c2:	f002 fea5 	bl	800b510 <ff_wtoupper>
 80087c6:	4603      	mov	r3, r0
 80087c8:	461c      	mov	r4, r3
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	1c5a      	adds	r2, r3, #1
 80087ce:	617a      	str	r2, [r7, #20]
 80087d0:	005b      	lsls	r3, r3, #1
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	4413      	add	r3, r2
 80087d6:	881b      	ldrh	r3, [r3, #0]
 80087d8:	4618      	mov	r0, r3
 80087da:	f002 fe99 	bl	800b510 <ff_wtoupper>
 80087de:	4603      	mov	r3, r0
 80087e0:	429c      	cmp	r4, r3
 80087e2:	d001      	beq.n	80087e8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80087e4:	2300      	movs	r3, #0
 80087e6:	e022      	b.n	800882e <cmp_lfn+0xd2>
			}
			wc = uc;
 80087e8:	89bb      	ldrh	r3, [r7, #12]
 80087ea:	81fb      	strh	r3, [r7, #14]
 80087ec:	e006      	b.n	80087fc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80087ee:	89bb      	ldrh	r3, [r7, #12]
 80087f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d001      	beq.n	80087fc <cmp_lfn+0xa0>
 80087f8:	2300      	movs	r3, #0
 80087fa:	e018      	b.n	800882e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	3301      	adds	r3, #1
 8008800:	613b      	str	r3, [r7, #16]
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	2b0c      	cmp	r3, #12
 8008806:	d9c8      	bls.n	800879a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	781b      	ldrb	r3, [r3, #0]
 800880c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00b      	beq.n	800882c <cmp_lfn+0xd0>
 8008814:	89fb      	ldrh	r3, [r7, #14]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d008      	beq.n	800882c <cmp_lfn+0xd0>
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	005b      	lsls	r3, r3, #1
 800881e:	687a      	ldr	r2, [r7, #4]
 8008820:	4413      	add	r3, r2
 8008822:	881b      	ldrh	r3, [r3, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d001      	beq.n	800882c <cmp_lfn+0xd0>
 8008828:	2300      	movs	r3, #0
 800882a:	e000      	b.n	800882e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800882c:	2301      	movs	r3, #1
}
 800882e:	4618      	mov	r0, r3
 8008830:	371c      	adds	r7, #28
 8008832:	46bd      	mov	sp, r7
 8008834:	bd90      	pop	{r4, r7, pc}
 8008836:	bf00      	nop
 8008838:	0802355c 	.word	0x0802355c

0800883c <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b086      	sub	sp, #24
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	331a      	adds	r3, #26
 800884a:	4618      	mov	r0, r3
 800884c:	f7fe ff98 	bl	8007780 <ld_word>
 8008850:	4603      	mov	r3, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	d001      	beq.n	800885a <pick_lfn+0x1e>
 8008856:	2300      	movs	r3, #0
 8008858:	e04d      	b.n	80088f6 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008862:	1e5a      	subs	r2, r3, #1
 8008864:	4613      	mov	r3, r2
 8008866:	005b      	lsls	r3, r3, #1
 8008868:	4413      	add	r3, r2
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	4413      	add	r3, r2
 800886e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008870:	2301      	movs	r3, #1
 8008872:	81fb      	strh	r3, [r7, #14]
 8008874:	2300      	movs	r3, #0
 8008876:	613b      	str	r3, [r7, #16]
 8008878:	e028      	b.n	80088cc <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800887a:	4a21      	ldr	r2, [pc, #132]	; (8008900 <pick_lfn+0xc4>)
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	4413      	add	r3, r2
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	4413      	add	r3, r2
 8008888:	4618      	mov	r0, r3
 800888a:	f7fe ff79 	bl	8007780 <ld_word>
 800888e:	4603      	mov	r3, r0
 8008890:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8008892:	89fb      	ldrh	r3, [r7, #14]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00f      	beq.n	80088b8 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	2bfe      	cmp	r3, #254	; 0xfe
 800889c:	d901      	bls.n	80088a2 <pick_lfn+0x66>
 800889e:	2300      	movs	r3, #0
 80088a0:	e029      	b.n	80088f6 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 80088a2:	89bb      	ldrh	r3, [r7, #12]
 80088a4:	81fb      	strh	r3, [r7, #14]
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	1c5a      	adds	r2, r3, #1
 80088aa:	617a      	str	r2, [r7, #20]
 80088ac:	005b      	lsls	r3, r3, #1
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	4413      	add	r3, r2
 80088b2:	89fa      	ldrh	r2, [r7, #14]
 80088b4:	801a      	strh	r2, [r3, #0]
 80088b6:	e006      	b.n	80088c6 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80088b8:	89bb      	ldrh	r3, [r7, #12]
 80088ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80088be:	4293      	cmp	r3, r2
 80088c0:	d001      	beq.n	80088c6 <pick_lfn+0x8a>
 80088c2:	2300      	movs	r3, #0
 80088c4:	e017      	b.n	80088f6 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	3301      	adds	r3, #1
 80088ca:	613b      	str	r3, [r7, #16]
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	2b0c      	cmp	r3, #12
 80088d0:	d9d3      	bls.n	800887a <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00a      	beq.n	80088f4 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	2bfe      	cmp	r3, #254	; 0xfe
 80088e2:	d901      	bls.n	80088e8 <pick_lfn+0xac>
 80088e4:	2300      	movs	r3, #0
 80088e6:	e006      	b.n	80088f6 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	005b      	lsls	r3, r3, #1
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	4413      	add	r3, r2
 80088f0:	2200      	movs	r2, #0
 80088f2:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 80088f4:	2301      	movs	r3, #1
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3718      	adds	r7, #24
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	bf00      	nop
 8008900:	0802355c 	.word	0x0802355c

08008904 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b088      	sub	sp, #32
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	60b9      	str	r1, [r7, #8]
 800890e:	4611      	mov	r1, r2
 8008910:	461a      	mov	r2, r3
 8008912:	460b      	mov	r3, r1
 8008914:	71fb      	strb	r3, [r7, #7]
 8008916:	4613      	mov	r3, r2
 8008918:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	330d      	adds	r3, #13
 800891e:	79ba      	ldrb	r2, [r7, #6]
 8008920:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	330b      	adds	r3, #11
 8008926:	220f      	movs	r2, #15
 8008928:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	330c      	adds	r3, #12
 800892e:	2200      	movs	r2, #0
 8008930:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	331a      	adds	r3, #26
 8008936:	2100      	movs	r1, #0
 8008938:	4618      	mov	r0, r3
 800893a:	f7fe ff5c 	bl	80077f6 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800893e:	79fb      	ldrb	r3, [r7, #7]
 8008940:	1e5a      	subs	r2, r3, #1
 8008942:	4613      	mov	r3, r2
 8008944:	005b      	lsls	r3, r3, #1
 8008946:	4413      	add	r3, r2
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	4413      	add	r3, r2
 800894c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800894e:	2300      	movs	r3, #0
 8008950:	82fb      	strh	r3, [r7, #22]
 8008952:	2300      	movs	r3, #0
 8008954:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8008956:	8afb      	ldrh	r3, [r7, #22]
 8008958:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800895c:	4293      	cmp	r3, r2
 800895e:	d007      	beq.n	8008970 <put_lfn+0x6c>
 8008960:	69fb      	ldr	r3, [r7, #28]
 8008962:	1c5a      	adds	r2, r3, #1
 8008964:	61fa      	str	r2, [r7, #28]
 8008966:	005b      	lsls	r3, r3, #1
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	4413      	add	r3, r2
 800896c:	881b      	ldrh	r3, [r3, #0]
 800896e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8008970:	4a17      	ldr	r2, [pc, #92]	; (80089d0 <put_lfn+0xcc>)
 8008972:	69bb      	ldr	r3, [r7, #24]
 8008974:	4413      	add	r3, r2
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	461a      	mov	r2, r3
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	4413      	add	r3, r2
 800897e:	8afa      	ldrh	r2, [r7, #22]
 8008980:	4611      	mov	r1, r2
 8008982:	4618      	mov	r0, r3
 8008984:	f7fe ff37 	bl	80077f6 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8008988:	8afb      	ldrh	r3, [r7, #22]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d102      	bne.n	8008994 <put_lfn+0x90>
 800898e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008992:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	3301      	adds	r3, #1
 8008998:	61bb      	str	r3, [r7, #24]
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	2b0c      	cmp	r3, #12
 800899e:	d9da      	bls.n	8008956 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80089a0:	8afb      	ldrh	r3, [r7, #22]
 80089a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d006      	beq.n	80089b8 <put_lfn+0xb4>
 80089aa:	69fb      	ldr	r3, [r7, #28]
 80089ac:	005b      	lsls	r3, r3, #1
 80089ae:	68fa      	ldr	r2, [r7, #12]
 80089b0:	4413      	add	r3, r2
 80089b2:	881b      	ldrh	r3, [r3, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d103      	bne.n	80089c0 <put_lfn+0xbc>
 80089b8:	79fb      	ldrb	r3, [r7, #7]
 80089ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089be:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	79fa      	ldrb	r2, [r7, #7]
 80089c4:	701a      	strb	r2, [r3, #0]
}
 80089c6:	bf00      	nop
 80089c8:	3720      	adds	r7, #32
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}
 80089ce:	bf00      	nop
 80089d0:	0802355c 	.word	0x0802355c

080089d4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b08c      	sub	sp, #48	; 0x30
 80089d8:	af00      	add	r7, sp, #0
 80089da:	60f8      	str	r0, [r7, #12]
 80089dc:	60b9      	str	r1, [r7, #8]
 80089de:	607a      	str	r2, [r7, #4]
 80089e0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80089e2:	220b      	movs	r2, #11
 80089e4:	68b9      	ldr	r1, [r7, #8]
 80089e6:	68f8      	ldr	r0, [r7, #12]
 80089e8:	f7fe ff4c 	bl	8007884 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	2b05      	cmp	r3, #5
 80089f0:	d92b      	bls.n	8008a4a <gen_numname+0x76>
		sr = seq;
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80089f6:	e022      	b.n	8008a3e <gen_numname+0x6a>
			wc = *lfn++;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	1c9a      	adds	r2, r3, #2
 80089fc:	607a      	str	r2, [r7, #4]
 80089fe:	881b      	ldrh	r3, [r3, #0]
 8008a00:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8008a02:	2300      	movs	r3, #0
 8008a04:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a06:	e017      	b.n	8008a38 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	005a      	lsls	r2, r3, #1
 8008a0c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008a0e:	f003 0301 	and.w	r3, r3, #1
 8008a12:	4413      	add	r3, r2
 8008a14:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008a16:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008a18:	085b      	lsrs	r3, r3, #1
 8008a1a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008a1c:	69fb      	ldr	r3, [r7, #28]
 8008a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d005      	beq.n	8008a32 <gen_numname+0x5e>
 8008a26:	69fb      	ldr	r3, [r7, #28]
 8008a28:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008a2c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008a30:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a34:	3301      	adds	r3, #1
 8008a36:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a3a:	2b0f      	cmp	r3, #15
 8008a3c:	d9e4      	bls.n	8008a08 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	881b      	ldrh	r3, [r3, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1d8      	bne.n	80089f8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008a4a:	2307      	movs	r3, #7
 8008a4c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	b2db      	uxtb	r3, r3
 8008a52:	f003 030f 	and.w	r3, r3, #15
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	3330      	adds	r3, #48	; 0x30
 8008a5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008a5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a62:	2b39      	cmp	r3, #57	; 0x39
 8008a64:	d904      	bls.n	8008a70 <gen_numname+0x9c>
 8008a66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a6a:	3307      	adds	r3, #7
 8008a6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a72:	1e5a      	subs	r2, r3, #1
 8008a74:	62ba      	str	r2, [r7, #40]	; 0x28
 8008a76:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008a7a:	4413      	add	r3, r2
 8008a7c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008a80:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	091b      	lsrs	r3, r3, #4
 8008a88:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1de      	bne.n	8008a4e <gen_numname+0x7a>
	ns[i] = '~';
 8008a90:	f107 0214 	add.w	r2, r7, #20
 8008a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a96:	4413      	add	r3, r2
 8008a98:	227e      	movs	r2, #126	; 0x7e
 8008a9a:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	627b      	str	r3, [r7, #36]	; 0x24
 8008aa0:	e002      	b.n	8008aa8 <gen_numname+0xd4>
 8008aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	627b      	str	r3, [r7, #36]	; 0x24
 8008aa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d205      	bcs.n	8008abc <gen_numname+0xe8>
 8008ab0:	68fa      	ldr	r2, [r7, #12]
 8008ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab4:	4413      	add	r3, r2
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	2b20      	cmp	r3, #32
 8008aba:	d1f2      	bne.n	8008aa2 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008abe:	2b07      	cmp	r3, #7
 8008ac0:	d808      	bhi.n	8008ad4 <gen_numname+0x100>
 8008ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac4:	1c5a      	adds	r2, r3, #1
 8008ac6:	62ba      	str	r2, [r7, #40]	; 0x28
 8008ac8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008acc:	4413      	add	r3, r2
 8008ace:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008ad2:	e000      	b.n	8008ad6 <gen_numname+0x102>
 8008ad4:	2120      	movs	r1, #32
 8008ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ad8:	1c5a      	adds	r2, r3, #1
 8008ada:	627a      	str	r2, [r7, #36]	; 0x24
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	4413      	add	r3, r2
 8008ae0:	460a      	mov	r2, r1
 8008ae2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae6:	2b07      	cmp	r3, #7
 8008ae8:	d9e8      	bls.n	8008abc <gen_numname+0xe8>
}
 8008aea:	bf00      	nop
 8008aec:	3730      	adds	r7, #48	; 0x30
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}

08008af2 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008af2:	b480      	push	{r7}
 8008af4:	b085      	sub	sp, #20
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008afa:	2300      	movs	r3, #0
 8008afc:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008afe:	230b      	movs	r3, #11
 8008b00:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008b02:	7bfb      	ldrb	r3, [r7, #15]
 8008b04:	b2da      	uxtb	r2, r3
 8008b06:	0852      	lsrs	r2, r2, #1
 8008b08:	01db      	lsls	r3, r3, #7
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	b2da      	uxtb	r2, r3
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	1c59      	adds	r1, r3, #1
 8008b12:	6079      	str	r1, [r7, #4]
 8008b14:	781b      	ldrb	r3, [r3, #0]
 8008b16:	4413      	add	r3, r2
 8008b18:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	3b01      	subs	r3, #1
 8008b1e:	60bb      	str	r3, [r7, #8]
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1ed      	bne.n	8008b02 <sum_sfn+0x10>
	return sum;
 8008b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3714      	adds	r7, #20
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr

08008b34 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b086      	sub	sp, #24
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8008b3e:	2304      	movs	r3, #4
 8008b40:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8008b48:	23ff      	movs	r3, #255	; 0xff
 8008b4a:	757b      	strb	r3, [r7, #21]
 8008b4c:	23ff      	movs	r3, #255	; 0xff
 8008b4e:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8008b50:	e081      	b.n	8008c56 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	69db      	ldr	r3, [r3, #28]
 8008b56:	4619      	mov	r1, r3
 8008b58:	6938      	ldr	r0, [r7, #16]
 8008b5a:	f7ff f8c1 	bl	8007ce0 <move_window>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008b62:	7dfb      	ldrb	r3, [r7, #23]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d17c      	bne.n	8008c62 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6a1b      	ldr	r3, [r3, #32]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 8008b70:	7dbb      	ldrb	r3, [r7, #22]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d102      	bne.n	8008b7c <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8008b76:	2304      	movs	r3, #4
 8008b78:	75fb      	strb	r3, [r7, #23]
 8008b7a:	e077      	b.n	8008c6c <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6a1b      	ldr	r3, [r3, #32]
 8008b80:	330b      	adds	r3, #11
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b88:	73fb      	strb	r3, [r7, #15]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	7bfa      	ldrb	r2, [r7, #15]
 8008b8e:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8008b90:	7dbb      	ldrb	r3, [r7, #22]
 8008b92:	2be5      	cmp	r3, #229	; 0xe5
 8008b94:	d00e      	beq.n	8008bb4 <dir_read+0x80>
 8008b96:	7dbb      	ldrb	r3, [r7, #22]
 8008b98:	2b2e      	cmp	r3, #46	; 0x2e
 8008b9a:	d00b      	beq.n	8008bb4 <dir_read+0x80>
 8008b9c:	7bfb      	ldrb	r3, [r7, #15]
 8008b9e:	f023 0320 	bic.w	r3, r3, #32
 8008ba2:	2b08      	cmp	r3, #8
 8008ba4:	bf0c      	ite	eq
 8008ba6:	2301      	moveq	r3, #1
 8008ba8:	2300      	movne	r3, #0
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	461a      	mov	r2, r3
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d002      	beq.n	8008bba <dir_read+0x86>
				ord = 0xFF;
 8008bb4:	23ff      	movs	r3, #255	; 0xff
 8008bb6:	757b      	strb	r3, [r7, #21]
 8008bb8:	e044      	b.n	8008c44 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 8008bba:	7bfb      	ldrb	r3, [r7, #15]
 8008bbc:	2b0f      	cmp	r3, #15
 8008bbe:	d12f      	bne.n	8008c20 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8008bc0:	7dbb      	ldrb	r3, [r7, #22]
 8008bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d00d      	beq.n	8008be6 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6a1b      	ldr	r3, [r3, #32]
 8008bce:	7b5b      	ldrb	r3, [r3, #13]
 8008bd0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8008bd2:	7dbb      	ldrb	r3, [r7, #22]
 8008bd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bd8:	75bb      	strb	r3, [r7, #22]
 8008bda:	7dbb      	ldrb	r3, [r7, #22]
 8008bdc:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	695a      	ldr	r2, [r3, #20]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008be6:	7dba      	ldrb	r2, [r7, #22]
 8008be8:	7d7b      	ldrb	r3, [r7, #21]
 8008bea:	429a      	cmp	r2, r3
 8008bec:	d115      	bne.n	8008c1a <dir_read+0xe6>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a1b      	ldr	r3, [r3, #32]
 8008bf2:	330d      	adds	r3, #13
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	7d3a      	ldrb	r2, [r7, #20]
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d10e      	bne.n	8008c1a <dir_read+0xe6>
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	68da      	ldr	r2, [r3, #12]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6a1b      	ldr	r3, [r3, #32]
 8008c04:	4619      	mov	r1, r3
 8008c06:	4610      	mov	r0, r2
 8008c08:	f7ff fe18 	bl	800883c <pick_lfn>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d003      	beq.n	8008c1a <dir_read+0xe6>
 8008c12:	7d7b      	ldrb	r3, [r7, #21]
 8008c14:	3b01      	subs	r3, #1
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	e000      	b.n	8008c1c <dir_read+0xe8>
 8008c1a:	23ff      	movs	r3, #255	; 0xff
 8008c1c:	757b      	strb	r3, [r7, #21]
 8008c1e:	e011      	b.n	8008c44 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8008c20:	7d7b      	ldrb	r3, [r7, #21]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d109      	bne.n	8008c3a <dir_read+0x106>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f7ff ff61 	bl	8008af2 <sum_sfn>
 8008c30:	4603      	mov	r3, r0
 8008c32:	461a      	mov	r2, r3
 8008c34:	7d3b      	ldrb	r3, [r7, #20]
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d015      	beq.n	8008c66 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c40:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 8008c42:	e010      	b.n	8008c66 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8008c44:	2100      	movs	r1, #0
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f7ff fc3d 	bl	80084c6 <dir_next>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008c50:	7dfb      	ldrb	r3, [r7, #23]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d109      	bne.n	8008c6a <dir_read+0x136>
	while (dp->sect) {
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	69db      	ldr	r3, [r3, #28]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	f47f af79 	bne.w	8008b52 <dir_read+0x1e>
 8008c60:	e004      	b.n	8008c6c <dir_read+0x138>
		if (res != FR_OK) break;
 8008c62:	bf00      	nop
 8008c64:	e002      	b.n	8008c6c <dir_read+0x138>
					break;
 8008c66:	bf00      	nop
 8008c68:	e000      	b.n	8008c6c <dir_read+0x138>
		if (res != FR_OK) break;
 8008c6a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8008c6c:	7dfb      	ldrb	r3, [r7, #23]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d002      	beq.n	8008c78 <dir_read+0x144>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2200      	movs	r2, #0
 8008c76:	61da      	str	r2, [r3, #28]
	return res;
 8008c78:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3718      	adds	r7, #24
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}

08008c82 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008c82:	b580      	push	{r7, lr}
 8008c84:	b086      	sub	sp, #24
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008c90:	2100      	movs	r1, #0
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7ff fb9c 	bl	80083d0 <dir_sdi>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008c9c:	7dfb      	ldrb	r3, [r7, #23]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d001      	beq.n	8008ca6 <dir_find+0x24>
 8008ca2:	7dfb      	ldrb	r3, [r7, #23]
 8008ca4:	e0a9      	b.n	8008dfa <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008ca6:	23ff      	movs	r3, #255	; 0xff
 8008ca8:	753b      	strb	r3, [r7, #20]
 8008caa:	7d3b      	ldrb	r3, [r7, #20]
 8008cac:	757b      	strb	r3, [r7, #21]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cb4:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	69db      	ldr	r3, [r3, #28]
 8008cba:	4619      	mov	r1, r3
 8008cbc:	6938      	ldr	r0, [r7, #16]
 8008cbe:	f7ff f80f 	bl	8007ce0 <move_window>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008cc6:	7dfb      	ldrb	r3, [r7, #23]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	f040 8090 	bne.w	8008dee <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6a1b      	ldr	r3, [r3, #32]
 8008cd2:	781b      	ldrb	r3, [r3, #0]
 8008cd4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008cd6:	7dbb      	ldrb	r3, [r7, #22]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d102      	bne.n	8008ce2 <dir_find+0x60>
 8008cdc:	2304      	movs	r3, #4
 8008cde:	75fb      	strb	r3, [r7, #23]
 8008ce0:	e08a      	b.n	8008df8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	330b      	adds	r3, #11
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008cee:	73fb      	strb	r3, [r7, #15]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	7bfa      	ldrb	r2, [r7, #15]
 8008cf4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008cf6:	7dbb      	ldrb	r3, [r7, #22]
 8008cf8:	2be5      	cmp	r3, #229	; 0xe5
 8008cfa:	d007      	beq.n	8008d0c <dir_find+0x8a>
 8008cfc:	7bfb      	ldrb	r3, [r7, #15]
 8008cfe:	f003 0308 	and.w	r3, r3, #8
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d009      	beq.n	8008d1a <dir_find+0x98>
 8008d06:	7bfb      	ldrb	r3, [r7, #15]
 8008d08:	2b0f      	cmp	r3, #15
 8008d0a:	d006      	beq.n	8008d1a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008d0c:	23ff      	movs	r3, #255	; 0xff
 8008d0e:	757b      	strb	r3, [r7, #21]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f04f 32ff 	mov.w	r2, #4294967295
 8008d16:	631a      	str	r2, [r3, #48]	; 0x30
 8008d18:	e05e      	b.n	8008dd8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008d1a:	7bfb      	ldrb	r3, [r7, #15]
 8008d1c:	2b0f      	cmp	r3, #15
 8008d1e:	d136      	bne.n	8008d8e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008d26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d154      	bne.n	8008dd8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008d2e:	7dbb      	ldrb	r3, [r7, #22]
 8008d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d00d      	beq.n	8008d54 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6a1b      	ldr	r3, [r3, #32]
 8008d3c:	7b5b      	ldrb	r3, [r3, #13]
 8008d3e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8008d40:	7dbb      	ldrb	r3, [r7, #22]
 8008d42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d46:	75bb      	strb	r3, [r7, #22]
 8008d48:	7dbb      	ldrb	r3, [r7, #22]
 8008d4a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	695a      	ldr	r2, [r3, #20]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008d54:	7dba      	ldrb	r2, [r7, #22]
 8008d56:	7d7b      	ldrb	r3, [r7, #21]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d115      	bne.n	8008d88 <dir_find+0x106>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6a1b      	ldr	r3, [r3, #32]
 8008d60:	330d      	adds	r3, #13
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	7d3a      	ldrb	r2, [r7, #20]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d10e      	bne.n	8008d88 <dir_find+0x106>
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	68da      	ldr	r2, [r3, #12]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6a1b      	ldr	r3, [r3, #32]
 8008d72:	4619      	mov	r1, r3
 8008d74:	4610      	mov	r0, r2
 8008d76:	f7ff fcf1 	bl	800875c <cmp_lfn>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d003      	beq.n	8008d88 <dir_find+0x106>
 8008d80:	7d7b      	ldrb	r3, [r7, #21]
 8008d82:	3b01      	subs	r3, #1
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	e000      	b.n	8008d8a <dir_find+0x108>
 8008d88:	23ff      	movs	r3, #255	; 0xff
 8008d8a:	757b      	strb	r3, [r7, #21]
 8008d8c:	e024      	b.n	8008dd8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008d8e:	7d7b      	ldrb	r3, [r7, #21]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d109      	bne.n	8008da8 <dir_find+0x126>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6a1b      	ldr	r3, [r3, #32]
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f7ff feaa 	bl	8008af2 <sum_sfn>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	461a      	mov	r2, r3
 8008da2:	7d3b      	ldrb	r3, [r7, #20]
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d024      	beq.n	8008df2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008dae:	f003 0301 	and.w	r3, r3, #1
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d10a      	bne.n	8008dcc <dir_find+0x14a>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6a18      	ldr	r0, [r3, #32]
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	3324      	adds	r3, #36	; 0x24
 8008dbe:	220b      	movs	r2, #11
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	f7fe fd9a 	bl	80078fa <mem_cmp>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d014      	beq.n	8008df6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008dcc:	23ff      	movs	r3, #255	; 0xff
 8008dce:	757b      	strb	r3, [r7, #21]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd6:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008dd8:	2100      	movs	r1, #0
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f7ff fb73 	bl	80084c6 <dir_next>
 8008de0:	4603      	mov	r3, r0
 8008de2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008de4:	7dfb      	ldrb	r3, [r7, #23]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	f43f af65 	beq.w	8008cb6 <dir_find+0x34>
 8008dec:	e004      	b.n	8008df8 <dir_find+0x176>
		if (res != FR_OK) break;
 8008dee:	bf00      	nop
 8008df0:	e002      	b.n	8008df8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008df2:	bf00      	nop
 8008df4:	e000      	b.n	8008df8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008df6:	bf00      	nop

	return res;
 8008df8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3718      	adds	r7, #24
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}
	...

08008e04 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b08c      	sub	sp, #48	; 0x30
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008e18:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d001      	beq.n	8008e24 <dir_register+0x20>
 8008e20:	2306      	movs	r3, #6
 8008e22:	e0e0      	b.n	8008fe6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8008e24:	2300      	movs	r3, #0
 8008e26:	627b      	str	r3, [r7, #36]	; 0x24
 8008e28:	e002      	b.n	8008e30 <dir_register+0x2c>
 8008e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	627b      	str	r3, [r7, #36]	; 0x24
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	68da      	ldr	r2, [r3, #12]
 8008e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e36:	005b      	lsls	r3, r3, #1
 8008e38:	4413      	add	r3, r2
 8008e3a:	881b      	ldrh	r3, [r3, #0]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d1f4      	bne.n	8008e2a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8008e46:	f107 030c 	add.w	r3, r7, #12
 8008e4a:	220c      	movs	r2, #12
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f7fe fd19 	bl	8007884 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008e52:	7dfb      	ldrb	r3, [r7, #23]
 8008e54:	f003 0301 	and.w	r3, r3, #1
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d032      	beq.n	8008ec2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2240      	movs	r2, #64	; 0x40
 8008e60:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8008e64:	2301      	movs	r3, #1
 8008e66:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e68:	e016      	b.n	8008e98 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	68da      	ldr	r2, [r3, #12]
 8008e74:	f107 010c 	add.w	r1, r7, #12
 8008e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e7a:	f7ff fdab 	bl	80089d4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f7ff feff 	bl	8008c82 <dir_find>
 8008e84:	4603      	mov	r3, r0
 8008e86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008e8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d106      	bne.n	8008ea0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8008e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e94:	3301      	adds	r3, #1
 8008e96:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e9a:	2b63      	cmp	r3, #99	; 0x63
 8008e9c:	d9e5      	bls.n	8008e6a <dir_register+0x66>
 8008e9e:	e000      	b.n	8008ea2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8008ea0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8008ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ea4:	2b64      	cmp	r3, #100	; 0x64
 8008ea6:	d101      	bne.n	8008eac <dir_register+0xa8>
 8008ea8:	2307      	movs	r3, #7
 8008eaa:	e09c      	b.n	8008fe6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008eac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008eb0:	2b04      	cmp	r3, #4
 8008eb2:	d002      	beq.n	8008eba <dir_register+0xb6>
 8008eb4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008eb8:	e095      	b.n	8008fe6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8008eba:	7dfa      	ldrb	r2, [r7, #23]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8008ec2:	7dfb      	ldrb	r3, [r7, #23]
 8008ec4:	f003 0302 	and.w	r3, r3, #2
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d007      	beq.n	8008edc <dir_register+0xd8>
 8008ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ece:	330c      	adds	r3, #12
 8008ed0:	4a47      	ldr	r2, [pc, #284]	; (8008ff0 <dir_register+0x1ec>)
 8008ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ed6:	089b      	lsrs	r3, r3, #2
 8008ed8:	3301      	adds	r3, #1
 8008eda:	e000      	b.n	8008ede <dir_register+0xda>
 8008edc:	2301      	movs	r3, #1
 8008ede:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008ee0:	6a39      	ldr	r1, [r7, #32]
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f7ff fbb4 	bl	8008650 <dir_alloc>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008eee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d148      	bne.n	8008f88 <dir_register+0x184>
 8008ef6:	6a3b      	ldr	r3, [r7, #32]
 8008ef8:	3b01      	subs	r3, #1
 8008efa:	623b      	str	r3, [r7, #32]
 8008efc:	6a3b      	ldr	r3, [r7, #32]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d042      	beq.n	8008f88 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	695a      	ldr	r2, [r3, #20]
 8008f06:	6a3b      	ldr	r3, [r7, #32]
 8008f08:	015b      	lsls	r3, r3, #5
 8008f0a:	1ad3      	subs	r3, r2, r3
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f7ff fa5e 	bl	80083d0 <dir_sdi>
 8008f14:	4603      	mov	r3, r0
 8008f16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008f1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d132      	bne.n	8008f88 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	3324      	adds	r3, #36	; 0x24
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7ff fde3 	bl	8008af2 <sum_sfn>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	69db      	ldr	r3, [r3, #28]
 8008f34:	4619      	mov	r1, r3
 8008f36:	69f8      	ldr	r0, [r7, #28]
 8008f38:	f7fe fed2 	bl	8007ce0 <move_window>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8008f42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d11d      	bne.n	8008f86 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8008f4a:	69fb      	ldr	r3, [r7, #28]
 8008f4c:	68d8      	ldr	r0, [r3, #12]
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6a19      	ldr	r1, [r3, #32]
 8008f52:	6a3b      	ldr	r3, [r7, #32]
 8008f54:	b2da      	uxtb	r2, r3
 8008f56:	7efb      	ldrb	r3, [r7, #27]
 8008f58:	f7ff fcd4 	bl	8008904 <put_lfn>
				fs->wflag = 1;
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8008f62:	2100      	movs	r1, #0
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f7ff faae 	bl	80084c6 <dir_next>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8008f70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d107      	bne.n	8008f88 <dir_register+0x184>
 8008f78:	6a3b      	ldr	r3, [r7, #32]
 8008f7a:	3b01      	subs	r3, #1
 8008f7c:	623b      	str	r3, [r7, #32]
 8008f7e:	6a3b      	ldr	r3, [r7, #32]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d1d5      	bne.n	8008f30 <dir_register+0x12c>
 8008f84:	e000      	b.n	8008f88 <dir_register+0x184>
				if (res != FR_OK) break;
 8008f86:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008f88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d128      	bne.n	8008fe2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	69db      	ldr	r3, [r3, #28]
 8008f94:	4619      	mov	r1, r3
 8008f96:	69f8      	ldr	r0, [r7, #28]
 8008f98:	f7fe fea2 	bl	8007ce0 <move_window>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008fa2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d11b      	bne.n	8008fe2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6a1b      	ldr	r3, [r3, #32]
 8008fae:	2220      	movs	r2, #32
 8008fb0:	2100      	movs	r1, #0
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f7fe fc87 	bl	80078c6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6a18      	ldr	r0, [r3, #32]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	3324      	adds	r3, #36	; 0x24
 8008fc0:	220b      	movs	r2, #11
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	f7fe fc5e 	bl	8007884 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a1b      	ldr	r3, [r3, #32]
 8008fd2:	330c      	adds	r3, #12
 8008fd4:	f002 0218 	and.w	r2, r2, #24
 8008fd8:	b2d2      	uxtb	r2, r2
 8008fda:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008fdc:	69fb      	ldr	r3, [r7, #28]
 8008fde:	2201      	movs	r2, #1
 8008fe0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008fe2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3730      	adds	r7, #48	; 0x30
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	4ec4ec4f 	.word	0x4ec4ec4f

08008ff4 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b088      	sub	sp, #32
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	2200      	movs	r2, #0
 8009008:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	69db      	ldr	r3, [r3, #28]
 800900e:	2b00      	cmp	r3, #0
 8009010:	f000 80c9 	beq.w	80091a6 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800901c:	d032      	beq.n	8009084 <get_fileinfo+0x90>
			i = j = 0;
 800901e:	2300      	movs	r3, #0
 8009020:	61bb      	str	r3, [r7, #24]
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8009026:	e01b      	b.n	8009060 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8009028:	89fb      	ldrh	r3, [r7, #14]
 800902a:	2100      	movs	r1, #0
 800902c:	4618      	mov	r0, r3
 800902e:	f002 fa33 	bl	800b498 <ff_convert>
 8009032:	4603      	mov	r3, r0
 8009034:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8009036:	89fb      	ldrh	r3, [r7, #14]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d102      	bne.n	8009042 <get_fileinfo+0x4e>
 800903c:	2300      	movs	r3, #0
 800903e:	61fb      	str	r3, [r7, #28]
 8009040:	e01a      	b.n	8009078 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	2bfe      	cmp	r3, #254	; 0xfe
 8009046:	d902      	bls.n	800904e <get_fileinfo+0x5a>
 8009048:	2300      	movs	r3, #0
 800904a:	61fb      	str	r3, [r7, #28]
 800904c:	e014      	b.n	8009078 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	1c5a      	adds	r2, r3, #1
 8009052:	61fa      	str	r2, [r7, #28]
 8009054:	89fa      	ldrh	r2, [r7, #14]
 8009056:	b2d1      	uxtb	r1, r2
 8009058:	683a      	ldr	r2, [r7, #0]
 800905a:	4413      	add	r3, r2
 800905c:	460a      	mov	r2, r1
 800905e:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	68da      	ldr	r2, [r3, #12]
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	1c59      	adds	r1, r3, #1
 8009068:	61b9      	str	r1, [r7, #24]
 800906a:	005b      	lsls	r3, r3, #1
 800906c:	4413      	add	r3, r2
 800906e:	881b      	ldrh	r3, [r3, #0]
 8009070:	81fb      	strh	r3, [r7, #14]
 8009072:	89fb      	ldrh	r3, [r7, #14]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d1d7      	bne.n	8009028 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 8009078:	683a      	ldr	r2, [r7, #0]
 800907a:	69fb      	ldr	r3, [r7, #28]
 800907c:	4413      	add	r3, r2
 800907e:	3316      	adds	r3, #22
 8009080:	2200      	movs	r2, #0
 8009082:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8009084:	2300      	movs	r3, #0
 8009086:	61bb      	str	r3, [r7, #24]
 8009088:	69bb      	ldr	r3, [r7, #24]
 800908a:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800908c:	683a      	ldr	r2, [r7, #0]
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	4413      	add	r3, r2
 8009092:	3316      	adds	r3, #22
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8009098:	e04c      	b.n	8009134 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a1a      	ldr	r2, [r3, #32]
 800909e:	69fb      	ldr	r3, [r7, #28]
 80090a0:	1c59      	adds	r1, r3, #1
 80090a2:	61f9      	str	r1, [r7, #28]
 80090a4:	4413      	add	r3, r2
 80090a6:	781b      	ldrb	r3, [r3, #0]
 80090a8:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 80090aa:	7dfb      	ldrb	r3, [r7, #23]
 80090ac:	2b20      	cmp	r3, #32
 80090ae:	d100      	bne.n	80090b2 <get_fileinfo+0xbe>
 80090b0:	e040      	b.n	8009134 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80090b2:	7dfb      	ldrb	r3, [r7, #23]
 80090b4:	2b05      	cmp	r3, #5
 80090b6:	d101      	bne.n	80090bc <get_fileinfo+0xc8>
 80090b8:	23e5      	movs	r3, #229	; 0xe5
 80090ba:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	2b09      	cmp	r3, #9
 80090c0:	d10f      	bne.n	80090e2 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 80090c2:	89bb      	ldrh	r3, [r7, #12]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d105      	bne.n	80090d4 <get_fileinfo+0xe0>
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	4413      	add	r3, r2
 80090ce:	3316      	adds	r3, #22
 80090d0:	222e      	movs	r2, #46	; 0x2e
 80090d2:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	1c5a      	adds	r2, r3, #1
 80090d8:	61ba      	str	r2, [r7, #24]
 80090da:	683a      	ldr	r2, [r7, #0]
 80090dc:	4413      	add	r3, r2
 80090de:	222e      	movs	r2, #46	; 0x2e
 80090e0:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 80090e2:	683a      	ldr	r2, [r7, #0]
 80090e4:	69bb      	ldr	r3, [r7, #24]
 80090e6:	4413      	add	r3, r2
 80090e8:	3309      	adds	r3, #9
 80090ea:	7dfa      	ldrb	r2, [r7, #23]
 80090ec:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 80090ee:	89bb      	ldrh	r3, [r7, #12]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d11c      	bne.n	800912e <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 80090f4:	7dfb      	ldrb	r3, [r7, #23]
 80090f6:	2b40      	cmp	r3, #64	; 0x40
 80090f8:	d913      	bls.n	8009122 <get_fileinfo+0x12e>
 80090fa:	7dfb      	ldrb	r3, [r7, #23]
 80090fc:	2b5a      	cmp	r3, #90	; 0x5a
 80090fe:	d810      	bhi.n	8009122 <get_fileinfo+0x12e>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6a1b      	ldr	r3, [r3, #32]
 8009104:	330c      	adds	r3, #12
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	461a      	mov	r2, r3
 800910a:	69fb      	ldr	r3, [r7, #28]
 800910c:	2b08      	cmp	r3, #8
 800910e:	d901      	bls.n	8009114 <get_fileinfo+0x120>
 8009110:	2310      	movs	r3, #16
 8009112:	e000      	b.n	8009116 <get_fileinfo+0x122>
 8009114:	2308      	movs	r3, #8
 8009116:	4013      	ands	r3, r2
 8009118:	2b00      	cmp	r3, #0
 800911a:	d002      	beq.n	8009122 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800911c:	7dfb      	ldrb	r3, [r7, #23]
 800911e:	3320      	adds	r3, #32
 8009120:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8009122:	683a      	ldr	r2, [r7, #0]
 8009124:	69bb      	ldr	r3, [r7, #24]
 8009126:	4413      	add	r3, r2
 8009128:	3316      	adds	r3, #22
 800912a:	7dfa      	ldrb	r2, [r7, #23]
 800912c:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	3301      	adds	r3, #1
 8009132:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	2b0a      	cmp	r3, #10
 8009138:	d9af      	bls.n	800909a <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800913a:	89bb      	ldrh	r3, [r7, #12]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d10d      	bne.n	800915c <get_fileinfo+0x168>
		fno->fname[j] = 0;
 8009140:	683a      	ldr	r2, [r7, #0]
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	4413      	add	r3, r2
 8009146:	3316      	adds	r3, #22
 8009148:	2200      	movs	r2, #0
 800914a:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6a1b      	ldr	r3, [r3, #32]
 8009150:	330c      	adds	r3, #12
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d101      	bne.n	800915c <get_fileinfo+0x168>
 8009158:	2300      	movs	r3, #0
 800915a:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800915c:	683a      	ldr	r2, [r7, #0]
 800915e:	69bb      	ldr	r3, [r7, #24]
 8009160:	4413      	add	r3, r2
 8009162:	3309      	adds	r3, #9
 8009164:	2200      	movs	r2, #0
 8009166:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6a1b      	ldr	r3, [r3, #32]
 800916c:	7ada      	ldrb	r2, [r3, #11]
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a1b      	ldr	r3, [r3, #32]
 8009176:	331c      	adds	r3, #28
 8009178:	4618      	mov	r0, r3
 800917a:	f7fe fb19 	bl	80077b0 <ld_dword>
 800917e:	4602      	mov	r2, r0
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6a1b      	ldr	r3, [r3, #32]
 8009188:	3316      	adds	r3, #22
 800918a:	4618      	mov	r0, r3
 800918c:	f7fe fb10 	bl	80077b0 <ld_dword>
 8009190:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	b29a      	uxth	r2, r3
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	80da      	strh	r2, [r3, #6]
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	0c1b      	lsrs	r3, r3, #16
 800919e:	b29a      	uxth	r2, r3
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	809a      	strh	r2, [r3, #4]
 80091a4:	e000      	b.n	80091a8 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80091a6:	bf00      	nop
}
 80091a8:	3720      	adds	r7, #32
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
	...

080091b0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b08a      	sub	sp, #40	; 0x28
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	613b      	str	r3, [r7, #16]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	60fb      	str	r3, [r7, #12]
 80091c8:	2300      	movs	r3, #0
 80091ca:	617b      	str	r3, [r7, #20]
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	1c5a      	adds	r2, r3, #1
 80091d4:	61ba      	str	r2, [r7, #24]
 80091d6:	693a      	ldr	r2, [r7, #16]
 80091d8:	4413      	add	r3, r2
 80091da:	781b      	ldrb	r3, [r3, #0]
 80091dc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80091de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091e0:	2b1f      	cmp	r3, #31
 80091e2:	d940      	bls.n	8009266 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80091e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091e6:	2b2f      	cmp	r3, #47	; 0x2f
 80091e8:	d006      	beq.n	80091f8 <create_name+0x48>
 80091ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091ec:	2b5c      	cmp	r3, #92	; 0x5c
 80091ee:	d110      	bne.n	8009212 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80091f0:	e002      	b.n	80091f8 <create_name+0x48>
 80091f2:	69bb      	ldr	r3, [r7, #24]
 80091f4:	3301      	adds	r3, #1
 80091f6:	61bb      	str	r3, [r7, #24]
 80091f8:	693a      	ldr	r2, [r7, #16]
 80091fa:	69bb      	ldr	r3, [r7, #24]
 80091fc:	4413      	add	r3, r2
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	2b2f      	cmp	r3, #47	; 0x2f
 8009202:	d0f6      	beq.n	80091f2 <create_name+0x42>
 8009204:	693a      	ldr	r2, [r7, #16]
 8009206:	69bb      	ldr	r3, [r7, #24]
 8009208:	4413      	add	r3, r2
 800920a:	781b      	ldrb	r3, [r3, #0]
 800920c:	2b5c      	cmp	r3, #92	; 0x5c
 800920e:	d0f0      	beq.n	80091f2 <create_name+0x42>
			break;
 8009210:	e02a      	b.n	8009268 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	2bfe      	cmp	r3, #254	; 0xfe
 8009216:	d901      	bls.n	800921c <create_name+0x6c>
 8009218:	2306      	movs	r3, #6
 800921a:	e177      	b.n	800950c <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800921c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800921e:	b2db      	uxtb	r3, r3
 8009220:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009222:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009224:	2101      	movs	r1, #1
 8009226:	4618      	mov	r0, r3
 8009228:	f002 f936 	bl	800b498 <ff_convert>
 800922c:	4603      	mov	r3, r0
 800922e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009230:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009232:	2b00      	cmp	r3, #0
 8009234:	d101      	bne.n	800923a <create_name+0x8a>
 8009236:	2306      	movs	r3, #6
 8009238:	e168      	b.n	800950c <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800923a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800923c:	2b7f      	cmp	r3, #127	; 0x7f
 800923e:	d809      	bhi.n	8009254 <create_name+0xa4>
 8009240:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009242:	4619      	mov	r1, r3
 8009244:	48b3      	ldr	r0, [pc, #716]	; (8009514 <create_name+0x364>)
 8009246:	f7fe fb7f 	bl	8007948 <chk_chr>
 800924a:	4603      	mov	r3, r0
 800924c:	2b00      	cmp	r3, #0
 800924e:	d001      	beq.n	8009254 <create_name+0xa4>
 8009250:	2306      	movs	r3, #6
 8009252:	e15b      	b.n	800950c <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	1c5a      	adds	r2, r3, #1
 8009258:	617a      	str	r2, [r7, #20]
 800925a:	005b      	lsls	r3, r3, #1
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	4413      	add	r3, r2
 8009260:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009262:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009264:	e7b4      	b.n	80091d0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009266:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009268:	693a      	ldr	r2, [r7, #16]
 800926a:	69bb      	ldr	r3, [r7, #24]
 800926c:	441a      	add	r2, r3
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009272:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009274:	2b1f      	cmp	r3, #31
 8009276:	d801      	bhi.n	800927c <create_name+0xcc>
 8009278:	2304      	movs	r3, #4
 800927a:	e000      	b.n	800927e <create_name+0xce>
 800927c:	2300      	movs	r3, #0
 800927e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009282:	e011      	b.n	80092a8 <create_name+0xf8>
		w = lfn[di - 1];
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800928a:	3b01      	subs	r3, #1
 800928c:	005b      	lsls	r3, r3, #1
 800928e:	68fa      	ldr	r2, [r7, #12]
 8009290:	4413      	add	r3, r2
 8009292:	881b      	ldrh	r3, [r3, #0]
 8009294:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8009296:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009298:	2b20      	cmp	r3, #32
 800929a:	d002      	beq.n	80092a2 <create_name+0xf2>
 800929c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800929e:	2b2e      	cmp	r3, #46	; 0x2e
 80092a0:	d106      	bne.n	80092b0 <create_name+0x100>
		di--;
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	3b01      	subs	r3, #1
 80092a6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d1ea      	bne.n	8009284 <create_name+0xd4>
 80092ae:	e000      	b.n	80092b2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80092b0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	005b      	lsls	r3, r3, #1
 80092b6:	68fa      	ldr	r2, [r7, #12]
 80092b8:	4413      	add	r3, r2
 80092ba:	2200      	movs	r2, #0
 80092bc:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d101      	bne.n	80092c8 <create_name+0x118>
 80092c4:	2306      	movs	r3, #6
 80092c6:	e121      	b.n	800950c <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	3324      	adds	r3, #36	; 0x24
 80092cc:	220b      	movs	r2, #11
 80092ce:	2120      	movs	r1, #32
 80092d0:	4618      	mov	r0, r3
 80092d2:	f7fe faf8 	bl	80078c6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80092d6:	2300      	movs	r3, #0
 80092d8:	61bb      	str	r3, [r7, #24]
 80092da:	e002      	b.n	80092e2 <create_name+0x132>
 80092dc:	69bb      	ldr	r3, [r7, #24]
 80092de:	3301      	adds	r3, #1
 80092e0:	61bb      	str	r3, [r7, #24]
 80092e2:	69bb      	ldr	r3, [r7, #24]
 80092e4:	005b      	lsls	r3, r3, #1
 80092e6:	68fa      	ldr	r2, [r7, #12]
 80092e8:	4413      	add	r3, r2
 80092ea:	881b      	ldrh	r3, [r3, #0]
 80092ec:	2b20      	cmp	r3, #32
 80092ee:	d0f5      	beq.n	80092dc <create_name+0x12c>
 80092f0:	69bb      	ldr	r3, [r7, #24]
 80092f2:	005b      	lsls	r3, r3, #1
 80092f4:	68fa      	ldr	r2, [r7, #12]
 80092f6:	4413      	add	r3, r2
 80092f8:	881b      	ldrh	r3, [r3, #0]
 80092fa:	2b2e      	cmp	r3, #46	; 0x2e
 80092fc:	d0ee      	beq.n	80092dc <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d009      	beq.n	8009318 <create_name+0x168>
 8009304:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009308:	f043 0303 	orr.w	r3, r3, #3
 800930c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009310:	e002      	b.n	8009318 <create_name+0x168>
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	3b01      	subs	r3, #1
 8009316:	617b      	str	r3, [r7, #20]
 8009318:	697b      	ldr	r3, [r7, #20]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d009      	beq.n	8009332 <create_name+0x182>
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009324:	3b01      	subs	r3, #1
 8009326:	005b      	lsls	r3, r3, #1
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	4413      	add	r3, r2
 800932c:	881b      	ldrh	r3, [r3, #0]
 800932e:	2b2e      	cmp	r3, #46	; 0x2e
 8009330:	d1ef      	bne.n	8009312 <create_name+0x162>

	i = b = 0; ni = 8;
 8009332:	2300      	movs	r3, #0
 8009334:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009338:	2300      	movs	r3, #0
 800933a:	623b      	str	r3, [r7, #32]
 800933c:	2308      	movs	r3, #8
 800933e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009340:	69bb      	ldr	r3, [r7, #24]
 8009342:	1c5a      	adds	r2, r3, #1
 8009344:	61ba      	str	r2, [r7, #24]
 8009346:	005b      	lsls	r3, r3, #1
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	4413      	add	r3, r2
 800934c:	881b      	ldrh	r3, [r3, #0]
 800934e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009350:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009352:	2b00      	cmp	r3, #0
 8009354:	f000 8090 	beq.w	8009478 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009358:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800935a:	2b20      	cmp	r3, #32
 800935c:	d006      	beq.n	800936c <create_name+0x1bc>
 800935e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009360:	2b2e      	cmp	r3, #46	; 0x2e
 8009362:	d10a      	bne.n	800937a <create_name+0x1ca>
 8009364:	69ba      	ldr	r2, [r7, #24]
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	429a      	cmp	r2, r3
 800936a:	d006      	beq.n	800937a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800936c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009370:	f043 0303 	orr.w	r3, r3, #3
 8009374:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009378:	e07d      	b.n	8009476 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800937a:	6a3a      	ldr	r2, [r7, #32]
 800937c:	69fb      	ldr	r3, [r7, #28]
 800937e:	429a      	cmp	r2, r3
 8009380:	d203      	bcs.n	800938a <create_name+0x1da>
 8009382:	69ba      	ldr	r2, [r7, #24]
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	429a      	cmp	r2, r3
 8009388:	d123      	bne.n	80093d2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800938a:	69fb      	ldr	r3, [r7, #28]
 800938c:	2b0b      	cmp	r3, #11
 800938e:	d106      	bne.n	800939e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009390:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009394:	f043 0303 	orr.w	r3, r3, #3
 8009398:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800939c:	e06f      	b.n	800947e <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800939e:	69ba      	ldr	r2, [r7, #24]
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d005      	beq.n	80093b2 <create_name+0x202>
 80093a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093aa:	f043 0303 	orr.w	r3, r3, #3
 80093ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 80093b2:	69ba      	ldr	r2, [r7, #24]
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	429a      	cmp	r2, r3
 80093b8:	d860      	bhi.n	800947c <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	61bb      	str	r3, [r7, #24]
 80093be:	2308      	movs	r3, #8
 80093c0:	623b      	str	r3, [r7, #32]
 80093c2:	230b      	movs	r3, #11
 80093c4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80093c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80093d0:	e051      	b.n	8009476 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80093d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093d4:	2b7f      	cmp	r3, #127	; 0x7f
 80093d6:	d914      	bls.n	8009402 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80093d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093da:	2100      	movs	r1, #0
 80093dc:	4618      	mov	r0, r3
 80093de:	f002 f85b 	bl	800b498 <ff_convert>
 80093e2:	4603      	mov	r3, r0
 80093e4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80093e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d004      	beq.n	80093f6 <create_name+0x246>
 80093ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093ee:	3b80      	subs	r3, #128	; 0x80
 80093f0:	4a49      	ldr	r2, [pc, #292]	; (8009518 <create_name+0x368>)
 80093f2:	5cd3      	ldrb	r3, [r2, r3]
 80093f4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80093f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093fa:	f043 0302 	orr.w	r3, r3, #2
 80093fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009402:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009404:	2b00      	cmp	r3, #0
 8009406:	d007      	beq.n	8009418 <create_name+0x268>
 8009408:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800940a:	4619      	mov	r1, r3
 800940c:	4843      	ldr	r0, [pc, #268]	; (800951c <create_name+0x36c>)
 800940e:	f7fe fa9b 	bl	8007948 <chk_chr>
 8009412:	4603      	mov	r3, r0
 8009414:	2b00      	cmp	r3, #0
 8009416:	d008      	beq.n	800942a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009418:	235f      	movs	r3, #95	; 0x5f
 800941a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800941c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009420:	f043 0303 	orr.w	r3, r3, #3
 8009424:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009428:	e01b      	b.n	8009462 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800942a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800942c:	2b40      	cmp	r3, #64	; 0x40
 800942e:	d909      	bls.n	8009444 <create_name+0x294>
 8009430:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009432:	2b5a      	cmp	r3, #90	; 0x5a
 8009434:	d806      	bhi.n	8009444 <create_name+0x294>
					b |= 2;
 8009436:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800943a:	f043 0302 	orr.w	r3, r3, #2
 800943e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009442:	e00e      	b.n	8009462 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009444:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009446:	2b60      	cmp	r3, #96	; 0x60
 8009448:	d90b      	bls.n	8009462 <create_name+0x2b2>
 800944a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800944c:	2b7a      	cmp	r3, #122	; 0x7a
 800944e:	d808      	bhi.n	8009462 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009450:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009454:	f043 0301 	orr.w	r3, r3, #1
 8009458:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800945c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800945e:	3b20      	subs	r3, #32
 8009460:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009462:	6a3b      	ldr	r3, [r7, #32]
 8009464:	1c5a      	adds	r2, r3, #1
 8009466:	623a      	str	r2, [r7, #32]
 8009468:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800946a:	b2d1      	uxtb	r1, r2
 800946c:	687a      	ldr	r2, [r7, #4]
 800946e:	4413      	add	r3, r2
 8009470:	460a      	mov	r2, r1
 8009472:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8009476:	e763      	b.n	8009340 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8009478:	bf00      	nop
 800947a:	e000      	b.n	800947e <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800947c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009484:	2be5      	cmp	r3, #229	; 0xe5
 8009486:	d103      	bne.n	8009490 <create_name+0x2e0>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2205      	movs	r2, #5
 800948c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8009490:	69fb      	ldr	r3, [r7, #28]
 8009492:	2b08      	cmp	r3, #8
 8009494:	d104      	bne.n	80094a0 <create_name+0x2f0>
 8009496:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800949a:	009b      	lsls	r3, r3, #2
 800949c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80094a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80094a4:	f003 030c 	and.w	r3, r3, #12
 80094a8:	2b0c      	cmp	r3, #12
 80094aa:	d005      	beq.n	80094b8 <create_name+0x308>
 80094ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80094b0:	f003 0303 	and.w	r3, r3, #3
 80094b4:	2b03      	cmp	r3, #3
 80094b6:	d105      	bne.n	80094c4 <create_name+0x314>
 80094b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094bc:	f043 0302 	orr.w	r3, r3, #2
 80094c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80094c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094c8:	f003 0302 	and.w	r3, r3, #2
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d117      	bne.n	8009500 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80094d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80094d4:	f003 0303 	and.w	r3, r3, #3
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d105      	bne.n	80094e8 <create_name+0x338>
 80094dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094e0:	f043 0310 	orr.w	r3, r3, #16
 80094e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80094e8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80094ec:	f003 030c 	and.w	r3, r3, #12
 80094f0:	2b04      	cmp	r3, #4
 80094f2:	d105      	bne.n	8009500 <create_name+0x350>
 80094f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094f8:	f043 0308 	orr.w	r3, r3, #8
 80094fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009506:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800950a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800950c:	4618      	mov	r0, r3
 800950e:	3728      	adds	r7, #40	; 0x28
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}
 8009514:	08016020 	.word	0x08016020
 8009518:	080234dc 	.word	0x080234dc
 800951c:	0801602c 	.word	0x0801602c

08009520 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b086      	sub	sp, #24
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
 8009528:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009534:	e002      	b.n	800953c <follow_path+0x1c>
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	3301      	adds	r3, #1
 800953a:	603b      	str	r3, [r7, #0]
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	781b      	ldrb	r3, [r3, #0]
 8009540:	2b2f      	cmp	r3, #47	; 0x2f
 8009542:	d0f8      	beq.n	8009536 <follow_path+0x16>
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	781b      	ldrb	r3, [r3, #0]
 8009548:	2b5c      	cmp	r3, #92	; 0x5c
 800954a:	d0f4      	beq.n	8009536 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	2200      	movs	r2, #0
 8009550:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	2b1f      	cmp	r3, #31
 8009558:	d80a      	bhi.n	8009570 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2280      	movs	r2, #128	; 0x80
 800955e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8009562:	2100      	movs	r1, #0
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f7fe ff33 	bl	80083d0 <dir_sdi>
 800956a:	4603      	mov	r3, r0
 800956c:	75fb      	strb	r3, [r7, #23]
 800956e:	e043      	b.n	80095f8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009570:	463b      	mov	r3, r7
 8009572:	4619      	mov	r1, r3
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f7ff fe1b 	bl	80091b0 <create_name>
 800957a:	4603      	mov	r3, r0
 800957c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800957e:	7dfb      	ldrb	r3, [r7, #23]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d134      	bne.n	80095ee <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f7ff fb7c 	bl	8008c82 <dir_find>
 800958a:	4603      	mov	r3, r0
 800958c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009594:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009596:	7dfb      	ldrb	r3, [r7, #23]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00a      	beq.n	80095b2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800959c:	7dfb      	ldrb	r3, [r7, #23]
 800959e:	2b04      	cmp	r3, #4
 80095a0:	d127      	bne.n	80095f2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80095a2:	7afb      	ldrb	r3, [r7, #11]
 80095a4:	f003 0304 	and.w	r3, r3, #4
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d122      	bne.n	80095f2 <follow_path+0xd2>
 80095ac:	2305      	movs	r3, #5
 80095ae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80095b0:	e01f      	b.n	80095f2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80095b2:	7afb      	ldrb	r3, [r7, #11]
 80095b4:	f003 0304 	and.w	r3, r3, #4
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d11c      	bne.n	80095f6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	799b      	ldrb	r3, [r3, #6]
 80095c0:	f003 0310 	and.w	r3, r3, #16
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d102      	bne.n	80095ce <follow_path+0xae>
				res = FR_NO_PATH; break;
 80095c8:	2305      	movs	r3, #5
 80095ca:	75fb      	strb	r3, [r7, #23]
 80095cc:	e014      	b.n	80095f8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	695b      	ldr	r3, [r3, #20]
 80095d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095dc:	4413      	add	r3, r2
 80095de:	4619      	mov	r1, r3
 80095e0:	68f8      	ldr	r0, [r7, #12]
 80095e2:	f7ff f87c 	bl	80086de <ld_clust>
 80095e6:	4602      	mov	r2, r0
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80095ec:	e7c0      	b.n	8009570 <follow_path+0x50>
			if (res != FR_OK) break;
 80095ee:	bf00      	nop
 80095f0:	e002      	b.n	80095f8 <follow_path+0xd8>
				break;
 80095f2:	bf00      	nop
 80095f4:	e000      	b.n	80095f8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80095f6:	bf00      	nop
			}
		}
	}

	return res;
 80095f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3718      	adds	r7, #24
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}

08009602 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009602:	b480      	push	{r7}
 8009604:	b087      	sub	sp, #28
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800960a:	f04f 33ff 	mov.w	r3, #4294967295
 800960e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d031      	beq.n	800967c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	617b      	str	r3, [r7, #20]
 800961e:	e002      	b.n	8009626 <get_ldnumber+0x24>
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	3301      	adds	r3, #1
 8009624:	617b      	str	r3, [r7, #20]
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	781b      	ldrb	r3, [r3, #0]
 800962a:	2b1f      	cmp	r3, #31
 800962c:	d903      	bls.n	8009636 <get_ldnumber+0x34>
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	2b3a      	cmp	r3, #58	; 0x3a
 8009634:	d1f4      	bne.n	8009620 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	2b3a      	cmp	r3, #58	; 0x3a
 800963c:	d11c      	bne.n	8009678 <get_ldnumber+0x76>
			tp = *path;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	1c5a      	adds	r2, r3, #1
 8009648:	60fa      	str	r2, [r7, #12]
 800964a:	781b      	ldrb	r3, [r3, #0]
 800964c:	3b30      	subs	r3, #48	; 0x30
 800964e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	2b09      	cmp	r3, #9
 8009654:	d80e      	bhi.n	8009674 <get_ldnumber+0x72>
 8009656:	68fa      	ldr	r2, [r7, #12]
 8009658:	697b      	ldr	r3, [r7, #20]
 800965a:	429a      	cmp	r2, r3
 800965c:	d10a      	bne.n	8009674 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	2b01      	cmp	r3, #1
 8009662:	d807      	bhi.n	8009674 <get_ldnumber+0x72>
					vol = (int)i;
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	3301      	adds	r3, #1
 800966c:	617b      	str	r3, [r7, #20]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	697a      	ldr	r2, [r7, #20]
 8009672:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	e002      	b.n	800967e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009678:	2300      	movs	r3, #0
 800967a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800967c:	693b      	ldr	r3, [r7, #16]
}
 800967e:	4618      	mov	r0, r3
 8009680:	371c      	adds	r7, #28
 8009682:	46bd      	mov	sp, r7
 8009684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009688:	4770      	bx	lr
	...

0800968c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	70da      	strb	r2, [r3, #3]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f04f 32ff 	mov.w	r2, #4294967295
 80096a2:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80096a4:	6839      	ldr	r1, [r7, #0]
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f7fe fb1a 	bl	8007ce0 <move_window>
 80096ac:	4603      	mov	r3, r0
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d001      	beq.n	80096b6 <check_fs+0x2a>
 80096b2:	2304      	movs	r3, #4
 80096b4:	e038      	b.n	8009728 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	3334      	adds	r3, #52	; 0x34
 80096ba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80096be:	4618      	mov	r0, r3
 80096c0:	f7fe f85e 	bl	8007780 <ld_word>
 80096c4:	4603      	mov	r3, r0
 80096c6:	461a      	mov	r2, r3
 80096c8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d001      	beq.n	80096d4 <check_fs+0x48>
 80096d0:	2303      	movs	r3, #3
 80096d2:	e029      	b.n	8009728 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80096da:	2be9      	cmp	r3, #233	; 0xe9
 80096dc:	d009      	beq.n	80096f2 <check_fs+0x66>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80096e4:	2beb      	cmp	r3, #235	; 0xeb
 80096e6:	d11e      	bne.n	8009726 <check_fs+0x9a>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80096ee:	2b90      	cmp	r3, #144	; 0x90
 80096f0:	d119      	bne.n	8009726 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	3334      	adds	r3, #52	; 0x34
 80096f6:	3336      	adds	r3, #54	; 0x36
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7fe f859 	bl	80077b0 <ld_dword>
 80096fe:	4603      	mov	r3, r0
 8009700:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009704:	4a0a      	ldr	r2, [pc, #40]	; (8009730 <check_fs+0xa4>)
 8009706:	4293      	cmp	r3, r2
 8009708:	d101      	bne.n	800970e <check_fs+0x82>
 800970a:	2300      	movs	r3, #0
 800970c:	e00c      	b.n	8009728 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	3334      	adds	r3, #52	; 0x34
 8009712:	3352      	adds	r3, #82	; 0x52
 8009714:	4618      	mov	r0, r3
 8009716:	f7fe f84b 	bl	80077b0 <ld_dword>
 800971a:	4602      	mov	r2, r0
 800971c:	4b05      	ldr	r3, [pc, #20]	; (8009734 <check_fs+0xa8>)
 800971e:	429a      	cmp	r2, r3
 8009720:	d101      	bne.n	8009726 <check_fs+0x9a>
 8009722:	2300      	movs	r3, #0
 8009724:	e000      	b.n	8009728 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009726:	2302      	movs	r3, #2
}
 8009728:	4618      	mov	r0, r3
 800972a:	3708      	adds	r7, #8
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}
 8009730:	00544146 	.word	0x00544146
 8009734:	33544146 	.word	0x33544146

08009738 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b096      	sub	sp, #88	; 0x58
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	4613      	mov	r3, r2
 8009744:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	2200      	movs	r2, #0
 800974a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800974c:	68f8      	ldr	r0, [r7, #12]
 800974e:	f7ff ff58 	bl	8009602 <get_ldnumber>
 8009752:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009756:	2b00      	cmp	r3, #0
 8009758:	da01      	bge.n	800975e <find_volume+0x26>
 800975a:	230b      	movs	r3, #11
 800975c:	e22e      	b.n	8009bbc <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800975e:	4aa8      	ldr	r2, [pc, #672]	; (8009a00 <find_volume+0x2c8>)
 8009760:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009766:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800976a:	2b00      	cmp	r3, #0
 800976c:	d101      	bne.n	8009772 <find_volume+0x3a>
 800976e:	230c      	movs	r3, #12
 8009770:	e224      	b.n	8009bbc <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009776:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009778:	79fb      	ldrb	r3, [r7, #7]
 800977a:	f023 0301 	bic.w	r3, r3, #1
 800977e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d01a      	beq.n	80097be <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800978a:	785b      	ldrb	r3, [r3, #1]
 800978c:	4618      	mov	r0, r3
 800978e:	f7fd ff51 	bl	8007634 <disk_status>
 8009792:	4603      	mov	r3, r0
 8009794:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009798:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800979c:	f003 0301 	and.w	r3, r3, #1
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d10c      	bne.n	80097be <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80097a4:	79fb      	ldrb	r3, [r7, #7]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d007      	beq.n	80097ba <find_volume+0x82>
 80097aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80097ae:	f003 0304 	and.w	r3, r3, #4
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d001      	beq.n	80097ba <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80097b6:	230a      	movs	r3, #10
 80097b8:	e200      	b.n	8009bbc <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 80097ba:	2300      	movs	r3, #0
 80097bc:	e1fe      	b.n	8009bbc <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80097be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097c0:	2200      	movs	r2, #0
 80097c2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80097c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097c6:	b2da      	uxtb	r2, r3
 80097c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ca:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80097cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ce:	785b      	ldrb	r3, [r3, #1]
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7fd ff49 	bl	8007668 <disk_initialize>
 80097d6:	4603      	mov	r3, r0
 80097d8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80097dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80097e0:	f003 0301 	and.w	r3, r3, #1
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d001      	beq.n	80097ec <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80097e8:	2303      	movs	r3, #3
 80097ea:	e1e7      	b.n	8009bbc <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80097ec:	79fb      	ldrb	r3, [r7, #7]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d007      	beq.n	8009802 <find_volume+0xca>
 80097f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80097f6:	f003 0304 	and.w	r3, r3, #4
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d001      	beq.n	8009802 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80097fe:	230a      	movs	r3, #10
 8009800:	e1dc      	b.n	8009bbc <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009802:	2300      	movs	r3, #0
 8009804:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009806:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009808:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800980a:	f7ff ff3f 	bl	800968c <check_fs>
 800980e:	4603      	mov	r3, r0
 8009810:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009814:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009818:	2b02      	cmp	r3, #2
 800981a:	d14b      	bne.n	80098b4 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800981c:	2300      	movs	r3, #0
 800981e:	643b      	str	r3, [r7, #64]	; 0x40
 8009820:	e01f      	b.n	8009862 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009824:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009828:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800982a:	011b      	lsls	r3, r3, #4
 800982c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009830:	4413      	add	r3, r2
 8009832:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009836:	3304      	adds	r3, #4
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d006      	beq.n	800984c <find_volume+0x114>
 800983e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009840:	3308      	adds	r3, #8
 8009842:	4618      	mov	r0, r3
 8009844:	f7fd ffb4 	bl	80077b0 <ld_dword>
 8009848:	4602      	mov	r2, r0
 800984a:	e000      	b.n	800984e <find_volume+0x116>
 800984c:	2200      	movs	r2, #0
 800984e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8009856:	440b      	add	r3, r1
 8009858:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800985c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800985e:	3301      	adds	r3, #1
 8009860:	643b      	str	r3, [r7, #64]	; 0x40
 8009862:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009864:	2b03      	cmp	r3, #3
 8009866:	d9dc      	bls.n	8009822 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009868:	2300      	movs	r3, #0
 800986a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800986c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800986e:	2b00      	cmp	r3, #0
 8009870:	d002      	beq.n	8009878 <find_volume+0x140>
 8009872:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009874:	3b01      	subs	r3, #1
 8009876:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009878:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800987a:	009b      	lsls	r3, r3, #2
 800987c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8009880:	4413      	add	r3, r2
 8009882:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009886:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009888:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800988a:	2b00      	cmp	r3, #0
 800988c:	d005      	beq.n	800989a <find_volume+0x162>
 800988e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009890:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009892:	f7ff fefb 	bl	800968c <check_fs>
 8009896:	4603      	mov	r3, r0
 8009898:	e000      	b.n	800989c <find_volume+0x164>
 800989a:	2303      	movs	r3, #3
 800989c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80098a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d905      	bls.n	80098b4 <find_volume+0x17c>
 80098a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098aa:	3301      	adds	r3, #1
 80098ac:	643b      	str	r3, [r7, #64]	; 0x40
 80098ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098b0:	2b03      	cmp	r3, #3
 80098b2:	d9e1      	bls.n	8009878 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80098b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80098b8:	2b04      	cmp	r3, #4
 80098ba:	d101      	bne.n	80098c0 <find_volume+0x188>
 80098bc:	2301      	movs	r3, #1
 80098be:	e17d      	b.n	8009bbc <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80098c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d901      	bls.n	80098cc <find_volume+0x194>
 80098c8:	230d      	movs	r3, #13
 80098ca:	e177      	b.n	8009bbc <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80098cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ce:	3334      	adds	r3, #52	; 0x34
 80098d0:	330b      	adds	r3, #11
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7fd ff54 	bl	8007780 <ld_word>
 80098d8:	4603      	mov	r3, r0
 80098da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098de:	d001      	beq.n	80098e4 <find_volume+0x1ac>
 80098e0:	230d      	movs	r3, #13
 80098e2:	e16b      	b.n	8009bbc <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80098e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098e6:	3334      	adds	r3, #52	; 0x34
 80098e8:	3316      	adds	r3, #22
 80098ea:	4618      	mov	r0, r3
 80098ec:	f7fd ff48 	bl	8007780 <ld_word>
 80098f0:	4603      	mov	r3, r0
 80098f2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80098f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d106      	bne.n	8009908 <find_volume+0x1d0>
 80098fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098fc:	3334      	adds	r3, #52	; 0x34
 80098fe:	3324      	adds	r3, #36	; 0x24
 8009900:	4618      	mov	r0, r3
 8009902:	f7fd ff55 	bl	80077b0 <ld_dword>
 8009906:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800990a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800990c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800990e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009910:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8009914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009916:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800991a:	789b      	ldrb	r3, [r3, #2]
 800991c:	2b01      	cmp	r3, #1
 800991e:	d005      	beq.n	800992c <find_volume+0x1f4>
 8009920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009922:	789b      	ldrb	r3, [r3, #2]
 8009924:	2b02      	cmp	r3, #2
 8009926:	d001      	beq.n	800992c <find_volume+0x1f4>
 8009928:	230d      	movs	r3, #13
 800992a:	e147      	b.n	8009bbc <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800992c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800992e:	789b      	ldrb	r3, [r3, #2]
 8009930:	461a      	mov	r2, r3
 8009932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009934:	fb02 f303 	mul.w	r3, r2, r3
 8009938:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800993a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800993c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009940:	b29a      	uxth	r2, r3
 8009942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009944:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009948:	895b      	ldrh	r3, [r3, #10]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d008      	beq.n	8009960 <find_volume+0x228>
 800994e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009950:	895b      	ldrh	r3, [r3, #10]
 8009952:	461a      	mov	r2, r3
 8009954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009956:	895b      	ldrh	r3, [r3, #10]
 8009958:	3b01      	subs	r3, #1
 800995a:	4013      	ands	r3, r2
 800995c:	2b00      	cmp	r3, #0
 800995e:	d001      	beq.n	8009964 <find_volume+0x22c>
 8009960:	230d      	movs	r3, #13
 8009962:	e12b      	b.n	8009bbc <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009966:	3334      	adds	r3, #52	; 0x34
 8009968:	3311      	adds	r3, #17
 800996a:	4618      	mov	r0, r3
 800996c:	f7fd ff08 	bl	8007780 <ld_word>
 8009970:	4603      	mov	r3, r0
 8009972:	461a      	mov	r2, r3
 8009974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009976:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800997a:	891b      	ldrh	r3, [r3, #8]
 800997c:	f003 030f 	and.w	r3, r3, #15
 8009980:	b29b      	uxth	r3, r3
 8009982:	2b00      	cmp	r3, #0
 8009984:	d001      	beq.n	800998a <find_volume+0x252>
 8009986:	230d      	movs	r3, #13
 8009988:	e118      	b.n	8009bbc <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800998a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800998c:	3334      	adds	r3, #52	; 0x34
 800998e:	3313      	adds	r3, #19
 8009990:	4618      	mov	r0, r3
 8009992:	f7fd fef5 	bl	8007780 <ld_word>
 8009996:	4603      	mov	r3, r0
 8009998:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800999a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800999c:	2b00      	cmp	r3, #0
 800999e:	d106      	bne.n	80099ae <find_volume+0x276>
 80099a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099a2:	3334      	adds	r3, #52	; 0x34
 80099a4:	3320      	adds	r3, #32
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7fd ff02 	bl	80077b0 <ld_dword>
 80099ac:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80099ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099b0:	3334      	adds	r3, #52	; 0x34
 80099b2:	330e      	adds	r3, #14
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7fd fee3 	bl	8007780 <ld_word>
 80099ba:	4603      	mov	r3, r0
 80099bc:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80099be:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d101      	bne.n	80099c8 <find_volume+0x290>
 80099c4:	230d      	movs	r3, #13
 80099c6:	e0f9      	b.n	8009bbc <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80099c8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80099ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099cc:	4413      	add	r3, r2
 80099ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80099d0:	8912      	ldrh	r2, [r2, #8]
 80099d2:	0912      	lsrs	r2, r2, #4
 80099d4:	b292      	uxth	r2, r2
 80099d6:	4413      	add	r3, r2
 80099d8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80099da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80099dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099de:	429a      	cmp	r2, r3
 80099e0:	d201      	bcs.n	80099e6 <find_volume+0x2ae>
 80099e2:	230d      	movs	r3, #13
 80099e4:	e0ea      	b.n	8009bbc <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80099e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80099e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ea:	1ad3      	subs	r3, r2, r3
 80099ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80099ee:	8952      	ldrh	r2, [r2, #10]
 80099f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80099f4:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80099f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d103      	bne.n	8009a04 <find_volume+0x2cc>
 80099fc:	230d      	movs	r3, #13
 80099fe:	e0dd      	b.n	8009bbc <find_volume+0x484>
 8009a00:	2000a4dc 	.word	0x2000a4dc
		fmt = FS_FAT32;
 8009a04:	2303      	movs	r3, #3
 8009a06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a0c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d802      	bhi.n	8009a1a <find_volume+0x2e2>
 8009a14:	2302      	movs	r3, #2
 8009a16:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a1c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d802      	bhi.n	8009a2a <find_volume+0x2f2>
 8009a24:	2301      	movs	r3, #1
 8009a26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2c:	1c9a      	adds	r2, r3, #2
 8009a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a30:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8009a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a34:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009a36:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009a38:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009a3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a3c:	441a      	add	r2, r3
 8009a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a40:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8009a42:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a46:	441a      	add	r2, r3
 8009a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a4a:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8009a4c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a50:	2b03      	cmp	r3, #3
 8009a52:	d11e      	bne.n	8009a92 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a56:	3334      	adds	r3, #52	; 0x34
 8009a58:	332a      	adds	r3, #42	; 0x2a
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7fd fe90 	bl	8007780 <ld_word>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d001      	beq.n	8009a6a <find_volume+0x332>
 8009a66:	230d      	movs	r3, #13
 8009a68:	e0a8      	b.n	8009bbc <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a6c:	891b      	ldrh	r3, [r3, #8]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d001      	beq.n	8009a76 <find_volume+0x33e>
 8009a72:	230d      	movs	r3, #13
 8009a74:	e0a2      	b.n	8009bbc <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a78:	3334      	adds	r3, #52	; 0x34
 8009a7a:	332c      	adds	r3, #44	; 0x2c
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f7fd fe97 	bl	80077b0 <ld_dword>
 8009a82:	4602      	mov	r2, r0
 8009a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a86:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a8a:	699b      	ldr	r3, [r3, #24]
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	647b      	str	r3, [r7, #68]	; 0x44
 8009a90:	e01f      	b.n	8009ad2 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a94:	891b      	ldrh	r3, [r3, #8]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d101      	bne.n	8009a9e <find_volume+0x366>
 8009a9a:	230d      	movs	r3, #13
 8009a9c:	e08e      	b.n	8009bbc <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aa0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009aa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009aa4:	441a      	add	r2, r3
 8009aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aa8:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009aaa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	d103      	bne.n	8009aba <find_volume+0x382>
 8009ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ab4:	699b      	ldr	r3, [r3, #24]
 8009ab6:	005b      	lsls	r3, r3, #1
 8009ab8:	e00a      	b.n	8009ad0 <find_volume+0x398>
 8009aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009abc:	699a      	ldr	r2, [r3, #24]
 8009abe:	4613      	mov	r3, r2
 8009ac0:	005b      	lsls	r3, r3, #1
 8009ac2:	4413      	add	r3, r2
 8009ac4:	085a      	lsrs	r2, r3, #1
 8009ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ac8:	699b      	ldr	r3, [r3, #24]
 8009aca:	f003 0301 	and.w	r3, r3, #1
 8009ace:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009ad0:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad4:	69da      	ldr	r2, [r3, #28]
 8009ad6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ad8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009adc:	0a5b      	lsrs	r3, r3, #9
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d201      	bcs.n	8009ae6 <find_volume+0x3ae>
 8009ae2:	230d      	movs	r3, #13
 8009ae4:	e06a      	b.n	8009bbc <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8009aec:	615a      	str	r2, [r3, #20]
 8009aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af0:	695a      	ldr	r2, [r3, #20]
 8009af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8009af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af8:	2280      	movs	r2, #128	; 0x80
 8009afa:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009afc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009b00:	2b03      	cmp	r3, #3
 8009b02:	d149      	bne.n	8009b98 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b06:	3334      	adds	r3, #52	; 0x34
 8009b08:	3330      	adds	r3, #48	; 0x30
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f7fd fe38 	bl	8007780 <ld_word>
 8009b10:	4603      	mov	r3, r0
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d140      	bne.n	8009b98 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009b16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b18:	3301      	adds	r3, #1
 8009b1a:	4619      	mov	r1, r3
 8009b1c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009b1e:	f7fe f8df 	bl	8007ce0 <move_window>
 8009b22:	4603      	mov	r3, r0
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d137      	bne.n	8009b98 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8009b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b30:	3334      	adds	r3, #52	; 0x34
 8009b32:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009b36:	4618      	mov	r0, r3
 8009b38:	f7fd fe22 	bl	8007780 <ld_word>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	461a      	mov	r2, r3
 8009b40:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d127      	bne.n	8009b98 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b4a:	3334      	adds	r3, #52	; 0x34
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	f7fd fe2f 	bl	80077b0 <ld_dword>
 8009b52:	4602      	mov	r2, r0
 8009b54:	4b1b      	ldr	r3, [pc, #108]	; (8009bc4 <find_volume+0x48c>)
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d11e      	bne.n	8009b98 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b5c:	3334      	adds	r3, #52	; 0x34
 8009b5e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009b62:	4618      	mov	r0, r3
 8009b64:	f7fd fe24 	bl	80077b0 <ld_dword>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	4b17      	ldr	r3, [pc, #92]	; (8009bc8 <find_volume+0x490>)
 8009b6c:	429a      	cmp	r2, r3
 8009b6e:	d113      	bne.n	8009b98 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b72:	3334      	adds	r3, #52	; 0x34
 8009b74:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f7fd fe19 	bl	80077b0 <ld_dword>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b82:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b86:	3334      	adds	r3, #52	; 0x34
 8009b88:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f7fd fe0f 	bl	80077b0 <ld_dword>
 8009b92:	4602      	mov	r2, r0
 8009b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b96:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b9a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009b9e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009ba0:	4b0a      	ldr	r3, [pc, #40]	; (8009bcc <find_volume+0x494>)
 8009ba2:	881b      	ldrh	r3, [r3, #0]
 8009ba4:	3301      	adds	r3, #1
 8009ba6:	b29a      	uxth	r2, r3
 8009ba8:	4b08      	ldr	r3, [pc, #32]	; (8009bcc <find_volume+0x494>)
 8009baa:	801a      	strh	r2, [r3, #0]
 8009bac:	4b07      	ldr	r3, [pc, #28]	; (8009bcc <find_volume+0x494>)
 8009bae:	881a      	ldrh	r2, [r3, #0]
 8009bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bb2:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009bb4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009bb6:	f7fe f82b 	bl	8007c10 <clear_lock>
#endif
	return FR_OK;
 8009bba:	2300      	movs	r3, #0
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3758      	adds	r7, #88	; 0x58
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}
 8009bc4:	41615252 	.word	0x41615252
 8009bc8:	61417272 	.word	0x61417272
 8009bcc:	2000a4e4 	.word	0x2000a4e4

08009bd0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009bda:	2309      	movs	r3, #9
 8009bdc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d01c      	beq.n	8009c1e <validate+0x4e>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d018      	beq.n	8009c1e <validate+0x4e>
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d013      	beq.n	8009c1e <validate+0x4e>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	889a      	ldrh	r2, [r3, #4]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	88db      	ldrh	r3, [r3, #6]
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d10c      	bne.n	8009c1e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	785b      	ldrb	r3, [r3, #1]
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f7fd fd12 	bl	8007634 <disk_status>
 8009c10:	4603      	mov	r3, r0
 8009c12:	f003 0301 	and.w	r3, r3, #1
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d101      	bne.n	8009c1e <validate+0x4e>
			res = FR_OK;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009c1e:	7bfb      	ldrb	r3, [r7, #15]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d102      	bne.n	8009c2a <validate+0x5a>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	e000      	b.n	8009c2c <validate+0x5c>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	683a      	ldr	r2, [r7, #0]
 8009c2e:	6013      	str	r3, [r2, #0]
	return res;
 8009c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
	...

08009c3c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b088      	sub	sp, #32
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	60f8      	str	r0, [r7, #12]
 8009c44:	60b9      	str	r1, [r7, #8]
 8009c46:	4613      	mov	r3, r2
 8009c48:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009c4e:	f107 0310 	add.w	r3, r7, #16
 8009c52:	4618      	mov	r0, r3
 8009c54:	f7ff fcd5 	bl	8009602 <get_ldnumber>
 8009c58:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009c5a:	69fb      	ldr	r3, [r7, #28]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	da01      	bge.n	8009c64 <f_mount+0x28>
 8009c60:	230b      	movs	r3, #11
 8009c62:	e02b      	b.n	8009cbc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009c64:	4a17      	ldr	r2, [pc, #92]	; (8009cc4 <f_mount+0x88>)
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009c6c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009c6e:	69bb      	ldr	r3, [r7, #24]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d005      	beq.n	8009c80 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009c74:	69b8      	ldr	r0, [r7, #24]
 8009c76:	f7fd ffcb 	bl	8007c10 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d002      	beq.n	8009c8c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	490d      	ldr	r1, [pc, #52]	; (8009cc4 <f_mount+0x88>)
 8009c90:	69fb      	ldr	r3, [r7, #28]
 8009c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d002      	beq.n	8009ca2 <f_mount+0x66>
 8009c9c:	79fb      	ldrb	r3, [r7, #7]
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	d001      	beq.n	8009ca6 <f_mount+0x6a>
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	e00a      	b.n	8009cbc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009ca6:	f107 010c 	add.w	r1, r7, #12
 8009caa:	f107 0308 	add.w	r3, r7, #8
 8009cae:	2200      	movs	r2, #0
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f7ff fd41 	bl	8009738 <find_volume>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3720      	adds	r7, #32
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}
 8009cc4:	2000a4dc 	.word	0x2000a4dc

08009cc8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b09a      	sub	sp, #104	; 0x68
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d101      	bne.n	8009ce0 <f_open+0x18>
 8009cdc:	2309      	movs	r3, #9
 8009cde:	e1bd      	b.n	800a05c <f_open+0x394>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009ce0:	79fb      	ldrb	r3, [r7, #7]
 8009ce2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009ce6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009ce8:	79fa      	ldrb	r2, [r7, #7]
 8009cea:	f107 0110 	add.w	r1, r7, #16
 8009cee:	f107 0308 	add.w	r3, r7, #8
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7ff fd20 	bl	8009738 <find_volume>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8009cfe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	f040 81a1 	bne.w	800a04a <f_open+0x382>
		dj.obj.fs = fs;
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 8009d0c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8009d10:	f001 fbab 	bl	800b46a <ff_memalloc>
 8009d14:	65b8      	str	r0, [r7, #88]	; 0x58
 8009d16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d101      	bne.n	8009d20 <f_open+0x58>
 8009d1c:	2311      	movs	r3, #17
 8009d1e:	e19d      	b.n	800a05c <f_open+0x394>
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d24:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8009d26:	68ba      	ldr	r2, [r7, #8]
 8009d28:	f107 0314 	add.w	r3, r7, #20
 8009d2c:	4611      	mov	r1, r2
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f7ff fbf6 	bl	8009520 <follow_path>
 8009d34:	4603      	mov	r3, r0
 8009d36:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009d3a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d11a      	bne.n	8009d78 <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009d42:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009d46:	b25b      	sxtb	r3, r3
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	da03      	bge.n	8009d54 <f_open+0x8c>
				res = FR_INVALID_NAME;
 8009d4c:	2306      	movs	r3, #6
 8009d4e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009d52:	e011      	b.n	8009d78 <f_open+0xb0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009d54:	79fb      	ldrb	r3, [r7, #7]
 8009d56:	f023 0301 	bic.w	r3, r3, #1
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	bf14      	ite	ne
 8009d5e:	2301      	movne	r3, #1
 8009d60:	2300      	moveq	r3, #0
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	461a      	mov	r2, r3
 8009d66:	f107 0314 	add.w	r3, r7, #20
 8009d6a:	4611      	mov	r1, r2
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	f7fd fe07 	bl	8007980 <chk_lock>
 8009d72:	4603      	mov	r3, r0
 8009d74:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009d78:	79fb      	ldrb	r3, [r7, #7]
 8009d7a:	f003 031c 	and.w	r3, r3, #28
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d07f      	beq.n	8009e82 <f_open+0x1ba>
			if (res != FR_OK) {					/* No file, create new */
 8009d82:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d017      	beq.n	8009dba <f_open+0xf2>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009d8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009d8e:	2b04      	cmp	r3, #4
 8009d90:	d10e      	bne.n	8009db0 <f_open+0xe8>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009d92:	f7fd fe51 	bl	8007a38 <enq_lock>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d006      	beq.n	8009daa <f_open+0xe2>
 8009d9c:	f107 0314 	add.w	r3, r7, #20
 8009da0:	4618      	mov	r0, r3
 8009da2:	f7ff f82f 	bl	8008e04 <dir_register>
 8009da6:	4603      	mov	r3, r0
 8009da8:	e000      	b.n	8009dac <f_open+0xe4>
 8009daa:	2312      	movs	r3, #18
 8009dac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009db0:	79fb      	ldrb	r3, [r7, #7]
 8009db2:	f043 0308 	orr.w	r3, r3, #8
 8009db6:	71fb      	strb	r3, [r7, #7]
 8009db8:	e010      	b.n	8009ddc <f_open+0x114>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009dba:	7ebb      	ldrb	r3, [r7, #26]
 8009dbc:	f003 0311 	and.w	r3, r3, #17
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d003      	beq.n	8009dcc <f_open+0x104>
					res = FR_DENIED;
 8009dc4:	2307      	movs	r3, #7
 8009dc6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009dca:	e007      	b.n	8009ddc <f_open+0x114>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009dcc:	79fb      	ldrb	r3, [r7, #7]
 8009dce:	f003 0304 	and.w	r3, r3, #4
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d002      	beq.n	8009ddc <f_open+0x114>
 8009dd6:	2308      	movs	r3, #8
 8009dd8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009ddc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d168      	bne.n	8009eb6 <f_open+0x1ee>
 8009de4:	79fb      	ldrb	r3, [r7, #7]
 8009de6:	f003 0308 	and.w	r3, r3, #8
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d063      	beq.n	8009eb6 <f_open+0x1ee>
				dw = GET_FATTIME();
 8009dee:	f7fd fcbf 	bl	8007770 <get_fattime>
 8009df2:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009df6:	330e      	adds	r3, #14
 8009df8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f7fd fd16 	bl	800782c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e02:	3316      	adds	r3, #22
 8009e04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e06:	4618      	mov	r0, r3
 8009e08:	f7fd fd10 	bl	800782c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e0e:	330b      	adds	r3, #11
 8009e10:	2220      	movs	r2, #32
 8009e12:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e18:	4611      	mov	r1, r2
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f7fe fc5f 	bl	80086de <ld_clust>
 8009e20:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009e26:	2200      	movs	r2, #0
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f7fe fc77 	bl	800871c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e30:	331c      	adds	r3, #28
 8009e32:	2100      	movs	r1, #0
 8009e34:	4618      	mov	r0, r3
 8009e36:	f7fd fcf9 	bl	800782c <st_dword>
					fs->wflag = 1;
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009e40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d037      	beq.n	8009eb6 <f_open+0x1ee>
						dw = fs->winsect;
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e4a:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 8009e4c:	f107 0314 	add.w	r3, r7, #20
 8009e50:	2200      	movs	r2, #0
 8009e52:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009e54:	4618      	mov	r0, r3
 8009e56:	f7fe f98a 	bl	800816e <remove_chain>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8009e60:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d126      	bne.n	8009eb6 <f_open+0x1ee>
							res = move_window(fs, dw);
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f7fd ff37 	bl	8007ce0 <move_window>
 8009e72:	4603      	mov	r3, r0
 8009e74:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009e7c:	3a01      	subs	r2, #1
 8009e7e:	611a      	str	r2, [r3, #16]
 8009e80:	e019      	b.n	8009eb6 <f_open+0x1ee>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009e82:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d115      	bne.n	8009eb6 <f_open+0x1ee>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009e8a:	7ebb      	ldrb	r3, [r7, #26]
 8009e8c:	f003 0310 	and.w	r3, r3, #16
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d003      	beq.n	8009e9c <f_open+0x1d4>
					res = FR_NO_FILE;
 8009e94:	2304      	movs	r3, #4
 8009e96:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009e9a:	e00c      	b.n	8009eb6 <f_open+0x1ee>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009e9c:	79fb      	ldrb	r3, [r7, #7]
 8009e9e:	f003 0302 	and.w	r3, r3, #2
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d007      	beq.n	8009eb6 <f_open+0x1ee>
 8009ea6:	7ebb      	ldrb	r3, [r7, #26]
 8009ea8:	f003 0301 	and.w	r3, r3, #1
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d002      	beq.n	8009eb6 <f_open+0x1ee>
						res = FR_DENIED;
 8009eb0:	2307      	movs	r3, #7
 8009eb2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8009eb6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d128      	bne.n	8009f10 <f_open+0x248>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009ebe:	79fb      	ldrb	r3, [r7, #7]
 8009ec0:	f003 0308 	and.w	r3, r3, #8
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d003      	beq.n	8009ed0 <f_open+0x208>
				mode |= FA_MODIFIED;
 8009ec8:	79fb      	ldrb	r3, [r7, #7]
 8009eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ece:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009ed8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009ede:	79fb      	ldrb	r3, [r7, #7]
 8009ee0:	f023 0301 	bic.w	r3, r3, #1
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	bf14      	ite	ne
 8009ee8:	2301      	movne	r3, #1
 8009eea:	2300      	moveq	r3, #0
 8009eec:	b2db      	uxtb	r3, r3
 8009eee:	461a      	mov	r2, r3
 8009ef0:	f107 0314 	add.w	r3, r7, #20
 8009ef4:	4611      	mov	r1, r2
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f7fd fdc0 	bl	8007a7c <inc_lock>
 8009efc:	4602      	mov	r2, r0
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	691b      	ldr	r3, [r3, #16]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d102      	bne.n	8009f10 <f_open+0x248>
 8009f0a:	2302      	movs	r3, #2
 8009f0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009f10:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	f040 8095 	bne.w	800a044 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f1e:	4611      	mov	r1, r2
 8009f20:	4618      	mov	r0, r3
 8009f22:	f7fe fbdc 	bl	80086de <ld_clust>
 8009f26:	4602      	mov	r2, r0
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f2e:	331c      	adds	r3, #28
 8009f30:	4618      	mov	r0, r3
 8009f32:	f7fd fc3d 	bl	80077b0 <ld_dword>
 8009f36:	4602      	mov	r2, r0
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009f42:	693a      	ldr	r2, [r7, #16]
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	88da      	ldrh	r2, [r3, #6]
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	79fa      	ldrb	r2, [r7, #7]
 8009f54:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	2200      	movs	r2, #0
 8009f66:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	3330      	adds	r3, #48	; 0x30
 8009f6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009f70:	2100      	movs	r1, #0
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7fd fca7 	bl	80078c6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009f78:	79fb      	ldrb	r3, [r7, #7]
 8009f7a:	f003 0320 	and.w	r3, r3, #32
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d060      	beq.n	800a044 <f_open+0x37c>
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	68db      	ldr	r3, [r3, #12]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d05c      	beq.n	800a044 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	68da      	ldr	r2, [r3, #12]
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	895b      	ldrh	r3, [r3, #10]
 8009f96:	025b      	lsls	r3, r3, #9
 8009f98:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	68db      	ldr	r3, [r3, #12]
 8009fa4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009fa6:	e016      	b.n	8009fd6 <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7fd ff52 	bl	8007e56 <get_fat>
 8009fb2:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009fb4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d802      	bhi.n	8009fc0 <f_open+0x2f8>
 8009fba:	2302      	movs	r3, #2
 8009fbc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009fc0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc6:	d102      	bne.n	8009fce <f_open+0x306>
 8009fc8:	2301      	movs	r3, #1
 8009fca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009fce:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009fd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009fd2:	1ad3      	subs	r3, r2, r3
 8009fd4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009fd6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d103      	bne.n	8009fe6 <f_open+0x31e>
 8009fde:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009fe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d8e0      	bhi.n	8009fa8 <f_open+0x2e0>
				}
				fp->clust = clst;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009fea:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009fec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d127      	bne.n	800a044 <f_open+0x37c>
 8009ff4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d022      	beq.n	800a044 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a002:	4618      	mov	r0, r3
 800a004:	f7fd ff08 	bl	8007e18 <clust2sect>
 800a008:	64b8      	str	r0, [r7, #72]	; 0x48
 800a00a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d103      	bne.n	800a018 <f_open+0x350>
						res = FR_INT_ERR;
 800a010:	2302      	movs	r3, #2
 800a012:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a016:	e015      	b.n	800a044 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a018:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a01a:	0a5a      	lsrs	r2, r3, #9
 800a01c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a01e:	441a      	add	r2, r3
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	7858      	ldrb	r0, [r3, #1]
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6a1a      	ldr	r2, [r3, #32]
 800a032:	2301      	movs	r3, #1
 800a034:	f7fd fb3e 	bl	80076b4 <disk_read>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d002      	beq.n	800a044 <f_open+0x37c>
 800a03e:	2301      	movs	r3, #1
 800a040:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800a044:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a046:	f001 fa1c 	bl	800b482 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a04a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d002      	beq.n	800a058 <f_open+0x390>
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2200      	movs	r2, #0
 800a056:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a058:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3768      	adds	r7, #104	; 0x68
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b08e      	sub	sp, #56	; 0x38
 800a068:	af00      	add	r7, sp, #0
 800a06a:	60f8      	str	r0, [r7, #12]
 800a06c:	60b9      	str	r1, [r7, #8]
 800a06e:	607a      	str	r2, [r7, #4]
 800a070:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	2200      	movs	r2, #0
 800a07a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	f107 0214 	add.w	r2, r7, #20
 800a082:	4611      	mov	r1, r2
 800a084:	4618      	mov	r0, r3
 800a086:	f7ff fda3 	bl	8009bd0 <validate>
 800a08a:	4603      	mov	r3, r0
 800a08c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a090:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a094:	2b00      	cmp	r3, #0
 800a096:	d107      	bne.n	800a0a8 <f_read+0x44>
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	7d5b      	ldrb	r3, [r3, #21]
 800a09c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800a0a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d002      	beq.n	800a0ae <f_read+0x4a>
 800a0a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a0ac:	e115      	b.n	800a2da <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	7d1b      	ldrb	r3, [r3, #20]
 800a0b2:	f003 0301 	and.w	r3, r3, #1
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d101      	bne.n	800a0be <f_read+0x5a>
 800a0ba:	2307      	movs	r3, #7
 800a0bc:	e10d      	b.n	800a2da <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	68da      	ldr	r2, [r3, #12]
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	699b      	ldr	r3, [r3, #24]
 800a0c6:	1ad3      	subs	r3, r2, r3
 800a0c8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800a0ca:	687a      	ldr	r2, [r7, #4]
 800a0cc:	6a3b      	ldr	r3, [r7, #32]
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	f240 80fe 	bls.w	800a2d0 <f_read+0x26c>
 800a0d4:	6a3b      	ldr	r3, [r7, #32]
 800a0d6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800a0d8:	e0fa      	b.n	800a2d0 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	699b      	ldr	r3, [r3, #24]
 800a0de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	f040 80c6 	bne.w	800a274 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	699b      	ldr	r3, [r3, #24]
 800a0ec:	0a5b      	lsrs	r3, r3, #9
 800a0ee:	697a      	ldr	r2, [r7, #20]
 800a0f0:	8952      	ldrh	r2, [r2, #10]
 800a0f2:	3a01      	subs	r2, #1
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d12f      	bne.n	800a15e <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	699b      	ldr	r3, [r3, #24]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d103      	bne.n	800a10e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	689b      	ldr	r3, [r3, #8]
 800a10a:	633b      	str	r3, [r7, #48]	; 0x30
 800a10c:	e013      	b.n	800a136 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a112:	2b00      	cmp	r3, #0
 800a114:	d007      	beq.n	800a126 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	4619      	mov	r1, r3
 800a11c:	68f8      	ldr	r0, [r7, #12]
 800a11e:	f7fe f923 	bl	8008368 <clmt_clust>
 800a122:	6338      	str	r0, [r7, #48]	; 0x30
 800a124:	e007      	b.n	800a136 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800a126:	68fa      	ldr	r2, [r7, #12]
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	69db      	ldr	r3, [r3, #28]
 800a12c:	4619      	mov	r1, r3
 800a12e:	4610      	mov	r0, r2
 800a130:	f7fd fe91 	bl	8007e56 <get_fat>
 800a134:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800a136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a138:	2b01      	cmp	r3, #1
 800a13a:	d804      	bhi.n	800a146 <f_read+0xe2>
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2202      	movs	r2, #2
 800a140:	755a      	strb	r2, [r3, #21]
 800a142:	2302      	movs	r3, #2
 800a144:	e0c9      	b.n	800a2da <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a14c:	d104      	bne.n	800a158 <f_read+0xf4>
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	2201      	movs	r2, #1
 800a152:	755a      	strb	r2, [r3, #21]
 800a154:	2301      	movs	r3, #1
 800a156:	e0c0      	b.n	800a2da <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a15c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a15e:	697a      	ldr	r2, [r7, #20]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	69db      	ldr	r3, [r3, #28]
 800a164:	4619      	mov	r1, r3
 800a166:	4610      	mov	r0, r2
 800a168:	f7fd fe56 	bl	8007e18 <clust2sect>
 800a16c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d104      	bne.n	800a17e <f_read+0x11a>
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2202      	movs	r2, #2
 800a178:	755a      	strb	r2, [r3, #21]
 800a17a:	2302      	movs	r3, #2
 800a17c:	e0ad      	b.n	800a2da <f_read+0x276>
			sect += csect;
 800a17e:	69ba      	ldr	r2, [r7, #24]
 800a180:	69fb      	ldr	r3, [r7, #28]
 800a182:	4413      	add	r3, r2
 800a184:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	0a5b      	lsrs	r3, r3, #9
 800a18a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800a18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d039      	beq.n	800a206 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a192:	69fa      	ldr	r2, [r7, #28]
 800a194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a196:	4413      	add	r3, r2
 800a198:	697a      	ldr	r2, [r7, #20]
 800a19a:	8952      	ldrh	r2, [r2, #10]
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d905      	bls.n	800a1ac <f_read+0x148>
					cc = fs->csize - csect;
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	895b      	ldrh	r3, [r3, #10]
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	69fb      	ldr	r3, [r7, #28]
 800a1a8:	1ad3      	subs	r3, r2, r3
 800a1aa:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	7858      	ldrb	r0, [r3, #1]
 800a1b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1b2:	69ba      	ldr	r2, [r7, #24]
 800a1b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a1b6:	f7fd fa7d 	bl	80076b4 <disk_read>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d004      	beq.n	800a1ca <f_read+0x166>
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	755a      	strb	r2, [r3, #21]
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	e087      	b.n	800a2da <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	7d1b      	ldrb	r3, [r3, #20]
 800a1ce:	b25b      	sxtb	r3, r3
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	da14      	bge.n	800a1fe <f_read+0x19a>
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	6a1a      	ldr	r2, [r3, #32]
 800a1d8:	69bb      	ldr	r3, [r7, #24]
 800a1da:	1ad3      	subs	r3, r2, r3
 800a1dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d90d      	bls.n	800a1fe <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	6a1a      	ldr	r2, [r3, #32]
 800a1e6:	69bb      	ldr	r3, [r7, #24]
 800a1e8:	1ad3      	subs	r3, r2, r3
 800a1ea:	025b      	lsls	r3, r3, #9
 800a1ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1ee:	18d0      	adds	r0, r2, r3
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	3330      	adds	r3, #48	; 0x30
 800a1f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a1f8:	4619      	mov	r1, r3
 800a1fa:	f7fd fb43 	bl	8007884 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800a1fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a200:	025b      	lsls	r3, r3, #9
 800a202:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800a204:	e050      	b.n	800a2a8 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	6a1b      	ldr	r3, [r3, #32]
 800a20a:	69ba      	ldr	r2, [r7, #24]
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d02e      	beq.n	800a26e <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	7d1b      	ldrb	r3, [r3, #20]
 800a214:	b25b      	sxtb	r3, r3
 800a216:	2b00      	cmp	r3, #0
 800a218:	da18      	bge.n	800a24c <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	7858      	ldrb	r0, [r3, #1]
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	6a1a      	ldr	r2, [r3, #32]
 800a228:	2301      	movs	r3, #1
 800a22a:	f7fd fa63 	bl	80076f4 <disk_write>
 800a22e:	4603      	mov	r3, r0
 800a230:	2b00      	cmp	r3, #0
 800a232:	d004      	beq.n	800a23e <f_read+0x1da>
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2201      	movs	r2, #1
 800a238:	755a      	strb	r2, [r3, #21]
 800a23a:	2301      	movs	r3, #1
 800a23c:	e04d      	b.n	800a2da <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	7d1b      	ldrb	r3, [r3, #20]
 800a242:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a246:	b2da      	uxtb	r2, r3
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	7858      	ldrb	r0, [r3, #1]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a256:	2301      	movs	r3, #1
 800a258:	69ba      	ldr	r2, [r7, #24]
 800a25a:	f7fd fa2b 	bl	80076b4 <disk_read>
 800a25e:	4603      	mov	r3, r0
 800a260:	2b00      	cmp	r3, #0
 800a262:	d004      	beq.n	800a26e <f_read+0x20a>
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	2201      	movs	r2, #1
 800a268:	755a      	strb	r2, [r3, #21]
 800a26a:	2301      	movs	r3, #1
 800a26c:	e035      	b.n	800a2da <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	69ba      	ldr	r2, [r7, #24]
 800a272:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	699b      	ldr	r3, [r3, #24]
 800a278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a27c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a280:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800a282:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	429a      	cmp	r2, r3
 800a288:	d901      	bls.n	800a28e <f_read+0x22a>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	699b      	ldr	r3, [r3, #24]
 800a298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a29c:	4413      	add	r3, r2
 800a29e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a2a4:	f7fd faee 	bl	8007884 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800a2a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2ac:	4413      	add	r3, r2
 800a2ae:	627b      	str	r3, [r7, #36]	; 0x24
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	699a      	ldr	r2, [r3, #24]
 800a2b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2b6:	441a      	add	r2, r3
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	619a      	str	r2, [r3, #24]
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	681a      	ldr	r2, [r3, #0]
 800a2c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c2:	441a      	add	r2, r3
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	601a      	str	r2, [r3, #0]
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2cc:	1ad3      	subs	r3, r2, r3
 800a2ce:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	f47f af01 	bne.w	800a0da <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800a2d8:	2300      	movs	r3, #0
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	3738      	adds	r7, #56	; 0x38
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b08c      	sub	sp, #48	; 0x30
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	60f8      	str	r0, [r7, #12]
 800a2ea:	60b9      	str	r1, [r7, #8]
 800a2ec:	607a      	str	r2, [r7, #4]
 800a2ee:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f107 0210 	add.w	r2, r7, #16
 800a300:	4611      	mov	r1, r2
 800a302:	4618      	mov	r0, r3
 800a304:	f7ff fc64 	bl	8009bd0 <validate>
 800a308:	4603      	mov	r3, r0
 800a30a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a30e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a312:	2b00      	cmp	r3, #0
 800a314:	d107      	bne.n	800a326 <f_write+0x44>
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	7d5b      	ldrb	r3, [r3, #21]
 800a31a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a31e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a322:	2b00      	cmp	r3, #0
 800a324:	d002      	beq.n	800a32c <f_write+0x4a>
 800a326:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a32a:	e14b      	b.n	800a5c4 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	7d1b      	ldrb	r3, [r3, #20]
 800a330:	f003 0302 	and.w	r3, r3, #2
 800a334:	2b00      	cmp	r3, #0
 800a336:	d101      	bne.n	800a33c <f_write+0x5a>
 800a338:	2307      	movs	r3, #7
 800a33a:	e143      	b.n	800a5c4 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	699a      	ldr	r2, [r3, #24]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	441a      	add	r2, r3
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	699b      	ldr	r3, [r3, #24]
 800a348:	429a      	cmp	r2, r3
 800a34a:	f080 812d 	bcs.w	800a5a8 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	699b      	ldr	r3, [r3, #24]
 800a352:	43db      	mvns	r3, r3
 800a354:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a356:	e127      	b.n	800a5a8 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	699b      	ldr	r3, [r3, #24]
 800a35c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a360:	2b00      	cmp	r3, #0
 800a362:	f040 80e3 	bne.w	800a52c <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	699b      	ldr	r3, [r3, #24]
 800a36a:	0a5b      	lsrs	r3, r3, #9
 800a36c:	693a      	ldr	r2, [r7, #16]
 800a36e:	8952      	ldrh	r2, [r2, #10]
 800a370:	3a01      	subs	r2, #1
 800a372:	4013      	ands	r3, r2
 800a374:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a376:	69bb      	ldr	r3, [r7, #24]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d143      	bne.n	800a404 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	699b      	ldr	r3, [r3, #24]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d10c      	bne.n	800a39e <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a38a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d11a      	bne.n	800a3c6 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	2100      	movs	r1, #0
 800a394:	4618      	mov	r0, r3
 800a396:	f7fd ff4f 	bl	8008238 <create_chain>
 800a39a:	62b8      	str	r0, [r7, #40]	; 0x28
 800a39c:	e013      	b.n	800a3c6 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d007      	beq.n	800a3b6 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	699b      	ldr	r3, [r3, #24]
 800a3aa:	4619      	mov	r1, r3
 800a3ac:	68f8      	ldr	r0, [r7, #12]
 800a3ae:	f7fd ffdb 	bl	8008368 <clmt_clust>
 800a3b2:	62b8      	str	r0, [r7, #40]	; 0x28
 800a3b4:	e007      	b.n	800a3c6 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a3b6:	68fa      	ldr	r2, [r7, #12]
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	69db      	ldr	r3, [r3, #28]
 800a3bc:	4619      	mov	r1, r3
 800a3be:	4610      	mov	r0, r2
 800a3c0:	f7fd ff3a 	bl	8008238 <create_chain>
 800a3c4:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	f000 80f2 	beq.w	800a5b2 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a3ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d104      	bne.n	800a3de <f_write+0xfc>
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	2202      	movs	r2, #2
 800a3d8:	755a      	strb	r2, [r3, #21]
 800a3da:	2302      	movs	r3, #2
 800a3dc:	e0f2      	b.n	800a5c4 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a3de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3e4:	d104      	bne.n	800a3f0 <f_write+0x10e>
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	2201      	movs	r2, #1
 800a3ea:	755a      	strb	r2, [r3, #21]
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e0e9      	b.n	800a5c4 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a3f4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d102      	bne.n	800a404 <f_write+0x122>
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a402:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	7d1b      	ldrb	r3, [r3, #20]
 800a408:	b25b      	sxtb	r3, r3
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	da18      	bge.n	800a440 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	7858      	ldrb	r0, [r3, #1]
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	6a1a      	ldr	r2, [r3, #32]
 800a41c:	2301      	movs	r3, #1
 800a41e:	f7fd f969 	bl	80076f4 <disk_write>
 800a422:	4603      	mov	r3, r0
 800a424:	2b00      	cmp	r3, #0
 800a426:	d004      	beq.n	800a432 <f_write+0x150>
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	2201      	movs	r2, #1
 800a42c:	755a      	strb	r2, [r3, #21]
 800a42e:	2301      	movs	r3, #1
 800a430:	e0c8      	b.n	800a5c4 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	7d1b      	ldrb	r3, [r3, #20]
 800a436:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a43a:	b2da      	uxtb	r2, r3
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a440:	693a      	ldr	r2, [r7, #16]
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	69db      	ldr	r3, [r3, #28]
 800a446:	4619      	mov	r1, r3
 800a448:	4610      	mov	r0, r2
 800a44a:	f7fd fce5 	bl	8007e18 <clust2sect>
 800a44e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d104      	bne.n	800a460 <f_write+0x17e>
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	2202      	movs	r2, #2
 800a45a:	755a      	strb	r2, [r3, #21]
 800a45c:	2302      	movs	r3, #2
 800a45e:	e0b1      	b.n	800a5c4 <f_write+0x2e2>
			sect += csect;
 800a460:	697a      	ldr	r2, [r7, #20]
 800a462:	69bb      	ldr	r3, [r7, #24]
 800a464:	4413      	add	r3, r2
 800a466:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	0a5b      	lsrs	r3, r3, #9
 800a46c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a46e:	6a3b      	ldr	r3, [r7, #32]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d03c      	beq.n	800a4ee <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a474:	69ba      	ldr	r2, [r7, #24]
 800a476:	6a3b      	ldr	r3, [r7, #32]
 800a478:	4413      	add	r3, r2
 800a47a:	693a      	ldr	r2, [r7, #16]
 800a47c:	8952      	ldrh	r2, [r2, #10]
 800a47e:	4293      	cmp	r3, r2
 800a480:	d905      	bls.n	800a48e <f_write+0x1ac>
					cc = fs->csize - csect;
 800a482:	693b      	ldr	r3, [r7, #16]
 800a484:	895b      	ldrh	r3, [r3, #10]
 800a486:	461a      	mov	r2, r3
 800a488:	69bb      	ldr	r3, [r7, #24]
 800a48a:	1ad3      	subs	r3, r2, r3
 800a48c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	7858      	ldrb	r0, [r3, #1]
 800a492:	6a3b      	ldr	r3, [r7, #32]
 800a494:	697a      	ldr	r2, [r7, #20]
 800a496:	69f9      	ldr	r1, [r7, #28]
 800a498:	f7fd f92c 	bl	80076f4 <disk_write>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d004      	beq.n	800a4ac <f_write+0x1ca>
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	755a      	strb	r2, [r3, #21]
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	e08b      	b.n	800a5c4 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	6a1a      	ldr	r2, [r3, #32]
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	1ad3      	subs	r3, r2, r3
 800a4b4:	6a3a      	ldr	r2, [r7, #32]
 800a4b6:	429a      	cmp	r2, r3
 800a4b8:	d915      	bls.n	800a4e6 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	6a1a      	ldr	r2, [r3, #32]
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	1ad3      	subs	r3, r2, r3
 800a4c8:	025b      	lsls	r3, r3, #9
 800a4ca:	69fa      	ldr	r2, [r7, #28]
 800a4cc:	4413      	add	r3, r2
 800a4ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	f7fd f9d6 	bl	8007884 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	7d1b      	ldrb	r3, [r3, #20]
 800a4dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4e0:	b2da      	uxtb	r2, r3
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a4e6:	6a3b      	ldr	r3, [r7, #32]
 800a4e8:	025b      	lsls	r3, r3, #9
 800a4ea:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a4ec:	e03f      	b.n	800a56e <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	6a1b      	ldr	r3, [r3, #32]
 800a4f2:	697a      	ldr	r2, [r7, #20]
 800a4f4:	429a      	cmp	r2, r3
 800a4f6:	d016      	beq.n	800a526 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	699a      	ldr	r2, [r3, #24]
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a500:	429a      	cmp	r2, r3
 800a502:	d210      	bcs.n	800a526 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	7858      	ldrb	r0, [r3, #1]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a50e:	2301      	movs	r3, #1
 800a510:	697a      	ldr	r2, [r7, #20]
 800a512:	f7fd f8cf 	bl	80076b4 <disk_read>
 800a516:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d004      	beq.n	800a526 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2201      	movs	r2, #1
 800a520:	755a      	strb	r2, [r3, #21]
 800a522:	2301      	movs	r3, #1
 800a524:	e04e      	b.n	800a5c4 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	697a      	ldr	r2, [r7, #20]
 800a52a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	699b      	ldr	r3, [r3, #24]
 800a530:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a534:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a538:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a53a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	429a      	cmp	r2, r3
 800a540:	d901      	bls.n	800a546 <f_write+0x264>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	699b      	ldr	r3, [r3, #24]
 800a550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a554:	4413      	add	r3, r2
 800a556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a558:	69f9      	ldr	r1, [r7, #28]
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7fd f992 	bl	8007884 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	7d1b      	ldrb	r3, [r3, #20]
 800a564:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a568:	b2da      	uxtb	r2, r3
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a56e:	69fa      	ldr	r2, [r7, #28]
 800a570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a572:	4413      	add	r3, r2
 800a574:	61fb      	str	r3, [r7, #28]
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	699a      	ldr	r2, [r3, #24]
 800a57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a57c:	441a      	add	r2, r3
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	619a      	str	r2, [r3, #24]
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	68da      	ldr	r2, [r3, #12]
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	699b      	ldr	r3, [r3, #24]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	bf38      	it	cc
 800a58e:	461a      	movcc	r2, r3
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	60da      	str	r2, [r3, #12]
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	681a      	ldr	r2, [r3, #0]
 800a598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a59a:	441a      	add	r2, r3
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	601a      	str	r2, [r3, #0]
 800a5a0:	687a      	ldr	r2, [r7, #4]
 800a5a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a4:	1ad3      	subs	r3, r2, r3
 800a5a6:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	f47f aed4 	bne.w	800a358 <f_write+0x76>
 800a5b0:	e000      	b.n	800a5b4 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a5b2:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	7d1b      	ldrb	r3, [r3, #20]
 800a5b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5bc:	b2da      	uxtb	r2, r3
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a5c2:	2300      	movs	r3, #0
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3730      	adds	r7, #48	; 0x30
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b086      	sub	sp, #24
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f107 0208 	add.w	r2, r7, #8
 800a5da:	4611      	mov	r1, r2
 800a5dc:	4618      	mov	r0, r3
 800a5de:	f7ff faf7 	bl	8009bd0 <validate>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a5e6:	7dfb      	ldrb	r3, [r7, #23]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d168      	bne.n	800a6be <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	7d1b      	ldrb	r3, [r3, #20]
 800a5f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d062      	beq.n	800a6be <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	7d1b      	ldrb	r3, [r3, #20]
 800a5fc:	b25b      	sxtb	r3, r3
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	da15      	bge.n	800a62e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	7858      	ldrb	r0, [r3, #1]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6a1a      	ldr	r2, [r3, #32]
 800a610:	2301      	movs	r3, #1
 800a612:	f7fd f86f 	bl	80076f4 <disk_write>
 800a616:	4603      	mov	r3, r0
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d001      	beq.n	800a620 <f_sync+0x54>
 800a61c:	2301      	movs	r3, #1
 800a61e:	e04f      	b.n	800a6c0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	7d1b      	ldrb	r3, [r3, #20]
 800a624:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a628:	b2da      	uxtb	r2, r3
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a62e:	f7fd f89f 	bl	8007770 <get_fattime>
 800a632:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a634:	68ba      	ldr	r2, [r7, #8]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a63a:	4619      	mov	r1, r3
 800a63c:	4610      	mov	r0, r2
 800a63e:	f7fd fb4f 	bl	8007ce0 <move_window>
 800a642:	4603      	mov	r3, r0
 800a644:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a646:	7dfb      	ldrb	r3, [r7, #23]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d138      	bne.n	800a6be <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a650:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	330b      	adds	r3, #11
 800a656:	781a      	ldrb	r2, [r3, #0]
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	330b      	adds	r3, #11
 800a65c:	f042 0220 	orr.w	r2, r2, #32
 800a660:	b2d2      	uxtb	r2, r2
 800a662:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6818      	ldr	r0, [r3, #0]
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	461a      	mov	r2, r3
 800a66e:	68f9      	ldr	r1, [r7, #12]
 800a670:	f7fe f854 	bl	800871c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	f103 021c 	add.w	r2, r3, #28
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	68db      	ldr	r3, [r3, #12]
 800a67e:	4619      	mov	r1, r3
 800a680:	4610      	mov	r0, r2
 800a682:	f7fd f8d3 	bl	800782c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	3316      	adds	r3, #22
 800a68a:	6939      	ldr	r1, [r7, #16]
 800a68c:	4618      	mov	r0, r3
 800a68e:	f7fd f8cd 	bl	800782c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	3312      	adds	r3, #18
 800a696:	2100      	movs	r1, #0
 800a698:	4618      	mov	r0, r3
 800a69a:	f7fd f8ac 	bl	80077f6 <st_word>
					fs->wflag = 1;
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f7fd fb48 	bl	8007d3c <sync_fs>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	7d1b      	ldrb	r3, [r3, #20]
 800a6b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6b8:	b2da      	uxtb	r2, r3
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a6be:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3718      	adds	r7, #24
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}

0800a6c8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b084      	sub	sp, #16
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a6d0:	6878      	ldr	r0, [r7, #4]
 800a6d2:	f7ff ff7b 	bl	800a5cc <f_sync>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a6da:	7bfb      	ldrb	r3, [r7, #15]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d118      	bne.n	800a712 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f107 0208 	add.w	r2, r7, #8
 800a6e6:	4611      	mov	r1, r2
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f7ff fa71 	bl	8009bd0 <validate>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a6f2:	7bfb      	ldrb	r3, [r7, #15]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d10c      	bne.n	800a712 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	691b      	ldr	r3, [r3, #16]
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f7fd fa4b 	bl	8007b98 <dec_lock>
 800a702:	4603      	mov	r3, r0
 800a704:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a706:	7bfb      	ldrb	r3, [r7, #15]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d102      	bne.n	800a712 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2200      	movs	r2, #0
 800a710:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a712:	7bfb      	ldrb	r3, [r7, #15]
}
 800a714:	4618      	mov	r0, r3
 800a716:	3710      	adds	r7, #16
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}

0800a71c <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b090      	sub	sp, #64	; 0x40
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
 800a724:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f107 0208 	add.w	r2, r7, #8
 800a72c:	4611      	mov	r1, r2
 800a72e:	4618      	mov	r0, r3
 800a730:	f7ff fa4e 	bl	8009bd0 <validate>
 800a734:	4603      	mov	r3, r0
 800a736:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800a73a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d103      	bne.n	800a74a <f_lseek+0x2e>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	7d5b      	ldrb	r3, [r3, #21]
 800a746:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800a74a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d002      	beq.n	800a758 <f_lseek+0x3c>
 800a752:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a756:	e1e6      	b.n	800ab26 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	f000 80d1 	beq.w	800a904 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a768:	d15a      	bne.n	800a820 <f_lseek+0x104>
			tbl = fp->cltbl;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a76e:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800a770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a772:	1d1a      	adds	r2, r3, #4
 800a774:	627a      	str	r2, [r7, #36]	; 0x24
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	617b      	str	r3, [r7, #20]
 800a77a:	2302      	movs	r3, #2
 800a77c:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800a784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a786:	2b00      	cmp	r3, #0
 800a788:	d03a      	beq.n	800a800 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800a78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a78c:	613b      	str	r3, [r7, #16]
 800a78e:	2300      	movs	r3, #0
 800a790:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a794:	3302      	adds	r3, #2
 800a796:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800a798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a79a:	60fb      	str	r3, [r7, #12]
 800a79c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a79e:	3301      	adds	r3, #1
 800a7a0:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f7fd fb55 	bl	8007e56 <get_fat>
 800a7ac:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800a7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d804      	bhi.n	800a7be <f_lseek+0xa2>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2202      	movs	r2, #2
 800a7b8:	755a      	strb	r2, [r3, #21]
 800a7ba:	2302      	movs	r3, #2
 800a7bc:	e1b3      	b.n	800ab26 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a7be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7c4:	d104      	bne.n	800a7d0 <f_lseek+0xb4>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2201      	movs	r2, #1
 800a7ca:	755a      	strb	r2, [r3, #21]
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	e1aa      	b.n	800ab26 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	d0de      	beq.n	800a798 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800a7da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7dc:	697b      	ldr	r3, [r7, #20]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	d809      	bhi.n	800a7f6 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800a7e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7e4:	1d1a      	adds	r2, r3, #4
 800a7e6:	627a      	str	r2, [r7, #36]	; 0x24
 800a7e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7ea:	601a      	str	r2, [r3, #0]
 800a7ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ee:	1d1a      	adds	r2, r3, #4
 800a7f0:	627a      	str	r2, [r7, #36]	; 0x24
 800a7f2:	693a      	ldr	r2, [r7, #16]
 800a7f4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	699b      	ldr	r3, [r3, #24]
 800a7fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7fc:	429a      	cmp	r2, r3
 800a7fe:	d3c4      	bcc.n	800a78a <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a804:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a806:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800a808:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d803      	bhi.n	800a818 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800a810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a812:	2200      	movs	r2, #0
 800a814:	601a      	str	r2, [r3, #0]
 800a816:	e184      	b.n	800ab22 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800a818:	2311      	movs	r3, #17
 800a81a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800a81e:	e180      	b.n	800ab22 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	683a      	ldr	r2, [r7, #0]
 800a826:	429a      	cmp	r2, r3
 800a828:	d902      	bls.n	800a830 <f_lseek+0x114>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	68db      	ldr	r3, [r3, #12]
 800a82e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	683a      	ldr	r2, [r7, #0]
 800a834:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f000 8172 	beq.w	800ab22 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	3b01      	subs	r3, #1
 800a842:	4619      	mov	r1, r3
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f7fd fd8f 	bl	8008368 <clmt_clust>
 800a84a:	4602      	mov	r2, r0
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800a850:	68ba      	ldr	r2, [r7, #8]
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	69db      	ldr	r3, [r3, #28]
 800a856:	4619      	mov	r1, r3
 800a858:	4610      	mov	r0, r2
 800a85a:	f7fd fadd 	bl	8007e18 <clust2sect>
 800a85e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800a860:	69bb      	ldr	r3, [r7, #24]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d104      	bne.n	800a870 <f_lseek+0x154>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2202      	movs	r2, #2
 800a86a:	755a      	strb	r2, [r3, #21]
 800a86c:	2302      	movs	r3, #2
 800a86e:	e15a      	b.n	800ab26 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	3b01      	subs	r3, #1
 800a874:	0a5b      	lsrs	r3, r3, #9
 800a876:	68ba      	ldr	r2, [r7, #8]
 800a878:	8952      	ldrh	r2, [r2, #10]
 800a87a:	3a01      	subs	r2, #1
 800a87c:	4013      	ands	r3, r2
 800a87e:	69ba      	ldr	r2, [r7, #24]
 800a880:	4413      	add	r3, r2
 800a882:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	699b      	ldr	r3, [r3, #24]
 800a888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f000 8148 	beq.w	800ab22 <f_lseek+0x406>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6a1b      	ldr	r3, [r3, #32]
 800a896:	69ba      	ldr	r2, [r7, #24]
 800a898:	429a      	cmp	r2, r3
 800a89a:	f000 8142 	beq.w	800ab22 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	7d1b      	ldrb	r3, [r3, #20]
 800a8a2:	b25b      	sxtb	r3, r3
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	da18      	bge.n	800a8da <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	7858      	ldrb	r0, [r3, #1]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6a1a      	ldr	r2, [r3, #32]
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	f7fc ff1c 	bl	80076f4 <disk_write>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d004      	beq.n	800a8cc <f_lseek+0x1b0>
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	755a      	strb	r2, [r3, #21]
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	e12c      	b.n	800ab26 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	7d1b      	ldrb	r3, [r3, #20]
 800a8d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8d4:	b2da      	uxtb	r2, r3
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	7858      	ldrb	r0, [r3, #1]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	69ba      	ldr	r2, [r7, #24]
 800a8e8:	f7fc fee4 	bl	80076b4 <disk_read>
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d004      	beq.n	800a8fc <f_lseek+0x1e0>
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2201      	movs	r2, #1
 800a8f6:	755a      	strb	r2, [r3, #21]
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	e114      	b.n	800ab26 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	69ba      	ldr	r2, [r7, #24]
 800a900:	621a      	str	r2, [r3, #32]
 800a902:	e10e      	b.n	800ab22 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	68db      	ldr	r3, [r3, #12]
 800a908:	683a      	ldr	r2, [r7, #0]
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d908      	bls.n	800a920 <f_lseek+0x204>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	7d1b      	ldrb	r3, [r3, #20]
 800a912:	f003 0302 	and.w	r3, r3, #2
 800a916:	2b00      	cmp	r3, #0
 800a918:	d102      	bne.n	800a920 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	68db      	ldr	r3, [r3, #12]
 800a91e:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	699b      	ldr	r3, [r3, #24]
 800a924:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800a926:	2300      	movs	r3, #0
 800a928:	637b      	str	r3, [r7, #52]	; 0x34
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a92e:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	f000 80a7 	beq.w	800aa86 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	895b      	ldrh	r3, [r3, #10]
 800a93c:	025b      	lsls	r3, r3, #9
 800a93e:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800a940:	6a3b      	ldr	r3, [r7, #32]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d01b      	beq.n	800a97e <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	1e5a      	subs	r2, r3, #1
 800a94a:	69fb      	ldr	r3, [r7, #28]
 800a94c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a950:	6a3b      	ldr	r3, [r7, #32]
 800a952:	1e59      	subs	r1, r3, #1
 800a954:	69fb      	ldr	r3, [r7, #28]
 800a956:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d30f      	bcc.n	800a97e <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800a95e:	6a3b      	ldr	r3, [r7, #32]
 800a960:	1e5a      	subs	r2, r3, #1
 800a962:	69fb      	ldr	r3, [r7, #28]
 800a964:	425b      	negs	r3, r3
 800a966:	401a      	ands	r2, r3
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	699b      	ldr	r3, [r3, #24]
 800a970:	683a      	ldr	r2, [r7, #0]
 800a972:	1ad3      	subs	r3, r2, r3
 800a974:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	69db      	ldr	r3, [r3, #28]
 800a97a:	63bb      	str	r3, [r7, #56]	; 0x38
 800a97c:	e022      	b.n	800a9c4 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	689b      	ldr	r3, [r3, #8]
 800a982:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800a984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a986:	2b00      	cmp	r3, #0
 800a988:	d119      	bne.n	800a9be <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2100      	movs	r1, #0
 800a98e:	4618      	mov	r0, r3
 800a990:	f7fd fc52 	bl	8008238 <create_chain>
 800a994:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a998:	2b01      	cmp	r3, #1
 800a99a:	d104      	bne.n	800a9a6 <f_lseek+0x28a>
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2202      	movs	r2, #2
 800a9a0:	755a      	strb	r2, [r3, #21]
 800a9a2:	2302      	movs	r3, #2
 800a9a4:	e0bf      	b.n	800ab26 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a9a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9ac:	d104      	bne.n	800a9b8 <f_lseek+0x29c>
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	755a      	strb	r2, [r3, #21]
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	e0b6      	b.n	800ab26 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a9bc:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a9c2:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800a9c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d05d      	beq.n	800aa86 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800a9ca:	e03a      	b.n	800aa42 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800a9cc:	683a      	ldr	r2, [r7, #0]
 800a9ce:	69fb      	ldr	r3, [r7, #28]
 800a9d0:	1ad3      	subs	r3, r2, r3
 800a9d2:	603b      	str	r3, [r7, #0]
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	699a      	ldr	r2, [r3, #24]
 800a9d8:	69fb      	ldr	r3, [r7, #28]
 800a9da:	441a      	add	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	7d1b      	ldrb	r3, [r3, #20]
 800a9e4:	f003 0302 	and.w	r3, r3, #2
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d00b      	beq.n	800aa04 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f7fd fc21 	bl	8008238 <create_chain>
 800a9f6:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800a9f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d108      	bne.n	800aa10 <f_lseek+0x2f4>
							ofs = 0; break;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	603b      	str	r3, [r7, #0]
 800aa02:	e022      	b.n	800aa4a <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f7fd fa24 	bl	8007e56 <get_fat>
 800aa0e:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800aa10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa16:	d104      	bne.n	800aa22 <f_lseek+0x306>
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	755a      	strb	r2, [r3, #21]
 800aa1e:	2301      	movs	r3, #1
 800aa20:	e081      	b.n	800ab26 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800aa22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d904      	bls.n	800aa32 <f_lseek+0x316>
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	699b      	ldr	r3, [r3, #24]
 800aa2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d304      	bcc.n	800aa3c <f_lseek+0x320>
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2202      	movs	r2, #2
 800aa36:	755a      	strb	r2, [r3, #21]
 800aa38:	2302      	movs	r3, #2
 800aa3a:	e074      	b.n	800ab26 <f_lseek+0x40a>
					fp->clust = clst;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa40:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800aa42:	683a      	ldr	r2, [r7, #0]
 800aa44:	69fb      	ldr	r3, [r7, #28]
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d8c0      	bhi.n	800a9cc <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	699a      	ldr	r2, [r3, #24]
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	441a      	add	r2, r3
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d012      	beq.n	800aa86 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aa64:	4618      	mov	r0, r3
 800aa66:	f7fd f9d7 	bl	8007e18 <clust2sect>
 800aa6a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800aa6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d104      	bne.n	800aa7c <f_lseek+0x360>
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2202      	movs	r2, #2
 800aa76:	755a      	strb	r2, [r3, #21]
 800aa78:	2302      	movs	r3, #2
 800aa7a:	e054      	b.n	800ab26 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	0a5b      	lsrs	r3, r3, #9
 800aa80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa82:	4413      	add	r3, r2
 800aa84:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	699a      	ldr	r2, [r3, #24]
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	68db      	ldr	r3, [r3, #12]
 800aa8e:	429a      	cmp	r2, r3
 800aa90:	d90a      	bls.n	800aaa8 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	699a      	ldr	r2, [r3, #24]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	7d1b      	ldrb	r3, [r3, #20]
 800aa9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaa2:	b2da      	uxtb	r2, r3
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	699b      	ldr	r3, [r3, #24]
 800aaac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d036      	beq.n	800ab22 <f_lseek+0x406>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6a1b      	ldr	r3, [r3, #32]
 800aab8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aaba:	429a      	cmp	r2, r3
 800aabc:	d031      	beq.n	800ab22 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	7d1b      	ldrb	r3, [r3, #20]
 800aac2:	b25b      	sxtb	r3, r3
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	da18      	bge.n	800aafa <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	7858      	ldrb	r0, [r3, #1]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6a1a      	ldr	r2, [r3, #32]
 800aad6:	2301      	movs	r3, #1
 800aad8:	f7fc fe0c 	bl	80076f4 <disk_write>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d004      	beq.n	800aaec <f_lseek+0x3d0>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2201      	movs	r2, #1
 800aae6:	755a      	strb	r2, [r3, #21]
 800aae8:	2301      	movs	r3, #1
 800aaea:	e01c      	b.n	800ab26 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	7d1b      	ldrb	r3, [r3, #20]
 800aaf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaf4:	b2da      	uxtb	r2, r3
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	7858      	ldrb	r0, [r3, #1]
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ab04:	2301      	movs	r3, #1
 800ab06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ab08:	f7fc fdd4 	bl	80076b4 <disk_read>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d004      	beq.n	800ab1c <f_lseek+0x400>
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2201      	movs	r2, #1
 800ab16:	755a      	strb	r2, [r3, #21]
 800ab18:	2301      	movs	r3, #1
 800ab1a:	e004      	b.n	800ab26 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ab20:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800ab22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3740      	adds	r7, #64	; 0x40
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}

0800ab2e <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800ab2e:	b580      	push	{r7, lr}
 800ab30:	b086      	sub	sp, #24
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	6078      	str	r0, [r7, #4]
 800ab36:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d101      	bne.n	800ab42 <f_opendir+0x14>
 800ab3e:	2309      	movs	r3, #9
 800ab40:	e074      	b.n	800ac2c <f_opendir+0xfe>

	/* Get logical drive */
	obj = &dp->obj;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800ab46:	f107 0108 	add.w	r1, r7, #8
 800ab4a:	463b      	mov	r3, r7
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f7fe fdf2 	bl	8009738 <find_volume>
 800ab54:	4603      	mov	r3, r0
 800ab56:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ab58:	7dfb      	ldrb	r3, [r7, #23]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d15f      	bne.n	800ac1e <f_opendir+0xf0>
		obj->fs = fs;
 800ab5e:	68ba      	ldr	r2, [r7, #8]
 800ab60:	693b      	ldr	r3, [r7, #16]
 800ab62:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800ab64:	f44f 7000 	mov.w	r0, #512	; 0x200
 800ab68:	f000 fc7f 	bl	800b46a <ff_memalloc>
 800ab6c:	60f8      	str	r0, [r7, #12]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d101      	bne.n	800ab78 <f_opendir+0x4a>
 800ab74:	2311      	movs	r3, #17
 800ab76:	e059      	b.n	800ac2c <f_opendir+0xfe>
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	68fa      	ldr	r2, [r7, #12]
 800ab7c:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	4619      	mov	r1, r3
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f7fe fccc 	bl	8009520 <follow_path>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800ab8c:	7dfb      	ldrb	r3, [r7, #23]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d13d      	bne.n	800ac0e <f_opendir+0xe0>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ab98:	b25b      	sxtb	r3, r3
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	db12      	blt.n	800abc4 <f_opendir+0x96>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	799b      	ldrb	r3, [r3, #6]
 800aba2:	f003 0310 	and.w	r3, r3, #16
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00a      	beq.n	800abc0 <f_opendir+0x92>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800abaa:	68ba      	ldr	r2, [r7, #8]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6a1b      	ldr	r3, [r3, #32]
 800abb0:	4619      	mov	r1, r3
 800abb2:	4610      	mov	r0, r2
 800abb4:	f7fd fd93 	bl	80086de <ld_clust>
 800abb8:	4602      	mov	r2, r0
 800abba:	693b      	ldr	r3, [r7, #16]
 800abbc:	609a      	str	r2, [r3, #8]
 800abbe:	e001      	b.n	800abc4 <f_opendir+0x96>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800abc0:	2305      	movs	r3, #5
 800abc2:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800abc4:	7dfb      	ldrb	r3, [r7, #23]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d121      	bne.n	800ac0e <f_opendir+0xe0>
				obj->id = fs->id;
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	88da      	ldrh	r2, [r3, #6]
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800abd2:	2100      	movs	r1, #0
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f7fd fbfb 	bl	80083d0 <dir_sdi>
 800abda:	4603      	mov	r3, r0
 800abdc:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800abde:	7dfb      	ldrb	r3, [r7, #23]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d114      	bne.n	800ac0e <f_opendir+0xe0>
					if (obj->sclust) {
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	689b      	ldr	r3, [r3, #8]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d00d      	beq.n	800ac08 <f_opendir+0xda>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800abec:	2100      	movs	r1, #0
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f7fc ff44 	bl	8007a7c <inc_lock>
 800abf4:	4602      	mov	r2, r0
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	691b      	ldr	r3, [r3, #16]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d105      	bne.n	800ac0e <f_opendir+0xe0>
 800ac02:	2312      	movs	r3, #18
 800ac04:	75fb      	strb	r3, [r7, #23]
 800ac06:	e002      	b.n	800ac0e <f_opendir+0xe0>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	611a      	str	r2, [r3, #16]
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f000 fc37 	bl	800b482 <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ac14:	7dfb      	ldrb	r3, [r7, #23]
 800ac16:	2b04      	cmp	r3, #4
 800ac18:	d101      	bne.n	800ac1e <f_opendir+0xf0>
 800ac1a:	2305      	movs	r3, #5
 800ac1c:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800ac1e:	7dfb      	ldrb	r3, [r7, #23]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d002      	beq.n	800ac2a <f_opendir+0xfc>
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	2200      	movs	r2, #0
 800ac28:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ac2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3718      	adds	r7, #24
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f107 0208 	add.w	r2, r7, #8
 800ac42:	4611      	mov	r1, r2
 800ac44:	4618      	mov	r0, r3
 800ac46:	f7fe ffc3 	bl	8009bd0 <validate>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ac4e:	7bfb      	ldrb	r3, [r7, #15]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d110      	bne.n	800ac76 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	691b      	ldr	r3, [r3, #16]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d006      	beq.n	800ac6a <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	691b      	ldr	r3, [r3, #16]
 800ac60:	4618      	mov	r0, r3
 800ac62:	f7fc ff99 	bl	8007b98 <dec_lock>
 800ac66:	4603      	mov	r3, r0
 800ac68:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800ac6a:	7bfb      	ldrb	r3, [r7, #15]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d102      	bne.n	800ac76 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2200      	movs	r2, #0
 800ac74:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800ac76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3710      	adds	r7, #16
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b086      	sub	sp, #24
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
 800ac88:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f107 020c 	add.w	r2, r7, #12
 800ac90:	4611      	mov	r1, r2
 800ac92:	4618      	mov	r0, r3
 800ac94:	f7fe ff9c 	bl	8009bd0 <validate>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ac9c:	7dfb      	ldrb	r3, [r7, #23]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d136      	bne.n	800ad10 <f_readdir+0x90>
		if (!fno) {
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d106      	bne.n	800acb6 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800aca8:	2100      	movs	r1, #0
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f7fd fb90 	bl	80083d0 <dir_sdi>
 800acb0:	4603      	mov	r3, r0
 800acb2:	75fb      	strb	r3, [r7, #23]
 800acb4:	e02c      	b.n	800ad10 <f_readdir+0x90>
		} else {
			INIT_NAMBUF(fs);
 800acb6:	f44f 7000 	mov.w	r0, #512	; 0x200
 800acba:	f000 fbd6 	bl	800b46a <ff_memalloc>
 800acbe:	6138      	str	r0, [r7, #16]
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d101      	bne.n	800acca <f_readdir+0x4a>
 800acc6:	2311      	movs	r3, #17
 800acc8:	e023      	b.n	800ad12 <f_readdir+0x92>
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	693a      	ldr	r2, [r7, #16]
 800acce:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 800acd0:	2100      	movs	r1, #0
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f7fd ff2e 	bl	8008b34 <dir_read>
 800acd8:	4603      	mov	r3, r0
 800acda:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800acdc:	7dfb      	ldrb	r3, [r7, #23]
 800acde:	2b04      	cmp	r3, #4
 800ace0:	d101      	bne.n	800ace6 <f_readdir+0x66>
 800ace2:	2300      	movs	r3, #0
 800ace4:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 800ace6:	7dfb      	ldrb	r3, [r7, #23]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d10e      	bne.n	800ad0a <f_readdir+0x8a>
				get_fileinfo(dp, fno);		/* Get the object information */
 800acec:	6839      	ldr	r1, [r7, #0]
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f7fe f980 	bl	8008ff4 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800acf4:	2100      	movs	r1, #0
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f7fd fbe5 	bl	80084c6 <dir_next>
 800acfc:	4603      	mov	r3, r0
 800acfe:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800ad00:	7dfb      	ldrb	r3, [r7, #23]
 800ad02:	2b04      	cmp	r3, #4
 800ad04:	d101      	bne.n	800ad0a <f_readdir+0x8a>
 800ad06:	2300      	movs	r3, #0
 800ad08:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 800ad0a:	6938      	ldr	r0, [r7, #16]
 800ad0c:	f000 fbb9 	bl	800b482 <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 800ad10:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3718      	adds	r7, #24
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b092      	sub	sp, #72	; 0x48
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	60f8      	str	r0, [r7, #12]
 800ad22:	60b9      	str	r1, [r7, #8]
 800ad24:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800ad26:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800ad2a:	f107 030c 	add.w	r3, r7, #12
 800ad2e:	2200      	movs	r2, #0
 800ad30:	4618      	mov	r0, r3
 800ad32:	f7fe fd01 	bl	8009738 <find_volume>
 800ad36:	4603      	mov	r3, r0
 800ad38:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800ad3c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	f040 8099 	bne.w	800ae78 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800ad46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800ad4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad4e:	695a      	ldr	r2, [r3, #20]
 800ad50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad52:	699b      	ldr	r3, [r3, #24]
 800ad54:	3b02      	subs	r3, #2
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d804      	bhi.n	800ad64 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800ad5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5c:	695a      	ldr	r2, [r3, #20]
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	601a      	str	r2, [r3, #0]
 800ad62:	e089      	b.n	800ae78 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800ad64:	2300      	movs	r3, #0
 800ad66:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800ad68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	d128      	bne.n	800adc2 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800ad70:	2302      	movs	r3, #2
 800ad72:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad76:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800ad78:	f107 0314 	add.w	r3, r7, #20
 800ad7c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ad7e:	4618      	mov	r0, r3
 800ad80:	f7fd f869 	bl	8007e56 <get_fat>
 800ad84:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800ad86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad8c:	d103      	bne.n	800ad96 <f_getfree+0x7c>
 800ad8e:	2301      	movs	r3, #1
 800ad90:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800ad94:	e063      	b.n	800ae5e <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800ad96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad98:	2b01      	cmp	r3, #1
 800ad9a:	d103      	bne.n	800ada4 <f_getfree+0x8a>
 800ad9c:	2302      	movs	r3, #2
 800ad9e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800ada2:	e05c      	b.n	800ae5e <f_getfree+0x144>
					if (stat == 0) nfree++;
 800ada4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d102      	bne.n	800adb0 <f_getfree+0x96>
 800adaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800adac:	3301      	adds	r3, #1
 800adae:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800adb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adb2:	3301      	adds	r3, #1
 800adb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800adb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adb8:	699b      	ldr	r3, [r3, #24]
 800adba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d3db      	bcc.n	800ad78 <f_getfree+0x5e>
 800adc0:	e04d      	b.n	800ae5e <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800adc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adc4:	699b      	ldr	r3, [r3, #24]
 800adc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800adc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adcc:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800adce:	2300      	movs	r3, #0
 800add0:	637b      	str	r3, [r7, #52]	; 0x34
 800add2:	2300      	movs	r3, #0
 800add4:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800add6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800add8:	2b00      	cmp	r3, #0
 800adda:	d113      	bne.n	800ae04 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800addc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800adde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ade0:	1c5a      	adds	r2, r3, #1
 800ade2:	63ba      	str	r2, [r7, #56]	; 0x38
 800ade4:	4619      	mov	r1, r3
 800ade6:	f7fc ff7b 	bl	8007ce0 <move_window>
 800adea:	4603      	mov	r3, r0
 800adec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800adf0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d131      	bne.n	800ae5c <f_getfree+0x142>
							p = fs->win;
 800adf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adfa:	3334      	adds	r3, #52	; 0x34
 800adfc:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800adfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae02:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800ae04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae06:	781b      	ldrb	r3, [r3, #0]
 800ae08:	2b02      	cmp	r3, #2
 800ae0a:	d10f      	bne.n	800ae2c <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800ae0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae0e:	f7fc fcb7 	bl	8007780 <ld_word>
 800ae12:	4603      	mov	r3, r0
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d102      	bne.n	800ae1e <f_getfree+0x104>
 800ae18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800ae1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae20:	3302      	adds	r3, #2
 800ae22:	633b      	str	r3, [r7, #48]	; 0x30
 800ae24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae26:	3b02      	subs	r3, #2
 800ae28:	637b      	str	r3, [r7, #52]	; 0x34
 800ae2a:	e010      	b.n	800ae4e <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800ae2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae2e:	f7fc fcbf 	bl	80077b0 <ld_dword>
 800ae32:	4603      	mov	r3, r0
 800ae34:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d102      	bne.n	800ae42 <f_getfree+0x128>
 800ae3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae3e:	3301      	adds	r3, #1
 800ae40:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800ae42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae44:	3304      	adds	r3, #4
 800ae46:	633b      	str	r3, [r7, #48]	; 0x30
 800ae48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae4a:	3b04      	subs	r3, #4
 800ae4c:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800ae4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae50:	3b01      	subs	r3, #1
 800ae52:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d1bd      	bne.n	800add6 <f_getfree+0xbc>
 800ae5a:	e000      	b.n	800ae5e <f_getfree+0x144>
							if (res != FR_OK) break;
 800ae5c:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ae62:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800ae64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ae68:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800ae6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae6c:	791a      	ldrb	r2, [r3, #4]
 800ae6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae70:	f042 0201 	orr.w	r2, r2, #1
 800ae74:	b2d2      	uxtb	r2, r2
 800ae76:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800ae78:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	3748      	adds	r7, #72	; 0x48
 800ae80:	46bd      	mov	sp, r7
 800ae82:	bd80      	pop	{r7, pc}

0800ae84 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b084      	sub	sp, #16
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
 800ae8c:	460b      	mov	r3, r1
 800ae8e:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800ae90:	78fb      	ldrb	r3, [r7, #3]
 800ae92:	2b0a      	cmp	r3, #10
 800ae94:	d103      	bne.n	800ae9e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800ae96:	210d      	movs	r1, #13
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f7ff fff3 	bl	800ae84 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	db25      	blt.n	800aef6 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	1c5a      	adds	r2, r3, #1
 800aeae:	60fa      	str	r2, [r7, #12]
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	4413      	add	r3, r2
 800aeb4:	78fa      	ldrb	r2, [r7, #3]
 800aeb6:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2b3c      	cmp	r3, #60	; 0x3c
 800aebc:	dd12      	ble.n	800aee4 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6818      	ldr	r0, [r3, #0]
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f103 010c 	add.w	r1, r3, #12
 800aec8:	68fa      	ldr	r2, [r7, #12]
 800aeca:	f107 0308 	add.w	r3, r7, #8
 800aece:	f7ff fa08 	bl	800a2e2 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800aed2:	68ba      	ldr	r2, [r7, #8]
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	429a      	cmp	r2, r3
 800aed8:	d101      	bne.n	800aede <putc_bfd+0x5a>
 800aeda:	2300      	movs	r3, #0
 800aedc:	e001      	b.n	800aee2 <putc_bfd+0x5e>
 800aede:	f04f 33ff 	mov.w	r3, #4294967295
 800aee2:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	68fa      	ldr	r2, [r7, #12]
 800aee8:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	689b      	ldr	r3, [r3, #8]
 800aeee:	1c5a      	adds	r2, r3, #1
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	609a      	str	r2, [r3, #8]
 800aef4:	e000      	b.n	800aef8 <putc_bfd+0x74>
	if (i < 0) return;
 800aef6:	bf00      	nop
}
 800aef8:	3710      	adds	r7, #16
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}

0800aefe <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800aefe:	b580      	push	{r7, lr}
 800af00:	b084      	sub	sp, #16
 800af02:	af00      	add	r7, sp, #0
 800af04:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	db17      	blt.n	800af3e <putc_flush+0x40>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6818      	ldr	r0, [r3, #0]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f103 010c 	add.w	r1, r3, #12
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	461a      	mov	r2, r3
 800af1e:	f107 030c 	add.w	r3, r7, #12
 800af22:	f7ff f9de 	bl	800a2e2 <f_write>
 800af26:	4603      	mov	r3, r0
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d108      	bne.n	800af3e <putc_flush+0x40>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	461a      	mov	r2, r3
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	429a      	cmp	r2, r3
 800af36:	d102      	bne.n	800af3e <putc_flush+0x40>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	689b      	ldr	r3, [r3, #8]
 800af3c:	e001      	b.n	800af42 <putc_flush+0x44>
	return EOF;
 800af3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800af42:	4618      	mov	r0, r3
 800af44:	3710      	adds	r7, #16
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}

0800af4a <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800af4a:	b480      	push	{r7}
 800af4c:	b083      	sub	sp, #12
 800af4e:	af00      	add	r7, sp, #0
 800af50:	6078      	str	r0, [r7, #4]
 800af52:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	683a      	ldr	r2, [r7, #0]
 800af58:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2200      	movs	r2, #0
 800af5e:	605a      	str	r2, [r3, #4]
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	685a      	ldr	r2, [r3, #4]
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	609a      	str	r2, [r3, #8]
}
 800af68:	bf00      	nop
 800af6a:	370c      	adds	r7, #12
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr

0800af74 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800af74:	b40e      	push	{r1, r2, r3}
 800af76:	b580      	push	{r7, lr}
 800af78:	b0a7      	sub	sp, #156	; 0x9c
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800af7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800af82:	6879      	ldr	r1, [r7, #4]
 800af84:	4618      	mov	r0, r3
 800af86:	f7ff ffe0 	bl	800af4a <putc_init>

	va_start(arp, fmt);
 800af8a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800af8e:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800af90:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800af94:	1c5a      	adds	r2, r3, #1
 800af96:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800af9a:	781b      	ldrb	r3, [r3, #0]
 800af9c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800afa0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	f000 81f4 	beq.w	800b392 <f_printf+0x41e>
		if (c != '%') {				/* Non escape character */
 800afaa:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800afae:	2b25      	cmp	r3, #37	; 0x25
 800afb0:	d008      	beq.n	800afc4 <f_printf+0x50>
			putc_bfd(&pb, c);
 800afb2:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800afb6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800afba:	4611      	mov	r1, r2
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7ff ff61 	bl	800ae84 <putc_bfd>
			continue;
 800afc2:	e1e5      	b.n	800b390 <f_printf+0x41c>
		}
		w = f = 0;
 800afc4:	2300      	movs	r3, #0
 800afc6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800afca:	2300      	movs	r3, #0
 800afcc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800afd0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800afd4:	1c5a      	adds	r2, r3, #1
 800afd6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800afe0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800afe4:	2b30      	cmp	r3, #48	; 0x30
 800afe6:	d10b      	bne.n	800b000 <f_printf+0x8c>
			f = 1; c = *fmt++;
 800afe8:	2301      	movs	r3, #1
 800afea:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800afee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800aff2:	1c5a      	adds	r2, r3, #1
 800aff4:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800aff8:	781b      	ldrb	r3, [r3, #0]
 800affa:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800affe:	e024      	b.n	800b04a <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800b000:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b004:	2b2d      	cmp	r3, #45	; 0x2d
 800b006:	d120      	bne.n	800b04a <f_printf+0xd6>
				f = 2; c = *fmt++;
 800b008:	2302      	movs	r3, #2
 800b00a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b00e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b012:	1c5a      	adds	r2, r3, #1
 800b014:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b018:	781b      	ldrb	r3, [r3, #0]
 800b01a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800b01e:	e014      	b.n	800b04a <f_printf+0xd6>
			w = w * 10 + c - '0';
 800b020:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b024:	4613      	mov	r3, r2
 800b026:	009b      	lsls	r3, r3, #2
 800b028:	4413      	add	r3, r2
 800b02a:	005b      	lsls	r3, r3, #1
 800b02c:	461a      	mov	r2, r3
 800b02e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b032:	4413      	add	r3, r2
 800b034:	3b30      	subs	r3, #48	; 0x30
 800b036:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800b03a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b03e:	1c5a      	adds	r2, r3, #1
 800b040:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800b04a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b04e:	2b2f      	cmp	r3, #47	; 0x2f
 800b050:	d903      	bls.n	800b05a <f_printf+0xe6>
 800b052:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b056:	2b39      	cmp	r3, #57	; 0x39
 800b058:	d9e2      	bls.n	800b020 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800b05a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b05e:	2b6c      	cmp	r3, #108	; 0x6c
 800b060:	d003      	beq.n	800b06a <f_printf+0xf6>
 800b062:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b066:	2b4c      	cmp	r3, #76	; 0x4c
 800b068:	d10d      	bne.n	800b086 <f_printf+0x112>
			f |= 4; c = *fmt++;
 800b06a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b06e:	f043 0304 	orr.w	r3, r3, #4
 800b072:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b076:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b07a:	1c5a      	adds	r2, r3, #1
 800b07c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800b086:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	f000 8183 	beq.w	800b396 <f_printf+0x422>
		d = c;
 800b090:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b094:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800b098:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b09c:	2b60      	cmp	r3, #96	; 0x60
 800b09e:	d908      	bls.n	800b0b2 <f_printf+0x13e>
 800b0a0:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b0a4:	2b7a      	cmp	r3, #122	; 0x7a
 800b0a6:	d804      	bhi.n	800b0b2 <f_printf+0x13e>
 800b0a8:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b0ac:	3b20      	subs	r3, #32
 800b0ae:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800b0b2:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b0b6:	3b42      	subs	r3, #66	; 0x42
 800b0b8:	2b16      	cmp	r3, #22
 800b0ba:	f200 8098 	bhi.w	800b1ee <f_printf+0x27a>
 800b0be:	a201      	add	r2, pc, #4	; (adr r2, 800b0c4 <f_printf+0x150>)
 800b0c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c4:	0800b1cf 	.word	0x0800b1cf
 800b0c8:	0800b1b7 	.word	0x0800b1b7
 800b0cc:	0800b1df 	.word	0x0800b1df
 800b0d0:	0800b1ef 	.word	0x0800b1ef
 800b0d4:	0800b1ef 	.word	0x0800b1ef
 800b0d8:	0800b1ef 	.word	0x0800b1ef
 800b0dc:	0800b1ef 	.word	0x0800b1ef
 800b0e0:	0800b1ef 	.word	0x0800b1ef
 800b0e4:	0800b1ef 	.word	0x0800b1ef
 800b0e8:	0800b1ef 	.word	0x0800b1ef
 800b0ec:	0800b1ef 	.word	0x0800b1ef
 800b0f0:	0800b1ef 	.word	0x0800b1ef
 800b0f4:	0800b1ef 	.word	0x0800b1ef
 800b0f8:	0800b1d7 	.word	0x0800b1d7
 800b0fc:	0800b1ef 	.word	0x0800b1ef
 800b100:	0800b1ef 	.word	0x0800b1ef
 800b104:	0800b1ef 	.word	0x0800b1ef
 800b108:	0800b121 	.word	0x0800b121
 800b10c:	0800b1ef 	.word	0x0800b1ef
 800b110:	0800b1df 	.word	0x0800b1df
 800b114:	0800b1ef 	.word	0x0800b1ef
 800b118:	0800b1ef 	.word	0x0800b1ef
 800b11c:	0800b1e7 	.word	0x0800b1e7
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800b120:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b122:	1d1a      	adds	r2, r3, #4
 800b124:	67ba      	str	r2, [r7, #120]	; 0x78
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800b12a:	2300      	movs	r3, #0
 800b12c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b130:	e004      	b.n	800b13c <f_printf+0x1c8>
 800b132:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b136:	3301      	adds	r3, #1
 800b138:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b13c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800b13e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b142:	4413      	add	r3, r2
 800b144:	781b      	ldrb	r3, [r3, #0]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d1f3      	bne.n	800b132 <f_printf+0x1be>
			if (!(f & 2)) {
 800b14a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b14e:	f003 0302 	and.w	r3, r3, #2
 800b152:	2b00      	cmp	r3, #0
 800b154:	d11a      	bne.n	800b18c <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800b156:	e005      	b.n	800b164 <f_printf+0x1f0>
 800b158:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b15c:	2120      	movs	r1, #32
 800b15e:	4618      	mov	r0, r3
 800b160:	f7ff fe90 	bl	800ae84 <putc_bfd>
 800b164:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b168:	1c5a      	adds	r2, r3, #1
 800b16a:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b16e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b172:	429a      	cmp	r2, r3
 800b174:	d8f0      	bhi.n	800b158 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800b176:	e009      	b.n	800b18c <f_printf+0x218>
 800b178:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b17a:	1c5a      	adds	r2, r3, #1
 800b17c:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b17e:	781a      	ldrb	r2, [r3, #0]
 800b180:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b184:	4611      	mov	r1, r2
 800b186:	4618      	mov	r0, r3
 800b188:	f7ff fe7c 	bl	800ae84 <putc_bfd>
 800b18c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d1f1      	bne.n	800b178 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800b194:	e005      	b.n	800b1a2 <f_printf+0x22e>
 800b196:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b19a:	2120      	movs	r1, #32
 800b19c:	4618      	mov	r0, r3
 800b19e:	f7ff fe71 	bl	800ae84 <putc_bfd>
 800b1a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b1a6:	1c5a      	adds	r2, r3, #1
 800b1a8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b1ac:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d8f0      	bhi.n	800b196 <f_printf+0x222>
			continue;
 800b1b4:	e0ec      	b.n	800b390 <f_printf+0x41c>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800b1b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b1b8:	1d1a      	adds	r2, r3, #4
 800b1ba:	67ba      	str	r2, [r7, #120]	; 0x78
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	b2da      	uxtb	r2, r3
 800b1c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b1c4:	4611      	mov	r1, r2
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f7ff fe5c 	bl	800ae84 <putc_bfd>
 800b1cc:	e0e0      	b.n	800b390 <f_printf+0x41c>

		case 'B' :					/* Binary */
			r = 2; break;
 800b1ce:	2302      	movs	r3, #2
 800b1d0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b1d4:	e014      	b.n	800b200 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800b1d6:	2308      	movs	r3, #8
 800b1d8:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b1dc:	e010      	b.n	800b200 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800b1de:	230a      	movs	r3, #10
 800b1e0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b1e4:	e00c      	b.n	800b200 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800b1e6:	2310      	movs	r3, #16
 800b1e8:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b1ec:	e008      	b.n	800b200 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800b1ee:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800b1f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b1f6:	4611      	mov	r1, r2
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	f7ff fe43 	bl	800ae84 <putc_bfd>
 800b1fe:	e0c7      	b.n	800b390 <f_printf+0x41c>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800b200:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b204:	f003 0304 	and.w	r3, r3, #4
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d004      	beq.n	800b216 <f_printf+0x2a2>
 800b20c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b20e:	1d1a      	adds	r2, r3, #4
 800b210:	67ba      	str	r2, [r7, #120]	; 0x78
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	e00c      	b.n	800b230 <f_printf+0x2bc>
 800b216:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b21a:	2b44      	cmp	r3, #68	; 0x44
 800b21c:	d104      	bne.n	800b228 <f_printf+0x2b4>
 800b21e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b220:	1d1a      	adds	r2, r3, #4
 800b222:	67ba      	str	r2, [r7, #120]	; 0x78
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	e003      	b.n	800b230 <f_printf+0x2bc>
 800b228:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b22a:	1d1a      	adds	r2, r3, #4
 800b22c:	67ba      	str	r2, [r7, #120]	; 0x78
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800b234:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b238:	2b44      	cmp	r3, #68	; 0x44
 800b23a:	d10e      	bne.n	800b25a <f_printf+0x2e6>
 800b23c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b240:	2b00      	cmp	r3, #0
 800b242:	da0a      	bge.n	800b25a <f_printf+0x2e6>
			v = 0 - v;
 800b244:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b248:	425b      	negs	r3, r3
 800b24a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800b24e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b252:	f043 0308 	orr.w	r3, r3, #8
 800b256:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800b25a:	2300      	movs	r3, #0
 800b25c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800b260:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800b264:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b268:	fbb3 f1f2 	udiv	r1, r3, r2
 800b26c:	fb02 f201 	mul.w	r2, r2, r1
 800b270:	1a9b      	subs	r3, r3, r2
 800b272:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800b276:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800b27a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800b27e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b282:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800b286:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b28a:	2b09      	cmp	r3, #9
 800b28c:	d90b      	bls.n	800b2a6 <f_printf+0x332>
 800b28e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b292:	2b78      	cmp	r3, #120	; 0x78
 800b294:	d101      	bne.n	800b29a <f_printf+0x326>
 800b296:	2227      	movs	r2, #39	; 0x27
 800b298:	e000      	b.n	800b29c <f_printf+0x328>
 800b29a:	2207      	movs	r2, #7
 800b29c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b2a0:	4413      	add	r3, r2
 800b2a2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800b2a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b2aa:	1c5a      	adds	r2, r3, #1
 800b2ac:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800b2b0:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b2b4:	3230      	adds	r2, #48	; 0x30
 800b2b6:	b2d2      	uxtb	r2, r2
 800b2b8:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800b2bc:	440b      	add	r3, r1
 800b2be:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800b2c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d003      	beq.n	800b2d2 <f_printf+0x35e>
 800b2ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b2ce:	2b1f      	cmp	r3, #31
 800b2d0:	d9c6      	bls.n	800b260 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800b2d2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b2d6:	f003 0308 	and.w	r3, r3, #8
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00a      	beq.n	800b2f4 <f_printf+0x380>
 800b2de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b2e2:	1c5a      	adds	r2, r3, #1
 800b2e4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800b2e8:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800b2ec:	4413      	add	r3, r2
 800b2ee:	222d      	movs	r2, #45	; 0x2d
 800b2f0:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800b2f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b2f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b2fc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b300:	f003 0301 	and.w	r3, r3, #1
 800b304:	2b00      	cmp	r3, #0
 800b306:	d001      	beq.n	800b30c <f_printf+0x398>
 800b308:	2330      	movs	r3, #48	; 0x30
 800b30a:	e000      	b.n	800b30e <f_printf+0x39a>
 800b30c:	2320      	movs	r3, #32
 800b30e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800b312:	e007      	b.n	800b324 <f_printf+0x3b0>
 800b314:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b318:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b31c:	4611      	mov	r1, r2
 800b31e:	4618      	mov	r0, r3
 800b320:	f7ff fdb0 	bl	800ae84 <putc_bfd>
 800b324:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b328:	f003 0302 	and.w	r3, r3, #2
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d108      	bne.n	800b342 <f_printf+0x3ce>
 800b330:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b334:	1c5a      	adds	r2, r3, #1
 800b336:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b33a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b33e:	429a      	cmp	r2, r3
 800b340:	d8e8      	bhi.n	800b314 <f_printf+0x3a0>
		do {
			putc_bfd(&pb, str[--i]);
 800b342:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b346:	3b01      	subs	r3, #1
 800b348:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b34c:	f107 020c 	add.w	r2, r7, #12
 800b350:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b354:	4413      	add	r3, r2
 800b356:	781a      	ldrb	r2, [r3, #0]
 800b358:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b35c:	4611      	mov	r1, r2
 800b35e:	4618      	mov	r0, r3
 800b360:	f7ff fd90 	bl	800ae84 <putc_bfd>
		} while (i);
 800b364:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d1ea      	bne.n	800b342 <f_printf+0x3ce>
		while (j++ < w) putc_bfd(&pb, d);
 800b36c:	e007      	b.n	800b37e <f_printf+0x40a>
 800b36e:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b372:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b376:	4611      	mov	r1, r2
 800b378:	4618      	mov	r0, r3
 800b37a:	f7ff fd83 	bl	800ae84 <putc_bfd>
 800b37e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b382:	1c5a      	adds	r2, r3, #1
 800b384:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b388:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d8ee      	bhi.n	800b36e <f_printf+0x3fa>
		c = *fmt++;
 800b390:	e5fe      	b.n	800af90 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800b392:	bf00      	nop
 800b394:	e000      	b.n	800b398 <f_printf+0x424>
		if (!c) break;
 800b396:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800b398:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7ff fdae 	bl	800aefe <putc_flush>
 800b3a2:	4603      	mov	r3, r0
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	379c      	adds	r7, #156	; 0x9c
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b3ae:	b003      	add	sp, #12
 800b3b0:	4770      	bx	lr
 800b3b2:	bf00      	nop

0800b3b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b087      	sub	sp, #28
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	60b9      	str	r1, [r7, #8]
 800b3be:	4613      	mov	r3, r2
 800b3c0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b3ca:	4b1f      	ldr	r3, [pc, #124]	; (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3cc:	7b9b      	ldrb	r3, [r3, #14]
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	d831      	bhi.n	800b438 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b3d4:	4b1c      	ldr	r3, [pc, #112]	; (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3d6:	7b9b      	ldrb	r3, [r3, #14]
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	461a      	mov	r2, r3
 800b3dc:	4b1a      	ldr	r3, [pc, #104]	; (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3de:	2100      	movs	r1, #0
 800b3e0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b3e2:	4b19      	ldr	r3, [pc, #100]	; (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3e4:	7b9b      	ldrb	r3, [r3, #14]
 800b3e6:	b2db      	uxtb	r3, r3
 800b3e8:	4a17      	ldr	r2, [pc, #92]	; (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	4413      	add	r3, r2
 800b3ee:	68fa      	ldr	r2, [r7, #12]
 800b3f0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b3f2:	4b15      	ldr	r3, [pc, #84]	; (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3f4:	7b9b      	ldrb	r3, [r3, #14]
 800b3f6:	b2db      	uxtb	r3, r3
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	4b13      	ldr	r3, [pc, #76]	; (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3fc:	4413      	add	r3, r2
 800b3fe:	79fa      	ldrb	r2, [r7, #7]
 800b400:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 800b402:	4b11      	ldr	r3, [pc, #68]	; (800b448 <FATFS_LinkDriverEx+0x94>)
 800b404:	7b9b      	ldrb	r3, [r3, #14]
 800b406:	b2db      	uxtb	r3, r3
 800b408:	1c5a      	adds	r2, r3, #1
 800b40a:	b2d1      	uxtb	r1, r2
 800b40c:	4a0e      	ldr	r2, [pc, #56]	; (800b448 <FATFS_LinkDriverEx+0x94>)
 800b40e:	7391      	strb	r1, [r2, #14]
 800b410:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b412:	7dbb      	ldrb	r3, [r7, #22]
 800b414:	3330      	adds	r3, #48	; 0x30
 800b416:	b2da      	uxtb	r2, r3
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	3301      	adds	r3, #1
 800b420:	223a      	movs	r2, #58	; 0x3a
 800b422:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	3302      	adds	r3, #2
 800b428:	222f      	movs	r2, #47	; 0x2f
 800b42a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	3303      	adds	r3, #3
 800b430:	2200      	movs	r2, #0
 800b432:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b434:	2300      	movs	r3, #0
 800b436:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b438:	7dfb      	ldrb	r3, [r7, #23]
}
 800b43a:	4618      	mov	r0, r3
 800b43c:	371c      	adds	r7, #28
 800b43e:	46bd      	mov	sp, r7
 800b440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b444:	4770      	bx	lr
 800b446:	bf00      	nop
 800b448:	2000a508 	.word	0x2000a508

0800b44c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b082      	sub	sp, #8
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b456:	2200      	movs	r2, #0
 800b458:	6839      	ldr	r1, [r7, #0]
 800b45a:	6878      	ldr	r0, [r7, #4]
 800b45c:	f7ff ffaa 	bl	800b3b4 <FATFS_LinkDriverEx>
 800b460:	4603      	mov	r3, r0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3708      	adds	r7, #8
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}

0800b46a <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800b46a:	b580      	push	{r7, lr}
 800b46c:	b082      	sub	sp, #8
 800b46e:	af00      	add	r7, sp, #0
 800b470:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f006 fef2 	bl	801225c <malloc>
 800b478:	4603      	mov	r3, r0
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3708      	adds	r7, #8
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}

0800b482 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800b482:	b580      	push	{r7, lr}
 800b484:	b082      	sub	sp, #8
 800b486:	af00      	add	r7, sp, #0
 800b488:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f006 feee 	bl	801226c <free>
}
 800b490:	bf00      	nop
 800b492:	3708      	adds	r7, #8
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b498:	b480      	push	{r7}
 800b49a:	b085      	sub	sp, #20
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	4603      	mov	r3, r0
 800b4a0:	6039      	str	r1, [r7, #0]
 800b4a2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b4a4:	88fb      	ldrh	r3, [r7, #6]
 800b4a6:	2b7f      	cmp	r3, #127	; 0x7f
 800b4a8:	d802      	bhi.n	800b4b0 <ff_convert+0x18>
		c = chr;
 800b4aa:	88fb      	ldrh	r3, [r7, #6]
 800b4ac:	81fb      	strh	r3, [r7, #14]
 800b4ae:	e025      	b.n	800b4fc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d00b      	beq.n	800b4ce <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b4b6:	88fb      	ldrh	r3, [r7, #6]
 800b4b8:	2bff      	cmp	r3, #255	; 0xff
 800b4ba:	d805      	bhi.n	800b4c8 <ff_convert+0x30>
 800b4bc:	88fb      	ldrh	r3, [r7, #6]
 800b4be:	3b80      	subs	r3, #128	; 0x80
 800b4c0:	4a12      	ldr	r2, [pc, #72]	; (800b50c <ff_convert+0x74>)
 800b4c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4c6:	e000      	b.n	800b4ca <ff_convert+0x32>
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	81fb      	strh	r3, [r7, #14]
 800b4cc:	e016      	b.n	800b4fc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	81fb      	strh	r3, [r7, #14]
 800b4d2:	e009      	b.n	800b4e8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b4d4:	89fb      	ldrh	r3, [r7, #14]
 800b4d6:	4a0d      	ldr	r2, [pc, #52]	; (800b50c <ff_convert+0x74>)
 800b4d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4dc:	88fa      	ldrh	r2, [r7, #6]
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	d006      	beq.n	800b4f0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b4e2:	89fb      	ldrh	r3, [r7, #14]
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	81fb      	strh	r3, [r7, #14]
 800b4e8:	89fb      	ldrh	r3, [r7, #14]
 800b4ea:	2b7f      	cmp	r3, #127	; 0x7f
 800b4ec:	d9f2      	bls.n	800b4d4 <ff_convert+0x3c>
 800b4ee:	e000      	b.n	800b4f2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b4f0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b4f2:	89fb      	ldrh	r3, [r7, #14]
 800b4f4:	3380      	adds	r3, #128	; 0x80
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	b2db      	uxtb	r3, r3
 800b4fa:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b4fc:	89fb      	ldrh	r3, [r7, #14]
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3714      	adds	r7, #20
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr
 800b50a:	bf00      	nop
 800b50c:	0802356c 	.word	0x0802356c

0800b510 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b510:	b480      	push	{r7}
 800b512:	b087      	sub	sp, #28
 800b514:	af00      	add	r7, sp, #0
 800b516:	4603      	mov	r3, r0
 800b518:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b51a:	88fb      	ldrh	r3, [r7, #6]
 800b51c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b520:	d201      	bcs.n	800b526 <ff_wtoupper+0x16>
 800b522:	4b3e      	ldr	r3, [pc, #248]	; (800b61c <ff_wtoupper+0x10c>)
 800b524:	e000      	b.n	800b528 <ff_wtoupper+0x18>
 800b526:	4b3e      	ldr	r3, [pc, #248]	; (800b620 <ff_wtoupper+0x110>)
 800b528:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	1c9a      	adds	r2, r3, #2
 800b52e:	617a      	str	r2, [r7, #20]
 800b530:	881b      	ldrh	r3, [r3, #0]
 800b532:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b534:	8a7b      	ldrh	r3, [r7, #18]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d068      	beq.n	800b60c <ff_wtoupper+0xfc>
 800b53a:	88fa      	ldrh	r2, [r7, #6]
 800b53c:	8a7b      	ldrh	r3, [r7, #18]
 800b53e:	429a      	cmp	r2, r3
 800b540:	d364      	bcc.n	800b60c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b542:	697b      	ldr	r3, [r7, #20]
 800b544:	1c9a      	adds	r2, r3, #2
 800b546:	617a      	str	r2, [r7, #20]
 800b548:	881b      	ldrh	r3, [r3, #0]
 800b54a:	823b      	strh	r3, [r7, #16]
 800b54c:	8a3b      	ldrh	r3, [r7, #16]
 800b54e:	0a1b      	lsrs	r3, r3, #8
 800b550:	81fb      	strh	r3, [r7, #14]
 800b552:	8a3b      	ldrh	r3, [r7, #16]
 800b554:	b2db      	uxtb	r3, r3
 800b556:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b558:	88fa      	ldrh	r2, [r7, #6]
 800b55a:	8a79      	ldrh	r1, [r7, #18]
 800b55c:	8a3b      	ldrh	r3, [r7, #16]
 800b55e:	440b      	add	r3, r1
 800b560:	429a      	cmp	r2, r3
 800b562:	da49      	bge.n	800b5f8 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b564:	89fb      	ldrh	r3, [r7, #14]
 800b566:	2b08      	cmp	r3, #8
 800b568:	d84f      	bhi.n	800b60a <ff_wtoupper+0xfa>
 800b56a:	a201      	add	r2, pc, #4	; (adr r2, 800b570 <ff_wtoupper+0x60>)
 800b56c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b570:	0800b595 	.word	0x0800b595
 800b574:	0800b5a7 	.word	0x0800b5a7
 800b578:	0800b5bd 	.word	0x0800b5bd
 800b57c:	0800b5c5 	.word	0x0800b5c5
 800b580:	0800b5cd 	.word	0x0800b5cd
 800b584:	0800b5d5 	.word	0x0800b5d5
 800b588:	0800b5dd 	.word	0x0800b5dd
 800b58c:	0800b5e5 	.word	0x0800b5e5
 800b590:	0800b5ed 	.word	0x0800b5ed
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b594:	88fa      	ldrh	r2, [r7, #6]
 800b596:	8a7b      	ldrh	r3, [r7, #18]
 800b598:	1ad3      	subs	r3, r2, r3
 800b59a:	005b      	lsls	r3, r3, #1
 800b59c:	697a      	ldr	r2, [r7, #20]
 800b59e:	4413      	add	r3, r2
 800b5a0:	881b      	ldrh	r3, [r3, #0]
 800b5a2:	80fb      	strh	r3, [r7, #6]
 800b5a4:	e027      	b.n	800b5f6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b5a6:	88fa      	ldrh	r2, [r7, #6]
 800b5a8:	8a7b      	ldrh	r3, [r7, #18]
 800b5aa:	1ad3      	subs	r3, r2, r3
 800b5ac:	b29b      	uxth	r3, r3
 800b5ae:	f003 0301 	and.w	r3, r3, #1
 800b5b2:	b29b      	uxth	r3, r3
 800b5b4:	88fa      	ldrh	r2, [r7, #6]
 800b5b6:	1ad3      	subs	r3, r2, r3
 800b5b8:	80fb      	strh	r3, [r7, #6]
 800b5ba:	e01c      	b.n	800b5f6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b5bc:	88fb      	ldrh	r3, [r7, #6]
 800b5be:	3b10      	subs	r3, #16
 800b5c0:	80fb      	strh	r3, [r7, #6]
 800b5c2:	e018      	b.n	800b5f6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b5c4:	88fb      	ldrh	r3, [r7, #6]
 800b5c6:	3b20      	subs	r3, #32
 800b5c8:	80fb      	strh	r3, [r7, #6]
 800b5ca:	e014      	b.n	800b5f6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b5cc:	88fb      	ldrh	r3, [r7, #6]
 800b5ce:	3b30      	subs	r3, #48	; 0x30
 800b5d0:	80fb      	strh	r3, [r7, #6]
 800b5d2:	e010      	b.n	800b5f6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b5d4:	88fb      	ldrh	r3, [r7, #6]
 800b5d6:	3b1a      	subs	r3, #26
 800b5d8:	80fb      	strh	r3, [r7, #6]
 800b5da:	e00c      	b.n	800b5f6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b5dc:	88fb      	ldrh	r3, [r7, #6]
 800b5de:	3308      	adds	r3, #8
 800b5e0:	80fb      	strh	r3, [r7, #6]
 800b5e2:	e008      	b.n	800b5f6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b5e4:	88fb      	ldrh	r3, [r7, #6]
 800b5e6:	3b50      	subs	r3, #80	; 0x50
 800b5e8:	80fb      	strh	r3, [r7, #6]
 800b5ea:	e004      	b.n	800b5f6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b5ec:	88fb      	ldrh	r3, [r7, #6]
 800b5ee:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800b5f2:	80fb      	strh	r3, [r7, #6]
 800b5f4:	bf00      	nop
			}
			break;
 800b5f6:	e008      	b.n	800b60a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b5f8:	89fb      	ldrh	r3, [r7, #14]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d195      	bne.n	800b52a <ff_wtoupper+0x1a>
 800b5fe:	8a3b      	ldrh	r3, [r7, #16]
 800b600:	005b      	lsls	r3, r3, #1
 800b602:	697a      	ldr	r2, [r7, #20]
 800b604:	4413      	add	r3, r2
 800b606:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b608:	e78f      	b.n	800b52a <ff_wtoupper+0x1a>
			break;
 800b60a:	bf00      	nop
	}

	return chr;
 800b60c:	88fb      	ldrh	r3, [r7, #6]
}
 800b60e:	4618      	mov	r0, r3
 800b610:	371c      	adds	r7, #28
 800b612:	46bd      	mov	sp, r7
 800b614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b618:	4770      	bx	lr
 800b61a:	bf00      	nop
 800b61c:	0802366c 	.word	0x0802366c
 800b620:	08023860 	.word	0x08023860

0800b624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b628:	4b0e      	ldr	r3, [pc, #56]	; (800b664 <HAL_Init+0x40>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	4a0d      	ldr	r2, [pc, #52]	; (800b664 <HAL_Init+0x40>)
 800b62e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b632:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800b634:	4b0b      	ldr	r3, [pc, #44]	; (800b664 <HAL_Init+0x40>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	4a0a      	ldr	r2, [pc, #40]	; (800b664 <HAL_Init+0x40>)
 800b63a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b63e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b640:	4b08      	ldr	r3, [pc, #32]	; (800b664 <HAL_Init+0x40>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	4a07      	ldr	r2, [pc, #28]	; (800b664 <HAL_Init+0x40>)
 800b646:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b64a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b64c:	2003      	movs	r0, #3
 800b64e:	f000 fea9 	bl	800c3a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b652:	2000      	movs	r0, #0
 800b654:	f000 f808 	bl	800b668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800b658:	f7f5 fe8e 	bl	8001378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b65c:	2300      	movs	r3, #0
}
 800b65e:	4618      	mov	r0, r3
 800b660:	bd80      	pop	{r7, pc}
 800b662:	bf00      	nop
 800b664:	40023c00 	.word	0x40023c00

0800b668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b082      	sub	sp, #8
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800b670:	4b12      	ldr	r3, [pc, #72]	; (800b6bc <HAL_InitTick+0x54>)
 800b672:	681a      	ldr	r2, [r3, #0]
 800b674:	4b12      	ldr	r3, [pc, #72]	; (800b6c0 <HAL_InitTick+0x58>)
 800b676:	781b      	ldrb	r3, [r3, #0]
 800b678:	4619      	mov	r1, r3
 800b67a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b67e:	fbb3 f3f1 	udiv	r3, r3, r1
 800b682:	fbb2 f3f3 	udiv	r3, r2, r3
 800b686:	4618      	mov	r0, r3
 800b688:	f000 fecf 	bl	800c42a <HAL_SYSTICK_Config>
 800b68c:	4603      	mov	r3, r0
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d001      	beq.n	800b696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800b692:	2301      	movs	r3, #1
 800b694:	e00e      	b.n	800b6b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2b0f      	cmp	r3, #15
 800b69a:	d80a      	bhi.n	800b6b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800b69c:	2200      	movs	r2, #0
 800b69e:	6879      	ldr	r1, [r7, #4]
 800b6a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6a4:	f000 fe89 	bl	800c3ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800b6a8:	4a06      	ldr	r2, [pc, #24]	; (800b6c4 <HAL_InitTick+0x5c>)
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	e000      	b.n	800b6b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800b6b2:	2301      	movs	r3, #1
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	3708      	adds	r7, #8
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	bd80      	pop	{r7, pc}
 800b6bc:	20000000 	.word	0x20000000
 800b6c0:	200000c4 	.word	0x200000c4
 800b6c4:	200000c0 	.word	0x200000c0

0800b6c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b6cc:	4b06      	ldr	r3, [pc, #24]	; (800b6e8 <HAL_IncTick+0x20>)
 800b6ce:	781b      	ldrb	r3, [r3, #0]
 800b6d0:	461a      	mov	r2, r3
 800b6d2:	4b06      	ldr	r3, [pc, #24]	; (800b6ec <HAL_IncTick+0x24>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	4413      	add	r3, r2
 800b6d8:	4a04      	ldr	r2, [pc, #16]	; (800b6ec <HAL_IncTick+0x24>)
 800b6da:	6013      	str	r3, [r2, #0]
}
 800b6dc:	bf00      	nop
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e4:	4770      	bx	lr
 800b6e6:	bf00      	nop
 800b6e8:	200000c4 	.word	0x200000c4
 800b6ec:	2000afe4 	.word	0x2000afe4

0800b6f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	af00      	add	r7, sp, #0
  return uwTick;
 800b6f4:	4b03      	ldr	r3, [pc, #12]	; (800b704 <HAL_GetTick+0x14>)
 800b6f6:	681b      	ldr	r3, [r3, #0]
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b700:	4770      	bx	lr
 800b702:	bf00      	nop
 800b704:	2000afe4 	.word	0x2000afe4

0800b708 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b084      	sub	sp, #16
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b710:	f7ff ffee 	bl	800b6f0 <HAL_GetTick>
 800b714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b720:	d005      	beq.n	800b72e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b722:	4b09      	ldr	r3, [pc, #36]	; (800b748 <HAL_Delay+0x40>)
 800b724:	781b      	ldrb	r3, [r3, #0]
 800b726:	461a      	mov	r2, r3
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	4413      	add	r3, r2
 800b72c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800b72e:	bf00      	nop
 800b730:	f7ff ffde 	bl	800b6f0 <HAL_GetTick>
 800b734:	4602      	mov	r2, r0
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	1ad3      	subs	r3, r2, r3
 800b73a:	68fa      	ldr	r2, [r7, #12]
 800b73c:	429a      	cmp	r2, r3
 800b73e:	d8f7      	bhi.n	800b730 <HAL_Delay+0x28>
  {
  }
}
 800b740:	bf00      	nop
 800b742:	3710      	adds	r7, #16
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}
 800b748:	200000c4 	.word	0x200000c4

0800b74c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b084      	sub	sp, #16
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b754:	2300      	movs	r3, #0
 800b756:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d101      	bne.n	800b762 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800b75e:	2301      	movs	r3, #1
 800b760:	e033      	b.n	800b7ca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b766:	2b00      	cmp	r3, #0
 800b768:	d109      	bne.n	800b77e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f7fa fcc6 	bl	80060fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2200      	movs	r2, #0
 800b774:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2200      	movs	r2, #0
 800b77a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b782:	f003 0310 	and.w	r3, r3, #16
 800b786:	2b00      	cmp	r3, #0
 800b788:	d118      	bne.n	800b7bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b78e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800b792:	f023 0302 	bic.w	r3, r3, #2
 800b796:	f043 0202 	orr.w	r2, r3, #2
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800b79e:	6878      	ldr	r0, [r7, #4]
 800b7a0:	f000 fb86 	bl	800beb0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7ae:	f023 0303 	bic.w	r3, r3, #3
 800b7b2:	f043 0201 	orr.w	r2, r3, #1
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	641a      	str	r2, [r3, #64]	; 0x40
 800b7ba:	e001      	b.n	800b7c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800b7bc:	2301      	movs	r3, #1
 800b7be:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800b7c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3710      	adds	r7, #16
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}

0800b7d2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800b7d2:	b580      	push	{r7, lr}
 800b7d4:	b084      	sub	sp, #16
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	60fb      	str	r3, [r7, #12]
 800b7de:	2300      	movs	r3, #0
 800b7e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f003 0302 	and.w	r3, r3, #2
 800b7ec:	2b02      	cmp	r3, #2
 800b7ee:	bf0c      	ite	eq
 800b7f0:	2301      	moveq	r3, #1
 800b7f2:	2300      	movne	r3, #0
 800b7f4:	b2db      	uxtb	r3, r3
 800b7f6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	685b      	ldr	r3, [r3, #4]
 800b7fe:	f003 0320 	and.w	r3, r3, #32
 800b802:	2b20      	cmp	r3, #32
 800b804:	bf0c      	ite	eq
 800b806:	2301      	moveq	r3, #1
 800b808:	2300      	movne	r3, #0
 800b80a:	b2db      	uxtb	r3, r3
 800b80c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d049      	beq.n	800b8a8 <HAL_ADC_IRQHandler+0xd6>
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d046      	beq.n	800b8a8 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b81e:	f003 0310 	and.w	r3, r3, #16
 800b822:	2b00      	cmp	r3, #0
 800b824:	d105      	bne.n	800b832 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b82a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	689b      	ldr	r3, [r3, #8]
 800b838:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d12b      	bne.n	800b898 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800b844:	2b00      	cmp	r3, #0
 800b846:	d127      	bne.n	800b898 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b84e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800b852:	2b00      	cmp	r3, #0
 800b854:	d006      	beq.n	800b864 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	689b      	ldr	r3, [r3, #8]
 800b85c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800b860:	2b00      	cmp	r3, #0
 800b862:	d119      	bne.n	800b898 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	685a      	ldr	r2, [r3, #4]
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	f022 0220 	bic.w	r2, r2, #32
 800b872:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b878:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b884:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d105      	bne.n	800b898 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b890:	f043 0201 	orr.w	r2, r3, #1
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 f9af 	bl	800bbfc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f06f 0212 	mvn.w	r2, #18
 800b8a6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	f003 0304 	and.w	r3, r3, #4
 800b8b2:	2b04      	cmp	r3, #4
 800b8b4:	bf0c      	ite	eq
 800b8b6:	2301      	moveq	r3, #1
 800b8b8:	2300      	movne	r3, #0
 800b8ba:	b2db      	uxtb	r3, r3
 800b8bc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8c8:	2b80      	cmp	r3, #128	; 0x80
 800b8ca:	bf0c      	ite	eq
 800b8cc:	2301      	moveq	r3, #1
 800b8ce:	2300      	movne	r3, #0
 800b8d0:	b2db      	uxtb	r3, r3
 800b8d2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d057      	beq.n	800b98a <HAL_ADC_IRQHandler+0x1b8>
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d054      	beq.n	800b98a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8e4:	f003 0310 	and.w	r3, r3, #16
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d105      	bne.n	800b8f8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8f0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	689b      	ldr	r3, [r3, #8]
 800b8fe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800b902:	2b00      	cmp	r3, #0
 800b904:	d139      	bne.n	800b97a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b90c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800b910:	2b00      	cmp	r3, #0
 800b912:	d006      	beq.n	800b922 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	689b      	ldr	r3, [r3, #8]
 800b91a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d12b      	bne.n	800b97a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	685b      	ldr	r3, [r3, #4]
 800b928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d124      	bne.n	800b97a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d11d      	bne.n	800b97a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800b942:	2b00      	cmp	r3, #0
 800b944:	d119      	bne.n	800b97a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	685a      	ldr	r2, [r3, #4]
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b954:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b95a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d105      	bne.n	800b97a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b972:	f043 0201 	orr.w	r2, r3, #1
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	f000 fc16 	bl	800c1ac <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f06f 020c 	mvn.w	r2, #12
 800b988:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f003 0301 	and.w	r3, r3, #1
 800b994:	2b01      	cmp	r3, #1
 800b996:	bf0c      	ite	eq
 800b998:	2301      	moveq	r3, #1
 800b99a:	2300      	movne	r3, #0
 800b99c:	b2db      	uxtb	r3, r3
 800b99e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9aa:	2b40      	cmp	r3, #64	; 0x40
 800b9ac:	bf0c      	ite	eq
 800b9ae:	2301      	moveq	r3, #1
 800b9b0:	2300      	movne	r3, #0
 800b9b2:	b2db      	uxtb	r3, r3
 800b9b4:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d017      	beq.n	800b9ec <HAL_ADC_IRQHandler+0x21a>
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d014      	beq.n	800b9ec <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f003 0301 	and.w	r3, r3, #1
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d10d      	bne.n	800b9ec <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9d4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	f000 f921 	bl	800bc24 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	f06f 0201 	mvn.w	r2, #1
 800b9ea:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f003 0320 	and.w	r3, r3, #32
 800b9f6:	2b20      	cmp	r3, #32
 800b9f8:	bf0c      	ite	eq
 800b9fa:	2301      	moveq	r3, #1
 800b9fc:	2300      	movne	r3, #0
 800b9fe:	b2db      	uxtb	r3, r3
 800ba00:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	685b      	ldr	r3, [r3, #4]
 800ba08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ba0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ba10:	bf0c      	ite	eq
 800ba12:	2301      	moveq	r3, #1
 800ba14:	2300      	movne	r3, #0
 800ba16:	b2db      	uxtb	r3, r3
 800ba18:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d015      	beq.n	800ba4c <HAL_ADC_IRQHandler+0x27a>
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d012      	beq.n	800ba4c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba2a:	f043 0202 	orr.w	r2, r3, #2
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f06f 0220 	mvn.w	r2, #32
 800ba3a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 f8fb 	bl	800bc38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	f06f 0220 	mvn.w	r2, #32
 800ba4a:	601a      	str	r2, [r3, #0]
  }
}
 800ba4c:	bf00      	nop
 800ba4e:	3710      	adds	r7, #16
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}

0800ba54 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b086      	sub	sp, #24
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	60f8      	str	r0, [r7, #12]
 800ba5c:	60b9      	str	r1, [r7, #8]
 800ba5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800ba60:	2300      	movs	r3, #0
 800ba62:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ba6a:	2b01      	cmp	r3, #1
 800ba6c:	d101      	bne.n	800ba72 <HAL_ADC_Start_DMA+0x1e>
 800ba6e:	2302      	movs	r3, #2
 800ba70:	e0b1      	b.n	800bbd6 <HAL_ADC_Start_DMA+0x182>
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	2201      	movs	r2, #1
 800ba76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	689b      	ldr	r3, [r3, #8]
 800ba80:	f003 0301 	and.w	r3, r3, #1
 800ba84:	2b01      	cmp	r3, #1
 800ba86:	d018      	beq.n	800baba <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	689a      	ldr	r2, [r3, #8]
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	f042 0201 	orr.w	r2, r2, #1
 800ba96:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800ba98:	4b51      	ldr	r3, [pc, #324]	; (800bbe0 <HAL_ADC_Start_DMA+0x18c>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	4a51      	ldr	r2, [pc, #324]	; (800bbe4 <HAL_ADC_Start_DMA+0x190>)
 800ba9e:	fba2 2303 	umull	r2, r3, r2, r3
 800baa2:	0c9a      	lsrs	r2, r3, #18
 800baa4:	4613      	mov	r3, r2
 800baa6:	005b      	lsls	r3, r3, #1
 800baa8:	4413      	add	r3, r2
 800baaa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800baac:	e002      	b.n	800bab4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	3b01      	subs	r3, #1
 800bab2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800bab4:	693b      	ldr	r3, [r7, #16]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d1f9      	bne.n	800baae <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	689b      	ldr	r3, [r3, #8]
 800bac0:	f003 0301 	and.w	r3, r3, #1
 800bac4:	2b01      	cmp	r3, #1
 800bac6:	f040 8085 	bne.w	800bbd4 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bace:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800bad2:	f023 0301 	bic.w	r3, r3, #1
 800bad6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	685b      	ldr	r3, [r3, #4]
 800bae4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d007      	beq.n	800bafc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baf0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800baf4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bb04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb08:	d106      	bne.n	800bb18 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb0e:	f023 0206 	bic.w	r2, r3, #6
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	645a      	str	r2, [r3, #68]	; 0x44
 800bb16:	e002      	b.n	800bb1e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	2200      	movs	r2, #0
 800bb22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800bb26:	4b30      	ldr	r3, [pc, #192]	; (800bbe8 <HAL_ADC_Start_DMA+0x194>)
 800bb28:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb2e:	4a2f      	ldr	r2, [pc, #188]	; (800bbec <HAL_ADC_Start_DMA+0x198>)
 800bb30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb36:	4a2e      	ldr	r2, [pc, #184]	; (800bbf0 <HAL_ADC_Start_DMA+0x19c>)
 800bb38:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb3e:	4a2d      	ldr	r2, [pc, #180]	; (800bbf4 <HAL_ADC_Start_DMA+0x1a0>)
 800bb40:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800bb4a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	685a      	ldr	r2, [r3, #4]
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800bb5a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	689a      	ldr	r2, [r3, #8]
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb6a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	334c      	adds	r3, #76	; 0x4c
 800bb76:	4619      	mov	r1, r3
 800bb78:	68ba      	ldr	r2, [r7, #8]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f000 fd6e 	bl	800c65c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800bb80:	697b      	ldr	r3, [r7, #20]
 800bb82:	685b      	ldr	r3, [r3, #4]
 800bb84:	f003 031f 	and.w	r3, r3, #31
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d10f      	bne.n	800bbac <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	689b      	ldr	r3, [r3, #8]
 800bb92:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d11c      	bne.n	800bbd4 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	689a      	ldr	r2, [r3, #8]
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800bba8:	609a      	str	r2, [r3, #8]
 800bbaa:	e013      	b.n	800bbd4 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	4a11      	ldr	r2, [pc, #68]	; (800bbf8 <HAL_ADC_Start_DMA+0x1a4>)
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	d10e      	bne.n	800bbd4 <HAL_ADC_Start_DMA+0x180>
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	689b      	ldr	r3, [r3, #8]
 800bbbc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d107      	bne.n	800bbd4 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	689a      	ldr	r2, [r3, #8]
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800bbd2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800bbd4:	2300      	movs	r3, #0
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3718      	adds	r7, #24
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	20000000 	.word	0x20000000
 800bbe4:	431bde83 	.word	0x431bde83
 800bbe8:	40012300 	.word	0x40012300
 800bbec:	0800c0a9 	.word	0x0800c0a9
 800bbf0:	0800c163 	.word	0x0800c163
 800bbf4:	0800c17f 	.word	0x0800c17f
 800bbf8:	40012000 	.word	0x40012000

0800bbfc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b083      	sub	sp, #12
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800bc04:	bf00      	nop
 800bc06:	370c      	adds	r7, #12
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0e:	4770      	bx	lr

0800bc10 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800bc10:	b480      	push	{r7}
 800bc12:	b083      	sub	sp, #12
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800bc18:	bf00      	nop
 800bc1a:	370c      	adds	r7, #12
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc22:	4770      	bx	lr

0800bc24 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b083      	sub	sp, #12
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800bc2c:	bf00      	nop
 800bc2e:	370c      	adds	r7, #12
 800bc30:	46bd      	mov	sp, r7
 800bc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc36:	4770      	bx	lr

0800bc38 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800bc38:	b480      	push	{r7}
 800bc3a:	b083      	sub	sp, #12
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800bc40:	bf00      	nop
 800bc42:	370c      	adds	r7, #12
 800bc44:	46bd      	mov	sp, r7
 800bc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4a:	4770      	bx	lr

0800bc4c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b085      	sub	sp, #20
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
 800bc54:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800bc56:	2300      	movs	r3, #0
 800bc58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d101      	bne.n	800bc68 <HAL_ADC_ConfigChannel+0x1c>
 800bc64:	2302      	movs	r3, #2
 800bc66:	e113      	b.n	800be90 <HAL_ADC_ConfigChannel+0x244>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2201      	movs	r2, #1
 800bc6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2b09      	cmp	r3, #9
 800bc76:	d925      	bls.n	800bcc4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	68d9      	ldr	r1, [r3, #12]
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	b29b      	uxth	r3, r3
 800bc84:	461a      	mov	r2, r3
 800bc86:	4613      	mov	r3, r2
 800bc88:	005b      	lsls	r3, r3, #1
 800bc8a:	4413      	add	r3, r2
 800bc8c:	3b1e      	subs	r3, #30
 800bc8e:	2207      	movs	r2, #7
 800bc90:	fa02 f303 	lsl.w	r3, r2, r3
 800bc94:	43da      	mvns	r2, r3
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	400a      	ands	r2, r1
 800bc9c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	68d9      	ldr	r1, [r3, #12]
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	689a      	ldr	r2, [r3, #8]
 800bca8:	683b      	ldr	r3, [r7, #0]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	4618      	mov	r0, r3
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	005b      	lsls	r3, r3, #1
 800bcb4:	4403      	add	r3, r0
 800bcb6:	3b1e      	subs	r3, #30
 800bcb8:	409a      	lsls	r2, r3
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	430a      	orrs	r2, r1
 800bcc0:	60da      	str	r2, [r3, #12]
 800bcc2:	e022      	b.n	800bd0a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	6919      	ldr	r1, [r3, #16]
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	b29b      	uxth	r3, r3
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	4613      	mov	r3, r2
 800bcd4:	005b      	lsls	r3, r3, #1
 800bcd6:	4413      	add	r3, r2
 800bcd8:	2207      	movs	r2, #7
 800bcda:	fa02 f303 	lsl.w	r3, r2, r3
 800bcde:	43da      	mvns	r2, r3
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	400a      	ands	r2, r1
 800bce6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	6919      	ldr	r1, [r3, #16]
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	689a      	ldr	r2, [r3, #8]
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	b29b      	uxth	r3, r3
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	005b      	lsls	r3, r3, #1
 800bcfe:	4403      	add	r3, r0
 800bd00:	409a      	lsls	r2, r3
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	430a      	orrs	r2, r1
 800bd08:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	2b06      	cmp	r3, #6
 800bd10:	d824      	bhi.n	800bd5c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	685a      	ldr	r2, [r3, #4]
 800bd1c:	4613      	mov	r3, r2
 800bd1e:	009b      	lsls	r3, r3, #2
 800bd20:	4413      	add	r3, r2
 800bd22:	3b05      	subs	r3, #5
 800bd24:	221f      	movs	r2, #31
 800bd26:	fa02 f303 	lsl.w	r3, r2, r3
 800bd2a:	43da      	mvns	r2, r3
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	400a      	ands	r2, r1
 800bd32:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	b29b      	uxth	r3, r3
 800bd40:	4618      	mov	r0, r3
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	685a      	ldr	r2, [r3, #4]
 800bd46:	4613      	mov	r3, r2
 800bd48:	009b      	lsls	r3, r3, #2
 800bd4a:	4413      	add	r3, r2
 800bd4c:	3b05      	subs	r3, #5
 800bd4e:	fa00 f203 	lsl.w	r2, r0, r3
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	430a      	orrs	r2, r1
 800bd58:	635a      	str	r2, [r3, #52]	; 0x34
 800bd5a:	e04c      	b.n	800bdf6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	685b      	ldr	r3, [r3, #4]
 800bd60:	2b0c      	cmp	r3, #12
 800bd62:	d824      	bhi.n	800bdae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	685a      	ldr	r2, [r3, #4]
 800bd6e:	4613      	mov	r3, r2
 800bd70:	009b      	lsls	r3, r3, #2
 800bd72:	4413      	add	r3, r2
 800bd74:	3b23      	subs	r3, #35	; 0x23
 800bd76:	221f      	movs	r2, #31
 800bd78:	fa02 f303 	lsl.w	r3, r2, r3
 800bd7c:	43da      	mvns	r2, r3
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	400a      	ands	r2, r1
 800bd84:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	b29b      	uxth	r3, r3
 800bd92:	4618      	mov	r0, r3
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	685a      	ldr	r2, [r3, #4]
 800bd98:	4613      	mov	r3, r2
 800bd9a:	009b      	lsls	r3, r3, #2
 800bd9c:	4413      	add	r3, r2
 800bd9e:	3b23      	subs	r3, #35	; 0x23
 800bda0:	fa00 f203 	lsl.w	r2, r0, r3
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	430a      	orrs	r2, r1
 800bdaa:	631a      	str	r2, [r3, #48]	; 0x30
 800bdac:	e023      	b.n	800bdf6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bdb4:	683b      	ldr	r3, [r7, #0]
 800bdb6:	685a      	ldr	r2, [r3, #4]
 800bdb8:	4613      	mov	r3, r2
 800bdba:	009b      	lsls	r3, r3, #2
 800bdbc:	4413      	add	r3, r2
 800bdbe:	3b41      	subs	r3, #65	; 0x41
 800bdc0:	221f      	movs	r2, #31
 800bdc2:	fa02 f303 	lsl.w	r3, r2, r3
 800bdc6:	43da      	mvns	r2, r3
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	400a      	ands	r2, r1
 800bdce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	b29b      	uxth	r3, r3
 800bddc:	4618      	mov	r0, r3
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	685a      	ldr	r2, [r3, #4]
 800bde2:	4613      	mov	r3, r2
 800bde4:	009b      	lsls	r3, r3, #2
 800bde6:	4413      	add	r3, r2
 800bde8:	3b41      	subs	r3, #65	; 0x41
 800bdea:	fa00 f203 	lsl.w	r2, r0, r3
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	430a      	orrs	r2, r1
 800bdf4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800bdf6:	4b29      	ldr	r3, [pc, #164]	; (800be9c <HAL_ADC_ConfigChannel+0x250>)
 800bdf8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	4a28      	ldr	r2, [pc, #160]	; (800bea0 <HAL_ADC_ConfigChannel+0x254>)
 800be00:	4293      	cmp	r3, r2
 800be02:	d10f      	bne.n	800be24 <HAL_ADC_ConfigChannel+0x1d8>
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	2b12      	cmp	r3, #18
 800be0a:	d10b      	bne.n	800be24 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	685b      	ldr	r3, [r3, #4]
 800be10:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	685b      	ldr	r3, [r3, #4]
 800be1c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	4a1d      	ldr	r2, [pc, #116]	; (800bea0 <HAL_ADC_ConfigChannel+0x254>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d12b      	bne.n	800be86 <HAL_ADC_ConfigChannel+0x23a>
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	4a1c      	ldr	r2, [pc, #112]	; (800bea4 <HAL_ADC_ConfigChannel+0x258>)
 800be34:	4293      	cmp	r3, r2
 800be36:	d003      	beq.n	800be40 <HAL_ADC_ConfigChannel+0x1f4>
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	2b11      	cmp	r3, #17
 800be3e:	d122      	bne.n	800be86 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	685b      	ldr	r3, [r3, #4]
 800be44:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	685b      	ldr	r3, [r3, #4]
 800be50:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800be58:	683b      	ldr	r3, [r7, #0]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	4a11      	ldr	r2, [pc, #68]	; (800bea4 <HAL_ADC_ConfigChannel+0x258>)
 800be5e:	4293      	cmp	r3, r2
 800be60:	d111      	bne.n	800be86 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800be62:	4b11      	ldr	r3, [pc, #68]	; (800bea8 <HAL_ADC_ConfigChannel+0x25c>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	4a11      	ldr	r2, [pc, #68]	; (800beac <HAL_ADC_ConfigChannel+0x260>)
 800be68:	fba2 2303 	umull	r2, r3, r2, r3
 800be6c:	0c9a      	lsrs	r2, r3, #18
 800be6e:	4613      	mov	r3, r2
 800be70:	009b      	lsls	r3, r3, #2
 800be72:	4413      	add	r3, r2
 800be74:	005b      	lsls	r3, r3, #1
 800be76:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800be78:	e002      	b.n	800be80 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	3b01      	subs	r3, #1
 800be7e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d1f9      	bne.n	800be7a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2200      	movs	r2, #0
 800be8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800be8e:	2300      	movs	r3, #0
}
 800be90:	4618      	mov	r0, r3
 800be92:	3714      	adds	r7, #20
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr
 800be9c:	40012300 	.word	0x40012300
 800bea0:	40012000 	.word	0x40012000
 800bea4:	10000012 	.word	0x10000012
 800bea8:	20000000 	.word	0x20000000
 800beac:	431bde83 	.word	0x431bde83

0800beb0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800beb0:	b480      	push	{r7}
 800beb2:	b085      	sub	sp, #20
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800beb8:	4b79      	ldr	r3, [pc, #484]	; (800c0a0 <ADC_Init+0x1f0>)
 800beba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	685a      	ldr	r2, [r3, #4]
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	685b      	ldr	r3, [r3, #4]
 800bed0:	431a      	orrs	r2, r3
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	685a      	ldr	r2, [r3, #4]
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bee4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	6859      	ldr	r1, [r3, #4]
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	691b      	ldr	r3, [r3, #16]
 800bef0:	021a      	lsls	r2, r3, #8
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	430a      	orrs	r2, r1
 800bef8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	685a      	ldr	r2, [r3, #4]
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800bf08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	6859      	ldr	r1, [r3, #4]
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	689a      	ldr	r2, [r3, #8]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	430a      	orrs	r2, r1
 800bf1a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	689a      	ldr	r2, [r3, #8]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bf2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	6899      	ldr	r1, [r3, #8]
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	68da      	ldr	r2, [r3, #12]
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	430a      	orrs	r2, r1
 800bf3c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf42:	4a58      	ldr	r2, [pc, #352]	; (800c0a4 <ADC_Init+0x1f4>)
 800bf44:	4293      	cmp	r3, r2
 800bf46:	d022      	beq.n	800bf8e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	689a      	ldr	r2, [r3, #8]
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800bf56:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	6899      	ldr	r1, [r3, #8]
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	430a      	orrs	r2, r1
 800bf68:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	689a      	ldr	r2, [r3, #8]
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800bf78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	6899      	ldr	r1, [r3, #8]
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	430a      	orrs	r2, r1
 800bf8a:	609a      	str	r2, [r3, #8]
 800bf8c:	e00f      	b.n	800bfae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	689a      	ldr	r2, [r3, #8]
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800bf9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	689a      	ldr	r2, [r3, #8]
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800bfac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	689a      	ldr	r2, [r3, #8]
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f022 0202 	bic.w	r2, r2, #2
 800bfbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	6899      	ldr	r1, [r3, #8]
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	7e1b      	ldrb	r3, [r3, #24]
 800bfc8:	005a      	lsls	r2, r3, #1
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	430a      	orrs	r2, r1
 800bfd0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d01b      	beq.n	800c014 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	685a      	ldr	r2, [r3, #4]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bfea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	685a      	ldr	r2, [r3, #4]
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800bffa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	6859      	ldr	r1, [r3, #4]
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c006:	3b01      	subs	r3, #1
 800c008:	035a      	lsls	r2, r3, #13
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	430a      	orrs	r2, r1
 800c010:	605a      	str	r2, [r3, #4]
 800c012:	e007      	b.n	800c024 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	685a      	ldr	r2, [r3, #4]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c022:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800c032:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	69db      	ldr	r3, [r3, #28]
 800c03e:	3b01      	subs	r3, #1
 800c040:	051a      	lsls	r2, r3, #20
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	430a      	orrs	r2, r1
 800c048:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	689a      	ldr	r2, [r3, #8]
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800c058:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	6899      	ldr	r1, [r3, #8]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c066:	025a      	lsls	r2, r3, #9
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	430a      	orrs	r2, r1
 800c06e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	689a      	ldr	r2, [r3, #8]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c07e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	6899      	ldr	r1, [r3, #8]
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	695b      	ldr	r3, [r3, #20]
 800c08a:	029a      	lsls	r2, r3, #10
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	430a      	orrs	r2, r1
 800c092:	609a      	str	r2, [r3, #8]
}
 800c094:	bf00      	nop
 800c096:	3714      	adds	r7, #20
 800c098:	46bd      	mov	sp, r7
 800c09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09e:	4770      	bx	lr
 800c0a0:	40012300 	.word	0x40012300
 800c0a4:	0f000001 	.word	0x0f000001

0800c0a8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	b084      	sub	sp, #16
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0b4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d13c      	bne.n	800c13c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	689b      	ldr	r3, [r3, #8]
 800c0d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d12b      	bne.n	800c134 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d127      	bne.n	800c134 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d006      	beq.n	800c100 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	689b      	ldr	r3, [r3, #8]
 800c0f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d119      	bne.n	800c134 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	685a      	ldr	r2, [r3, #4]
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	f022 0220 	bic.w	r2, r2, #32
 800c10e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c114:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c120:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c124:	2b00      	cmp	r3, #0
 800c126:	d105      	bne.n	800c134 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c12c:	f043 0201 	orr.w	r2, r3, #1
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800c134:	68f8      	ldr	r0, [r7, #12]
 800c136:	f7ff fd61 	bl	800bbfc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800c13a:	e00e      	b.n	800c15a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c140:	f003 0310 	and.w	r3, r3, #16
 800c144:	2b00      	cmp	r3, #0
 800c146:	d003      	beq.n	800c150 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800c148:	68f8      	ldr	r0, [r7, #12]
 800c14a:	f7ff fd75 	bl	800bc38 <HAL_ADC_ErrorCallback>
}
 800c14e:	e004      	b.n	800c15a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	4798      	blx	r3
}
 800c15a:	bf00      	nop
 800c15c:	3710      	adds	r7, #16
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd80      	pop	{r7, pc}

0800c162 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800c162:	b580      	push	{r7, lr}
 800c164:	b084      	sub	sp, #16
 800c166:	af00      	add	r7, sp, #0
 800c168:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c16e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800c170:	68f8      	ldr	r0, [r7, #12]
 800c172:	f7ff fd4d 	bl	800bc10 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c176:	bf00      	nop
 800c178:	3710      	adds	r7, #16
 800c17a:	46bd      	mov	sp, r7
 800c17c:	bd80      	pop	{r7, pc}

0800c17e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800c17e:	b580      	push	{r7, lr}
 800c180:	b084      	sub	sp, #16
 800c182:	af00      	add	r7, sp, #0
 800c184:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c18a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2240      	movs	r2, #64	; 0x40
 800c190:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c196:	f043 0204 	orr.w	r2, r3, #4
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800c19e:	68f8      	ldr	r0, [r7, #12]
 800c1a0:	f7ff fd4a 	bl	800bc38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c1a4:	bf00      	nop
 800c1a6:	3710      	adds	r7, #16
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}

0800c1ac <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800c1ac:	b480      	push	{r7}
 800c1ae:	b083      	sub	sp, #12
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800c1b4:	bf00      	nop
 800c1b6:	370c      	adds	r7, #12
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1be:	4770      	bx	lr

0800c1c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b085      	sub	sp, #20
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	f003 0307 	and.w	r3, r3, #7
 800c1ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c1d0:	4b0c      	ldr	r3, [pc, #48]	; (800c204 <__NVIC_SetPriorityGrouping+0x44>)
 800c1d2:	68db      	ldr	r3, [r3, #12]
 800c1d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c1d6:	68ba      	ldr	r2, [r7, #8]
 800c1d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800c1dc:	4013      	ands	r3, r2
 800c1de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c1e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800c1ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c1f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c1f2:	4a04      	ldr	r2, [pc, #16]	; (800c204 <__NVIC_SetPriorityGrouping+0x44>)
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	60d3      	str	r3, [r2, #12]
}
 800c1f8:	bf00      	nop
 800c1fa:	3714      	adds	r7, #20
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c202:	4770      	bx	lr
 800c204:	e000ed00 	.word	0xe000ed00

0800c208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c208:	b480      	push	{r7}
 800c20a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c20c:	4b04      	ldr	r3, [pc, #16]	; (800c220 <__NVIC_GetPriorityGrouping+0x18>)
 800c20e:	68db      	ldr	r3, [r3, #12]
 800c210:	0a1b      	lsrs	r3, r3, #8
 800c212:	f003 0307 	and.w	r3, r3, #7
}
 800c216:	4618      	mov	r0, r3
 800c218:	46bd      	mov	sp, r7
 800c21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c21e:	4770      	bx	lr
 800c220:	e000ed00 	.word	0xe000ed00

0800c224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c224:	b480      	push	{r7}
 800c226:	b083      	sub	sp, #12
 800c228:	af00      	add	r7, sp, #0
 800c22a:	4603      	mov	r3, r0
 800c22c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c22e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c232:	2b00      	cmp	r3, #0
 800c234:	db0b      	blt.n	800c24e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c236:	79fb      	ldrb	r3, [r7, #7]
 800c238:	f003 021f 	and.w	r2, r3, #31
 800c23c:	4907      	ldr	r1, [pc, #28]	; (800c25c <__NVIC_EnableIRQ+0x38>)
 800c23e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c242:	095b      	lsrs	r3, r3, #5
 800c244:	2001      	movs	r0, #1
 800c246:	fa00 f202 	lsl.w	r2, r0, r2
 800c24a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800c24e:	bf00      	nop
 800c250:	370c      	adds	r7, #12
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr
 800c25a:	bf00      	nop
 800c25c:	e000e100 	.word	0xe000e100

0800c260 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800c260:	b480      	push	{r7}
 800c262:	b083      	sub	sp, #12
 800c264:	af00      	add	r7, sp, #0
 800c266:	4603      	mov	r3, r0
 800c268:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c26a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	db10      	blt.n	800c294 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c272:	79fb      	ldrb	r3, [r7, #7]
 800c274:	f003 021f 	and.w	r2, r3, #31
 800c278:	4909      	ldr	r1, [pc, #36]	; (800c2a0 <__NVIC_DisableIRQ+0x40>)
 800c27a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c27e:	095b      	lsrs	r3, r3, #5
 800c280:	2001      	movs	r0, #1
 800c282:	fa00 f202 	lsl.w	r2, r0, r2
 800c286:	3320      	adds	r3, #32
 800c288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800c28c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800c290:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 800c294:	bf00      	nop
 800c296:	370c      	adds	r7, #12
 800c298:	46bd      	mov	sp, r7
 800c29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29e:	4770      	bx	lr
 800c2a0:	e000e100 	.word	0xe000e100

0800c2a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c2a4:	b480      	push	{r7}
 800c2a6:	b083      	sub	sp, #12
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	6039      	str	r1, [r7, #0]
 800c2ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c2b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	db0a      	blt.n	800c2ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	b2da      	uxtb	r2, r3
 800c2bc:	490c      	ldr	r1, [pc, #48]	; (800c2f0 <__NVIC_SetPriority+0x4c>)
 800c2be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c2c2:	0112      	lsls	r2, r2, #4
 800c2c4:	b2d2      	uxtb	r2, r2
 800c2c6:	440b      	add	r3, r1
 800c2c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c2cc:	e00a      	b.n	800c2e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	b2da      	uxtb	r2, r3
 800c2d2:	4908      	ldr	r1, [pc, #32]	; (800c2f4 <__NVIC_SetPriority+0x50>)
 800c2d4:	79fb      	ldrb	r3, [r7, #7]
 800c2d6:	f003 030f 	and.w	r3, r3, #15
 800c2da:	3b04      	subs	r3, #4
 800c2dc:	0112      	lsls	r2, r2, #4
 800c2de:	b2d2      	uxtb	r2, r2
 800c2e0:	440b      	add	r3, r1
 800c2e2:	761a      	strb	r2, [r3, #24]
}
 800c2e4:	bf00      	nop
 800c2e6:	370c      	adds	r7, #12
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ee:	4770      	bx	lr
 800c2f0:	e000e100 	.word	0xe000e100
 800c2f4:	e000ed00 	.word	0xe000ed00

0800c2f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b089      	sub	sp, #36	; 0x24
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	60f8      	str	r0, [r7, #12]
 800c300:	60b9      	str	r1, [r7, #8]
 800c302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	f003 0307 	and.w	r3, r3, #7
 800c30a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c30c:	69fb      	ldr	r3, [r7, #28]
 800c30e:	f1c3 0307 	rsb	r3, r3, #7
 800c312:	2b04      	cmp	r3, #4
 800c314:	bf28      	it	cs
 800c316:	2304      	movcs	r3, #4
 800c318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c31a:	69fb      	ldr	r3, [r7, #28]
 800c31c:	3304      	adds	r3, #4
 800c31e:	2b06      	cmp	r3, #6
 800c320:	d902      	bls.n	800c328 <NVIC_EncodePriority+0x30>
 800c322:	69fb      	ldr	r3, [r7, #28]
 800c324:	3b03      	subs	r3, #3
 800c326:	e000      	b.n	800c32a <NVIC_EncodePriority+0x32>
 800c328:	2300      	movs	r3, #0
 800c32a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c32c:	f04f 32ff 	mov.w	r2, #4294967295
 800c330:	69bb      	ldr	r3, [r7, #24]
 800c332:	fa02 f303 	lsl.w	r3, r2, r3
 800c336:	43da      	mvns	r2, r3
 800c338:	68bb      	ldr	r3, [r7, #8]
 800c33a:	401a      	ands	r2, r3
 800c33c:	697b      	ldr	r3, [r7, #20]
 800c33e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c340:	f04f 31ff 	mov.w	r1, #4294967295
 800c344:	697b      	ldr	r3, [r7, #20]
 800c346:	fa01 f303 	lsl.w	r3, r1, r3
 800c34a:	43d9      	mvns	r1, r3
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c350:	4313      	orrs	r3, r2
         );
}
 800c352:	4618      	mov	r0, r3
 800c354:	3724      	adds	r7, #36	; 0x24
 800c356:	46bd      	mov	sp, r7
 800c358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35c:	4770      	bx	lr
	...

0800c360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b082      	sub	sp, #8
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	3b01      	subs	r3, #1
 800c36c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c370:	d301      	bcc.n	800c376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c372:	2301      	movs	r3, #1
 800c374:	e00f      	b.n	800c396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c376:	4a0a      	ldr	r2, [pc, #40]	; (800c3a0 <SysTick_Config+0x40>)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	3b01      	subs	r3, #1
 800c37c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c37e:	210f      	movs	r1, #15
 800c380:	f04f 30ff 	mov.w	r0, #4294967295
 800c384:	f7ff ff8e 	bl	800c2a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c388:	4b05      	ldr	r3, [pc, #20]	; (800c3a0 <SysTick_Config+0x40>)
 800c38a:	2200      	movs	r2, #0
 800c38c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c38e:	4b04      	ldr	r3, [pc, #16]	; (800c3a0 <SysTick_Config+0x40>)
 800c390:	2207      	movs	r2, #7
 800c392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c394:	2300      	movs	r3, #0
}
 800c396:	4618      	mov	r0, r3
 800c398:	3708      	adds	r7, #8
 800c39a:	46bd      	mov	sp, r7
 800c39c:	bd80      	pop	{r7, pc}
 800c39e:	bf00      	nop
 800c3a0:	e000e010 	.word	0xe000e010

0800c3a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b082      	sub	sp, #8
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c3ac:	6878      	ldr	r0, [r7, #4]
 800c3ae:	f7ff ff07 	bl	800c1c0 <__NVIC_SetPriorityGrouping>
}
 800c3b2:	bf00      	nop
 800c3b4:	3708      	adds	r7, #8
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bd80      	pop	{r7, pc}

0800c3ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800c3ba:	b580      	push	{r7, lr}
 800c3bc:	b086      	sub	sp, #24
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	60b9      	str	r1, [r7, #8]
 800c3c4:	607a      	str	r2, [r7, #4]
 800c3c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800c3cc:	f7ff ff1c 	bl	800c208 <__NVIC_GetPriorityGrouping>
 800c3d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c3d2:	687a      	ldr	r2, [r7, #4]
 800c3d4:	68b9      	ldr	r1, [r7, #8]
 800c3d6:	6978      	ldr	r0, [r7, #20]
 800c3d8:	f7ff ff8e 	bl	800c2f8 <NVIC_EncodePriority>
 800c3dc:	4602      	mov	r2, r0
 800c3de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c3e2:	4611      	mov	r1, r2
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7ff ff5d 	bl	800c2a4 <__NVIC_SetPriority>
}
 800c3ea:	bf00      	nop
 800c3ec:	3718      	adds	r7, #24
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}

0800c3f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c3f2:	b580      	push	{r7, lr}
 800c3f4:	b082      	sub	sp, #8
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c3fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c400:	4618      	mov	r0, r3
 800c402:	f7ff ff0f 	bl	800c224 <__NVIC_EnableIRQ>
}
 800c406:	bf00      	nop
 800c408:	3708      	adds	r7, #8
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bd80      	pop	{r7, pc}

0800c40e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800c40e:	b580      	push	{r7, lr}
 800c410:	b082      	sub	sp, #8
 800c412:	af00      	add	r7, sp, #0
 800c414:	4603      	mov	r3, r0
 800c416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800c418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c41c:	4618      	mov	r0, r3
 800c41e:	f7ff ff1f 	bl	800c260 <__NVIC_DisableIRQ>
}
 800c422:	bf00      	nop
 800c424:	3708      	adds	r7, #8
 800c426:	46bd      	mov	sp, r7
 800c428:	bd80      	pop	{r7, pc}

0800c42a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c42a:	b580      	push	{r7, lr}
 800c42c:	b082      	sub	sp, #8
 800c42e:	af00      	add	r7, sp, #0
 800c430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	f7ff ff94 	bl	800c360 <SysTick_Config>
 800c438:	4603      	mov	r3, r0
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	3708      	adds	r7, #8
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
	...

0800c444 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b086      	sub	sp, #24
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800c44c:	2300      	movs	r3, #0
 800c44e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800c450:	f7ff f94e 	bl	800b6f0 <HAL_GetTick>
 800c454:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d101      	bne.n	800c460 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800c45c:	2301      	movs	r3, #1
 800c45e:	e099      	b.n	800c594 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2200      	movs	r2, #0
 800c464:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2202      	movs	r2, #2
 800c46c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	681a      	ldr	r2, [r3, #0]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f022 0201 	bic.w	r2, r2, #1
 800c47e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c480:	e00f      	b.n	800c4a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800c482:	f7ff f935 	bl	800b6f0 <HAL_GetTick>
 800c486:	4602      	mov	r2, r0
 800c488:	693b      	ldr	r3, [r7, #16]
 800c48a:	1ad3      	subs	r3, r2, r3
 800c48c:	2b05      	cmp	r3, #5
 800c48e:	d908      	bls.n	800c4a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	2220      	movs	r2, #32
 800c494:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	2203      	movs	r2, #3
 800c49a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800c49e:	2303      	movs	r3, #3
 800c4a0:	e078      	b.n	800c594 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	f003 0301 	and.w	r3, r3, #1
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d1e8      	bne.n	800c482 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800c4b8:	697a      	ldr	r2, [r7, #20]
 800c4ba:	4b38      	ldr	r3, [pc, #224]	; (800c59c <HAL_DMA_Init+0x158>)
 800c4bc:	4013      	ands	r3, r2
 800c4be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	685a      	ldr	r2, [r3, #4]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	689b      	ldr	r3, [r3, #8]
 800c4c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c4ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	691b      	ldr	r3, [r3, #16]
 800c4d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c4da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	699b      	ldr	r3, [r3, #24]
 800c4e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c4e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	6a1b      	ldr	r3, [r3, #32]
 800c4ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c4ee:	697a      	ldr	r2, [r7, #20]
 800c4f0:	4313      	orrs	r3, r2
 800c4f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4f8:	2b04      	cmp	r3, #4
 800c4fa:	d107      	bne.n	800c50c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c504:	4313      	orrs	r3, r2
 800c506:	697a      	ldr	r2, [r7, #20]
 800c508:	4313      	orrs	r3, r2
 800c50a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	697a      	ldr	r2, [r7, #20]
 800c512:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	695b      	ldr	r3, [r3, #20]
 800c51a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	f023 0307 	bic.w	r3, r3, #7
 800c522:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c528:	697a      	ldr	r2, [r7, #20]
 800c52a:	4313      	orrs	r3, r2
 800c52c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c532:	2b04      	cmp	r3, #4
 800c534:	d117      	bne.n	800c566 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c53a:	697a      	ldr	r2, [r7, #20]
 800c53c:	4313      	orrs	r3, r2
 800c53e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c544:	2b00      	cmp	r3, #0
 800c546:	d00e      	beq.n	800c566 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800c548:	6878      	ldr	r0, [r7, #4]
 800c54a:	f000 fafb 	bl	800cb44 <DMA_CheckFifoParam>
 800c54e:	4603      	mov	r3, r0
 800c550:	2b00      	cmp	r3, #0
 800c552:	d008      	beq.n	800c566 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2240      	movs	r2, #64	; 0x40
 800c558:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2201      	movs	r2, #1
 800c55e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800c562:	2301      	movs	r3, #1
 800c564:	e016      	b.n	800c594 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	697a      	ldr	r2, [r7, #20]
 800c56c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c56e:	6878      	ldr	r0, [r7, #4]
 800c570:	f000 fab2 	bl	800cad8 <DMA_CalcBaseAndBitshift>
 800c574:	4603      	mov	r3, r0
 800c576:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c57c:	223f      	movs	r2, #63	; 0x3f
 800c57e:	409a      	lsls	r2, r3
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2200      	movs	r2, #0
 800c588:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2201      	movs	r2, #1
 800c58e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800c592:	2300      	movs	r3, #0
}
 800c594:	4618      	mov	r0, r3
 800c596:	3718      	adds	r7, #24
 800c598:	46bd      	mov	sp, r7
 800c59a:	bd80      	pop	{r7, pc}
 800c59c:	f010803f 	.word	0xf010803f

0800c5a0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b084      	sub	sp, #16
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d101      	bne.n	800c5b2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800c5ae:	2301      	movs	r3, #1
 800c5b0:	e050      	b.n	800c654 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c5b8:	b2db      	uxtb	r3, r3
 800c5ba:	2b02      	cmp	r3, #2
 800c5bc:	d101      	bne.n	800c5c2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800c5be:	2302      	movs	r3, #2
 800c5c0:	e048      	b.n	800c654 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	681a      	ldr	r2, [r3, #0]
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	f022 0201 	bic.w	r2, r2, #1
 800c5d0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	2200      	movs	r2, #0
 800c5e0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	2221      	movs	r2, #33	; 0x21
 800c600:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f000 fa68 	bl	800cad8 <DMA_CalcBaseAndBitshift>
 800c608:	4603      	mov	r3, r0
 800c60a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2200      	movs	r2, #0
 800c610:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2200      	movs	r2, #0
 800c616:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2200      	movs	r2, #0
 800c61c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2200      	movs	r2, #0
 800c622:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2200      	movs	r2, #0
 800c628:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2200      	movs	r2, #0
 800c62e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c634:	223f      	movs	r2, #63	; 0x3f
 800c636:	409a      	lsls	r2, r3
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2200      	movs	r2, #0
 800c640:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	2200      	movs	r2, #0
 800c646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2200      	movs	r2, #0
 800c64e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800c652:	2300      	movs	r3, #0
}
 800c654:	4618      	mov	r0, r3
 800c656:	3710      	adds	r7, #16
 800c658:	46bd      	mov	sp, r7
 800c65a:	bd80      	pop	{r7, pc}

0800c65c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b086      	sub	sp, #24
 800c660:	af00      	add	r7, sp, #0
 800c662:	60f8      	str	r0, [r7, #12]
 800c664:	60b9      	str	r1, [r7, #8]
 800c666:	607a      	str	r2, [r7, #4]
 800c668:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c66a:	2300      	movs	r3, #0
 800c66c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c672:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c67a:	2b01      	cmp	r3, #1
 800c67c:	d101      	bne.n	800c682 <HAL_DMA_Start_IT+0x26>
 800c67e:	2302      	movs	r3, #2
 800c680:	e040      	b.n	800c704 <HAL_DMA_Start_IT+0xa8>
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	2201      	movs	r2, #1
 800c686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c690:	b2db      	uxtb	r3, r3
 800c692:	2b01      	cmp	r3, #1
 800c694:	d12f      	bne.n	800c6f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	2202      	movs	r2, #2
 800c69a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	687a      	ldr	r2, [r7, #4]
 800c6a8:	68b9      	ldr	r1, [r7, #8]
 800c6aa:	68f8      	ldr	r0, [r7, #12]
 800c6ac:	f000 f9e6 	bl	800ca7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c6b4:	223f      	movs	r2, #63	; 0x3f
 800c6b6:	409a      	lsls	r2, r3
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	681a      	ldr	r2, [r3, #0]
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	f042 0216 	orr.w	r2, r2, #22
 800c6ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d007      	beq.n	800c6e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	681a      	ldr	r2, [r3, #0]
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f042 0208 	orr.w	r2, r2, #8
 800c6e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	681a      	ldr	r2, [r3, #0]
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f042 0201 	orr.w	r2, r2, #1
 800c6f2:	601a      	str	r2, [r3, #0]
 800c6f4:	e005      	b.n	800c702 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800c6fe:	2302      	movs	r3, #2
 800c700:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800c702:	7dfb      	ldrb	r3, [r7, #23]
}
 800c704:	4618      	mov	r0, r3
 800c706:	3718      	adds	r7, #24
 800c708:	46bd      	mov	sp, r7
 800c70a:	bd80      	pop	{r7, pc}

0800c70c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800c70c:	b480      	push	{r7}
 800c70e:	b083      	sub	sp, #12
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c71a:	b2db      	uxtb	r3, r3
 800c71c:	2b02      	cmp	r3, #2
 800c71e:	d004      	beq.n	800c72a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	2280      	movs	r2, #128	; 0x80
 800c724:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800c726:	2301      	movs	r3, #1
 800c728:	e00c      	b.n	800c744 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2205      	movs	r2, #5
 800c72e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	681a      	ldr	r2, [r3, #0]
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	f022 0201 	bic.w	r2, r2, #1
 800c740:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800c742:	2300      	movs	r3, #0
}
 800c744:	4618      	mov	r0, r3
 800c746:	370c      	adds	r7, #12
 800c748:	46bd      	mov	sp, r7
 800c74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74e:	4770      	bx	lr

0800c750 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b086      	sub	sp, #24
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800c758:	2300      	movs	r3, #0
 800c75a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800c75c:	4b92      	ldr	r3, [pc, #584]	; (800c9a8 <HAL_DMA_IRQHandler+0x258>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	4a92      	ldr	r2, [pc, #584]	; (800c9ac <HAL_DMA_IRQHandler+0x25c>)
 800c762:	fba2 2303 	umull	r2, r3, r2, r3
 800c766:	0a9b      	lsrs	r3, r3, #10
 800c768:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c76e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800c770:	693b      	ldr	r3, [r7, #16]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c77a:	2208      	movs	r2, #8
 800c77c:	409a      	lsls	r2, r3
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	4013      	ands	r3, r2
 800c782:	2b00      	cmp	r3, #0
 800c784:	d01a      	beq.n	800c7bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	f003 0304 	and.w	r3, r3, #4
 800c790:	2b00      	cmp	r3, #0
 800c792:	d013      	beq.n	800c7bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	681a      	ldr	r2, [r3, #0]
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f022 0204 	bic.w	r2, r2, #4
 800c7a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7a8:	2208      	movs	r2, #8
 800c7aa:	409a      	lsls	r2, r3
 800c7ac:	693b      	ldr	r3, [r7, #16]
 800c7ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7b4:	f043 0201 	orr.w	r2, r3, #1
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7c0:	2201      	movs	r2, #1
 800c7c2:	409a      	lsls	r2, r3
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	4013      	ands	r3, r2
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d012      	beq.n	800c7f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	695b      	ldr	r3, [r3, #20]
 800c7d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d00b      	beq.n	800c7f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7de:	2201      	movs	r2, #1
 800c7e0:	409a      	lsls	r2, r3
 800c7e2:	693b      	ldr	r3, [r7, #16]
 800c7e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7ea:	f043 0202 	orr.w	r2, r3, #2
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7f6:	2204      	movs	r2, #4
 800c7f8:	409a      	lsls	r2, r3
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	4013      	ands	r3, r2
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d012      	beq.n	800c828 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	f003 0302 	and.w	r3, r3, #2
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d00b      	beq.n	800c828 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c814:	2204      	movs	r2, #4
 800c816:	409a      	lsls	r2, r3
 800c818:	693b      	ldr	r3, [r7, #16]
 800c81a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c820:	f043 0204 	orr.w	r2, r3, #4
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c82c:	2210      	movs	r2, #16
 800c82e:	409a      	lsls	r2, r3
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	4013      	ands	r3, r2
 800c834:	2b00      	cmp	r3, #0
 800c836:	d043      	beq.n	800c8c0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	f003 0308 	and.w	r3, r3, #8
 800c842:	2b00      	cmp	r3, #0
 800c844:	d03c      	beq.n	800c8c0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c84a:	2210      	movs	r2, #16
 800c84c:	409a      	lsls	r2, r3
 800c84e:	693b      	ldr	r3, [r7, #16]
 800c850:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d018      	beq.n	800c892 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d108      	bne.n	800c880 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c872:	2b00      	cmp	r3, #0
 800c874:	d024      	beq.n	800c8c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c87a:	6878      	ldr	r0, [r7, #4]
 800c87c:	4798      	blx	r3
 800c87e:	e01f      	b.n	800c8c0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c884:	2b00      	cmp	r3, #0
 800c886:	d01b      	beq.n	800c8c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	4798      	blx	r3
 800c890:	e016      	b.n	800c8c0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d107      	bne.n	800c8b0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	681a      	ldr	r2, [r3, #0]
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	f022 0208 	bic.w	r2, r2, #8
 800c8ae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d003      	beq.n	800c8c0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8bc:	6878      	ldr	r0, [r7, #4]
 800c8be:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c8c4:	2220      	movs	r2, #32
 800c8c6:	409a      	lsls	r2, r3
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	4013      	ands	r3, r2
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	f000 808e 	beq.w	800c9ee <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	f003 0310 	and.w	r3, r3, #16
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	f000 8086 	beq.w	800c9ee <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c8e6:	2220      	movs	r2, #32
 800c8e8:	409a      	lsls	r2, r3
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c8f4:	b2db      	uxtb	r3, r3
 800c8f6:	2b05      	cmp	r3, #5
 800c8f8:	d136      	bne.n	800c968 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	681a      	ldr	r2, [r3, #0]
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	f022 0216 	bic.w	r2, r2, #22
 800c908:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	695a      	ldr	r2, [r3, #20]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c918:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d103      	bne.n	800c92a <HAL_DMA_IRQHandler+0x1da>
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c926:	2b00      	cmp	r3, #0
 800c928:	d007      	beq.n	800c93a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	681a      	ldr	r2, [r3, #0]
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	f022 0208 	bic.w	r2, r2, #8
 800c938:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c93e:	223f      	movs	r2, #63	; 0x3f
 800c940:	409a      	lsls	r2, r3
 800c942:	693b      	ldr	r3, [r7, #16]
 800c944:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2200      	movs	r2, #0
 800c94a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2201      	movs	r2, #1
 800c952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d07d      	beq.n	800ca5a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	4798      	blx	r3
        }
        return;
 800c966:	e078      	b.n	800ca5a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c972:	2b00      	cmp	r3, #0
 800c974:	d01c      	beq.n	800c9b0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c980:	2b00      	cmp	r3, #0
 800c982:	d108      	bne.n	800c996 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d030      	beq.n	800c9ee <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c990:	6878      	ldr	r0, [r7, #4]
 800c992:	4798      	blx	r3
 800c994:	e02b      	b.n	800c9ee <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d027      	beq.n	800c9ee <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9a2:	6878      	ldr	r0, [r7, #4]
 800c9a4:	4798      	blx	r3
 800c9a6:	e022      	b.n	800c9ee <HAL_DMA_IRQHandler+0x29e>
 800c9a8:	20000000 	.word	0x20000000
 800c9ac:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d10f      	bne.n	800c9de <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	681a      	ldr	r2, [r3, #0]
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	f022 0210 	bic.w	r2, r2, #16
 800c9cc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2201      	movs	r2, #1
 800c9da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d003      	beq.n	800c9ee <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9ea:	6878      	ldr	r0, [r7, #4]
 800c9ec:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d032      	beq.n	800ca5c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9fa:	f003 0301 	and.w	r3, r3, #1
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d022      	beq.n	800ca48 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	2205      	movs	r2, #5
 800ca06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	681a      	ldr	r2, [r3, #0]
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	f022 0201 	bic.w	r2, r2, #1
 800ca18:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	3301      	adds	r3, #1
 800ca1e:	60bb      	str	r3, [r7, #8]
 800ca20:	697a      	ldr	r2, [r7, #20]
 800ca22:	429a      	cmp	r2, r3
 800ca24:	d307      	bcc.n	800ca36 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	f003 0301 	and.w	r3, r3, #1
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d1f2      	bne.n	800ca1a <HAL_DMA_IRQHandler+0x2ca>
 800ca34:	e000      	b.n	800ca38 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800ca36:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	2201      	movs	r2, #1
 800ca44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d005      	beq.n	800ca5c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	4798      	blx	r3
 800ca58:	e000      	b.n	800ca5c <HAL_DMA_IRQHandler+0x30c>
        return;
 800ca5a:	bf00      	nop
    }
  }
}
 800ca5c:	3718      	adds	r7, #24
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	bd80      	pop	{r7, pc}
 800ca62:	bf00      	nop

0800ca64 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800ca64:	b480      	push	{r7}
 800ca66:	b083      	sub	sp, #12
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800ca70:	4618      	mov	r0, r3
 800ca72:	370c      	adds	r7, #12
 800ca74:	46bd      	mov	sp, r7
 800ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7a:	4770      	bx	lr

0800ca7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	b085      	sub	sp, #20
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	60f8      	str	r0, [r7, #12]
 800ca84:	60b9      	str	r1, [r7, #8]
 800ca86:	607a      	str	r2, [r7, #4]
 800ca88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	681a      	ldr	r2, [r3, #0]
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ca98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	683a      	ldr	r2, [r7, #0]
 800caa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	689b      	ldr	r3, [r3, #8]
 800caa6:	2b40      	cmp	r3, #64	; 0x40
 800caa8:	d108      	bne.n	800cabc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	687a      	ldr	r2, [r7, #4]
 800cab0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	68ba      	ldr	r2, [r7, #8]
 800cab8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800caba:	e007      	b.n	800cacc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	68ba      	ldr	r2, [r7, #8]
 800cac2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	687a      	ldr	r2, [r7, #4]
 800caca:	60da      	str	r2, [r3, #12]
}
 800cacc:	bf00      	nop
 800cace:	3714      	adds	r7, #20
 800cad0:	46bd      	mov	sp, r7
 800cad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad6:	4770      	bx	lr

0800cad8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800cad8:	b480      	push	{r7}
 800cada:	b085      	sub	sp, #20
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	b2db      	uxtb	r3, r3
 800cae6:	3b10      	subs	r3, #16
 800cae8:	4a14      	ldr	r2, [pc, #80]	; (800cb3c <DMA_CalcBaseAndBitshift+0x64>)
 800caea:	fba2 2303 	umull	r2, r3, r2, r3
 800caee:	091b      	lsrs	r3, r3, #4
 800caf0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800caf2:	4a13      	ldr	r2, [pc, #76]	; (800cb40 <DMA_CalcBaseAndBitshift+0x68>)
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	4413      	add	r3, r2
 800caf8:	781b      	ldrb	r3, [r3, #0]
 800cafa:	461a      	mov	r2, r3
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	2b03      	cmp	r3, #3
 800cb04:	d909      	bls.n	800cb1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800cb0e:	f023 0303 	bic.w	r3, r3, #3
 800cb12:	1d1a      	adds	r2, r3, #4
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	659a      	str	r2, [r3, #88]	; 0x58
 800cb18:	e007      	b.n	800cb2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800cb22:	f023 0303 	bic.w	r3, r3, #3
 800cb26:	687a      	ldr	r2, [r7, #4]
 800cb28:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800cb2e:	4618      	mov	r0, r3
 800cb30:	3714      	adds	r7, #20
 800cb32:	46bd      	mov	sp, r7
 800cb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb38:	4770      	bx	lr
 800cb3a:	bf00      	nop
 800cb3c:	aaaaaaab 	.word	0xaaaaaaab
 800cb40:	0802391c 	.word	0x0802391c

0800cb44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800cb44:	b480      	push	{r7}
 800cb46:	b085      	sub	sp, #20
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	699b      	ldr	r3, [r3, #24]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d11f      	bne.n	800cb9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	2b03      	cmp	r3, #3
 800cb62:	d855      	bhi.n	800cc10 <DMA_CheckFifoParam+0xcc>
 800cb64:	a201      	add	r2, pc, #4	; (adr r2, 800cb6c <DMA_CheckFifoParam+0x28>)
 800cb66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb6a:	bf00      	nop
 800cb6c:	0800cb7d 	.word	0x0800cb7d
 800cb70:	0800cb8f 	.word	0x0800cb8f
 800cb74:	0800cb7d 	.word	0x0800cb7d
 800cb78:	0800cc11 	.word	0x0800cc11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d045      	beq.n	800cc14 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800cb88:	2301      	movs	r3, #1
 800cb8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cb8c:	e042      	b.n	800cc14 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800cb96:	d13f      	bne.n	800cc18 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cb9c:	e03c      	b.n	800cc18 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	699b      	ldr	r3, [r3, #24]
 800cba2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cba6:	d121      	bne.n	800cbec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	2b03      	cmp	r3, #3
 800cbac:	d836      	bhi.n	800cc1c <DMA_CheckFifoParam+0xd8>
 800cbae:	a201      	add	r2, pc, #4	; (adr r2, 800cbb4 <DMA_CheckFifoParam+0x70>)
 800cbb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbb4:	0800cbc5 	.word	0x0800cbc5
 800cbb8:	0800cbcb 	.word	0x0800cbcb
 800cbbc:	0800cbc5 	.word	0x0800cbc5
 800cbc0:	0800cbdd 	.word	0x0800cbdd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	73fb      	strb	r3, [r7, #15]
      break;
 800cbc8:	e02f      	b.n	800cc2a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d024      	beq.n	800cc20 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cbda:	e021      	b.n	800cc20 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbe0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800cbe4:	d11e      	bne.n	800cc24 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800cbea:	e01b      	b.n	800cc24 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800cbec:	68bb      	ldr	r3, [r7, #8]
 800cbee:	2b02      	cmp	r3, #2
 800cbf0:	d902      	bls.n	800cbf8 <DMA_CheckFifoParam+0xb4>
 800cbf2:	2b03      	cmp	r3, #3
 800cbf4:	d003      	beq.n	800cbfe <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800cbf6:	e018      	b.n	800cc2a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	73fb      	strb	r3, [r7, #15]
      break;
 800cbfc:	e015      	b.n	800cc2a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d00e      	beq.n	800cc28 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	73fb      	strb	r3, [r7, #15]
      break;
 800cc0e:	e00b      	b.n	800cc28 <DMA_CheckFifoParam+0xe4>
      break;
 800cc10:	bf00      	nop
 800cc12:	e00a      	b.n	800cc2a <DMA_CheckFifoParam+0xe6>
      break;
 800cc14:	bf00      	nop
 800cc16:	e008      	b.n	800cc2a <DMA_CheckFifoParam+0xe6>
      break;
 800cc18:	bf00      	nop
 800cc1a:	e006      	b.n	800cc2a <DMA_CheckFifoParam+0xe6>
      break;
 800cc1c:	bf00      	nop
 800cc1e:	e004      	b.n	800cc2a <DMA_CheckFifoParam+0xe6>
      break;
 800cc20:	bf00      	nop
 800cc22:	e002      	b.n	800cc2a <DMA_CheckFifoParam+0xe6>
      break;   
 800cc24:	bf00      	nop
 800cc26:	e000      	b.n	800cc2a <DMA_CheckFifoParam+0xe6>
      break;
 800cc28:	bf00      	nop
    }
  } 
  
  return status; 
 800cc2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3714      	adds	r7, #20
 800cc30:	46bd      	mov	sp, r7
 800cc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc36:	4770      	bx	lr

0800cc38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800cc38:	b480      	push	{r7}
 800cc3a:	b089      	sub	sp, #36	; 0x24
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
 800cc40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800cc42:	2300      	movs	r3, #0
 800cc44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800cc46:	2300      	movs	r3, #0
 800cc48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800cc4e:	2300      	movs	r3, #0
 800cc50:	61fb      	str	r3, [r7, #28]
 800cc52:	e159      	b.n	800cf08 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800cc54:	2201      	movs	r2, #1
 800cc56:	69fb      	ldr	r3, [r7, #28]
 800cc58:	fa02 f303 	lsl.w	r3, r2, r3
 800cc5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	697a      	ldr	r2, [r7, #20]
 800cc64:	4013      	ands	r3, r2
 800cc66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800cc68:	693a      	ldr	r2, [r7, #16]
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	429a      	cmp	r2, r3
 800cc6e:	f040 8148 	bne.w	800cf02 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	685b      	ldr	r3, [r3, #4]
 800cc76:	2b01      	cmp	r3, #1
 800cc78:	d00b      	beq.n	800cc92 <HAL_GPIO_Init+0x5a>
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	685b      	ldr	r3, [r3, #4]
 800cc7e:	2b02      	cmp	r3, #2
 800cc80:	d007      	beq.n	800cc92 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800cc86:	2b11      	cmp	r3, #17
 800cc88:	d003      	beq.n	800cc92 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	685b      	ldr	r3, [r3, #4]
 800cc8e:	2b12      	cmp	r3, #18
 800cc90:	d130      	bne.n	800ccf4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	689b      	ldr	r3, [r3, #8]
 800cc96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800cc98:	69fb      	ldr	r3, [r7, #28]
 800cc9a:	005b      	lsls	r3, r3, #1
 800cc9c:	2203      	movs	r2, #3
 800cc9e:	fa02 f303 	lsl.w	r3, r2, r3
 800cca2:	43db      	mvns	r3, r3
 800cca4:	69ba      	ldr	r2, [r7, #24]
 800cca6:	4013      	ands	r3, r2
 800cca8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	68da      	ldr	r2, [r3, #12]
 800ccae:	69fb      	ldr	r3, [r7, #28]
 800ccb0:	005b      	lsls	r3, r3, #1
 800ccb2:	fa02 f303 	lsl.w	r3, r2, r3
 800ccb6:	69ba      	ldr	r2, [r7, #24]
 800ccb8:	4313      	orrs	r3, r2
 800ccba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	69ba      	ldr	r2, [r7, #24]
 800ccc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	685b      	ldr	r3, [r3, #4]
 800ccc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ccc8:	2201      	movs	r2, #1
 800ccca:	69fb      	ldr	r3, [r7, #28]
 800cccc:	fa02 f303 	lsl.w	r3, r2, r3
 800ccd0:	43db      	mvns	r3, r3
 800ccd2:	69ba      	ldr	r2, [r7, #24]
 800ccd4:	4013      	ands	r3, r2
 800ccd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	685b      	ldr	r3, [r3, #4]
 800ccdc:	091b      	lsrs	r3, r3, #4
 800ccde:	f003 0201 	and.w	r2, r3, #1
 800cce2:	69fb      	ldr	r3, [r7, #28]
 800cce4:	fa02 f303 	lsl.w	r3, r2, r3
 800cce8:	69ba      	ldr	r2, [r7, #24]
 800ccea:	4313      	orrs	r3, r2
 800ccec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	69ba      	ldr	r2, [r7, #24]
 800ccf2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	68db      	ldr	r3, [r3, #12]
 800ccf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ccfa:	69fb      	ldr	r3, [r7, #28]
 800ccfc:	005b      	lsls	r3, r3, #1
 800ccfe:	2203      	movs	r2, #3
 800cd00:	fa02 f303 	lsl.w	r3, r2, r3
 800cd04:	43db      	mvns	r3, r3
 800cd06:	69ba      	ldr	r2, [r7, #24]
 800cd08:	4013      	ands	r3, r2
 800cd0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	689a      	ldr	r2, [r3, #8]
 800cd10:	69fb      	ldr	r3, [r7, #28]
 800cd12:	005b      	lsls	r3, r3, #1
 800cd14:	fa02 f303 	lsl.w	r3, r2, r3
 800cd18:	69ba      	ldr	r2, [r7, #24]
 800cd1a:	4313      	orrs	r3, r2
 800cd1c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	69ba      	ldr	r2, [r7, #24]
 800cd22:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800cd24:	683b      	ldr	r3, [r7, #0]
 800cd26:	685b      	ldr	r3, [r3, #4]
 800cd28:	2b02      	cmp	r3, #2
 800cd2a:	d003      	beq.n	800cd34 <HAL_GPIO_Init+0xfc>
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	685b      	ldr	r3, [r3, #4]
 800cd30:	2b12      	cmp	r3, #18
 800cd32:	d123      	bne.n	800cd7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800cd34:	69fb      	ldr	r3, [r7, #28]
 800cd36:	08da      	lsrs	r2, r3, #3
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	3208      	adds	r2, #8
 800cd3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800cd42:	69fb      	ldr	r3, [r7, #28]
 800cd44:	f003 0307 	and.w	r3, r3, #7
 800cd48:	009b      	lsls	r3, r3, #2
 800cd4a:	220f      	movs	r2, #15
 800cd4c:	fa02 f303 	lsl.w	r3, r2, r3
 800cd50:	43db      	mvns	r3, r3
 800cd52:	69ba      	ldr	r2, [r7, #24]
 800cd54:	4013      	ands	r3, r2
 800cd56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	691a      	ldr	r2, [r3, #16]
 800cd5c:	69fb      	ldr	r3, [r7, #28]
 800cd5e:	f003 0307 	and.w	r3, r3, #7
 800cd62:	009b      	lsls	r3, r3, #2
 800cd64:	fa02 f303 	lsl.w	r3, r2, r3
 800cd68:	69ba      	ldr	r2, [r7, #24]
 800cd6a:	4313      	orrs	r3, r2
 800cd6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800cd6e:	69fb      	ldr	r3, [r7, #28]
 800cd70:	08da      	lsrs	r2, r3, #3
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	3208      	adds	r2, #8
 800cd76:	69b9      	ldr	r1, [r7, #24]
 800cd78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800cd82:	69fb      	ldr	r3, [r7, #28]
 800cd84:	005b      	lsls	r3, r3, #1
 800cd86:	2203      	movs	r2, #3
 800cd88:	fa02 f303 	lsl.w	r3, r2, r3
 800cd8c:	43db      	mvns	r3, r3
 800cd8e:	69ba      	ldr	r2, [r7, #24]
 800cd90:	4013      	ands	r3, r2
 800cd92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	685b      	ldr	r3, [r3, #4]
 800cd98:	f003 0203 	and.w	r2, r3, #3
 800cd9c:	69fb      	ldr	r3, [r7, #28]
 800cd9e:	005b      	lsls	r3, r3, #1
 800cda0:	fa02 f303 	lsl.w	r3, r2, r3
 800cda4:	69ba      	ldr	r2, [r7, #24]
 800cda6:	4313      	orrs	r3, r2
 800cda8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	69ba      	ldr	r2, [r7, #24]
 800cdae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	685b      	ldr	r3, [r3, #4]
 800cdb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	f000 80a2 	beq.w	800cf02 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	60fb      	str	r3, [r7, #12]
 800cdc2:	4b56      	ldr	r3, [pc, #344]	; (800cf1c <HAL_GPIO_Init+0x2e4>)
 800cdc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdc6:	4a55      	ldr	r2, [pc, #340]	; (800cf1c <HAL_GPIO_Init+0x2e4>)
 800cdc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cdcc:	6453      	str	r3, [r2, #68]	; 0x44
 800cdce:	4b53      	ldr	r3, [pc, #332]	; (800cf1c <HAL_GPIO_Init+0x2e4>)
 800cdd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cdd6:	60fb      	str	r3, [r7, #12]
 800cdd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800cdda:	4a51      	ldr	r2, [pc, #324]	; (800cf20 <HAL_GPIO_Init+0x2e8>)
 800cddc:	69fb      	ldr	r3, [r7, #28]
 800cdde:	089b      	lsrs	r3, r3, #2
 800cde0:	3302      	adds	r3, #2
 800cde2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cde6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800cde8:	69fb      	ldr	r3, [r7, #28]
 800cdea:	f003 0303 	and.w	r3, r3, #3
 800cdee:	009b      	lsls	r3, r3, #2
 800cdf0:	220f      	movs	r2, #15
 800cdf2:	fa02 f303 	lsl.w	r3, r2, r3
 800cdf6:	43db      	mvns	r3, r3
 800cdf8:	69ba      	ldr	r2, [r7, #24]
 800cdfa:	4013      	ands	r3, r2
 800cdfc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	4a48      	ldr	r2, [pc, #288]	; (800cf24 <HAL_GPIO_Init+0x2ec>)
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d019      	beq.n	800ce3a <HAL_GPIO_Init+0x202>
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	4a47      	ldr	r2, [pc, #284]	; (800cf28 <HAL_GPIO_Init+0x2f0>)
 800ce0a:	4293      	cmp	r3, r2
 800ce0c:	d013      	beq.n	800ce36 <HAL_GPIO_Init+0x1fe>
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	4a46      	ldr	r2, [pc, #280]	; (800cf2c <HAL_GPIO_Init+0x2f4>)
 800ce12:	4293      	cmp	r3, r2
 800ce14:	d00d      	beq.n	800ce32 <HAL_GPIO_Init+0x1fa>
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	4a45      	ldr	r2, [pc, #276]	; (800cf30 <HAL_GPIO_Init+0x2f8>)
 800ce1a:	4293      	cmp	r3, r2
 800ce1c:	d007      	beq.n	800ce2e <HAL_GPIO_Init+0x1f6>
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	4a44      	ldr	r2, [pc, #272]	; (800cf34 <HAL_GPIO_Init+0x2fc>)
 800ce22:	4293      	cmp	r3, r2
 800ce24:	d101      	bne.n	800ce2a <HAL_GPIO_Init+0x1f2>
 800ce26:	2304      	movs	r3, #4
 800ce28:	e008      	b.n	800ce3c <HAL_GPIO_Init+0x204>
 800ce2a:	2307      	movs	r3, #7
 800ce2c:	e006      	b.n	800ce3c <HAL_GPIO_Init+0x204>
 800ce2e:	2303      	movs	r3, #3
 800ce30:	e004      	b.n	800ce3c <HAL_GPIO_Init+0x204>
 800ce32:	2302      	movs	r3, #2
 800ce34:	e002      	b.n	800ce3c <HAL_GPIO_Init+0x204>
 800ce36:	2301      	movs	r3, #1
 800ce38:	e000      	b.n	800ce3c <HAL_GPIO_Init+0x204>
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	69fa      	ldr	r2, [r7, #28]
 800ce3e:	f002 0203 	and.w	r2, r2, #3
 800ce42:	0092      	lsls	r2, r2, #2
 800ce44:	4093      	lsls	r3, r2
 800ce46:	69ba      	ldr	r2, [r7, #24]
 800ce48:	4313      	orrs	r3, r2
 800ce4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ce4c:	4934      	ldr	r1, [pc, #208]	; (800cf20 <HAL_GPIO_Init+0x2e8>)
 800ce4e:	69fb      	ldr	r3, [r7, #28]
 800ce50:	089b      	lsrs	r3, r3, #2
 800ce52:	3302      	adds	r3, #2
 800ce54:	69ba      	ldr	r2, [r7, #24]
 800ce56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ce5a:	4b37      	ldr	r3, [pc, #220]	; (800cf38 <HAL_GPIO_Init+0x300>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ce60:	693b      	ldr	r3, [r7, #16]
 800ce62:	43db      	mvns	r3, r3
 800ce64:	69ba      	ldr	r2, [r7, #24]
 800ce66:	4013      	ands	r3, r2
 800ce68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	685b      	ldr	r3, [r3, #4]
 800ce6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d003      	beq.n	800ce7e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800ce76:	69ba      	ldr	r2, [r7, #24]
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	4313      	orrs	r3, r2
 800ce7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800ce7e:	4a2e      	ldr	r2, [pc, #184]	; (800cf38 <HAL_GPIO_Init+0x300>)
 800ce80:	69bb      	ldr	r3, [r7, #24]
 800ce82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800ce84:	4b2c      	ldr	r3, [pc, #176]	; (800cf38 <HAL_GPIO_Init+0x300>)
 800ce86:	685b      	ldr	r3, [r3, #4]
 800ce88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ce8a:	693b      	ldr	r3, [r7, #16]
 800ce8c:	43db      	mvns	r3, r3
 800ce8e:	69ba      	ldr	r2, [r7, #24]
 800ce90:	4013      	ands	r3, r2
 800ce92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	685b      	ldr	r3, [r3, #4]
 800ce98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d003      	beq.n	800cea8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800cea0:	69ba      	ldr	r2, [r7, #24]
 800cea2:	693b      	ldr	r3, [r7, #16]
 800cea4:	4313      	orrs	r3, r2
 800cea6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800cea8:	4a23      	ldr	r2, [pc, #140]	; (800cf38 <HAL_GPIO_Init+0x300>)
 800ceaa:	69bb      	ldr	r3, [r7, #24]
 800ceac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ceae:	4b22      	ldr	r3, [pc, #136]	; (800cf38 <HAL_GPIO_Init+0x300>)
 800ceb0:	689b      	ldr	r3, [r3, #8]
 800ceb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ceb4:	693b      	ldr	r3, [r7, #16]
 800ceb6:	43db      	mvns	r3, r3
 800ceb8:	69ba      	ldr	r2, [r7, #24]
 800ceba:	4013      	ands	r3, r2
 800cebc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800cebe:	683b      	ldr	r3, [r7, #0]
 800cec0:	685b      	ldr	r3, [r3, #4]
 800cec2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d003      	beq.n	800ced2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800ceca:	69ba      	ldr	r2, [r7, #24]
 800cecc:	693b      	ldr	r3, [r7, #16]
 800cece:	4313      	orrs	r3, r2
 800ced0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ced2:	4a19      	ldr	r2, [pc, #100]	; (800cf38 <HAL_GPIO_Init+0x300>)
 800ced4:	69bb      	ldr	r3, [r7, #24]
 800ced6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ced8:	4b17      	ldr	r3, [pc, #92]	; (800cf38 <HAL_GPIO_Init+0x300>)
 800ceda:	68db      	ldr	r3, [r3, #12]
 800cedc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800cede:	693b      	ldr	r3, [r7, #16]
 800cee0:	43db      	mvns	r3, r3
 800cee2:	69ba      	ldr	r2, [r7, #24]
 800cee4:	4013      	ands	r3, r2
 800cee6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	685b      	ldr	r3, [r3, #4]
 800ceec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d003      	beq.n	800cefc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800cef4:	69ba      	ldr	r2, [r7, #24]
 800cef6:	693b      	ldr	r3, [r7, #16]
 800cef8:	4313      	orrs	r3, r2
 800cefa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800cefc:	4a0e      	ldr	r2, [pc, #56]	; (800cf38 <HAL_GPIO_Init+0x300>)
 800cefe:	69bb      	ldr	r3, [r7, #24]
 800cf00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800cf02:	69fb      	ldr	r3, [r7, #28]
 800cf04:	3301      	adds	r3, #1
 800cf06:	61fb      	str	r3, [r7, #28]
 800cf08:	69fb      	ldr	r3, [r7, #28]
 800cf0a:	2b0f      	cmp	r3, #15
 800cf0c:	f67f aea2 	bls.w	800cc54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800cf10:	bf00      	nop
 800cf12:	3724      	adds	r7, #36	; 0x24
 800cf14:	46bd      	mov	sp, r7
 800cf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1a:	4770      	bx	lr
 800cf1c:	40023800 	.word	0x40023800
 800cf20:	40013800 	.word	0x40013800
 800cf24:	40020000 	.word	0x40020000
 800cf28:	40020400 	.word	0x40020400
 800cf2c:	40020800 	.word	0x40020800
 800cf30:	40020c00 	.word	0x40020c00
 800cf34:	40021000 	.word	0x40021000
 800cf38:	40013c00 	.word	0x40013c00

0800cf3c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	b087      	sub	sp, #28
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800cf46:	2300      	movs	r3, #0
 800cf48:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800cf52:	2300      	movs	r3, #0
 800cf54:	617b      	str	r3, [r7, #20]
 800cf56:	e0bb      	b.n	800d0d0 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800cf58:	2201      	movs	r2, #1
 800cf5a:	697b      	ldr	r3, [r7, #20]
 800cf5c:	fa02 f303 	lsl.w	r3, r2, r3
 800cf60:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800cf62:	683a      	ldr	r2, [r7, #0]
 800cf64:	693b      	ldr	r3, [r7, #16]
 800cf66:	4013      	ands	r3, r2
 800cf68:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800cf6a:	68fa      	ldr	r2, [r7, #12]
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	429a      	cmp	r2, r3
 800cf70:	f040 80ab 	bne.w	800d0ca <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800cf74:	4a5b      	ldr	r2, [pc, #364]	; (800d0e4 <HAL_GPIO_DeInit+0x1a8>)
 800cf76:	697b      	ldr	r3, [r7, #20]
 800cf78:	089b      	lsrs	r3, r3, #2
 800cf7a:	3302      	adds	r3, #2
 800cf7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf80:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800cf82:	697b      	ldr	r3, [r7, #20]
 800cf84:	f003 0303 	and.w	r3, r3, #3
 800cf88:	009b      	lsls	r3, r3, #2
 800cf8a:	220f      	movs	r2, #15
 800cf8c:	fa02 f303 	lsl.w	r3, r2, r3
 800cf90:	68ba      	ldr	r2, [r7, #8]
 800cf92:	4013      	ands	r3, r2
 800cf94:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	4a53      	ldr	r2, [pc, #332]	; (800d0e8 <HAL_GPIO_DeInit+0x1ac>)
 800cf9a:	4293      	cmp	r3, r2
 800cf9c:	d019      	beq.n	800cfd2 <HAL_GPIO_DeInit+0x96>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	4a52      	ldr	r2, [pc, #328]	; (800d0ec <HAL_GPIO_DeInit+0x1b0>)
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d013      	beq.n	800cfce <HAL_GPIO_DeInit+0x92>
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	4a51      	ldr	r2, [pc, #324]	; (800d0f0 <HAL_GPIO_DeInit+0x1b4>)
 800cfaa:	4293      	cmp	r3, r2
 800cfac:	d00d      	beq.n	800cfca <HAL_GPIO_DeInit+0x8e>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	4a50      	ldr	r2, [pc, #320]	; (800d0f4 <HAL_GPIO_DeInit+0x1b8>)
 800cfb2:	4293      	cmp	r3, r2
 800cfb4:	d007      	beq.n	800cfc6 <HAL_GPIO_DeInit+0x8a>
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	4a4f      	ldr	r2, [pc, #316]	; (800d0f8 <HAL_GPIO_DeInit+0x1bc>)
 800cfba:	4293      	cmp	r3, r2
 800cfbc:	d101      	bne.n	800cfc2 <HAL_GPIO_DeInit+0x86>
 800cfbe:	2304      	movs	r3, #4
 800cfc0:	e008      	b.n	800cfd4 <HAL_GPIO_DeInit+0x98>
 800cfc2:	2307      	movs	r3, #7
 800cfc4:	e006      	b.n	800cfd4 <HAL_GPIO_DeInit+0x98>
 800cfc6:	2303      	movs	r3, #3
 800cfc8:	e004      	b.n	800cfd4 <HAL_GPIO_DeInit+0x98>
 800cfca:	2302      	movs	r3, #2
 800cfcc:	e002      	b.n	800cfd4 <HAL_GPIO_DeInit+0x98>
 800cfce:	2301      	movs	r3, #1
 800cfd0:	e000      	b.n	800cfd4 <HAL_GPIO_DeInit+0x98>
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	697a      	ldr	r2, [r7, #20]
 800cfd6:	f002 0203 	and.w	r2, r2, #3
 800cfda:	0092      	lsls	r2, r2, #2
 800cfdc:	4093      	lsls	r3, r2
 800cfde:	68ba      	ldr	r2, [r7, #8]
 800cfe0:	429a      	cmp	r2, r3
 800cfe2:	d132      	bne.n	800d04a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800cfe4:	4b45      	ldr	r3, [pc, #276]	; (800d0fc <HAL_GPIO_DeInit+0x1c0>)
 800cfe6:	681a      	ldr	r2, [r3, #0]
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	43db      	mvns	r3, r3
 800cfec:	4943      	ldr	r1, [pc, #268]	; (800d0fc <HAL_GPIO_DeInit+0x1c0>)
 800cfee:	4013      	ands	r3, r2
 800cff0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800cff2:	4b42      	ldr	r3, [pc, #264]	; (800d0fc <HAL_GPIO_DeInit+0x1c0>)
 800cff4:	685a      	ldr	r2, [r3, #4]
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	43db      	mvns	r3, r3
 800cffa:	4940      	ldr	r1, [pc, #256]	; (800d0fc <HAL_GPIO_DeInit+0x1c0>)
 800cffc:	4013      	ands	r3, r2
 800cffe:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800d000:	4b3e      	ldr	r3, [pc, #248]	; (800d0fc <HAL_GPIO_DeInit+0x1c0>)
 800d002:	689a      	ldr	r2, [r3, #8]
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	43db      	mvns	r3, r3
 800d008:	493c      	ldr	r1, [pc, #240]	; (800d0fc <HAL_GPIO_DeInit+0x1c0>)
 800d00a:	4013      	ands	r3, r2
 800d00c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800d00e:	4b3b      	ldr	r3, [pc, #236]	; (800d0fc <HAL_GPIO_DeInit+0x1c0>)
 800d010:	68da      	ldr	r2, [r3, #12]
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	43db      	mvns	r3, r3
 800d016:	4939      	ldr	r1, [pc, #228]	; (800d0fc <HAL_GPIO_DeInit+0x1c0>)
 800d018:	4013      	ands	r3, r2
 800d01a:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	f003 0303 	and.w	r3, r3, #3
 800d022:	009b      	lsls	r3, r3, #2
 800d024:	220f      	movs	r2, #15
 800d026:	fa02 f303 	lsl.w	r3, r2, r3
 800d02a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800d02c:	4a2d      	ldr	r2, [pc, #180]	; (800d0e4 <HAL_GPIO_DeInit+0x1a8>)
 800d02e:	697b      	ldr	r3, [r7, #20]
 800d030:	089b      	lsrs	r3, r3, #2
 800d032:	3302      	adds	r3, #2
 800d034:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800d038:	68bb      	ldr	r3, [r7, #8]
 800d03a:	43da      	mvns	r2, r3
 800d03c:	4829      	ldr	r0, [pc, #164]	; (800d0e4 <HAL_GPIO_DeInit+0x1a8>)
 800d03e:	697b      	ldr	r3, [r7, #20]
 800d040:	089b      	lsrs	r3, r3, #2
 800d042:	400a      	ands	r2, r1
 800d044:	3302      	adds	r3, #2
 800d046:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	681a      	ldr	r2, [r3, #0]
 800d04e:	697b      	ldr	r3, [r7, #20]
 800d050:	005b      	lsls	r3, r3, #1
 800d052:	2103      	movs	r1, #3
 800d054:	fa01 f303 	lsl.w	r3, r1, r3
 800d058:	43db      	mvns	r3, r3
 800d05a:	401a      	ands	r2, r3
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800d060:	697b      	ldr	r3, [r7, #20]
 800d062:	08da      	lsrs	r2, r3, #3
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	3208      	adds	r2, #8
 800d068:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d06c:	697b      	ldr	r3, [r7, #20]
 800d06e:	f003 0307 	and.w	r3, r3, #7
 800d072:	009b      	lsls	r3, r3, #2
 800d074:	220f      	movs	r2, #15
 800d076:	fa02 f303 	lsl.w	r3, r2, r3
 800d07a:	43db      	mvns	r3, r3
 800d07c:	697a      	ldr	r2, [r7, #20]
 800d07e:	08d2      	lsrs	r2, r2, #3
 800d080:	4019      	ands	r1, r3
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	3208      	adds	r2, #8
 800d086:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	68da      	ldr	r2, [r3, #12]
 800d08e:	697b      	ldr	r3, [r7, #20]
 800d090:	005b      	lsls	r3, r3, #1
 800d092:	2103      	movs	r1, #3
 800d094:	fa01 f303 	lsl.w	r3, r1, r3
 800d098:	43db      	mvns	r3, r3
 800d09a:	401a      	ands	r2, r3
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	685a      	ldr	r2, [r3, #4]
 800d0a4:	2101      	movs	r1, #1
 800d0a6:	697b      	ldr	r3, [r7, #20]
 800d0a8:	fa01 f303 	lsl.w	r3, r1, r3
 800d0ac:	43db      	mvns	r3, r3
 800d0ae:	401a      	ands	r2, r3
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	689a      	ldr	r2, [r3, #8]
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	005b      	lsls	r3, r3, #1
 800d0bc:	2103      	movs	r1, #3
 800d0be:	fa01 f303 	lsl.w	r3, r1, r3
 800d0c2:	43db      	mvns	r3, r3
 800d0c4:	401a      	ands	r2, r3
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d0ca:	697b      	ldr	r3, [r7, #20]
 800d0cc:	3301      	adds	r3, #1
 800d0ce:	617b      	str	r3, [r7, #20]
 800d0d0:	697b      	ldr	r3, [r7, #20]
 800d0d2:	2b0f      	cmp	r3, #15
 800d0d4:	f67f af40 	bls.w	800cf58 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800d0d8:	bf00      	nop
 800d0da:	371c      	adds	r7, #28
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e2:	4770      	bx	lr
 800d0e4:	40013800 	.word	0x40013800
 800d0e8:	40020000 	.word	0x40020000
 800d0ec:	40020400 	.word	0x40020400
 800d0f0:	40020800 	.word	0x40020800
 800d0f4:	40020c00 	.word	0x40020c00
 800d0f8:	40021000 	.word	0x40021000
 800d0fc:	40013c00 	.word	0x40013c00

0800d100 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d100:	b480      	push	{r7}
 800d102:	b085      	sub	sp, #20
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
 800d108:	460b      	mov	r3, r1
 800d10a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	691a      	ldr	r2, [r3, #16]
 800d110:	887b      	ldrh	r3, [r7, #2]
 800d112:	4013      	ands	r3, r2
 800d114:	2b00      	cmp	r3, #0
 800d116:	d002      	beq.n	800d11e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d118:	2301      	movs	r3, #1
 800d11a:	73fb      	strb	r3, [r7, #15]
 800d11c:	e001      	b.n	800d122 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d11e:	2300      	movs	r3, #0
 800d120:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d122:	7bfb      	ldrb	r3, [r7, #15]
}
 800d124:	4618      	mov	r0, r3
 800d126:	3714      	adds	r7, #20
 800d128:	46bd      	mov	sp, r7
 800d12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12e:	4770      	bx	lr

0800d130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d130:	b480      	push	{r7}
 800d132:	b083      	sub	sp, #12
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	460b      	mov	r3, r1
 800d13a:	807b      	strh	r3, [r7, #2]
 800d13c:	4613      	mov	r3, r2
 800d13e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800d140:	787b      	ldrb	r3, [r7, #1]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d003      	beq.n	800d14e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800d146:	887a      	ldrh	r2, [r7, #2]
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800d14c:	e003      	b.n	800d156 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800d14e:	887b      	ldrh	r3, [r7, #2]
 800d150:	041a      	lsls	r2, r3, #16
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	619a      	str	r2, [r3, #24]
}
 800d156:	bf00      	nop
 800d158:	370c      	adds	r7, #12
 800d15a:	46bd      	mov	sp, r7
 800d15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d160:	4770      	bx	lr

0800d162 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d162:	b480      	push	{r7}
 800d164:	b083      	sub	sp, #12
 800d166:	af00      	add	r7, sp, #0
 800d168:	6078      	str	r0, [r7, #4]
 800d16a:	460b      	mov	r3, r1
 800d16c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	695a      	ldr	r2, [r3, #20]
 800d172:	887b      	ldrh	r3, [r7, #2]
 800d174:	401a      	ands	r2, r3
 800d176:	887b      	ldrh	r3, [r7, #2]
 800d178:	429a      	cmp	r2, r3
 800d17a:	d104      	bne.n	800d186 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800d17c:	887b      	ldrh	r3, [r7, #2]
 800d17e:	041a      	lsls	r2, r3, #16
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800d184:	e002      	b.n	800d18c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800d186:	887a      	ldrh	r2, [r7, #2]
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	619a      	str	r2, [r3, #24]
}
 800d18c:	bf00      	nop
 800d18e:	370c      	adds	r7, #12
 800d190:	46bd      	mov	sp, r7
 800d192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d196:	4770      	bx	lr

0800d198 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b086      	sub	sp, #24
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d101      	bne.n	800d1aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	e25b      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f003 0301 	and.w	r3, r3, #1
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d075      	beq.n	800d2a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d1b6:	4ba3      	ldr	r3, [pc, #652]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d1b8:	689b      	ldr	r3, [r3, #8]
 800d1ba:	f003 030c 	and.w	r3, r3, #12
 800d1be:	2b04      	cmp	r3, #4
 800d1c0:	d00c      	beq.n	800d1dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d1c2:	4ba0      	ldr	r3, [pc, #640]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d1c4:	689b      	ldr	r3, [r3, #8]
 800d1c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d1ca:	2b08      	cmp	r3, #8
 800d1cc:	d112      	bne.n	800d1f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d1ce:	4b9d      	ldr	r3, [pc, #628]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d1d0:	685b      	ldr	r3, [r3, #4]
 800d1d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d1d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d1da:	d10b      	bne.n	800d1f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d1dc:	4b99      	ldr	r3, [pc, #612]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d05b      	beq.n	800d2a0 <HAL_RCC_OscConfig+0x108>
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	685b      	ldr	r3, [r3, #4]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d157      	bne.n	800d2a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	e236      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	685b      	ldr	r3, [r3, #4]
 800d1f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d1fc:	d106      	bne.n	800d20c <HAL_RCC_OscConfig+0x74>
 800d1fe:	4b91      	ldr	r3, [pc, #580]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	4a90      	ldr	r2, [pc, #576]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d208:	6013      	str	r3, [r2, #0]
 800d20a:	e01d      	b.n	800d248 <HAL_RCC_OscConfig+0xb0>
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	685b      	ldr	r3, [r3, #4]
 800d210:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d214:	d10c      	bne.n	800d230 <HAL_RCC_OscConfig+0x98>
 800d216:	4b8b      	ldr	r3, [pc, #556]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	4a8a      	ldr	r2, [pc, #552]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d21c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d220:	6013      	str	r3, [r2, #0]
 800d222:	4b88      	ldr	r3, [pc, #544]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	4a87      	ldr	r2, [pc, #540]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d22c:	6013      	str	r3, [r2, #0]
 800d22e:	e00b      	b.n	800d248 <HAL_RCC_OscConfig+0xb0>
 800d230:	4b84      	ldr	r3, [pc, #528]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	4a83      	ldr	r2, [pc, #524]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d236:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d23a:	6013      	str	r3, [r2, #0]
 800d23c:	4b81      	ldr	r3, [pc, #516]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	4a80      	ldr	r2, [pc, #512]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d242:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d246:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	685b      	ldr	r3, [r3, #4]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d013      	beq.n	800d278 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d250:	f7fe fa4e 	bl	800b6f0 <HAL_GetTick>
 800d254:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d256:	e008      	b.n	800d26a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d258:	f7fe fa4a 	bl	800b6f0 <HAL_GetTick>
 800d25c:	4602      	mov	r2, r0
 800d25e:	693b      	ldr	r3, [r7, #16]
 800d260:	1ad3      	subs	r3, r2, r3
 800d262:	2b64      	cmp	r3, #100	; 0x64
 800d264:	d901      	bls.n	800d26a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d266:	2303      	movs	r3, #3
 800d268:	e1fb      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d26a:	4b76      	ldr	r3, [pc, #472]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d272:	2b00      	cmp	r3, #0
 800d274:	d0f0      	beq.n	800d258 <HAL_RCC_OscConfig+0xc0>
 800d276:	e014      	b.n	800d2a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d278:	f7fe fa3a 	bl	800b6f0 <HAL_GetTick>
 800d27c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d27e:	e008      	b.n	800d292 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d280:	f7fe fa36 	bl	800b6f0 <HAL_GetTick>
 800d284:	4602      	mov	r2, r0
 800d286:	693b      	ldr	r3, [r7, #16]
 800d288:	1ad3      	subs	r3, r2, r3
 800d28a:	2b64      	cmp	r3, #100	; 0x64
 800d28c:	d901      	bls.n	800d292 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d28e:	2303      	movs	r3, #3
 800d290:	e1e7      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d292:	4b6c      	ldr	r3, [pc, #432]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d1f0      	bne.n	800d280 <HAL_RCC_OscConfig+0xe8>
 800d29e:	e000      	b.n	800d2a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d2a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	f003 0302 	and.w	r3, r3, #2
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d063      	beq.n	800d376 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d2ae:	4b65      	ldr	r3, [pc, #404]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d2b0:	689b      	ldr	r3, [r3, #8]
 800d2b2:	f003 030c 	and.w	r3, r3, #12
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d00b      	beq.n	800d2d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d2ba:	4b62      	ldr	r3, [pc, #392]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d2bc:	689b      	ldr	r3, [r3, #8]
 800d2be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d2c2:	2b08      	cmp	r3, #8
 800d2c4:	d11c      	bne.n	800d300 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d2c6:	4b5f      	ldr	r3, [pc, #380]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d2c8:	685b      	ldr	r3, [r3, #4]
 800d2ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d116      	bne.n	800d300 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d2d2:	4b5c      	ldr	r3, [pc, #368]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	f003 0302 	and.w	r3, r3, #2
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d005      	beq.n	800d2ea <HAL_RCC_OscConfig+0x152>
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	68db      	ldr	r3, [r3, #12]
 800d2e2:	2b01      	cmp	r3, #1
 800d2e4:	d001      	beq.n	800d2ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d2e6:	2301      	movs	r3, #1
 800d2e8:	e1bb      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d2ea:	4b56      	ldr	r3, [pc, #344]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	691b      	ldr	r3, [r3, #16]
 800d2f6:	00db      	lsls	r3, r3, #3
 800d2f8:	4952      	ldr	r1, [pc, #328]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d2fa:	4313      	orrs	r3, r2
 800d2fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d2fe:	e03a      	b.n	800d376 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	68db      	ldr	r3, [r3, #12]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d020      	beq.n	800d34a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d308:	4b4f      	ldr	r3, [pc, #316]	; (800d448 <HAL_RCC_OscConfig+0x2b0>)
 800d30a:	2201      	movs	r2, #1
 800d30c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d30e:	f7fe f9ef 	bl	800b6f0 <HAL_GetTick>
 800d312:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d314:	e008      	b.n	800d328 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d316:	f7fe f9eb 	bl	800b6f0 <HAL_GetTick>
 800d31a:	4602      	mov	r2, r0
 800d31c:	693b      	ldr	r3, [r7, #16]
 800d31e:	1ad3      	subs	r3, r2, r3
 800d320:	2b02      	cmp	r3, #2
 800d322:	d901      	bls.n	800d328 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d324:	2303      	movs	r3, #3
 800d326:	e19c      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d328:	4b46      	ldr	r3, [pc, #280]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	f003 0302 	and.w	r3, r3, #2
 800d330:	2b00      	cmp	r3, #0
 800d332:	d0f0      	beq.n	800d316 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d334:	4b43      	ldr	r3, [pc, #268]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	691b      	ldr	r3, [r3, #16]
 800d340:	00db      	lsls	r3, r3, #3
 800d342:	4940      	ldr	r1, [pc, #256]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d344:	4313      	orrs	r3, r2
 800d346:	600b      	str	r3, [r1, #0]
 800d348:	e015      	b.n	800d376 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d34a:	4b3f      	ldr	r3, [pc, #252]	; (800d448 <HAL_RCC_OscConfig+0x2b0>)
 800d34c:	2200      	movs	r2, #0
 800d34e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d350:	f7fe f9ce 	bl	800b6f0 <HAL_GetTick>
 800d354:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d356:	e008      	b.n	800d36a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d358:	f7fe f9ca 	bl	800b6f0 <HAL_GetTick>
 800d35c:	4602      	mov	r2, r0
 800d35e:	693b      	ldr	r3, [r7, #16]
 800d360:	1ad3      	subs	r3, r2, r3
 800d362:	2b02      	cmp	r3, #2
 800d364:	d901      	bls.n	800d36a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d366:	2303      	movs	r3, #3
 800d368:	e17b      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d36a:	4b36      	ldr	r3, [pc, #216]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	f003 0302 	and.w	r3, r3, #2
 800d372:	2b00      	cmp	r3, #0
 800d374:	d1f0      	bne.n	800d358 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	f003 0308 	and.w	r3, r3, #8
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d030      	beq.n	800d3e4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	695b      	ldr	r3, [r3, #20]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d016      	beq.n	800d3b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d38a:	4b30      	ldr	r3, [pc, #192]	; (800d44c <HAL_RCC_OscConfig+0x2b4>)
 800d38c:	2201      	movs	r2, #1
 800d38e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d390:	f7fe f9ae 	bl	800b6f0 <HAL_GetTick>
 800d394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d396:	e008      	b.n	800d3aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d398:	f7fe f9aa 	bl	800b6f0 <HAL_GetTick>
 800d39c:	4602      	mov	r2, r0
 800d39e:	693b      	ldr	r3, [r7, #16]
 800d3a0:	1ad3      	subs	r3, r2, r3
 800d3a2:	2b02      	cmp	r3, #2
 800d3a4:	d901      	bls.n	800d3aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d3a6:	2303      	movs	r3, #3
 800d3a8:	e15b      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d3aa:	4b26      	ldr	r3, [pc, #152]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d3ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d3ae:	f003 0302 	and.w	r3, r3, #2
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d0f0      	beq.n	800d398 <HAL_RCC_OscConfig+0x200>
 800d3b6:	e015      	b.n	800d3e4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d3b8:	4b24      	ldr	r3, [pc, #144]	; (800d44c <HAL_RCC_OscConfig+0x2b4>)
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d3be:	f7fe f997 	bl	800b6f0 <HAL_GetTick>
 800d3c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d3c4:	e008      	b.n	800d3d8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d3c6:	f7fe f993 	bl	800b6f0 <HAL_GetTick>
 800d3ca:	4602      	mov	r2, r0
 800d3cc:	693b      	ldr	r3, [r7, #16]
 800d3ce:	1ad3      	subs	r3, r2, r3
 800d3d0:	2b02      	cmp	r3, #2
 800d3d2:	d901      	bls.n	800d3d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d3d4:	2303      	movs	r3, #3
 800d3d6:	e144      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d3d8:	4b1a      	ldr	r3, [pc, #104]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d3da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d3dc:	f003 0302 	and.w	r3, r3, #2
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d1f0      	bne.n	800d3c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	f003 0304 	and.w	r3, r3, #4
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	f000 80a0 	beq.w	800d532 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d3f6:	4b13      	ldr	r3, [pc, #76]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d3f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d10f      	bne.n	800d422 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d402:	2300      	movs	r3, #0
 800d404:	60bb      	str	r3, [r7, #8]
 800d406:	4b0f      	ldr	r3, [pc, #60]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d40a:	4a0e      	ldr	r2, [pc, #56]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d40c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d410:	6413      	str	r3, [r2, #64]	; 0x40
 800d412:	4b0c      	ldr	r3, [pc, #48]	; (800d444 <HAL_RCC_OscConfig+0x2ac>)
 800d414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d41a:	60bb      	str	r3, [r7, #8]
 800d41c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d41e:	2301      	movs	r3, #1
 800d420:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d422:	4b0b      	ldr	r3, [pc, #44]	; (800d450 <HAL_RCC_OscConfig+0x2b8>)
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d121      	bne.n	800d472 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d42e:	4b08      	ldr	r3, [pc, #32]	; (800d450 <HAL_RCC_OscConfig+0x2b8>)
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a07      	ldr	r2, [pc, #28]	; (800d450 <HAL_RCC_OscConfig+0x2b8>)
 800d434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d438:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d43a:	f7fe f959 	bl	800b6f0 <HAL_GetTick>
 800d43e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d440:	e011      	b.n	800d466 <HAL_RCC_OscConfig+0x2ce>
 800d442:	bf00      	nop
 800d444:	40023800 	.word	0x40023800
 800d448:	42470000 	.word	0x42470000
 800d44c:	42470e80 	.word	0x42470e80
 800d450:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d454:	f7fe f94c 	bl	800b6f0 <HAL_GetTick>
 800d458:	4602      	mov	r2, r0
 800d45a:	693b      	ldr	r3, [r7, #16]
 800d45c:	1ad3      	subs	r3, r2, r3
 800d45e:	2b02      	cmp	r3, #2
 800d460:	d901      	bls.n	800d466 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800d462:	2303      	movs	r3, #3
 800d464:	e0fd      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d466:	4b81      	ldr	r3, [pc, #516]	; (800d66c <HAL_RCC_OscConfig+0x4d4>)
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d0f0      	beq.n	800d454 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	689b      	ldr	r3, [r3, #8]
 800d476:	2b01      	cmp	r3, #1
 800d478:	d106      	bne.n	800d488 <HAL_RCC_OscConfig+0x2f0>
 800d47a:	4b7d      	ldr	r3, [pc, #500]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d47c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d47e:	4a7c      	ldr	r2, [pc, #496]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d480:	f043 0301 	orr.w	r3, r3, #1
 800d484:	6713      	str	r3, [r2, #112]	; 0x70
 800d486:	e01c      	b.n	800d4c2 <HAL_RCC_OscConfig+0x32a>
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	689b      	ldr	r3, [r3, #8]
 800d48c:	2b05      	cmp	r3, #5
 800d48e:	d10c      	bne.n	800d4aa <HAL_RCC_OscConfig+0x312>
 800d490:	4b77      	ldr	r3, [pc, #476]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d492:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d494:	4a76      	ldr	r2, [pc, #472]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d496:	f043 0304 	orr.w	r3, r3, #4
 800d49a:	6713      	str	r3, [r2, #112]	; 0x70
 800d49c:	4b74      	ldr	r3, [pc, #464]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d49e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4a0:	4a73      	ldr	r2, [pc, #460]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d4a2:	f043 0301 	orr.w	r3, r3, #1
 800d4a6:	6713      	str	r3, [r2, #112]	; 0x70
 800d4a8:	e00b      	b.n	800d4c2 <HAL_RCC_OscConfig+0x32a>
 800d4aa:	4b71      	ldr	r3, [pc, #452]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d4ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4ae:	4a70      	ldr	r2, [pc, #448]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d4b0:	f023 0301 	bic.w	r3, r3, #1
 800d4b4:	6713      	str	r3, [r2, #112]	; 0x70
 800d4b6:	4b6e      	ldr	r3, [pc, #440]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d4b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4ba:	4a6d      	ldr	r2, [pc, #436]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d4bc:	f023 0304 	bic.w	r3, r3, #4
 800d4c0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	689b      	ldr	r3, [r3, #8]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d015      	beq.n	800d4f6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4ca:	f7fe f911 	bl	800b6f0 <HAL_GetTick>
 800d4ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d4d0:	e00a      	b.n	800d4e8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d4d2:	f7fe f90d 	bl	800b6f0 <HAL_GetTick>
 800d4d6:	4602      	mov	r2, r0
 800d4d8:	693b      	ldr	r3, [r7, #16]
 800d4da:	1ad3      	subs	r3, r2, r3
 800d4dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800d4e0:	4293      	cmp	r3, r2
 800d4e2:	d901      	bls.n	800d4e8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800d4e4:	2303      	movs	r3, #3
 800d4e6:	e0bc      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d4e8:	4b61      	ldr	r3, [pc, #388]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d4ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4ec:	f003 0302 	and.w	r3, r3, #2
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d0ee      	beq.n	800d4d2 <HAL_RCC_OscConfig+0x33a>
 800d4f4:	e014      	b.n	800d520 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d4f6:	f7fe f8fb 	bl	800b6f0 <HAL_GetTick>
 800d4fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d4fc:	e00a      	b.n	800d514 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d4fe:	f7fe f8f7 	bl	800b6f0 <HAL_GetTick>
 800d502:	4602      	mov	r2, r0
 800d504:	693b      	ldr	r3, [r7, #16]
 800d506:	1ad3      	subs	r3, r2, r3
 800d508:	f241 3288 	movw	r2, #5000	; 0x1388
 800d50c:	4293      	cmp	r3, r2
 800d50e:	d901      	bls.n	800d514 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800d510:	2303      	movs	r3, #3
 800d512:	e0a6      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d514:	4b56      	ldr	r3, [pc, #344]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d518:	f003 0302 	and.w	r3, r3, #2
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d1ee      	bne.n	800d4fe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d520:	7dfb      	ldrb	r3, [r7, #23]
 800d522:	2b01      	cmp	r3, #1
 800d524:	d105      	bne.n	800d532 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d526:	4b52      	ldr	r3, [pc, #328]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d52a:	4a51      	ldr	r2, [pc, #324]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d52c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d530:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	699b      	ldr	r3, [r3, #24]
 800d536:	2b00      	cmp	r3, #0
 800d538:	f000 8092 	beq.w	800d660 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d53c:	4b4c      	ldr	r3, [pc, #304]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d53e:	689b      	ldr	r3, [r3, #8]
 800d540:	f003 030c 	and.w	r3, r3, #12
 800d544:	2b08      	cmp	r3, #8
 800d546:	d05c      	beq.n	800d602 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	699b      	ldr	r3, [r3, #24]
 800d54c:	2b02      	cmp	r3, #2
 800d54e:	d141      	bne.n	800d5d4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d550:	4b48      	ldr	r3, [pc, #288]	; (800d674 <HAL_RCC_OscConfig+0x4dc>)
 800d552:	2200      	movs	r2, #0
 800d554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d556:	f7fe f8cb 	bl	800b6f0 <HAL_GetTick>
 800d55a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d55c:	e008      	b.n	800d570 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d55e:	f7fe f8c7 	bl	800b6f0 <HAL_GetTick>
 800d562:	4602      	mov	r2, r0
 800d564:	693b      	ldr	r3, [r7, #16]
 800d566:	1ad3      	subs	r3, r2, r3
 800d568:	2b02      	cmp	r3, #2
 800d56a:	d901      	bls.n	800d570 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800d56c:	2303      	movs	r3, #3
 800d56e:	e078      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d570:	4b3f      	ldr	r3, [pc, #252]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d1f0      	bne.n	800d55e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	69da      	ldr	r2, [r3, #28]
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	6a1b      	ldr	r3, [r3, #32]
 800d584:	431a      	orrs	r2, r3
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d58a:	019b      	lsls	r3, r3, #6
 800d58c:	431a      	orrs	r2, r3
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d592:	085b      	lsrs	r3, r3, #1
 800d594:	3b01      	subs	r3, #1
 800d596:	041b      	lsls	r3, r3, #16
 800d598:	431a      	orrs	r2, r3
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d59e:	061b      	lsls	r3, r3, #24
 800d5a0:	4933      	ldr	r1, [pc, #204]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d5a2:	4313      	orrs	r3, r2
 800d5a4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d5a6:	4b33      	ldr	r3, [pc, #204]	; (800d674 <HAL_RCC_OscConfig+0x4dc>)
 800d5a8:	2201      	movs	r2, #1
 800d5aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d5ac:	f7fe f8a0 	bl	800b6f0 <HAL_GetTick>
 800d5b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d5b2:	e008      	b.n	800d5c6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d5b4:	f7fe f89c 	bl	800b6f0 <HAL_GetTick>
 800d5b8:	4602      	mov	r2, r0
 800d5ba:	693b      	ldr	r3, [r7, #16]
 800d5bc:	1ad3      	subs	r3, r2, r3
 800d5be:	2b02      	cmp	r3, #2
 800d5c0:	d901      	bls.n	800d5c6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800d5c2:	2303      	movs	r3, #3
 800d5c4:	e04d      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d5c6:	4b2a      	ldr	r3, [pc, #168]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d0f0      	beq.n	800d5b4 <HAL_RCC_OscConfig+0x41c>
 800d5d2:	e045      	b.n	800d660 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d5d4:	4b27      	ldr	r3, [pc, #156]	; (800d674 <HAL_RCC_OscConfig+0x4dc>)
 800d5d6:	2200      	movs	r2, #0
 800d5d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d5da:	f7fe f889 	bl	800b6f0 <HAL_GetTick>
 800d5de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d5e0:	e008      	b.n	800d5f4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d5e2:	f7fe f885 	bl	800b6f0 <HAL_GetTick>
 800d5e6:	4602      	mov	r2, r0
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	1ad3      	subs	r3, r2, r3
 800d5ec:	2b02      	cmp	r3, #2
 800d5ee:	d901      	bls.n	800d5f4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800d5f0:	2303      	movs	r3, #3
 800d5f2:	e036      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d5f4:	4b1e      	ldr	r3, [pc, #120]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d1f0      	bne.n	800d5e2 <HAL_RCC_OscConfig+0x44a>
 800d600:	e02e      	b.n	800d660 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	699b      	ldr	r3, [r3, #24]
 800d606:	2b01      	cmp	r3, #1
 800d608:	d101      	bne.n	800d60e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800d60a:	2301      	movs	r3, #1
 800d60c:	e029      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d60e:	4b18      	ldr	r3, [pc, #96]	; (800d670 <HAL_RCC_OscConfig+0x4d8>)
 800d610:	685b      	ldr	r3, [r3, #4]
 800d612:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	69db      	ldr	r3, [r3, #28]
 800d61e:	429a      	cmp	r2, r3
 800d620:	d11c      	bne.n	800d65c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d62c:	429a      	cmp	r2, r3
 800d62e:	d115      	bne.n	800d65c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d630:	68fa      	ldr	r2, [r7, #12]
 800d632:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d636:	4013      	ands	r3, r2
 800d638:	687a      	ldr	r2, [r7, #4]
 800d63a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d63c:	4293      	cmp	r3, r2
 800d63e:	d10d      	bne.n	800d65c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d64a:	429a      	cmp	r2, r3
 800d64c:	d106      	bne.n	800d65c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d658:	429a      	cmp	r2, r3
 800d65a:	d001      	beq.n	800d660 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800d65c:	2301      	movs	r3, #1
 800d65e:	e000      	b.n	800d662 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800d660:	2300      	movs	r3, #0
}
 800d662:	4618      	mov	r0, r3
 800d664:	3718      	adds	r7, #24
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}
 800d66a:	bf00      	nop
 800d66c:	40007000 	.word	0x40007000
 800d670:	40023800 	.word	0x40023800
 800d674:	42470060 	.word	0x42470060

0800d678 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b084      	sub	sp, #16
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
 800d680:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d101      	bne.n	800d68c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d688:	2301      	movs	r3, #1
 800d68a:	e0cc      	b.n	800d826 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d68c:	4b68      	ldr	r3, [pc, #416]	; (800d830 <HAL_RCC_ClockConfig+0x1b8>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	f003 030f 	and.w	r3, r3, #15
 800d694:	683a      	ldr	r2, [r7, #0]
 800d696:	429a      	cmp	r2, r3
 800d698:	d90c      	bls.n	800d6b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d69a:	4b65      	ldr	r3, [pc, #404]	; (800d830 <HAL_RCC_ClockConfig+0x1b8>)
 800d69c:	683a      	ldr	r2, [r7, #0]
 800d69e:	b2d2      	uxtb	r2, r2
 800d6a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d6a2:	4b63      	ldr	r3, [pc, #396]	; (800d830 <HAL_RCC_ClockConfig+0x1b8>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	f003 030f 	and.w	r3, r3, #15
 800d6aa:	683a      	ldr	r2, [r7, #0]
 800d6ac:	429a      	cmp	r2, r3
 800d6ae:	d001      	beq.n	800d6b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	e0b8      	b.n	800d826 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	f003 0302 	and.w	r3, r3, #2
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d020      	beq.n	800d702 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	f003 0304 	and.w	r3, r3, #4
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d005      	beq.n	800d6d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d6cc:	4b59      	ldr	r3, [pc, #356]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d6ce:	689b      	ldr	r3, [r3, #8]
 800d6d0:	4a58      	ldr	r2, [pc, #352]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d6d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800d6d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	f003 0308 	and.w	r3, r3, #8
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d005      	beq.n	800d6f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d6e4:	4b53      	ldr	r3, [pc, #332]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d6e6:	689b      	ldr	r3, [r3, #8]
 800d6e8:	4a52      	ldr	r2, [pc, #328]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d6ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800d6ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d6f0:	4b50      	ldr	r3, [pc, #320]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d6f2:	689b      	ldr	r3, [r3, #8]
 800d6f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	689b      	ldr	r3, [r3, #8]
 800d6fc:	494d      	ldr	r1, [pc, #308]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d6fe:	4313      	orrs	r3, r2
 800d700:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f003 0301 	and.w	r3, r3, #1
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d044      	beq.n	800d798 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	685b      	ldr	r3, [r3, #4]
 800d712:	2b01      	cmp	r3, #1
 800d714:	d107      	bne.n	800d726 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d716:	4b47      	ldr	r3, [pc, #284]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d119      	bne.n	800d756 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d722:	2301      	movs	r3, #1
 800d724:	e07f      	b.n	800d826 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	685b      	ldr	r3, [r3, #4]
 800d72a:	2b02      	cmp	r3, #2
 800d72c:	d003      	beq.n	800d736 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d732:	2b03      	cmp	r3, #3
 800d734:	d107      	bne.n	800d746 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d736:	4b3f      	ldr	r3, [pc, #252]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d109      	bne.n	800d756 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d742:	2301      	movs	r3, #1
 800d744:	e06f      	b.n	800d826 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d746:	4b3b      	ldr	r3, [pc, #236]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	f003 0302 	and.w	r3, r3, #2
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d101      	bne.n	800d756 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d752:	2301      	movs	r3, #1
 800d754:	e067      	b.n	800d826 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d756:	4b37      	ldr	r3, [pc, #220]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d758:	689b      	ldr	r3, [r3, #8]
 800d75a:	f023 0203 	bic.w	r2, r3, #3
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	685b      	ldr	r3, [r3, #4]
 800d762:	4934      	ldr	r1, [pc, #208]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d764:	4313      	orrs	r3, r2
 800d766:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d768:	f7fd ffc2 	bl	800b6f0 <HAL_GetTick>
 800d76c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d76e:	e00a      	b.n	800d786 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d770:	f7fd ffbe 	bl	800b6f0 <HAL_GetTick>
 800d774:	4602      	mov	r2, r0
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	1ad3      	subs	r3, r2, r3
 800d77a:	f241 3288 	movw	r2, #5000	; 0x1388
 800d77e:	4293      	cmp	r3, r2
 800d780:	d901      	bls.n	800d786 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d782:	2303      	movs	r3, #3
 800d784:	e04f      	b.n	800d826 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d786:	4b2b      	ldr	r3, [pc, #172]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d788:	689b      	ldr	r3, [r3, #8]
 800d78a:	f003 020c 	and.w	r2, r3, #12
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	685b      	ldr	r3, [r3, #4]
 800d792:	009b      	lsls	r3, r3, #2
 800d794:	429a      	cmp	r2, r3
 800d796:	d1eb      	bne.n	800d770 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d798:	4b25      	ldr	r3, [pc, #148]	; (800d830 <HAL_RCC_ClockConfig+0x1b8>)
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	f003 030f 	and.w	r3, r3, #15
 800d7a0:	683a      	ldr	r2, [r7, #0]
 800d7a2:	429a      	cmp	r2, r3
 800d7a4:	d20c      	bcs.n	800d7c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d7a6:	4b22      	ldr	r3, [pc, #136]	; (800d830 <HAL_RCC_ClockConfig+0x1b8>)
 800d7a8:	683a      	ldr	r2, [r7, #0]
 800d7aa:	b2d2      	uxtb	r2, r2
 800d7ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d7ae:	4b20      	ldr	r3, [pc, #128]	; (800d830 <HAL_RCC_ClockConfig+0x1b8>)
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	f003 030f 	and.w	r3, r3, #15
 800d7b6:	683a      	ldr	r2, [r7, #0]
 800d7b8:	429a      	cmp	r2, r3
 800d7ba:	d001      	beq.n	800d7c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d7bc:	2301      	movs	r3, #1
 800d7be:	e032      	b.n	800d826 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f003 0304 	and.w	r3, r3, #4
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d008      	beq.n	800d7de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d7cc:	4b19      	ldr	r3, [pc, #100]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d7ce:	689b      	ldr	r3, [r3, #8]
 800d7d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	68db      	ldr	r3, [r3, #12]
 800d7d8:	4916      	ldr	r1, [pc, #88]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d7da:	4313      	orrs	r3, r2
 800d7dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	f003 0308 	and.w	r3, r3, #8
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d009      	beq.n	800d7fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d7ea:	4b12      	ldr	r3, [pc, #72]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d7ec:	689b      	ldr	r3, [r3, #8]
 800d7ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	691b      	ldr	r3, [r3, #16]
 800d7f6:	00db      	lsls	r3, r3, #3
 800d7f8:	490e      	ldr	r1, [pc, #56]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d7fa:	4313      	orrs	r3, r2
 800d7fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800d7fe:	f000 f821 	bl	800d844 <HAL_RCC_GetSysClockFreq>
 800d802:	4601      	mov	r1, r0
 800d804:	4b0b      	ldr	r3, [pc, #44]	; (800d834 <HAL_RCC_ClockConfig+0x1bc>)
 800d806:	689b      	ldr	r3, [r3, #8]
 800d808:	091b      	lsrs	r3, r3, #4
 800d80a:	f003 030f 	and.w	r3, r3, #15
 800d80e:	4a0a      	ldr	r2, [pc, #40]	; (800d838 <HAL_RCC_ClockConfig+0x1c0>)
 800d810:	5cd3      	ldrb	r3, [r2, r3]
 800d812:	fa21 f303 	lsr.w	r3, r1, r3
 800d816:	4a09      	ldr	r2, [pc, #36]	; (800d83c <HAL_RCC_ClockConfig+0x1c4>)
 800d818:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800d81a:	4b09      	ldr	r3, [pc, #36]	; (800d840 <HAL_RCC_ClockConfig+0x1c8>)
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	4618      	mov	r0, r3
 800d820:	f7fd ff22 	bl	800b668 <HAL_InitTick>

  return HAL_OK;
 800d824:	2300      	movs	r3, #0
}
 800d826:	4618      	mov	r0, r3
 800d828:	3710      	adds	r7, #16
 800d82a:	46bd      	mov	sp, r7
 800d82c:	bd80      	pop	{r7, pc}
 800d82e:	bf00      	nop
 800d830:	40023c00 	.word	0x40023c00
 800d834:	40023800 	.word	0x40023800
 800d838:	08016068 	.word	0x08016068
 800d83c:	20000000 	.word	0x20000000
 800d840:	200000c0 	.word	0x200000c0

0800d844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d844:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d846:	b085      	sub	sp, #20
 800d848:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800d84a:	2300      	movs	r3, #0
 800d84c:	607b      	str	r3, [r7, #4]
 800d84e:	2300      	movs	r3, #0
 800d850:	60fb      	str	r3, [r7, #12]
 800d852:	2300      	movs	r3, #0
 800d854:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800d856:	2300      	movs	r3, #0
 800d858:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d85a:	4b50      	ldr	r3, [pc, #320]	; (800d99c <HAL_RCC_GetSysClockFreq+0x158>)
 800d85c:	689b      	ldr	r3, [r3, #8]
 800d85e:	f003 030c 	and.w	r3, r3, #12
 800d862:	2b04      	cmp	r3, #4
 800d864:	d007      	beq.n	800d876 <HAL_RCC_GetSysClockFreq+0x32>
 800d866:	2b08      	cmp	r3, #8
 800d868:	d008      	beq.n	800d87c <HAL_RCC_GetSysClockFreq+0x38>
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	f040 808d 	bne.w	800d98a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d870:	4b4b      	ldr	r3, [pc, #300]	; (800d9a0 <HAL_RCC_GetSysClockFreq+0x15c>)
 800d872:	60bb      	str	r3, [r7, #8]
       break;
 800d874:	e08c      	b.n	800d990 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d876:	4b4b      	ldr	r3, [pc, #300]	; (800d9a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800d878:	60bb      	str	r3, [r7, #8]
      break;
 800d87a:	e089      	b.n	800d990 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d87c:	4b47      	ldr	r3, [pc, #284]	; (800d99c <HAL_RCC_GetSysClockFreq+0x158>)
 800d87e:	685b      	ldr	r3, [r3, #4]
 800d880:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d884:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d886:	4b45      	ldr	r3, [pc, #276]	; (800d99c <HAL_RCC_GetSysClockFreq+0x158>)
 800d888:	685b      	ldr	r3, [r3, #4]
 800d88a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d023      	beq.n	800d8da <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d892:	4b42      	ldr	r3, [pc, #264]	; (800d99c <HAL_RCC_GetSysClockFreq+0x158>)
 800d894:	685b      	ldr	r3, [r3, #4]
 800d896:	099b      	lsrs	r3, r3, #6
 800d898:	f04f 0400 	mov.w	r4, #0
 800d89c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800d8a0:	f04f 0200 	mov.w	r2, #0
 800d8a4:	ea03 0501 	and.w	r5, r3, r1
 800d8a8:	ea04 0602 	and.w	r6, r4, r2
 800d8ac:	4a3d      	ldr	r2, [pc, #244]	; (800d9a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800d8ae:	fb02 f106 	mul.w	r1, r2, r6
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	fb02 f205 	mul.w	r2, r2, r5
 800d8b8:	440a      	add	r2, r1
 800d8ba:	493a      	ldr	r1, [pc, #232]	; (800d9a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800d8bc:	fba5 0101 	umull	r0, r1, r5, r1
 800d8c0:	1853      	adds	r3, r2, r1
 800d8c2:	4619      	mov	r1, r3
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	f04f 0400 	mov.w	r4, #0
 800d8ca:	461a      	mov	r2, r3
 800d8cc:	4623      	mov	r3, r4
 800d8ce:	f7f3 f9f3 	bl	8000cb8 <__aeabi_uldivmod>
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	460c      	mov	r4, r1
 800d8d6:	60fb      	str	r3, [r7, #12]
 800d8d8:	e049      	b.n	800d96e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d8da:	4b30      	ldr	r3, [pc, #192]	; (800d99c <HAL_RCC_GetSysClockFreq+0x158>)
 800d8dc:	685b      	ldr	r3, [r3, #4]
 800d8de:	099b      	lsrs	r3, r3, #6
 800d8e0:	f04f 0400 	mov.w	r4, #0
 800d8e4:	f240 11ff 	movw	r1, #511	; 0x1ff
 800d8e8:	f04f 0200 	mov.w	r2, #0
 800d8ec:	ea03 0501 	and.w	r5, r3, r1
 800d8f0:	ea04 0602 	and.w	r6, r4, r2
 800d8f4:	4629      	mov	r1, r5
 800d8f6:	4632      	mov	r2, r6
 800d8f8:	f04f 0300 	mov.w	r3, #0
 800d8fc:	f04f 0400 	mov.w	r4, #0
 800d900:	0154      	lsls	r4, r2, #5
 800d902:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800d906:	014b      	lsls	r3, r1, #5
 800d908:	4619      	mov	r1, r3
 800d90a:	4622      	mov	r2, r4
 800d90c:	1b49      	subs	r1, r1, r5
 800d90e:	eb62 0206 	sbc.w	r2, r2, r6
 800d912:	f04f 0300 	mov.w	r3, #0
 800d916:	f04f 0400 	mov.w	r4, #0
 800d91a:	0194      	lsls	r4, r2, #6
 800d91c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800d920:	018b      	lsls	r3, r1, #6
 800d922:	1a5b      	subs	r3, r3, r1
 800d924:	eb64 0402 	sbc.w	r4, r4, r2
 800d928:	f04f 0100 	mov.w	r1, #0
 800d92c:	f04f 0200 	mov.w	r2, #0
 800d930:	00e2      	lsls	r2, r4, #3
 800d932:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800d936:	00d9      	lsls	r1, r3, #3
 800d938:	460b      	mov	r3, r1
 800d93a:	4614      	mov	r4, r2
 800d93c:	195b      	adds	r3, r3, r5
 800d93e:	eb44 0406 	adc.w	r4, r4, r6
 800d942:	f04f 0100 	mov.w	r1, #0
 800d946:	f04f 0200 	mov.w	r2, #0
 800d94a:	02a2      	lsls	r2, r4, #10
 800d94c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800d950:	0299      	lsls	r1, r3, #10
 800d952:	460b      	mov	r3, r1
 800d954:	4614      	mov	r4, r2
 800d956:	4618      	mov	r0, r3
 800d958:	4621      	mov	r1, r4
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	f04f 0400 	mov.w	r4, #0
 800d960:	461a      	mov	r2, r3
 800d962:	4623      	mov	r3, r4
 800d964:	f7f3 f9a8 	bl	8000cb8 <__aeabi_uldivmod>
 800d968:	4603      	mov	r3, r0
 800d96a:	460c      	mov	r4, r1
 800d96c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800d96e:	4b0b      	ldr	r3, [pc, #44]	; (800d99c <HAL_RCC_GetSysClockFreq+0x158>)
 800d970:	685b      	ldr	r3, [r3, #4]
 800d972:	0c1b      	lsrs	r3, r3, #16
 800d974:	f003 0303 	and.w	r3, r3, #3
 800d978:	3301      	adds	r3, #1
 800d97a:	005b      	lsls	r3, r3, #1
 800d97c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800d97e:	68fa      	ldr	r2, [r7, #12]
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	fbb2 f3f3 	udiv	r3, r2, r3
 800d986:	60bb      	str	r3, [r7, #8]
      break;
 800d988:	e002      	b.n	800d990 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d98a:	4b05      	ldr	r3, [pc, #20]	; (800d9a0 <HAL_RCC_GetSysClockFreq+0x15c>)
 800d98c:	60bb      	str	r3, [r7, #8]
      break;
 800d98e:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d990:	68bb      	ldr	r3, [r7, #8]
}
 800d992:	4618      	mov	r0, r3
 800d994:	3714      	adds	r7, #20
 800d996:	46bd      	mov	sp, r7
 800d998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d99a:	bf00      	nop
 800d99c:	40023800 	.word	0x40023800
 800d9a0:	00f42400 	.word	0x00f42400
 800d9a4:	017d7840 	.word	0x017d7840

0800d9a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d9ac:	4b03      	ldr	r3, [pc, #12]	; (800d9bc <HAL_RCC_GetHCLKFreq+0x14>)
 800d9ae:	681b      	ldr	r3, [r3, #0]
}
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b8:	4770      	bx	lr
 800d9ba:	bf00      	nop
 800d9bc:	20000000 	.word	0x20000000

0800d9c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800d9c4:	f7ff fff0 	bl	800d9a8 <HAL_RCC_GetHCLKFreq>
 800d9c8:	4601      	mov	r1, r0
 800d9ca:	4b05      	ldr	r3, [pc, #20]	; (800d9e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d9cc:	689b      	ldr	r3, [r3, #8]
 800d9ce:	0a9b      	lsrs	r3, r3, #10
 800d9d0:	f003 0307 	and.w	r3, r3, #7
 800d9d4:	4a03      	ldr	r2, [pc, #12]	; (800d9e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d9d6:	5cd3      	ldrb	r3, [r2, r3]
 800d9d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 800d9dc:	4618      	mov	r0, r3
 800d9de:	bd80      	pop	{r7, pc}
 800d9e0:	40023800 	.word	0x40023800
 800d9e4:	08016078 	.word	0x08016078

0800d9e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800d9ec:	f7ff ffdc 	bl	800d9a8 <HAL_RCC_GetHCLKFreq>
 800d9f0:	4601      	mov	r1, r0
 800d9f2:	4b05      	ldr	r3, [pc, #20]	; (800da08 <HAL_RCC_GetPCLK2Freq+0x20>)
 800d9f4:	689b      	ldr	r3, [r3, #8]
 800d9f6:	0b5b      	lsrs	r3, r3, #13
 800d9f8:	f003 0307 	and.w	r3, r3, #7
 800d9fc:	4a03      	ldr	r2, [pc, #12]	; (800da0c <HAL_RCC_GetPCLK2Freq+0x24>)
 800d9fe:	5cd3      	ldrb	r3, [r2, r3]
 800da00:	fa21 f303 	lsr.w	r3, r1, r3
}
 800da04:	4618      	mov	r0, r3
 800da06:	bd80      	pop	{r7, pc}
 800da08:	40023800 	.word	0x40023800
 800da0c:	08016078 	.word	0x08016078

0800da10 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b082      	sub	sp, #8
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d101      	bne.n	800da22 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800da1e:	2301      	movs	r3, #1
 800da20:	e022      	b.n	800da68 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d105      	bne.n	800da3a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	2200      	movs	r2, #0
 800da32:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800da34:	6878      	ldr	r0, [r7, #4]
 800da36:	f7f7 faaf 	bl	8004f98 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	2203      	movs	r2, #3
 800da3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800da42:	6878      	ldr	r0, [r7, #4]
 800da44:	f000 f814 	bl	800da70 <HAL_SD_InitCard>
 800da48:	4603      	mov	r3, r0
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d001      	beq.n	800da52 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800da4e:	2301      	movs	r3, #1
 800da50:	e00a      	b.n	800da68 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	2200      	movs	r2, #0
 800da56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2200      	movs	r2, #0
 800da5c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	2201      	movs	r2, #1
 800da62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800da66:	2300      	movs	r3, #0
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3708      	adds	r7, #8
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}

0800da70 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800da70:	b5b0      	push	{r4, r5, r7, lr}
 800da72:	b08e      	sub	sp, #56	; 0x38
 800da74:	af04      	add	r7, sp, #16
 800da76:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800da78:	2300      	movs	r3, #0
 800da7a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800da7c:	2300      	movs	r3, #0
 800da7e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800da80:	2300      	movs	r3, #0
 800da82:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800da84:	2300      	movs	r3, #0
 800da86:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800da88:	2300      	movs	r3, #0
 800da8a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800da8c:	2376      	movs	r3, #118	; 0x76
 800da8e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681d      	ldr	r5, [r3, #0]
 800da94:	466c      	mov	r4, sp
 800da96:	f107 0314 	add.w	r3, r7, #20
 800da9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800da9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800daa2:	f107 0308 	add.w	r3, r7, #8
 800daa6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800daa8:	4628      	mov	r0, r5
 800daaa:	f003 fe3d 	bl	8011728 <SDIO_Init>
 800daae:	4603      	mov	r3, r0
 800dab0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800dab4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d001      	beq.n	800dac0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800dabc:	2301      	movs	r3, #1
 800dabe:	e031      	b.n	800db24 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800dac0:	4b1a      	ldr	r3, [pc, #104]	; (800db2c <HAL_SD_InitCard+0xbc>)
 800dac2:	2200      	movs	r2, #0
 800dac4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	4618      	mov	r0, r3
 800dacc:	f003 fe75 	bl	80117ba <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800dad0:	4b16      	ldr	r3, [pc, #88]	; (800db2c <HAL_SD_InitCard+0xbc>)
 800dad2:	2201      	movs	r2, #1
 800dad4:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800dad6:	6878      	ldr	r0, [r7, #4]
 800dad8:	f000 ffe6 	bl	800eaa8 <SD_PowerON>
 800dadc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dade:	6a3b      	ldr	r3, [r7, #32]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d00b      	beq.n	800dafc <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	2201      	movs	r2, #1
 800dae8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800daf0:	6a3b      	ldr	r3, [r7, #32]
 800daf2:	431a      	orrs	r2, r3
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800daf8:	2301      	movs	r3, #1
 800dafa:	e013      	b.n	800db24 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f000 ff05 	bl	800e90c <SD_InitCard>
 800db02:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800db04:	6a3b      	ldr	r3, [r7, #32]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d00b      	beq.n	800db22 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	2201      	movs	r2, #1
 800db0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800db16:	6a3b      	ldr	r3, [r7, #32]
 800db18:	431a      	orrs	r2, r3
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800db1e:	2301      	movs	r3, #1
 800db20:	e000      	b.n	800db24 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800db22:	2300      	movs	r3, #0
}
 800db24:	4618      	mov	r0, r3
 800db26:	3728      	adds	r7, #40	; 0x28
 800db28:	46bd      	mov	sp, r7
 800db2a:	bdb0      	pop	{r4, r5, r7, pc}
 800db2c:	422580a0 	.word	0x422580a0

0800db30 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b08c      	sub	sp, #48	; 0x30
 800db34:	af00      	add	r7, sp, #0
 800db36:	60f8      	str	r0, [r7, #12]
 800db38:	60b9      	str	r1, [r7, #8]
 800db3a:	607a      	str	r2, [r7, #4]
 800db3c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800db42:	68bb      	ldr	r3, [r7, #8]
 800db44:	2b00      	cmp	r3, #0
 800db46:	d107      	bne.n	800db58 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db4c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800db54:	2301      	movs	r3, #1
 800db56:	e0c9      	b.n	800dcec <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800db5e:	b2db      	uxtb	r3, r3
 800db60:	2b01      	cmp	r3, #1
 800db62:	f040 80c2 	bne.w	800dcea <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	2200      	movs	r2, #0
 800db6a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800db6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	441a      	add	r2, r3
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800db76:	429a      	cmp	r2, r3
 800db78:	d907      	bls.n	800db8a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db7e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800db86:	2301      	movs	r3, #1
 800db88:	e0b0      	b.n	800dcec <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	2203      	movs	r2, #3
 800db8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	2200      	movs	r2, #0
 800db98:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dba0:	68fa      	ldr	r2, [r7, #12]
 800dba2:	6812      	ldr	r2, [r2, #0]
 800dba4:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 800dba8:	f043 0302 	orr.w	r3, r3, #2
 800dbac:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbb2:	4a50      	ldr	r2, [pc, #320]	; (800dcf4 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800dbb4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbba:	4a4f      	ldr	r2, [pc, #316]	; (800dcf8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800dbbc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	3380      	adds	r3, #128	; 0x80
 800dbd0:	4619      	mov	r1, r3
 800dbd2:	68ba      	ldr	r2, [r7, #8]
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	025b      	lsls	r3, r3, #9
 800dbd8:	089b      	lsrs	r3, r3, #2
 800dbda:	f7fe fd3f 	bl	800c65c <HAL_DMA_Start_IT>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d017      	beq.n	800dc14 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800dbf2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	4a40      	ldr	r2, [pc, #256]	; (800dcfc <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800dbfa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc00:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	2201      	movs	r2, #1
 800dc0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800dc10:	2301      	movs	r3, #1
 800dc12:	e06b      	b.n	800dcec <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800dc14:	4b3a      	ldr	r3, [pc, #232]	; (800dd00 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 800dc16:	2201      	movs	r2, #1
 800dc18:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc1e:	2b01      	cmp	r3, #1
 800dc20:	d002      	beq.n	800dc28 <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 800dc22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc24:	025b      	lsls	r3, r3, #9
 800dc26:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dc30:	4618      	mov	r0, r3
 800dc32:	f003 fe55 	bl	80118e0 <SDMMC_CmdBlockLength>
 800dc36:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800dc38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d00f      	beq.n	800dc5e <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	4a2e      	ldr	r2, [pc, #184]	; (800dcfc <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800dc44:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc4c:	431a      	orrs	r2, r3
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	2201      	movs	r2, #1
 800dc56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800dc5a:	2301      	movs	r3, #1
 800dc5c:	e046      	b.n	800dcec <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dc5e:	f04f 33ff 	mov.w	r3, #4294967295
 800dc62:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800dc64:	683b      	ldr	r3, [r7, #0]
 800dc66:	025b      	lsls	r3, r3, #9
 800dc68:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800dc6a:	2390      	movs	r3, #144	; 0x90
 800dc6c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800dc6e:	2302      	movs	r3, #2
 800dc70:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800dc72:	2300      	movs	r3, #0
 800dc74:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800dc76:	2301      	movs	r3, #1
 800dc78:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	f107 0210 	add.w	r2, r7, #16
 800dc82:	4611      	mov	r1, r2
 800dc84:	4618      	mov	r0, r3
 800dc86:	f003 fdff 	bl	8011888 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800dc8a:	683b      	ldr	r3, [r7, #0]
 800dc8c:	2b01      	cmp	r3, #1
 800dc8e:	d90a      	bls.n	800dca6 <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	2282      	movs	r2, #130	; 0x82
 800dc94:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	f003 fe63 	bl	8011968 <SDMMC_CmdReadMultiBlock>
 800dca2:	62f8      	str	r0, [r7, #44]	; 0x2c
 800dca4:	e009      	b.n	800dcba <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	2281      	movs	r2, #129	; 0x81
 800dcaa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f003 fe36 	bl	8011924 <SDMMC_CmdReadSingleBlock>
 800dcb8:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800dcba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d012      	beq.n	800dce6 <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	4a0d      	ldr	r2, [pc, #52]	; (800dcfc <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800dcc6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcce:	431a      	orrs	r2, r3
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	2201      	movs	r2, #1
 800dcd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	2200      	movs	r2, #0
 800dce0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800dce2:	2301      	movs	r3, #1
 800dce4:	e002      	b.n	800dcec <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 800dce6:	2300      	movs	r3, #0
 800dce8:	e000      	b.n	800dcec <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 800dcea:	2302      	movs	r3, #2
  }
}
 800dcec:	4618      	mov	r0, r3
 800dcee:	3730      	adds	r7, #48	; 0x30
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	bd80      	pop	{r7, pc}
 800dcf4:	0800e71b 	.word	0x0800e71b
 800dcf8:	0800e78d 	.word	0x0800e78d
 800dcfc:	004005ff 	.word	0x004005ff
 800dd00:	4225858c 	.word	0x4225858c

0800dd04 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b08c      	sub	sp, #48	; 0x30
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	60f8      	str	r0, [r7, #12]
 800dd0c:	60b9      	str	r1, [r7, #8]
 800dd0e:	607a      	str	r2, [r7, #4]
 800dd10:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d107      	bne.n	800dd2c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd20:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800dd28:	2301      	movs	r3, #1
 800dd2a:	e0ce      	b.n	800deca <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800dd32:	b2db      	uxtb	r3, r3
 800dd34:	2b01      	cmp	r3, #1
 800dd36:	f040 80c7 	bne.w	800dec8 <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800dd40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd42:	683b      	ldr	r3, [r7, #0]
 800dd44:	441a      	add	r2, r3
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dd4a:	429a      	cmp	r2, r3
 800dd4c:	d907      	bls.n	800dd5e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd52:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800dd5a:	2301      	movs	r3, #1
 800dd5c:	e0b5      	b.n	800deca <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	2203      	movs	r2, #3
 800dd62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd74:	68fa      	ldr	r2, [r7, #12]
 800dd76:	6812      	ldr	r2, [r2, #0]
 800dd78:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 800dd7c:	f043 0302 	orr.w	r3, r3, #2
 800dd80:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd86:	4a53      	ldr	r2, [pc, #332]	; (800ded4 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800dd88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd8e:	4a52      	ldr	r2, [pc, #328]	; (800ded8 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800dd90:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd96:	2200      	movs	r2, #0
 800dd98:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd9e:	2b01      	cmp	r3, #1
 800dda0:	d002      	beq.n	800dda8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800dda2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dda4:	025b      	lsls	r3, r3, #9
 800dda6:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	f003 fd95 	bl	80118e0 <SDMMC_CmdBlockLength>
 800ddb6:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ddb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d00f      	beq.n	800ddde <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	4a46      	ldr	r2, [pc, #280]	; (800dedc <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800ddc4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ddca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddcc:	431a      	orrs	r2, r3
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	2201      	movs	r2, #1
 800ddd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ddda:	2301      	movs	r3, #1
 800dddc:	e075      	b.n	800deca <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	2b01      	cmp	r3, #1
 800dde2:	d90a      	bls.n	800ddfa <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	22a0      	movs	r2, #160	; 0xa0
 800dde8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	f003 fdfd 	bl	80119f0 <SDMMC_CmdWriteMultiBlock>
 800ddf6:	62f8      	str	r0, [r7, #44]	; 0x2c
 800ddf8:	e009      	b.n	800de0e <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	2290      	movs	r2, #144	; 0x90
 800ddfe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800de06:	4618      	mov	r0, r3
 800de08:	f003 fdd0 	bl	80119ac <SDMMC_CmdWriteSingleBlock>
 800de0c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800de0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de10:	2b00      	cmp	r3, #0
 800de12:	d012      	beq.n	800de3a <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	4a30      	ldr	r2, [pc, #192]	; (800dedc <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800de1a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800de20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de22:	431a      	orrs	r2, r3
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	2201      	movs	r2, #1
 800de2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	2200      	movs	r2, #0
 800de34:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800de36:	2301      	movs	r3, #1
 800de38:	e047      	b.n	800deca <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800de3a:	4b29      	ldr	r3, [pc, #164]	; (800dee0 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 800de3c:	2201      	movs	r2, #1
 800de3e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800de44:	68b9      	ldr	r1, [r7, #8]
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	3380      	adds	r3, #128	; 0x80
 800de4c:	461a      	mov	r2, r3
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	025b      	lsls	r3, r3, #9
 800de52:	089b      	lsrs	r3, r3, #2
 800de54:	f7fe fc02 	bl	800c65c <HAL_DMA_Start_IT>
 800de58:	4603      	mov	r3, r0
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d01c      	beq.n	800de98 <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de64:	68fa      	ldr	r2, [r7, #12]
 800de66:	6812      	ldr	r2, [r2, #0]
 800de68:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800de6c:	f023 0302 	bic.w	r3, r3, #2
 800de70:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	4a19      	ldr	r2, [pc, #100]	; (800dedc <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800de78:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de7e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	2201      	movs	r2, #1
 800de8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	2200      	movs	r2, #0
 800de92:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800de94:	2301      	movs	r3, #1
 800de96:	e018      	b.n	800deca <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800de98:	f04f 33ff 	mov.w	r3, #4294967295
 800de9c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	025b      	lsls	r3, r3, #9
 800dea2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800dea4:	2390      	movs	r3, #144	; 0x90
 800dea6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800dea8:	2300      	movs	r3, #0
 800deaa:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800deac:	2300      	movs	r3, #0
 800deae:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800deb0:	2301      	movs	r3, #1
 800deb2:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	f107 0210 	add.w	r2, r7, #16
 800debc:	4611      	mov	r1, r2
 800debe:	4618      	mov	r0, r3
 800dec0:	f003 fce2 	bl	8011888 <SDIO_ConfigData>

      return HAL_OK;
 800dec4:	2300      	movs	r3, #0
 800dec6:	e000      	b.n	800deca <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 800dec8:	2302      	movs	r3, #2
  }
}
 800deca:	4618      	mov	r0, r3
 800decc:	3730      	adds	r7, #48	; 0x30
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}
 800ded2:	bf00      	nop
 800ded4:	0800e6f1 	.word	0x0800e6f1
 800ded8:	0800e78d 	.word	0x0800e78d
 800dedc:	004005ff 	.word	0x004005ff
 800dee0:	4225858c 	.word	0x4225858c

0800dee4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b084      	sub	sp, #16
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800def0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800def8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800defc:	2b00      	cmp	r3, #0
 800defe:	d008      	beq.n	800df12 <HAL_SD_IRQHandler+0x2e>
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	f003 0308 	and.w	r3, r3, #8
 800df06:	2b00      	cmp	r3, #0
 800df08:	d003      	beq.n	800df12 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f000 ffe2 	bl	800eed4 <SD_Read_IT>
 800df10:	e165      	b.n	800e1de <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	f000 808f 	beq.w	800e040 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	f44f 7280 	mov.w	r2, #256	; 0x100
 800df2a:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800df32:	687a      	ldr	r2, [r7, #4]
 800df34:	6812      	ldr	r2, [r2, #0]
 800df36:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 800df3a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800df3e:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	f022 0201 	bic.w	r2, r2, #1
 800df4e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	f003 0308 	and.w	r3, r3, #8
 800df56:	2b00      	cmp	r3, #0
 800df58:	d039      	beq.n	800dfce <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	f003 0302 	and.w	r3, r3, #2
 800df60:	2b00      	cmp	r3, #0
 800df62:	d104      	bne.n	800df6e <HAL_SD_IRQHandler+0x8a>
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	f003 0320 	and.w	r3, r3, #32
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d011      	beq.n	800df92 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	4618      	mov	r0, r3
 800df74:	f003 fd5e 	bl	8011a34 <SDMMC_CmdStopTransfer>
 800df78:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800df7a:	68bb      	ldr	r3, [r7, #8]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d008      	beq.n	800df92 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800df84:	68bb      	ldr	r3, [r7, #8]
 800df86:	431a      	orrs	r2, r3
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	f000 f92f 	bl	800e1f0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	f240 523a 	movw	r2, #1338	; 0x53a
 800df9a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2201      	movs	r2, #1
 800dfa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	f003 0301 	and.w	r3, r3, #1
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d104      	bne.n	800dfbe <HAL_SD_IRQHandler+0xda>
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	f003 0302 	and.w	r3, r3, #2
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d003      	beq.n	800dfc6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800dfbe:	6878      	ldr	r0, [r7, #4]
 800dfc0:	f7f6 ffca 	bl	8004f58 <HAL_SD_RxCpltCallback>
 800dfc4:	e10b      	b.n	800e1de <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f7f6 ffd6 	bl	8004f78 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800dfcc:	e107      	b.n	800e1de <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	f000 8102 	beq.w	800e1de <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	f003 0320 	and.w	r3, r3, #32
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d011      	beq.n	800e008 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	4618      	mov	r0, r3
 800dfea:	f003 fd23 	bl	8011a34 <SDMMC_CmdStopTransfer>
 800dfee:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800dff0:	68bb      	ldr	r3, [r7, #8]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d008      	beq.n	800e008 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dffa:	68bb      	ldr	r3, [r7, #8]
 800dffc:	431a      	orrs	r2, r3
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800e002:	6878      	ldr	r0, [r7, #4]
 800e004:	f000 f8f4 	bl	800e1f0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	f003 0301 	and.w	r3, r3, #1
 800e00e:	2b00      	cmp	r3, #0
 800e010:	f040 80e5 	bne.w	800e1de <HAL_SD_IRQHandler+0x2fa>
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	f003 0302 	and.w	r3, r3, #2
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	f040 80df 	bne.w	800e1de <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	f022 0208 	bic.w	r2, r2, #8
 800e02e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2201      	movs	r2, #1
 800e034:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800e038:	6878      	ldr	r0, [r7, #4]
 800e03a:	f7f6 ff9d 	bl	8004f78 <HAL_SD_TxCpltCallback>
}
 800e03e:	e0ce      	b.n	800e1de <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e046:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d008      	beq.n	800e060 <HAL_SD_IRQHandler+0x17c>
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	f003 0308 	and.w	r3, r3, #8
 800e054:	2b00      	cmp	r3, #0
 800e056:	d003      	beq.n	800e060 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800e058:	6878      	ldr	r0, [r7, #4]
 800e05a:	f000 ff8c 	bl	800ef76 <SD_Write_IT>
 800e05e:	e0be      	b.n	800e1de <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e066:	f240 233a 	movw	r3, #570	; 0x23a
 800e06a:	4013      	ands	r3, r2
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	f000 80b6 	beq.w	800e1de <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e078:	f003 0302 	and.w	r3, r3, #2
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d005      	beq.n	800e08c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e084:	f043 0202 	orr.w	r2, r3, #2
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e092:	f003 0308 	and.w	r3, r3, #8
 800e096:	2b00      	cmp	r3, #0
 800e098:	d005      	beq.n	800e0a6 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e09e:	f043 0208 	orr.w	r2, r3, #8
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0ac:	f003 0320 	and.w	r3, r3, #32
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d005      	beq.n	800e0c0 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0b8:	f043 0220 	orr.w	r2, r3, #32
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0c6:	f003 0310 	and.w	r3, r3, #16
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d005      	beq.n	800e0da <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0d2:	f043 0210 	orr.w	r2, r3, #16
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d005      	beq.n	800e0f4 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0ec:	f043 0208 	orr.w	r2, r3, #8
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	f240 723a 	movw	r2, #1850	; 0x73a
 800e0fc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e104:	687a      	ldr	r2, [r7, #4]
 800e106:	6812      	ldr	r2, [r2, #0]
 800e108:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 800e10c:	f023 0302 	bic.w	r3, r3, #2
 800e110:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	4618      	mov	r0, r3
 800e118:	f003 fc8c 	bl	8011a34 <SDMMC_CmdStopTransfer>
 800e11c:	4602      	mov	r2, r0
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e122:	431a      	orrs	r2, r3
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	f003 0308 	and.w	r3, r3, #8
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d00a      	beq.n	800e148 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	2201      	movs	r2, #1
 800e136:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	2200      	movs	r2, #0
 800e13e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800e140:	6878      	ldr	r0, [r7, #4]
 800e142:	f000 f855 	bl	800e1f0 <HAL_SD_ErrorCallback>
}
 800e146:	e04a      	b.n	800e1de <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d045      	beq.n	800e1de <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	f003 0310 	and.w	r3, r3, #16
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d104      	bne.n	800e166 <HAL_SD_IRQHandler+0x282>
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	f003 0320 	and.w	r3, r3, #32
 800e162:	2b00      	cmp	r3, #0
 800e164:	d011      	beq.n	800e18a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e16a:	4a1f      	ldr	r2, [pc, #124]	; (800e1e8 <HAL_SD_IRQHandler+0x304>)
 800e16c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e172:	4618      	mov	r0, r3
 800e174:	f7fe faca 	bl	800c70c <HAL_DMA_Abort_IT>
 800e178:	4603      	mov	r3, r0
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d02f      	beq.n	800e1de <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e182:	4618      	mov	r0, r3
 800e184:	f000 fb54 	bl	800e830 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800e188:	e029      	b.n	800e1de <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	f003 0301 	and.w	r3, r3, #1
 800e190:	2b00      	cmp	r3, #0
 800e192:	d104      	bne.n	800e19e <HAL_SD_IRQHandler+0x2ba>
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	f003 0302 	and.w	r3, r3, #2
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d011      	beq.n	800e1c2 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1a2:	4a12      	ldr	r2, [pc, #72]	; (800e1ec <HAL_SD_IRQHandler+0x308>)
 800e1a4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	f7fe faae 	bl	800c70c <HAL_DMA_Abort_IT>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d013      	beq.n	800e1de <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	f000 fb6f 	bl	800e89e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800e1c0:	e00d      	b.n	800e1de <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	2200      	movs	r2, #0
 800e1c6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	2201      	movs	r2, #1
 800e1cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	2200      	movs	r2, #0
 800e1d4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800e1d6:	6878      	ldr	r0, [r7, #4]
 800e1d8:	f000 f814 	bl	800e204 <HAL_SD_AbortCallback>
}
 800e1dc:	e7ff      	b.n	800e1de <HAL_SD_IRQHandler+0x2fa>
 800e1de:	bf00      	nop
 800e1e0:	3710      	adds	r7, #16
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	bd80      	pop	{r7, pc}
 800e1e6:	bf00      	nop
 800e1e8:	0800e831 	.word	0x0800e831
 800e1ec:	0800e89f 	.word	0x0800e89f

0800e1f0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800e1f0:	b480      	push	{r7}
 800e1f2:	b083      	sub	sp, #12
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800e1f8:	bf00      	nop
 800e1fa:	370c      	adds	r7, #12
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e202:	4770      	bx	lr

0800e204 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800e204:	b480      	push	{r7}
 800e206:	b083      	sub	sp, #12
 800e208:	af00      	add	r7, sp, #0
 800e20a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 800e20c:	bf00      	nop
 800e20e:	370c      	adds	r7, #12
 800e210:	46bd      	mov	sp, r7
 800e212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e216:	4770      	bx	lr

0800e218 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800e218:	b480      	push	{r7}
 800e21a:	b083      	sub	sp, #12
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
 800e220:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e226:	0f9b      	lsrs	r3, r3, #30
 800e228:	b2da      	uxtb	r2, r3
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e232:	0e9b      	lsrs	r3, r3, #26
 800e234:	b2db      	uxtb	r3, r3
 800e236:	f003 030f 	and.w	r3, r3, #15
 800e23a:	b2da      	uxtb	r2, r3
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e244:	0e1b      	lsrs	r3, r3, #24
 800e246:	b2db      	uxtb	r3, r3
 800e248:	f003 0303 	and.w	r3, r3, #3
 800e24c:	b2da      	uxtb	r2, r3
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e256:	0c1b      	lsrs	r3, r3, #16
 800e258:	b2da      	uxtb	r2, r3
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e262:	0a1b      	lsrs	r3, r3, #8
 800e264:	b2da      	uxtb	r2, r3
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e26e:	b2da      	uxtb	r2, r3
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e278:	0d1b      	lsrs	r3, r3, #20
 800e27a:	b29a      	uxth	r2, r3
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e284:	0c1b      	lsrs	r3, r3, #16
 800e286:	b2db      	uxtb	r3, r3
 800e288:	f003 030f 	and.w	r3, r3, #15
 800e28c:	b2da      	uxtb	r2, r3
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e296:	0bdb      	lsrs	r3, r3, #15
 800e298:	b2db      	uxtb	r3, r3
 800e29a:	f003 0301 	and.w	r3, r3, #1
 800e29e:	b2da      	uxtb	r2, r3
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e2a8:	0b9b      	lsrs	r3, r3, #14
 800e2aa:	b2db      	uxtb	r3, r3
 800e2ac:	f003 0301 	and.w	r3, r3, #1
 800e2b0:	b2da      	uxtb	r2, r3
 800e2b2:	683b      	ldr	r3, [r7, #0]
 800e2b4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e2ba:	0b5b      	lsrs	r3, r3, #13
 800e2bc:	b2db      	uxtb	r3, r3
 800e2be:	f003 0301 	and.w	r3, r3, #1
 800e2c2:	b2da      	uxtb	r2, r3
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e2cc:	0b1b      	lsrs	r3, r3, #12
 800e2ce:	b2db      	uxtb	r3, r3
 800e2d0:	f003 0301 	and.w	r3, r3, #1
 800e2d4:	b2da      	uxtb	r2, r3
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	2200      	movs	r2, #0
 800e2de:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d163      	bne.n	800e3b0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e2ec:	009a      	lsls	r2, r3, #2
 800e2ee:	f640 73fc 	movw	r3, #4092	; 0xffc
 800e2f2:	4013      	ands	r3, r2
 800e2f4:	687a      	ldr	r2, [r7, #4]
 800e2f6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800e2f8:	0f92      	lsrs	r2, r2, #30
 800e2fa:	431a      	orrs	r2, r3
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e304:	0edb      	lsrs	r3, r3, #27
 800e306:	b2db      	uxtb	r3, r3
 800e308:	f003 0307 	and.w	r3, r3, #7
 800e30c:	b2da      	uxtb	r2, r3
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e316:	0e1b      	lsrs	r3, r3, #24
 800e318:	b2db      	uxtb	r3, r3
 800e31a:	f003 0307 	and.w	r3, r3, #7
 800e31e:	b2da      	uxtb	r2, r3
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e328:	0d5b      	lsrs	r3, r3, #21
 800e32a:	b2db      	uxtb	r3, r3
 800e32c:	f003 0307 	and.w	r3, r3, #7
 800e330:	b2da      	uxtb	r2, r3
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e33a:	0c9b      	lsrs	r3, r3, #18
 800e33c:	b2db      	uxtb	r3, r3
 800e33e:	f003 0307 	and.w	r3, r3, #7
 800e342:	b2da      	uxtb	r2, r3
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e34c:	0bdb      	lsrs	r3, r3, #15
 800e34e:	b2db      	uxtb	r3, r3
 800e350:	f003 0307 	and.w	r3, r3, #7
 800e354:	b2da      	uxtb	r2, r3
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	691b      	ldr	r3, [r3, #16]
 800e35e:	1c5a      	adds	r2, r3, #1
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800e364:	683b      	ldr	r3, [r7, #0]
 800e366:	7e1b      	ldrb	r3, [r3, #24]
 800e368:	b2db      	uxtb	r3, r3
 800e36a:	f003 0307 	and.w	r3, r3, #7
 800e36e:	3302      	adds	r3, #2
 800e370:	2201      	movs	r2, #1
 800e372:	fa02 f303 	lsl.w	r3, r2, r3
 800e376:	687a      	ldr	r2, [r7, #4]
 800e378:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800e37a:	fb02 f203 	mul.w	r2, r2, r3
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	7a1b      	ldrb	r3, [r3, #8]
 800e386:	b2db      	uxtb	r3, r3
 800e388:	f003 030f 	and.w	r3, r3, #15
 800e38c:	2201      	movs	r2, #1
 800e38e:	409a      	lsls	r2, r3
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e398:	687a      	ldr	r2, [r7, #4]
 800e39a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800e39c:	0a52      	lsrs	r2, r2, #9
 800e39e:	fb02 f203 	mul.w	r2, r2, r3
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e3ac:	661a      	str	r2, [r3, #96]	; 0x60
 800e3ae:	e031      	b.n	800e414 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e3b4:	2b01      	cmp	r3, #1
 800e3b6:	d11d      	bne.n	800e3f4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e3bc:	041b      	lsls	r3, r3, #16
 800e3be:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e3c6:	0c1b      	lsrs	r3, r3, #16
 800e3c8:	431a      	orrs	r2, r3
 800e3ca:	683b      	ldr	r3, [r7, #0]
 800e3cc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	691b      	ldr	r3, [r3, #16]
 800e3d2:	3301      	adds	r3, #1
 800e3d4:	029a      	lsls	r2, r3, #10
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e3e8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	661a      	str	r2, [r3, #96]	; 0x60
 800e3f2:	e00f      	b.n	800e414 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	4a58      	ldr	r2, [pc, #352]	; (800e55c <HAL_SD_GetCardCSD+0x344>)
 800e3fa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e400:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	2201      	movs	r2, #1
 800e40c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e410:	2301      	movs	r3, #1
 800e412:	e09d      	b.n	800e550 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e418:	0b9b      	lsrs	r3, r3, #14
 800e41a:	b2db      	uxtb	r3, r3
 800e41c:	f003 0301 	and.w	r3, r3, #1
 800e420:	b2da      	uxtb	r2, r3
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e42a:	09db      	lsrs	r3, r3, #7
 800e42c:	b2db      	uxtb	r3, r3
 800e42e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e432:	b2da      	uxtb	r2, r3
 800e434:	683b      	ldr	r3, [r7, #0]
 800e436:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e43c:	b2db      	uxtb	r3, r3
 800e43e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e442:	b2da      	uxtb	r2, r3
 800e444:	683b      	ldr	r3, [r7, #0]
 800e446:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e44c:	0fdb      	lsrs	r3, r3, #31
 800e44e:	b2da      	uxtb	r2, r3
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e458:	0f5b      	lsrs	r3, r3, #29
 800e45a:	b2db      	uxtb	r3, r3
 800e45c:	f003 0303 	and.w	r3, r3, #3
 800e460:	b2da      	uxtb	r2, r3
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e46a:	0e9b      	lsrs	r3, r3, #26
 800e46c:	b2db      	uxtb	r3, r3
 800e46e:	f003 0307 	and.w	r3, r3, #7
 800e472:	b2da      	uxtb	r2, r3
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e47c:	0d9b      	lsrs	r3, r3, #22
 800e47e:	b2db      	uxtb	r3, r3
 800e480:	f003 030f 	and.w	r3, r3, #15
 800e484:	b2da      	uxtb	r2, r3
 800e486:	683b      	ldr	r3, [r7, #0]
 800e488:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e48e:	0d5b      	lsrs	r3, r3, #21
 800e490:	b2db      	uxtb	r3, r3
 800e492:	f003 0301 	and.w	r3, r3, #1
 800e496:	b2da      	uxtb	r2, r3
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	2200      	movs	r2, #0
 800e4a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4aa:	0c1b      	lsrs	r3, r3, #16
 800e4ac:	b2db      	uxtb	r3, r3
 800e4ae:	f003 0301 	and.w	r3, r3, #1
 800e4b2:	b2da      	uxtb	r2, r3
 800e4b4:	683b      	ldr	r3, [r7, #0]
 800e4b6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4be:	0bdb      	lsrs	r3, r3, #15
 800e4c0:	b2db      	uxtb	r3, r3
 800e4c2:	f003 0301 	and.w	r3, r3, #1
 800e4c6:	b2da      	uxtb	r2, r3
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4d2:	0b9b      	lsrs	r3, r3, #14
 800e4d4:	b2db      	uxtb	r3, r3
 800e4d6:	f003 0301 	and.w	r3, r3, #1
 800e4da:	b2da      	uxtb	r2, r3
 800e4dc:	683b      	ldr	r3, [r7, #0]
 800e4de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4e6:	0b5b      	lsrs	r3, r3, #13
 800e4e8:	b2db      	uxtb	r3, r3
 800e4ea:	f003 0301 	and.w	r3, r3, #1
 800e4ee:	b2da      	uxtb	r2, r3
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4fa:	0b1b      	lsrs	r3, r3, #12
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	f003 0301 	and.w	r3, r3, #1
 800e502:	b2da      	uxtb	r2, r3
 800e504:	683b      	ldr	r3, [r7, #0]
 800e506:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e50e:	0a9b      	lsrs	r3, r3, #10
 800e510:	b2db      	uxtb	r3, r3
 800e512:	f003 0303 	and.w	r3, r3, #3
 800e516:	b2da      	uxtb	r2, r3
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e522:	0a1b      	lsrs	r3, r3, #8
 800e524:	b2db      	uxtb	r3, r3
 800e526:	f003 0303 	and.w	r3, r3, #3
 800e52a:	b2da      	uxtb	r2, r3
 800e52c:	683b      	ldr	r3, [r7, #0]
 800e52e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e536:	085b      	lsrs	r3, r3, #1
 800e538:	b2db      	uxtb	r3, r3
 800e53a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e53e:	b2da      	uxtb	r2, r3
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800e546:	683b      	ldr	r3, [r7, #0]
 800e548:	2201      	movs	r2, #1
 800e54a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800e54e:	2300      	movs	r3, #0
}
 800e550:	4618      	mov	r0, r3
 800e552:	370c      	adds	r7, #12
 800e554:	46bd      	mov	sp, r7
 800e556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55a:	4770      	bx	lr
 800e55c:	004005ff 	.word	0x004005ff

0800e560 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e560:	b480      	push	{r7}
 800e562:	b083      	sub	sp, #12
 800e564:	af00      	add	r7, sp, #0
 800e566:	6078      	str	r0, [r7, #4]
 800e568:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e57e:	683b      	ldr	r3, [r7, #0]
 800e580:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e586:	683b      	ldr	r3, [r7, #0]
 800e588:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e58e:	683b      	ldr	r3, [r7, #0]
 800e590:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800e5a6:	683b      	ldr	r3, [r7, #0]
 800e5a8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e5aa:	2300      	movs	r3, #0
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	370c      	adds	r7, #12
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b6:	4770      	bx	lr

0800e5b8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e5b8:	b5b0      	push	{r4, r5, r7, lr}
 800e5ba:	b08e      	sub	sp, #56	; 0x38
 800e5bc:	af04      	add	r7, sp, #16
 800e5be:	6078      	str	r0, [r7, #4]
 800e5c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	2203      	movs	r2, #3
 800e5c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5ce:	2b03      	cmp	r3, #3
 800e5d0:	d02e      	beq.n	800e630 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e5d8:	d106      	bne.n	800e5e8 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5de:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	639a      	str	r2, [r3, #56]	; 0x38
 800e5e6:	e029      	b.n	800e63c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800e5e8:	683b      	ldr	r3, [r7, #0]
 800e5ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e5ee:	d10a      	bne.n	800e606 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e5f0:	6878      	ldr	r0, [r7, #4]
 800e5f2:	f000 fb0f 	bl	800ec14 <SD_WideBus_Enable>
 800e5f6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e5fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5fe:	431a      	orrs	r2, r3
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	639a      	str	r2, [r3, #56]	; 0x38
 800e604:	e01a      	b.n	800e63c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800e606:	683b      	ldr	r3, [r7, #0]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d10a      	bne.n	800e622 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800e60c:	6878      	ldr	r0, [r7, #4]
 800e60e:	f000 fb4c 	bl	800ecaa <SD_WideBus_Disable>
 800e612:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e61a:	431a      	orrs	r2, r3
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	639a      	str	r2, [r3, #56]	; 0x38
 800e620:	e00c      	b.n	800e63c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e626:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	639a      	str	r2, [r3, #56]	; 0x38
 800e62e:	e005      	b.n	800e63c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e634:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e640:	2b00      	cmp	r3, #0
 800e642:	d009      	beq.n	800e658 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	4a18      	ldr	r2, [pc, #96]	; (800e6ac <HAL_SD_ConfigWideBusOperation+0xf4>)
 800e64a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	2201      	movs	r2, #1
 800e650:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e654:	2301      	movs	r3, #1
 800e656:	e024      	b.n	800e6a2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	685b      	ldr	r3, [r3, #4]
 800e65c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	689b      	ldr	r3, [r3, #8]
 800e662:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	68db      	ldr	r3, [r3, #12]
 800e668:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800e66a:	683b      	ldr	r3, [r7, #0]
 800e66c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	695b      	ldr	r3, [r3, #20]
 800e672:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	699b      	ldr	r3, [r3, #24]
 800e678:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681d      	ldr	r5, [r3, #0]
 800e67e:	466c      	mov	r4, sp
 800e680:	f107 0318 	add.w	r3, r7, #24
 800e684:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e688:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e68c:	f107 030c 	add.w	r3, r7, #12
 800e690:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e692:	4628      	mov	r0, r5
 800e694:	f003 f848 	bl	8011728 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2201      	movs	r2, #1
 800e69c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800e6a0:	2300      	movs	r3, #0
}
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	3728      	adds	r7, #40	; 0x28
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bdb0      	pop	{r4, r5, r7, pc}
 800e6aa:	bf00      	nop
 800e6ac:	004005ff 	.word	0x004005ff

0800e6b0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b086      	sub	sp, #24
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800e6bc:	f107 030c 	add.w	r3, r7, #12
 800e6c0:	4619      	mov	r1, r3
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f000 fa7e 	bl	800ebc4 <SD_SendStatus>
 800e6c8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d005      	beq.n	800e6dc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e6d4:	697b      	ldr	r3, [r7, #20]
 800e6d6:	431a      	orrs	r2, r3
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	0a5b      	lsrs	r3, r3, #9
 800e6e0:	f003 030f 	and.w	r3, r3, #15
 800e6e4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e6e6:	693b      	ldr	r3, [r7, #16]
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	3718      	adds	r7, #24
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}

0800e6f0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b085      	sub	sp, #20
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6fc:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e70c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800e70e:	bf00      	nop
 800e710:	3714      	adds	r7, #20
 800e712:	46bd      	mov	sp, r7
 800e714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e718:	4770      	bx	lr

0800e71a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e71a:	b580      	push	{r7, lr}
 800e71c:	b084      	sub	sp, #16
 800e71e:	af00      	add	r7, sp, #0
 800e720:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e726:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e72c:	2b82      	cmp	r3, #130	; 0x82
 800e72e:	d111      	bne.n	800e754 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	4618      	mov	r0, r3
 800e736:	f003 f97d 	bl	8011a34 <SDMMC_CmdStopTransfer>
 800e73a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e73c:	68bb      	ldr	r3, [r7, #8]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d008      	beq.n	800e754 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e746:	68bb      	ldr	r3, [r7, #8]
 800e748:	431a      	orrs	r2, r3
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800e74e:	68f8      	ldr	r0, [r7, #12]
 800e750:	f7ff fd4e 	bl	800e1f0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	f022 0208 	bic.w	r2, r2, #8
 800e762:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	f240 523a 	movw	r2, #1338	; 0x53a
 800e76c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	2201      	movs	r2, #1
 800e772:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	2200      	movs	r2, #0
 800e77a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800e77c:	68f8      	ldr	r0, [r7, #12]
 800e77e:	f7f6 fbeb 	bl	8004f58 <HAL_SD_RxCpltCallback>
#endif
}
 800e782:	bf00      	nop
 800e784:	3710      	adds	r7, #16
 800e786:	46bd      	mov	sp, r7
 800e788:	bd80      	pop	{r7, pc}
	...

0800e78c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b086      	sub	sp, #24
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e798:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e79a:	6878      	ldr	r0, [r7, #4]
 800e79c:	f7fe f962 	bl	800ca64 <HAL_DMA_GetError>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	2b02      	cmp	r3, #2
 800e7a4:	d03e      	beq.n	800e824 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800e7a6:	697b      	ldr	r3, [r7, #20]
 800e7a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7ac:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800e7ae:	697b      	ldr	r3, [r7, #20]
 800e7b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7b4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800e7b6:	693b      	ldr	r3, [r7, #16]
 800e7b8:	2b01      	cmp	r3, #1
 800e7ba:	d002      	beq.n	800e7c2 <SD_DMAError+0x36>
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d12d      	bne.n	800e81e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e7c2:	697b      	ldr	r3, [r7, #20]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	4a19      	ldr	r2, [pc, #100]	; (800e82c <SD_DMAError+0xa0>)
 800e7c8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800e7ca:	697b      	ldr	r3, [r7, #20]
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e7d0:	697b      	ldr	r3, [r7, #20]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800e7d8:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e7da:	697b      	ldr	r3, [r7, #20]
 800e7dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7de:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e7e2:	697b      	ldr	r3, [r7, #20]
 800e7e4:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800e7e6:	6978      	ldr	r0, [r7, #20]
 800e7e8:	f7ff ff62 	bl	800e6b0 <HAL_SD_GetCardState>
 800e7ec:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	2b06      	cmp	r3, #6
 800e7f2:	d002      	beq.n	800e7fa <SD_DMAError+0x6e>
 800e7f4:	68bb      	ldr	r3, [r7, #8]
 800e7f6:	2b05      	cmp	r3, #5
 800e7f8:	d10a      	bne.n	800e810 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e7fa:	697b      	ldr	r3, [r7, #20]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	4618      	mov	r0, r3
 800e800:	f003 f918 	bl	8011a34 <SDMMC_CmdStopTransfer>
 800e804:	4602      	mov	r2, r0
 800e806:	697b      	ldr	r3, [r7, #20]
 800e808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e80a:	431a      	orrs	r2, r3
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800e810:	697b      	ldr	r3, [r7, #20]
 800e812:	2201      	movs	r2, #1
 800e814:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e818:	697b      	ldr	r3, [r7, #20]
 800e81a:	2200      	movs	r2, #0
 800e81c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800e81e:	6978      	ldr	r0, [r7, #20]
 800e820:	f7ff fce6 	bl	800e1f0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800e824:	bf00      	nop
 800e826:	3718      	adds	r7, #24
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}
 800e82c:	004005ff 	.word	0x004005ff

0800e830 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b084      	sub	sp, #16
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e83c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	f240 523a 	movw	r2, #1338	; 0x53a
 800e846:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800e848:	68f8      	ldr	r0, [r7, #12]
 800e84a:	f7ff ff31 	bl	800e6b0 <HAL_SD_GetCardState>
 800e84e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	2201      	movs	r2, #1
 800e854:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	2200      	movs	r2, #0
 800e85c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e85e:	68bb      	ldr	r3, [r7, #8]
 800e860:	2b06      	cmp	r3, #6
 800e862:	d002      	beq.n	800e86a <SD_DMATxAbort+0x3a>
 800e864:	68bb      	ldr	r3, [r7, #8]
 800e866:	2b05      	cmp	r3, #5
 800e868:	d10a      	bne.n	800e880 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	4618      	mov	r0, r3
 800e870:	f003 f8e0 	bl	8011a34 <SDMMC_CmdStopTransfer>
 800e874:	4602      	mov	r2, r0
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e87a:	431a      	orrs	r2, r3
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e884:	2b00      	cmp	r3, #0
 800e886:	d103      	bne.n	800e890 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800e888:	68f8      	ldr	r0, [r7, #12]
 800e88a:	f7ff fcbb 	bl	800e204 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800e88e:	e002      	b.n	800e896 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800e890:	68f8      	ldr	r0, [r7, #12]
 800e892:	f7ff fcad 	bl	800e1f0 <HAL_SD_ErrorCallback>
}
 800e896:	bf00      	nop
 800e898:	3710      	adds	r7, #16
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bd80      	pop	{r7, pc}

0800e89e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800e89e:	b580      	push	{r7, lr}
 800e8a0:	b084      	sub	sp, #16
 800e8a2:	af00      	add	r7, sp, #0
 800e8a4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8aa:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	f240 523a 	movw	r2, #1338	; 0x53a
 800e8b4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800e8b6:	68f8      	ldr	r0, [r7, #12]
 800e8b8:	f7ff fefa 	bl	800e6b0 <HAL_SD_GetCardState>
 800e8bc:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	2201      	movs	r2, #1
 800e8c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	2200      	movs	r2, #0
 800e8ca:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	2b06      	cmp	r3, #6
 800e8d0:	d002      	beq.n	800e8d8 <SD_DMARxAbort+0x3a>
 800e8d2:	68bb      	ldr	r3, [r7, #8]
 800e8d4:	2b05      	cmp	r3, #5
 800e8d6:	d10a      	bne.n	800e8ee <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	4618      	mov	r0, r3
 800e8de:	f003 f8a9 	bl	8011a34 <SDMMC_CmdStopTransfer>
 800e8e2:	4602      	mov	r2, r0
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8e8:	431a      	orrs	r2, r3
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d103      	bne.n	800e8fe <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800e8f6:	68f8      	ldr	r0, [r7, #12]
 800e8f8:	f7ff fc84 	bl	800e204 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800e8fc:	e002      	b.n	800e904 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800e8fe:	68f8      	ldr	r0, [r7, #12]
 800e900:	f7ff fc76 	bl	800e1f0 <HAL_SD_ErrorCallback>
}
 800e904:	bf00      	nop
 800e906:	3710      	adds	r7, #16
 800e908:	46bd      	mov	sp, r7
 800e90a:	bd80      	pop	{r7, pc}

0800e90c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e90c:	b5b0      	push	{r4, r5, r7, lr}
 800e90e:	b094      	sub	sp, #80	; 0x50
 800e910:	af04      	add	r7, sp, #16
 800e912:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e914:	2301      	movs	r3, #1
 800e916:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	4618      	mov	r0, r3
 800e91e:	f002 ff5b 	bl	80117d8 <SDIO_GetPowerState>
 800e922:	4603      	mov	r3, r0
 800e924:	2b00      	cmp	r3, #0
 800e926:	d102      	bne.n	800e92e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e928:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800e92c:	e0b7      	b.n	800ea9e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e932:	2b03      	cmp	r3, #3
 800e934:	d02f      	beq.n	800e996 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	4618      	mov	r0, r3
 800e93c:	f003 f984 	bl	8011c48 <SDMMC_CmdSendCID>
 800e940:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e942:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e944:	2b00      	cmp	r3, #0
 800e946:	d001      	beq.n	800e94c <SD_InitCard+0x40>
    {
      return errorstate;
 800e948:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e94a:	e0a8      	b.n	800ea9e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	2100      	movs	r1, #0
 800e952:	4618      	mov	r0, r3
 800e954:	f002 ff85 	bl	8011862 <SDIO_GetResponse>
 800e958:	4602      	mov	r2, r0
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	2104      	movs	r1, #4
 800e964:	4618      	mov	r0, r3
 800e966:	f002 ff7c 	bl	8011862 <SDIO_GetResponse>
 800e96a:	4602      	mov	r2, r0
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	2108      	movs	r1, #8
 800e976:	4618      	mov	r0, r3
 800e978:	f002 ff73 	bl	8011862 <SDIO_GetResponse>
 800e97c:	4602      	mov	r2, r0
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	210c      	movs	r1, #12
 800e988:	4618      	mov	r0, r3
 800e98a:	f002 ff6a 	bl	8011862 <SDIO_GetResponse>
 800e98e:	4602      	mov	r2, r0
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e99a:	2b03      	cmp	r3, #3
 800e99c:	d00d      	beq.n	800e9ba <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	f107 020e 	add.w	r2, r7, #14
 800e9a6:	4611      	mov	r1, r2
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	f003 f98a 	bl	8011cc2 <SDMMC_CmdSetRelAdd>
 800e9ae:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e9b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d001      	beq.n	800e9ba <SD_InitCard+0xae>
    {
      return errorstate;
 800e9b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9b8:	e071      	b.n	800ea9e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9be:	2b03      	cmp	r3, #3
 800e9c0:	d036      	beq.n	800ea30 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e9c2:	89fb      	ldrh	r3, [r7, #14]
 800e9c4:	461a      	mov	r2, r3
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681a      	ldr	r2, [r3, #0]
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e9d2:	041b      	lsls	r3, r3, #16
 800e9d4:	4619      	mov	r1, r3
 800e9d6:	4610      	mov	r0, r2
 800e9d8:	f003 f954 	bl	8011c84 <SDMMC_CmdSendCSD>
 800e9dc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e9de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d001      	beq.n	800e9e8 <SD_InitCard+0xdc>
    {
      return errorstate;
 800e9e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9e6:	e05a      	b.n	800ea9e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	2100      	movs	r1, #0
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	f002 ff37 	bl	8011862 <SDIO_GetResponse>
 800e9f4:	4602      	mov	r2, r0
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	2104      	movs	r1, #4
 800ea00:	4618      	mov	r0, r3
 800ea02:	f002 ff2e 	bl	8011862 <SDIO_GetResponse>
 800ea06:	4602      	mov	r2, r0
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	2108      	movs	r1, #8
 800ea12:	4618      	mov	r0, r3
 800ea14:	f002 ff25 	bl	8011862 <SDIO_GetResponse>
 800ea18:	4602      	mov	r2, r0
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	210c      	movs	r1, #12
 800ea24:	4618      	mov	r0, r3
 800ea26:	f002 ff1c 	bl	8011862 <SDIO_GetResponse>
 800ea2a:	4602      	mov	r2, r0
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	2104      	movs	r1, #4
 800ea36:	4618      	mov	r0, r3
 800ea38:	f002 ff13 	bl	8011862 <SDIO_GetResponse>
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	0d1a      	lsrs	r2, r3, #20
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ea44:	f107 0310 	add.w	r3, r7, #16
 800ea48:	4619      	mov	r1, r3
 800ea4a:	6878      	ldr	r0, [r7, #4]
 800ea4c:	f7ff fbe4 	bl	800e218 <HAL_SD_GetCardCSD>
 800ea50:	4603      	mov	r3, r0
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d002      	beq.n	800ea5c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ea56:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ea5a:	e020      	b.n	800ea9e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	6819      	ldr	r1, [r3, #0]
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ea64:	041b      	lsls	r3, r3, #16
 800ea66:	f04f 0400 	mov.w	r4, #0
 800ea6a:	461a      	mov	r2, r3
 800ea6c:	4623      	mov	r3, r4
 800ea6e:	4608      	mov	r0, r1
 800ea70:	f003 f802 	bl	8011a78 <SDMMC_CmdSelDesel>
 800ea74:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800ea76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d001      	beq.n	800ea80 <SD_InitCard+0x174>
  {
    return errorstate;
 800ea7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea7e:	e00e      	b.n	800ea9e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681d      	ldr	r5, [r3, #0]
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	466c      	mov	r4, sp
 800ea88:	f103 0210 	add.w	r2, r3, #16
 800ea8c:	ca07      	ldmia	r2, {r0, r1, r2}
 800ea8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ea92:	3304      	adds	r3, #4
 800ea94:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ea96:	4628      	mov	r0, r5
 800ea98:	f002 fe46 	bl	8011728 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800ea9c:	2300      	movs	r3, #0
}
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	3740      	adds	r7, #64	; 0x40
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800eaa8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b086      	sub	sp, #24
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800eab0:	2300      	movs	r3, #0
 800eab2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800eab4:	2300      	movs	r3, #0
 800eab6:	617b      	str	r3, [r7, #20]
 800eab8:	2300      	movs	r3, #0
 800eaba:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	4618      	mov	r0, r3
 800eac2:	f002 fffc 	bl	8011abe <SDMMC_CmdGoIdleState>
 800eac6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d001      	beq.n	800ead2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	e072      	b.n	800ebb8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	4618      	mov	r0, r3
 800ead8:	f003 f80f 	bl	8011afa <SDMMC_CmdOperCond>
 800eadc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d00d      	beq.n	800eb00 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	2200      	movs	r2, #0
 800eae8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	4618      	mov	r0, r3
 800eaf0:	f002 ffe5 	bl	8011abe <SDMMC_CmdGoIdleState>
 800eaf4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d004      	beq.n	800eb06 <SD_PowerON+0x5e>
    {
      return errorstate;
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	e05b      	b.n	800ebb8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2201      	movs	r2, #1
 800eb04:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800eb0a:	2b01      	cmp	r3, #1
 800eb0c:	d137      	bne.n	800eb7e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	2100      	movs	r1, #0
 800eb14:	4618      	mov	r0, r3
 800eb16:	f003 f80f 	bl	8011b38 <SDMMC_CmdAppCommand>
 800eb1a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d02d      	beq.n	800eb7e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eb22:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800eb26:	e047      	b.n	800ebb8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	2100      	movs	r1, #0
 800eb2e:	4618      	mov	r0, r3
 800eb30:	f003 f802 	bl	8011b38 <SDMMC_CmdAppCommand>
 800eb34:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d001      	beq.n	800eb40 <SD_PowerON+0x98>
    {
      return errorstate;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	e03b      	b.n	800ebb8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	491e      	ldr	r1, [pc, #120]	; (800ebc0 <SD_PowerON+0x118>)
 800eb46:	4618      	mov	r0, r3
 800eb48:	f003 f818 	bl	8011b7c <SDMMC_CmdAppOperCommand>
 800eb4c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d002      	beq.n	800eb5a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eb54:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800eb58:	e02e      	b.n	800ebb8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	2100      	movs	r1, #0
 800eb60:	4618      	mov	r0, r3
 800eb62:	f002 fe7e 	bl	8011862 <SDIO_GetResponse>
 800eb66:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800eb68:	697b      	ldr	r3, [r7, #20]
 800eb6a:	0fdb      	lsrs	r3, r3, #31
 800eb6c:	2b01      	cmp	r3, #1
 800eb6e:	d101      	bne.n	800eb74 <SD_PowerON+0xcc>
 800eb70:	2301      	movs	r3, #1
 800eb72:	e000      	b.n	800eb76 <SD_PowerON+0xce>
 800eb74:	2300      	movs	r3, #0
 800eb76:	613b      	str	r3, [r7, #16]

    count++;
 800eb78:	68bb      	ldr	r3, [r7, #8]
 800eb7a:	3301      	adds	r3, #1
 800eb7c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800eb7e:	68bb      	ldr	r3, [r7, #8]
 800eb80:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800eb84:	4293      	cmp	r3, r2
 800eb86:	d802      	bhi.n	800eb8e <SD_PowerON+0xe6>
 800eb88:	693b      	ldr	r3, [r7, #16]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d0cc      	beq.n	800eb28 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800eb8e:	68bb      	ldr	r3, [r7, #8]
 800eb90:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800eb94:	4293      	cmp	r3, r2
 800eb96:	d902      	bls.n	800eb9e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800eb98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800eb9c:	e00c      	b.n	800ebb8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800eb9e:	697b      	ldr	r3, [r7, #20]
 800eba0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d003      	beq.n	800ebb0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	2201      	movs	r2, #1
 800ebac:	645a      	str	r2, [r3, #68]	; 0x44
 800ebae:	e002      	b.n	800ebb6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800ebb6:	2300      	movs	r3, #0
}
 800ebb8:	4618      	mov	r0, r3
 800ebba:	3718      	adds	r7, #24
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	bd80      	pop	{r7, pc}
 800ebc0:	c1100000 	.word	0xc1100000

0800ebc4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800ebc4:	b580      	push	{r7, lr}
 800ebc6:	b084      	sub	sp, #16
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	6078      	str	r0, [r7, #4]
 800ebcc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d102      	bne.n	800ebda <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800ebd4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ebd8:	e018      	b.n	800ec0c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	681a      	ldr	r2, [r3, #0]
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ebe2:	041b      	lsls	r3, r3, #16
 800ebe4:	4619      	mov	r1, r3
 800ebe6:	4610      	mov	r0, r2
 800ebe8:	f003 f88c 	bl	8011d04 <SDMMC_CmdSendStatus>
 800ebec:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d001      	beq.n	800ebf8 <SD_SendStatus+0x34>
  {
    return errorstate;
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	e009      	b.n	800ec0c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	2100      	movs	r1, #0
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f002 fe2f 	bl	8011862 <SDIO_GetResponse>
 800ec04:	4602      	mov	r2, r0
 800ec06:	683b      	ldr	r3, [r7, #0]
 800ec08:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800ec0a:	2300      	movs	r3, #0
}
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	3710      	adds	r7, #16
 800ec10:	46bd      	mov	sp, r7
 800ec12:	bd80      	pop	{r7, pc}

0800ec14 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800ec14:	b580      	push	{r7, lr}
 800ec16:	b086      	sub	sp, #24
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ec1c:	2300      	movs	r3, #0
 800ec1e:	60fb      	str	r3, [r7, #12]
 800ec20:	2300      	movs	r3, #0
 800ec22:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	2100      	movs	r1, #0
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f002 fe19 	bl	8011862 <SDIO_GetResponse>
 800ec30:	4603      	mov	r3, r0
 800ec32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ec36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ec3a:	d102      	bne.n	800ec42 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ec3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ec40:	e02f      	b.n	800eca2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ec42:	f107 030c 	add.w	r3, r7, #12
 800ec46:	4619      	mov	r1, r3
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f000 f879 	bl	800ed40 <SD_FindSCR>
 800ec4e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ec50:	697b      	ldr	r3, [r7, #20]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d001      	beq.n	800ec5a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800ec56:	697b      	ldr	r3, [r7, #20]
 800ec58:	e023      	b.n	800eca2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ec5a:	693b      	ldr	r3, [r7, #16]
 800ec5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d01c      	beq.n	800ec9e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681a      	ldr	r2, [r3, #0]
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec6c:	041b      	lsls	r3, r3, #16
 800ec6e:	4619      	mov	r1, r3
 800ec70:	4610      	mov	r0, r2
 800ec72:	f002 ff61 	bl	8011b38 <SDMMC_CmdAppCommand>
 800ec76:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ec78:	697b      	ldr	r3, [r7, #20]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d001      	beq.n	800ec82 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800ec7e:	697b      	ldr	r3, [r7, #20]
 800ec80:	e00f      	b.n	800eca2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	2102      	movs	r1, #2
 800ec88:	4618      	mov	r0, r3
 800ec8a:	f002 ff9a 	bl	8011bc2 <SDMMC_CmdBusWidth>
 800ec8e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ec90:	697b      	ldr	r3, [r7, #20]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d001      	beq.n	800ec9a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800ec96:	697b      	ldr	r3, [r7, #20]
 800ec98:	e003      	b.n	800eca2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	e001      	b.n	800eca2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ec9e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800eca2:	4618      	mov	r0, r3
 800eca4:	3718      	adds	r7, #24
 800eca6:	46bd      	mov	sp, r7
 800eca8:	bd80      	pop	{r7, pc}

0800ecaa <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800ecaa:	b580      	push	{r7, lr}
 800ecac:	b086      	sub	sp, #24
 800ecae:	af00      	add	r7, sp, #0
 800ecb0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	60fb      	str	r3, [r7, #12]
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	2100      	movs	r1, #0
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	f002 fdce 	bl	8011862 <SDIO_GetResponse>
 800ecc6:	4603      	mov	r3, r0
 800ecc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800eccc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ecd0:	d102      	bne.n	800ecd8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ecd2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ecd6:	e02f      	b.n	800ed38 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ecd8:	f107 030c 	add.w	r3, r7, #12
 800ecdc:	4619      	mov	r1, r3
 800ecde:	6878      	ldr	r0, [r7, #4]
 800ece0:	f000 f82e 	bl	800ed40 <SD_FindSCR>
 800ece4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ece6:	697b      	ldr	r3, [r7, #20]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d001      	beq.n	800ecf0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800ecec:	697b      	ldr	r3, [r7, #20]
 800ecee:	e023      	b.n	800ed38 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ecf0:	693b      	ldr	r3, [r7, #16]
 800ecf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d01c      	beq.n	800ed34 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	681a      	ldr	r2, [r3, #0]
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed02:	041b      	lsls	r3, r3, #16
 800ed04:	4619      	mov	r1, r3
 800ed06:	4610      	mov	r0, r2
 800ed08:	f002 ff16 	bl	8011b38 <SDMMC_CmdAppCommand>
 800ed0c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d001      	beq.n	800ed18 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800ed14:	697b      	ldr	r3, [r7, #20]
 800ed16:	e00f      	b.n	800ed38 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	2100      	movs	r1, #0
 800ed1e:	4618      	mov	r0, r3
 800ed20:	f002 ff4f 	bl	8011bc2 <SDMMC_CmdBusWidth>
 800ed24:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ed26:	697b      	ldr	r3, [r7, #20]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d001      	beq.n	800ed30 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800ed2c:	697b      	ldr	r3, [r7, #20]
 800ed2e:	e003      	b.n	800ed38 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ed30:	2300      	movs	r3, #0
 800ed32:	e001      	b.n	800ed38 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ed34:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	3718      	adds	r7, #24
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	bd80      	pop	{r7, pc}

0800ed40 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800ed40:	b590      	push	{r4, r7, lr}
 800ed42:	b08f      	sub	sp, #60	; 0x3c
 800ed44:	af00      	add	r7, sp, #0
 800ed46:	6078      	str	r0, [r7, #4]
 800ed48:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ed4a:	f7fc fcd1 	bl	800b6f0 <HAL_GetTick>
 800ed4e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800ed50:	2300      	movs	r3, #0
 800ed52:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800ed54:	2300      	movs	r3, #0
 800ed56:	60bb      	str	r3, [r7, #8]
 800ed58:	2300      	movs	r3, #0
 800ed5a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	2108      	movs	r1, #8
 800ed66:	4618      	mov	r0, r3
 800ed68:	f002 fdba 	bl	80118e0 <SDMMC_CmdBlockLength>
 800ed6c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ed6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d001      	beq.n	800ed78 <SD_FindSCR+0x38>
  {
    return errorstate;
 800ed74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed76:	e0a9      	b.n	800eecc <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681a      	ldr	r2, [r3, #0]
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed80:	041b      	lsls	r3, r3, #16
 800ed82:	4619      	mov	r1, r3
 800ed84:	4610      	mov	r0, r2
 800ed86:	f002 fed7 	bl	8011b38 <SDMMC_CmdAppCommand>
 800ed8a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ed8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d001      	beq.n	800ed96 <SD_FindSCR+0x56>
  {
    return errorstate;
 800ed92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed94:	e09a      	b.n	800eecc <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ed96:	f04f 33ff 	mov.w	r3, #4294967295
 800ed9a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800ed9c:	2308      	movs	r3, #8
 800ed9e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800eda0:	2330      	movs	r3, #48	; 0x30
 800eda2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800eda4:	2302      	movs	r3, #2
 800eda6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800eda8:	2300      	movs	r3, #0
 800edaa:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800edac:	2301      	movs	r3, #1
 800edae:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	f107 0210 	add.w	r2, r7, #16
 800edb8:	4611      	mov	r1, r2
 800edba:	4618      	mov	r0, r3
 800edbc:	f002 fd64 	bl	8011888 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	4618      	mov	r0, r3
 800edc6:	f002 ff1e 	bl	8011c06 <SDMMC_CmdSendSCR>
 800edca:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800edcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d022      	beq.n	800ee18 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800edd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edd4:	e07a      	b.n	800eecc <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eddc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d00e      	beq.n	800ee02 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	6819      	ldr	r1, [r3, #0]
 800ede8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edea:	009b      	lsls	r3, r3, #2
 800edec:	f107 0208 	add.w	r2, r7, #8
 800edf0:	18d4      	adds	r4, r2, r3
 800edf2:	4608      	mov	r0, r1
 800edf4:	f002 fcc3 	bl	801177e <SDIO_ReadFIFO>
 800edf8:	4603      	mov	r3, r0
 800edfa:	6023      	str	r3, [r4, #0]
      index++;
 800edfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edfe:	3301      	adds	r3, #1
 800ee00:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800ee02:	f7fc fc75 	bl	800b6f0 <HAL_GetTick>
 800ee06:	4602      	mov	r2, r0
 800ee08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee0a:	1ad3      	subs	r3, r2, r3
 800ee0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee10:	d102      	bne.n	800ee18 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ee12:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ee16:	e059      	b.n	800eecc <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ee1e:	f240 432a 	movw	r3, #1066	; 0x42a
 800ee22:	4013      	ands	r3, r2
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d0d6      	beq.n	800edd6 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee2e:	f003 0308 	and.w	r3, r3, #8
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d005      	beq.n	800ee42 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	2208      	movs	r2, #8
 800ee3c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800ee3e:	2308      	movs	r3, #8
 800ee40:	e044      	b.n	800eecc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee48:	f003 0302 	and.w	r3, r3, #2
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d005      	beq.n	800ee5c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	2202      	movs	r2, #2
 800ee56:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800ee58:	2302      	movs	r3, #2
 800ee5a:	e037      	b.n	800eecc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee62:	f003 0320 	and.w	r3, r3, #32
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d005      	beq.n	800ee76 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	2220      	movs	r2, #32
 800ee70:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800ee72:	2320      	movs	r3, #32
 800ee74:	e02a      	b.n	800eecc <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	f240 523a 	movw	r2, #1338	; 0x53a
 800ee7e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	061a      	lsls	r2, r3, #24
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	021b      	lsls	r3, r3, #8
 800ee88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ee8c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	0a1b      	lsrs	r3, r3, #8
 800ee92:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ee96:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	0e1b      	lsrs	r3, r3, #24
 800ee9c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ee9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eea0:	601a      	str	r2, [r3, #0]
    scr++;
 800eea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eea4:	3304      	adds	r3, #4
 800eea6:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800eea8:	68bb      	ldr	r3, [r7, #8]
 800eeaa:	061a      	lsls	r2, r3, #24
 800eeac:	68bb      	ldr	r3, [r7, #8]
 800eeae:	021b      	lsls	r3, r3, #8
 800eeb0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800eeb4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800eeb6:	68bb      	ldr	r3, [r7, #8]
 800eeb8:	0a1b      	lsrs	r3, r3, #8
 800eeba:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800eebe:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800eec0:	68bb      	ldr	r3, [r7, #8]
 800eec2:	0e1b      	lsrs	r3, r3, #24
 800eec4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800eec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eec8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800eeca:	2300      	movs	r3, #0
}
 800eecc:	4618      	mov	r0, r3
 800eece:	373c      	adds	r7, #60	; 0x3c
 800eed0:	46bd      	mov	sp, r7
 800eed2:	bd90      	pop	{r4, r7, pc}

0800eed4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b086      	sub	sp, #24
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eee0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eee6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800eee8:	693b      	ldr	r3, [r7, #16]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d03f      	beq.n	800ef6e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800eeee:	2300      	movs	r3, #0
 800eef0:	617b      	str	r3, [r7, #20]
 800eef2:	e033      	b.n	800ef5c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	4618      	mov	r0, r3
 800eefa:	f002 fc40 	bl	801177e <SDIO_ReadFIFO>
 800eefe:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	b2da      	uxtb	r2, r3
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	3301      	adds	r3, #1
 800ef0c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ef0e:	693b      	ldr	r3, [r7, #16]
 800ef10:	3b01      	subs	r3, #1
 800ef12:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800ef14:	68bb      	ldr	r3, [r7, #8]
 800ef16:	0a1b      	lsrs	r3, r3, #8
 800ef18:	b2da      	uxtb	r2, r3
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	3301      	adds	r3, #1
 800ef22:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ef24:	693b      	ldr	r3, [r7, #16]
 800ef26:	3b01      	subs	r3, #1
 800ef28:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800ef2a:	68bb      	ldr	r3, [r7, #8]
 800ef2c:	0c1b      	lsrs	r3, r3, #16
 800ef2e:	b2da      	uxtb	r2, r3
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	3301      	adds	r3, #1
 800ef38:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ef3a:	693b      	ldr	r3, [r7, #16]
 800ef3c:	3b01      	subs	r3, #1
 800ef3e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800ef40:	68bb      	ldr	r3, [r7, #8]
 800ef42:	0e1b      	lsrs	r3, r3, #24
 800ef44:	b2da      	uxtb	r2, r3
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	3301      	adds	r3, #1
 800ef4e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ef50:	693b      	ldr	r3, [r7, #16]
 800ef52:	3b01      	subs	r3, #1
 800ef54:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	3301      	adds	r3, #1
 800ef5a:	617b      	str	r3, [r7, #20]
 800ef5c:	697b      	ldr	r3, [r7, #20]
 800ef5e:	2b07      	cmp	r3, #7
 800ef60:	d9c8      	bls.n	800eef4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	68fa      	ldr	r2, [r7, #12]
 800ef66:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	693a      	ldr	r2, [r7, #16]
 800ef6c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800ef6e:	bf00      	nop
 800ef70:	3718      	adds	r7, #24
 800ef72:	46bd      	mov	sp, r7
 800ef74:	bd80      	pop	{r7, pc}

0800ef76 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800ef76:	b580      	push	{r7, lr}
 800ef78:	b086      	sub	sp, #24
 800ef7a:	af00      	add	r7, sp, #0
 800ef7c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	6a1b      	ldr	r3, [r3, #32]
 800ef82:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef88:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800ef8a:	693b      	ldr	r3, [r7, #16]
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d043      	beq.n	800f018 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800ef90:	2300      	movs	r3, #0
 800ef92:	617b      	str	r3, [r7, #20]
 800ef94:	e037      	b.n	800f006 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	781b      	ldrb	r3, [r3, #0]
 800ef9a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	3301      	adds	r3, #1
 800efa0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800efa2:	693b      	ldr	r3, [r7, #16]
 800efa4:	3b01      	subs	r3, #1
 800efa6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	781b      	ldrb	r3, [r3, #0]
 800efac:	021a      	lsls	r2, r3, #8
 800efae:	68bb      	ldr	r3, [r7, #8]
 800efb0:	4313      	orrs	r3, r2
 800efb2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	3301      	adds	r3, #1
 800efb8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	3b01      	subs	r3, #1
 800efbe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	781b      	ldrb	r3, [r3, #0]
 800efc4:	041a      	lsls	r2, r3, #16
 800efc6:	68bb      	ldr	r3, [r7, #8]
 800efc8:	4313      	orrs	r3, r2
 800efca:	60bb      	str	r3, [r7, #8]
      tmp++;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	3301      	adds	r3, #1
 800efd0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800efd2:	693b      	ldr	r3, [r7, #16]
 800efd4:	3b01      	subs	r3, #1
 800efd6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	781b      	ldrb	r3, [r3, #0]
 800efdc:	061a      	lsls	r2, r3, #24
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	4313      	orrs	r3, r2
 800efe2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	3301      	adds	r3, #1
 800efe8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800efea:	693b      	ldr	r3, [r7, #16]
 800efec:	3b01      	subs	r3, #1
 800efee:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	f107 0208 	add.w	r2, r7, #8
 800eff8:	4611      	mov	r1, r2
 800effa:	4618      	mov	r0, r3
 800effc:	f002 fbcc 	bl	8011798 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800f000:	697b      	ldr	r3, [r7, #20]
 800f002:	3301      	adds	r3, #1
 800f004:	617b      	str	r3, [r7, #20]
 800f006:	697b      	ldr	r3, [r7, #20]
 800f008:	2b07      	cmp	r3, #7
 800f00a:	d9c4      	bls.n	800ef96 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	68fa      	ldr	r2, [r7, #12]
 800f010:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	693a      	ldr	r2, [r7, #16]
 800f016:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800f018:	bf00      	nop
 800f01a:	3718      	adds	r7, #24
 800f01c:	46bd      	mov	sp, r7
 800f01e:	bd80      	pop	{r7, pc}

0800f020 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b082      	sub	sp, #8
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d101      	bne.n	800f032 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f02e:	2301      	movs	r3, #1
 800f030:	e056      	b.n	800f0e0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	2200      	movs	r2, #0
 800f036:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f03e:	b2db      	uxtb	r3, r3
 800f040:	2b00      	cmp	r3, #0
 800f042:	d106      	bne.n	800f052 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	2200      	movs	r2, #0
 800f048:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f04c:	6878      	ldr	r0, [r7, #4]
 800f04e:	f7f6 fded 	bl	8005c2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	2202      	movs	r2, #2
 800f056:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	681a      	ldr	r2, [r3, #0]
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f068:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	685a      	ldr	r2, [r3, #4]
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	689b      	ldr	r3, [r3, #8]
 800f072:	431a      	orrs	r2, r3
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	68db      	ldr	r3, [r3, #12]
 800f078:	431a      	orrs	r2, r3
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	691b      	ldr	r3, [r3, #16]
 800f07e:	431a      	orrs	r2, r3
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	695b      	ldr	r3, [r3, #20]
 800f084:	431a      	orrs	r2, r3
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	699b      	ldr	r3, [r3, #24]
 800f08a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f08e:	431a      	orrs	r2, r3
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	69db      	ldr	r3, [r3, #28]
 800f094:	431a      	orrs	r2, r3
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	6a1b      	ldr	r3, [r3, #32]
 800f09a:	ea42 0103 	orr.w	r1, r2, r3
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	430a      	orrs	r2, r1
 800f0a8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	699b      	ldr	r3, [r3, #24]
 800f0ae:	0c1b      	lsrs	r3, r3, #16
 800f0b0:	f003 0104 	and.w	r1, r3, #4
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	430a      	orrs	r2, r1
 800f0be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	69da      	ldr	r2, [r3, #28]
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f0ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	2200      	movs	r2, #0
 800f0d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	2201      	movs	r2, #1
 800f0da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800f0de:	2300      	movs	r3, #0
}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3708      	adds	r7, #8
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}

0800f0e8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b082      	sub	sp, #8
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d101      	bne.n	800f0fa <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800f0f6:	2301      	movs	r3, #1
 800f0f8:	e01a      	b.n	800f130 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	2202      	movs	r2, #2
 800f0fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	681a      	ldr	r2, [r3, #0]
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f110:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800f112:	6878      	ldr	r0, [r7, #4]
 800f114:	f7f6 fe24 	bl	8005d60 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	2200      	movs	r2, #0
 800f11c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	2200      	movs	r2, #0
 800f122:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	2200      	movs	r2, #0
 800f12a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800f12e:	2300      	movs	r3, #0
}
 800f130:	4618      	mov	r0, r3
 800f132:	3708      	adds	r7, #8
 800f134:	46bd      	mov	sp, r7
 800f136:	bd80      	pop	{r7, pc}

0800f138 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b08c      	sub	sp, #48	; 0x30
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	60f8      	str	r0, [r7, #12]
 800f140:	60b9      	str	r1, [r7, #8]
 800f142:	607a      	str	r2, [r7, #4]
 800f144:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f146:	2301      	movs	r3, #1
 800f148:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800f14a:	2300      	movs	r3, #0
 800f14c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f156:	2b01      	cmp	r3, #1
 800f158:	d101      	bne.n	800f15e <HAL_SPI_TransmitReceive+0x26>
 800f15a:	2302      	movs	r3, #2
 800f15c:	e18a      	b.n	800f474 <HAL_SPI_TransmitReceive+0x33c>
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	2201      	movs	r2, #1
 800f162:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f166:	f7fc fac3 	bl	800b6f0 <HAL_GetTick>
 800f16a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f172:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	685b      	ldr	r3, [r3, #4]
 800f17a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800f17c:	887b      	ldrh	r3, [r7, #2]
 800f17e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f180:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f184:	2b01      	cmp	r3, #1
 800f186:	d00f      	beq.n	800f1a8 <HAL_SPI_TransmitReceive+0x70>
 800f188:	69fb      	ldr	r3, [r7, #28]
 800f18a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f18e:	d107      	bne.n	800f1a0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	689b      	ldr	r3, [r3, #8]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d103      	bne.n	800f1a0 <HAL_SPI_TransmitReceive+0x68>
 800f198:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f19c:	2b04      	cmp	r3, #4
 800f19e:	d003      	beq.n	800f1a8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800f1a0:	2302      	movs	r3, #2
 800f1a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800f1a6:	e15b      	b.n	800f460 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f1a8:	68bb      	ldr	r3, [r7, #8]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d005      	beq.n	800f1ba <HAL_SPI_TransmitReceive+0x82>
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d002      	beq.n	800f1ba <HAL_SPI_TransmitReceive+0x82>
 800f1b4:	887b      	ldrh	r3, [r7, #2]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d103      	bne.n	800f1c2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800f1ba:	2301      	movs	r3, #1
 800f1bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800f1c0:	e14e      	b.n	800f460 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f1c8:	b2db      	uxtb	r3, r3
 800f1ca:	2b04      	cmp	r3, #4
 800f1cc:	d003      	beq.n	800f1d6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	2205      	movs	r2, #5
 800f1d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	2200      	movs	r2, #0
 800f1da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	687a      	ldr	r2, [r7, #4]
 800f1e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	887a      	ldrh	r2, [r7, #2]
 800f1e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	887a      	ldrh	r2, [r7, #2]
 800f1ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	68ba      	ldr	r2, [r7, #8]
 800f1f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	887a      	ldrh	r2, [r7, #2]
 800f1f8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	887a      	ldrh	r2, [r7, #2]
 800f1fe:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	2200      	movs	r2, #0
 800f204:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	2200      	movs	r2, #0
 800f20a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f216:	2b40      	cmp	r3, #64	; 0x40
 800f218:	d007      	beq.n	800f22a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	681a      	ldr	r2, [r3, #0]
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f228:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	68db      	ldr	r3, [r3, #12]
 800f22e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f232:	d178      	bne.n	800f326 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	685b      	ldr	r3, [r3, #4]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d002      	beq.n	800f242 <HAL_SPI_TransmitReceive+0x10a>
 800f23c:	8b7b      	ldrh	r3, [r7, #26]
 800f23e:	2b01      	cmp	r3, #1
 800f240:	d166      	bne.n	800f310 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f246:	881a      	ldrh	r2, [r3, #0]
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f252:	1c9a      	adds	r2, r3, #2
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f25c:	b29b      	uxth	r3, r3
 800f25e:	3b01      	subs	r3, #1
 800f260:	b29a      	uxth	r2, r3
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f266:	e053      	b.n	800f310 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	689b      	ldr	r3, [r3, #8]
 800f26e:	f003 0302 	and.w	r3, r3, #2
 800f272:	2b02      	cmp	r3, #2
 800f274:	d11b      	bne.n	800f2ae <HAL_SPI_TransmitReceive+0x176>
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f27a:	b29b      	uxth	r3, r3
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d016      	beq.n	800f2ae <HAL_SPI_TransmitReceive+0x176>
 800f280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f282:	2b01      	cmp	r3, #1
 800f284:	d113      	bne.n	800f2ae <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f28a:	881a      	ldrh	r2, [r3, #0]
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f296:	1c9a      	adds	r2, r3, #2
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f2a0:	b29b      	uxth	r3, r3
 800f2a2:	3b01      	subs	r3, #1
 800f2a4:	b29a      	uxth	r2, r3
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	689b      	ldr	r3, [r3, #8]
 800f2b4:	f003 0301 	and.w	r3, r3, #1
 800f2b8:	2b01      	cmp	r3, #1
 800f2ba:	d119      	bne.n	800f2f0 <HAL_SPI_TransmitReceive+0x1b8>
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f2c0:	b29b      	uxth	r3, r3
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d014      	beq.n	800f2f0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	68da      	ldr	r2, [r3, #12]
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2d0:	b292      	uxth	r2, r2
 800f2d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2d8:	1c9a      	adds	r2, r3, #2
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f2e2:	b29b      	uxth	r3, r3
 800f2e4:	3b01      	subs	r3, #1
 800f2e6:	b29a      	uxth	r2, r3
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f2ec:	2301      	movs	r3, #1
 800f2ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f2f0:	f7fc f9fe 	bl	800b6f0 <HAL_GetTick>
 800f2f4:	4602      	mov	r2, r0
 800f2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2f8:	1ad3      	subs	r3, r2, r3
 800f2fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f2fc:	429a      	cmp	r2, r3
 800f2fe:	d807      	bhi.n	800f310 <HAL_SPI_TransmitReceive+0x1d8>
 800f300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f302:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f306:	d003      	beq.n	800f310 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800f308:	2303      	movs	r3, #3
 800f30a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800f30e:	e0a7      	b.n	800f460 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f314:	b29b      	uxth	r3, r3
 800f316:	2b00      	cmp	r3, #0
 800f318:	d1a6      	bne.n	800f268 <HAL_SPI_TransmitReceive+0x130>
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f31e:	b29b      	uxth	r3, r3
 800f320:	2b00      	cmp	r3, #0
 800f322:	d1a1      	bne.n	800f268 <HAL_SPI_TransmitReceive+0x130>
 800f324:	e07c      	b.n	800f420 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	685b      	ldr	r3, [r3, #4]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d002      	beq.n	800f334 <HAL_SPI_TransmitReceive+0x1fc>
 800f32e:	8b7b      	ldrh	r3, [r7, #26]
 800f330:	2b01      	cmp	r3, #1
 800f332:	d16b      	bne.n	800f40c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	330c      	adds	r3, #12
 800f33e:	7812      	ldrb	r2, [r2, #0]
 800f340:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f346:	1c5a      	adds	r2, r3, #1
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f350:	b29b      	uxth	r3, r3
 800f352:	3b01      	subs	r3, #1
 800f354:	b29a      	uxth	r2, r3
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f35a:	e057      	b.n	800f40c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	689b      	ldr	r3, [r3, #8]
 800f362:	f003 0302 	and.w	r3, r3, #2
 800f366:	2b02      	cmp	r3, #2
 800f368:	d11c      	bne.n	800f3a4 <HAL_SPI_TransmitReceive+0x26c>
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f36e:	b29b      	uxth	r3, r3
 800f370:	2b00      	cmp	r3, #0
 800f372:	d017      	beq.n	800f3a4 <HAL_SPI_TransmitReceive+0x26c>
 800f374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f376:	2b01      	cmp	r3, #1
 800f378:	d114      	bne.n	800f3a4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	330c      	adds	r3, #12
 800f384:	7812      	ldrb	r2, [r2, #0]
 800f386:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f38c:	1c5a      	adds	r2, r3, #1
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f396:	b29b      	uxth	r3, r3
 800f398:	3b01      	subs	r3, #1
 800f39a:	b29a      	uxth	r2, r3
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	689b      	ldr	r3, [r3, #8]
 800f3aa:	f003 0301 	and.w	r3, r3, #1
 800f3ae:	2b01      	cmp	r3, #1
 800f3b0:	d119      	bne.n	800f3e6 <HAL_SPI_TransmitReceive+0x2ae>
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f3b6:	b29b      	uxth	r3, r3
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d014      	beq.n	800f3e6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	68da      	ldr	r2, [r3, #12]
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3c6:	b2d2      	uxtb	r2, r2
 800f3c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3ce:	1c5a      	adds	r2, r3, #1
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f3d8:	b29b      	uxth	r3, r3
 800f3da:	3b01      	subs	r3, #1
 800f3dc:	b29a      	uxth	r2, r3
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f3e6:	f7fc f983 	bl	800b6f0 <HAL_GetTick>
 800f3ea:	4602      	mov	r2, r0
 800f3ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ee:	1ad3      	subs	r3, r2, r3
 800f3f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f3f2:	429a      	cmp	r2, r3
 800f3f4:	d803      	bhi.n	800f3fe <HAL_SPI_TransmitReceive+0x2c6>
 800f3f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3fc:	d102      	bne.n	800f404 <HAL_SPI_TransmitReceive+0x2cc>
 800f3fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f400:	2b00      	cmp	r3, #0
 800f402:	d103      	bne.n	800f40c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800f404:	2303      	movs	r3, #3
 800f406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800f40a:	e029      	b.n	800f460 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f410:	b29b      	uxth	r3, r3
 800f412:	2b00      	cmp	r3, #0
 800f414:	d1a2      	bne.n	800f35c <HAL_SPI_TransmitReceive+0x224>
 800f416:	68fb      	ldr	r3, [r7, #12]
 800f418:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f41a:	b29b      	uxth	r3, r3
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d19d      	bne.n	800f35c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f422:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f424:	68f8      	ldr	r0, [r7, #12]
 800f426:	f000 fae1 	bl	800f9ec <SPI_EndRxTxTransaction>
 800f42a:	4603      	mov	r3, r0
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d006      	beq.n	800f43e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800f430:	2301      	movs	r3, #1
 800f432:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	2220      	movs	r2, #32
 800f43a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800f43c:	e010      	b.n	800f460 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	689b      	ldr	r3, [r3, #8]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d10b      	bne.n	800f45e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f446:	2300      	movs	r3, #0
 800f448:	617b      	str	r3, [r7, #20]
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	68db      	ldr	r3, [r3, #12]
 800f450:	617b      	str	r3, [r7, #20]
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	689b      	ldr	r3, [r3, #8]
 800f458:	617b      	str	r3, [r7, #20]
 800f45a:	697b      	ldr	r3, [r7, #20]
 800f45c:	e000      	b.n	800f460 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800f45e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	2201      	movs	r2, #1
 800f464:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	2200      	movs	r2, #0
 800f46c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800f470:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800f474:	4618      	mov	r0, r3
 800f476:	3730      	adds	r7, #48	; 0x30
 800f478:	46bd      	mov	sp, r7
 800f47a:	bd80      	pop	{r7, pc}

0800f47c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800f47c:	b580      	push	{r7, lr}
 800f47e:	b086      	sub	sp, #24
 800f480:	af00      	add	r7, sp, #0
 800f482:	60f8      	str	r0, [r7, #12]
 800f484:	60b9      	str	r1, [r7, #8]
 800f486:	4613      	mov	r3, r2
 800f488:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f48a:	2300      	movs	r3, #0
 800f48c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f494:	2b01      	cmp	r3, #1
 800f496:	d101      	bne.n	800f49c <HAL_SPI_Transmit_DMA+0x20>
 800f498:	2302      	movs	r3, #2
 800f49a:	e093      	b.n	800f5c4 <HAL_SPI_Transmit_DMA+0x148>
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	2201      	movs	r2, #1
 800f4a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f4aa:	b2db      	uxtb	r3, r3
 800f4ac:	2b01      	cmp	r3, #1
 800f4ae:	d002      	beq.n	800f4b6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800f4b0:	2302      	movs	r3, #2
 800f4b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800f4b4:	e081      	b.n	800f5ba <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 800f4b6:	68bb      	ldr	r3, [r7, #8]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d002      	beq.n	800f4c2 <HAL_SPI_Transmit_DMA+0x46>
 800f4bc:	88fb      	ldrh	r3, [r7, #6]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d102      	bne.n	800f4c8 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800f4c6:	e078      	b.n	800f5ba <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	2203      	movs	r2, #3
 800f4cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	68ba      	ldr	r2, [r7, #8]
 800f4da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	88fa      	ldrh	r2, [r7, #6]
 800f4e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	88fa      	ldrh	r2, [r7, #6]
 800f4e6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	2200      	movs	r2, #0
 800f4f2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	2200      	movs	r2, #0
 800f504:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	689b      	ldr	r3, [r3, #8]
 800f50a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f50e:	d107      	bne.n	800f520 <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	681a      	ldr	r2, [r3, #0]
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f51e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f524:	4a29      	ldr	r2, [pc, #164]	; (800f5cc <HAL_SPI_Transmit_DMA+0x150>)
 800f526:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f52c:	4a28      	ldr	r2, [pc, #160]	; (800f5d0 <HAL_SPI_Transmit_DMA+0x154>)
 800f52e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f534:	4a27      	ldr	r2, [pc, #156]	; (800f5d4 <HAL_SPI_Transmit_DMA+0x158>)
 800f536:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f53c:	2200      	movs	r2, #0
 800f53e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f548:	4619      	mov	r1, r3
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	330c      	adds	r3, #12
 800f550:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f556:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800f558:	f7fd f880 	bl	800c65c <HAL_DMA_Start_IT>
 800f55c:	4603      	mov	r3, r0
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d00c      	beq.n	800f57c <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f566:	f043 0210 	orr.w	r2, r3, #16
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800f56e:	2301      	movs	r3, #1
 800f570:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	2201      	movs	r2, #1
 800f576:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800f57a:	e01e      	b.n	800f5ba <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f586:	2b40      	cmp	r3, #64	; 0x40
 800f588:	d007      	beq.n	800f59a <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	681a      	ldr	r2, [r3, #0]
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f598:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	685a      	ldr	r2, [r3, #4]
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	f042 0220 	orr.w	r2, r2, #32
 800f5a8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	685a      	ldr	r2, [r3, #4]
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	f042 0202 	orr.w	r2, r2, #2
 800f5b8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	2200      	movs	r2, #0
 800f5be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800f5c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	3718      	adds	r7, #24
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}
 800f5cc:	0800f895 	.word	0x0800f895
 800f5d0:	0800f7ed 	.word	0x0800f7ed
 800f5d4:	0800f8b1 	.word	0x0800f8b1

0800f5d8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b088      	sub	sp, #32
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	685b      	ldr	r3, [r3, #4]
 800f5e6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	689b      	ldr	r3, [r3, #8]
 800f5ee:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800f5f0:	69bb      	ldr	r3, [r7, #24]
 800f5f2:	099b      	lsrs	r3, r3, #6
 800f5f4:	f003 0301 	and.w	r3, r3, #1
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d10f      	bne.n	800f61c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800f5fc:	69bb      	ldr	r3, [r7, #24]
 800f5fe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800f602:	2b00      	cmp	r3, #0
 800f604:	d00a      	beq.n	800f61c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800f606:	69fb      	ldr	r3, [r7, #28]
 800f608:	099b      	lsrs	r3, r3, #6
 800f60a:	f003 0301 	and.w	r3, r3, #1
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d004      	beq.n	800f61c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	4798      	blx	r3
    return;
 800f61a:	e0d8      	b.n	800f7ce <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800f61c:	69bb      	ldr	r3, [r7, #24]
 800f61e:	085b      	lsrs	r3, r3, #1
 800f620:	f003 0301 	and.w	r3, r3, #1
 800f624:	2b00      	cmp	r3, #0
 800f626:	d00a      	beq.n	800f63e <HAL_SPI_IRQHandler+0x66>
 800f628:	69fb      	ldr	r3, [r7, #28]
 800f62a:	09db      	lsrs	r3, r3, #7
 800f62c:	f003 0301 	and.w	r3, r3, #1
 800f630:	2b00      	cmp	r3, #0
 800f632:	d004      	beq.n	800f63e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f638:	6878      	ldr	r0, [r7, #4]
 800f63a:	4798      	blx	r3
    return;
 800f63c:	e0c7      	b.n	800f7ce <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800f63e:	69bb      	ldr	r3, [r7, #24]
 800f640:	095b      	lsrs	r3, r3, #5
 800f642:	f003 0301 	and.w	r3, r3, #1
 800f646:	2b00      	cmp	r3, #0
 800f648:	d10c      	bne.n	800f664 <HAL_SPI_IRQHandler+0x8c>
 800f64a:	69bb      	ldr	r3, [r7, #24]
 800f64c:	099b      	lsrs	r3, r3, #6
 800f64e:	f003 0301 	and.w	r3, r3, #1
 800f652:	2b00      	cmp	r3, #0
 800f654:	d106      	bne.n	800f664 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800f656:	69bb      	ldr	r3, [r7, #24]
 800f658:	0a1b      	lsrs	r3, r3, #8
 800f65a:	f003 0301 	and.w	r3, r3, #1
 800f65e:	2b00      	cmp	r3, #0
 800f660:	f000 80b5 	beq.w	800f7ce <HAL_SPI_IRQHandler+0x1f6>
 800f664:	69fb      	ldr	r3, [r7, #28]
 800f666:	095b      	lsrs	r3, r3, #5
 800f668:	f003 0301 	and.w	r3, r3, #1
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	f000 80ae 	beq.w	800f7ce <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800f672:	69bb      	ldr	r3, [r7, #24]
 800f674:	099b      	lsrs	r3, r3, #6
 800f676:	f003 0301 	and.w	r3, r3, #1
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d023      	beq.n	800f6c6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f684:	b2db      	uxtb	r3, r3
 800f686:	2b03      	cmp	r3, #3
 800f688:	d011      	beq.n	800f6ae <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f68e:	f043 0204 	orr.w	r2, r3, #4
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f696:	2300      	movs	r3, #0
 800f698:	617b      	str	r3, [r7, #20]
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	68db      	ldr	r3, [r3, #12]
 800f6a0:	617b      	str	r3, [r7, #20]
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	689b      	ldr	r3, [r3, #8]
 800f6a8:	617b      	str	r3, [r7, #20]
 800f6aa:	697b      	ldr	r3, [r7, #20]
 800f6ac:	e00b      	b.n	800f6c6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f6ae:	2300      	movs	r3, #0
 800f6b0:	613b      	str	r3, [r7, #16]
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	68db      	ldr	r3, [r3, #12]
 800f6b8:	613b      	str	r3, [r7, #16]
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	689b      	ldr	r3, [r3, #8]
 800f6c0:	613b      	str	r3, [r7, #16]
 800f6c2:	693b      	ldr	r3, [r7, #16]
        return;
 800f6c4:	e083      	b.n	800f7ce <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800f6c6:	69bb      	ldr	r3, [r7, #24]
 800f6c8:	095b      	lsrs	r3, r3, #5
 800f6ca:	f003 0301 	and.w	r3, r3, #1
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d014      	beq.n	800f6fc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f6d6:	f043 0201 	orr.w	r2, r3, #1
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800f6de:	2300      	movs	r3, #0
 800f6e0:	60fb      	str	r3, [r7, #12]
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	689b      	ldr	r3, [r3, #8]
 800f6e8:	60fb      	str	r3, [r7, #12]
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	681a      	ldr	r2, [r3, #0]
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f6f8:	601a      	str	r2, [r3, #0]
 800f6fa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800f6fc:	69bb      	ldr	r3, [r7, #24]
 800f6fe:	0a1b      	lsrs	r3, r3, #8
 800f700:	f003 0301 	and.w	r3, r3, #1
 800f704:	2b00      	cmp	r3, #0
 800f706:	d00c      	beq.n	800f722 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f70c:	f043 0208 	orr.w	r2, r3, #8
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f714:	2300      	movs	r3, #0
 800f716:	60bb      	str	r3, [r7, #8]
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	689b      	ldr	r3, [r3, #8]
 800f71e:	60bb      	str	r3, [r7, #8]
 800f720:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f726:	2b00      	cmp	r3, #0
 800f728:	d050      	beq.n	800f7cc <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	685a      	ldr	r2, [r3, #4]
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f738:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	2201      	movs	r2, #1
 800f73e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800f742:	69fb      	ldr	r3, [r7, #28]
 800f744:	f003 0302 	and.w	r3, r3, #2
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d104      	bne.n	800f756 <HAL_SPI_IRQHandler+0x17e>
 800f74c:	69fb      	ldr	r3, [r7, #28]
 800f74e:	f003 0301 	and.w	r3, r3, #1
 800f752:	2b00      	cmp	r3, #0
 800f754:	d034      	beq.n	800f7c0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	685a      	ldr	r2, [r3, #4]
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	f022 0203 	bic.w	r2, r2, #3
 800f764:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d011      	beq.n	800f792 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f772:	4a18      	ldr	r2, [pc, #96]	; (800f7d4 <HAL_SPI_IRQHandler+0x1fc>)
 800f774:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f77a:	4618      	mov	r0, r3
 800f77c:	f7fc ffc6 	bl	800c70c <HAL_DMA_Abort_IT>
 800f780:	4603      	mov	r3, r0
 800f782:	2b00      	cmp	r3, #0
 800f784:	d005      	beq.n	800f792 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f78a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f796:	2b00      	cmp	r3, #0
 800f798:	d016      	beq.n	800f7c8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f79e:	4a0d      	ldr	r2, [pc, #52]	; (800f7d4 <HAL_SPI_IRQHandler+0x1fc>)
 800f7a0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f7fc ffb0 	bl	800c70c <HAL_DMA_Abort_IT>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d00a      	beq.n	800f7c8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f7b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800f7be:	e003      	b.n	800f7c8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f7f6 f9ff 	bl	8005bc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800f7c6:	e000      	b.n	800f7ca <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800f7c8:	bf00      	nop
    return;
 800f7ca:	bf00      	nop
 800f7cc:	bf00      	nop
  }
}
 800f7ce:	3720      	adds	r7, #32
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	bd80      	pop	{r7, pc}
 800f7d4:	0800f8f1 	.word	0x0800f8f1

0800f7d8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800f7d8:	b480      	push	{r7}
 800f7da:	b083      	sub	sp, #12
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800f7e0:	bf00      	nop
 800f7e2:	370c      	adds	r7, #12
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ea:	4770      	bx	lr

0800f7ec <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b086      	sub	sp, #24
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7f8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f7fa:	f7fb ff79 	bl	800b6f0 <HAL_GetTick>
 800f7fe:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f80a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f80e:	d03b      	beq.n	800f888 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800f810:	697b      	ldr	r3, [r7, #20]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	685a      	ldr	r2, [r3, #4]
 800f816:	697b      	ldr	r3, [r7, #20]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	f022 0220 	bic.w	r2, r2, #32
 800f81e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800f820:	697b      	ldr	r3, [r7, #20]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	685a      	ldr	r2, [r3, #4]
 800f826:	697b      	ldr	r3, [r7, #20]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	f022 0202 	bic.w	r2, r2, #2
 800f82e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800f830:	693a      	ldr	r2, [r7, #16]
 800f832:	2164      	movs	r1, #100	; 0x64
 800f834:	6978      	ldr	r0, [r7, #20]
 800f836:	f000 f8d9 	bl	800f9ec <SPI_EndRxTxTransaction>
 800f83a:	4603      	mov	r3, r0
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d005      	beq.n	800f84c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f840:	697b      	ldr	r3, [r7, #20]
 800f842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f844:	f043 0220 	orr.w	r2, r3, #32
 800f848:	697b      	ldr	r3, [r7, #20]
 800f84a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	689b      	ldr	r3, [r3, #8]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d10a      	bne.n	800f86a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f854:	2300      	movs	r3, #0
 800f856:	60fb      	str	r3, [r7, #12]
 800f858:	697b      	ldr	r3, [r7, #20]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	68db      	ldr	r3, [r3, #12]
 800f85e:	60fb      	str	r3, [r7, #12]
 800f860:	697b      	ldr	r3, [r7, #20]
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	689b      	ldr	r3, [r3, #8]
 800f866:	60fb      	str	r3, [r7, #12]
 800f868:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800f86a:	697b      	ldr	r3, [r7, #20]
 800f86c:	2200      	movs	r2, #0
 800f86e:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800f870:	697b      	ldr	r3, [r7, #20]
 800f872:	2201      	movs	r2, #1
 800f874:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d003      	beq.n	800f888 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800f880:	6978      	ldr	r0, [r7, #20]
 800f882:	f7f6 f99f 	bl	8005bc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800f886:	e002      	b.n	800f88e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800f888:	6978      	ldr	r0, [r7, #20]
 800f88a:	f7f6 f9b1 	bl	8005bf0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f88e:	3718      	adds	r7, #24
 800f890:	46bd      	mov	sp, r7
 800f892:	bd80      	pop	{r7, pc}

0800f894 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f894:	b580      	push	{r7, lr}
 800f896:	b084      	sub	sp, #16
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f8a0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800f8a2:	68f8      	ldr	r0, [r7, #12]
 800f8a4:	f7ff ff98 	bl	800f7d8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f8a8:	bf00      	nop
 800f8aa:	3710      	adds	r7, #16
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}

0800f8b0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b084      	sub	sp, #16
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f8bc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	685a      	ldr	r2, [r3, #4]
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	f022 0203 	bic.w	r2, r2, #3
 800f8cc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f8d2:	f043 0210 	orr.w	r2, r3, #16
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	2201      	movs	r2, #1
 800f8de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800f8e2:	68f8      	ldr	r0, [r7, #12]
 800f8e4:	f7f6 f96e 	bl	8005bc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f8e8:	bf00      	nop
 800f8ea:	3710      	adds	r7, #16
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}

0800f8f0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b084      	sub	sp, #16
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f8fc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	2200      	movs	r2, #0
 800f902:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	2200      	movs	r2, #0
 800f908:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800f90a:	68f8      	ldr	r0, [r7, #12]
 800f90c:	f7f6 f95a 	bl	8005bc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f910:	bf00      	nop
 800f912:	3710      	adds	r7, #16
 800f914:	46bd      	mov	sp, r7
 800f916:	bd80      	pop	{r7, pc}

0800f918 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f918:	b580      	push	{r7, lr}
 800f91a:	b084      	sub	sp, #16
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	60f8      	str	r0, [r7, #12]
 800f920:	60b9      	str	r1, [r7, #8]
 800f922:	603b      	str	r3, [r7, #0]
 800f924:	4613      	mov	r3, r2
 800f926:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f928:	e04c      	b.n	800f9c4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f92a:	683b      	ldr	r3, [r7, #0]
 800f92c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f930:	d048      	beq.n	800f9c4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800f932:	f7fb fedd 	bl	800b6f0 <HAL_GetTick>
 800f936:	4602      	mov	r2, r0
 800f938:	69bb      	ldr	r3, [r7, #24]
 800f93a:	1ad3      	subs	r3, r2, r3
 800f93c:	683a      	ldr	r2, [r7, #0]
 800f93e:	429a      	cmp	r2, r3
 800f940:	d902      	bls.n	800f948 <SPI_WaitFlagStateUntilTimeout+0x30>
 800f942:	683b      	ldr	r3, [r7, #0]
 800f944:	2b00      	cmp	r3, #0
 800f946:	d13d      	bne.n	800f9c4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	685a      	ldr	r2, [r3, #4]
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f956:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	685b      	ldr	r3, [r3, #4]
 800f95c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f960:	d111      	bne.n	800f986 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	689b      	ldr	r3, [r3, #8]
 800f966:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f96a:	d004      	beq.n	800f976 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	689b      	ldr	r3, [r3, #8]
 800f970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f974:	d107      	bne.n	800f986 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	681a      	ldr	r2, [r3, #0]
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f984:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f98a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f98e:	d10f      	bne.n	800f9b0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	681a      	ldr	r2, [r3, #0]
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f99e:	601a      	str	r2, [r3, #0]
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	681a      	ldr	r2, [r3, #0]
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f9ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	2201      	movs	r2, #1
 800f9b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800f9c0:	2303      	movs	r3, #3
 800f9c2:	e00f      	b.n	800f9e4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	689a      	ldr	r2, [r3, #8]
 800f9ca:	68bb      	ldr	r3, [r7, #8]
 800f9cc:	4013      	ands	r3, r2
 800f9ce:	68ba      	ldr	r2, [r7, #8]
 800f9d0:	429a      	cmp	r2, r3
 800f9d2:	bf0c      	ite	eq
 800f9d4:	2301      	moveq	r3, #1
 800f9d6:	2300      	movne	r3, #0
 800f9d8:	b2db      	uxtb	r3, r3
 800f9da:	461a      	mov	r2, r3
 800f9dc:	79fb      	ldrb	r3, [r7, #7]
 800f9de:	429a      	cmp	r2, r3
 800f9e0:	d1a3      	bne.n	800f92a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800f9e2:	2300      	movs	r3, #0
}
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	3710      	adds	r7, #16
 800f9e8:	46bd      	mov	sp, r7
 800f9ea:	bd80      	pop	{r7, pc}

0800f9ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f9ec:	b580      	push	{r7, lr}
 800f9ee:	b088      	sub	sp, #32
 800f9f0:	af02      	add	r7, sp, #8
 800f9f2:	60f8      	str	r0, [r7, #12]
 800f9f4:	60b9      	str	r1, [r7, #8]
 800f9f6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f9f8:	4b1b      	ldr	r3, [pc, #108]	; (800fa68 <SPI_EndRxTxTransaction+0x7c>)
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	4a1b      	ldr	r2, [pc, #108]	; (800fa6c <SPI_EndRxTxTransaction+0x80>)
 800f9fe:	fba2 2303 	umull	r2, r3, r2, r3
 800fa02:	0d5b      	lsrs	r3, r3, #21
 800fa04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fa08:	fb02 f303 	mul.w	r3, r2, r3
 800fa0c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	685b      	ldr	r3, [r3, #4]
 800fa12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fa16:	d112      	bne.n	800fa3e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	9300      	str	r3, [sp, #0]
 800fa1c:	68bb      	ldr	r3, [r7, #8]
 800fa1e:	2200      	movs	r2, #0
 800fa20:	2180      	movs	r1, #128	; 0x80
 800fa22:	68f8      	ldr	r0, [r7, #12]
 800fa24:	f7ff ff78 	bl	800f918 <SPI_WaitFlagStateUntilTimeout>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d016      	beq.n	800fa5c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa32:	f043 0220 	orr.w	r2, r3, #32
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800fa3a:	2303      	movs	r3, #3
 800fa3c:	e00f      	b.n	800fa5e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800fa3e:	697b      	ldr	r3, [r7, #20]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d00a      	beq.n	800fa5a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800fa44:	697b      	ldr	r3, [r7, #20]
 800fa46:	3b01      	subs	r3, #1
 800fa48:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	689b      	ldr	r3, [r3, #8]
 800fa50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fa54:	2b80      	cmp	r3, #128	; 0x80
 800fa56:	d0f2      	beq.n	800fa3e <SPI_EndRxTxTransaction+0x52>
 800fa58:	e000      	b.n	800fa5c <SPI_EndRxTxTransaction+0x70>
        break;
 800fa5a:	bf00      	nop
  }

  return HAL_OK;
 800fa5c:	2300      	movs	r3, #0
}
 800fa5e:	4618      	mov	r0, r3
 800fa60:	3718      	adds	r7, #24
 800fa62:	46bd      	mov	sp, r7
 800fa64:	bd80      	pop	{r7, pc}
 800fa66:	bf00      	nop
 800fa68:	20000000 	.word	0x20000000
 800fa6c:	165e9f81 	.word	0x165e9f81

0800fa70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b082      	sub	sp, #8
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d101      	bne.n	800fa82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fa7e:	2301      	movs	r3, #1
 800fa80:	e01d      	b.n	800fabe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fa88:	b2db      	uxtb	r3, r3
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d106      	bne.n	800fa9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	2200      	movs	r2, #0
 800fa92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fa96:	6878      	ldr	r0, [r7, #4]
 800fa98:	f7f5 fdfe 	bl	8005698 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2202      	movs	r2, #2
 800faa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	681a      	ldr	r2, [r3, #0]
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	3304      	adds	r3, #4
 800faac:	4619      	mov	r1, r3
 800faae:	4610      	mov	r0, r2
 800fab0:	f000 fb2a 	bl	8010108 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	2201      	movs	r2, #1
 800fab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fabc:	2300      	movs	r3, #0
}
 800fabe:	4618      	mov	r0, r3
 800fac0:	3708      	adds	r7, #8
 800fac2:	46bd      	mov	sp, r7
 800fac4:	bd80      	pop	{r7, pc}

0800fac6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800fac6:	b580      	push	{r7, lr}
 800fac8:	b082      	sub	sp, #8
 800faca:	af00      	add	r7, sp, #0
 800facc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d101      	bne.n	800fad8 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800fad4:	2301      	movs	r3, #1
 800fad6:	e01d      	b.n	800fb14 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fade:	b2db      	uxtb	r3, r3
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d106      	bne.n	800faf2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	2200      	movs	r2, #0
 800fae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f000 f815 	bl	800fb1c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	2202      	movs	r2, #2
 800faf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	681a      	ldr	r2, [r3, #0]
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	3304      	adds	r3, #4
 800fb02:	4619      	mov	r1, r3
 800fb04:	4610      	mov	r0, r2
 800fb06:	f000 faff 	bl	8010108 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	2201      	movs	r2, #1
 800fb0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fb12:	2300      	movs	r3, #0
}
 800fb14:	4618      	mov	r0, r3
 800fb16:	3708      	adds	r7, #8
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bd80      	pop	{r7, pc}

0800fb1c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800fb1c:	b480      	push	{r7}
 800fb1e:	b083      	sub	sp, #12
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800fb24:	bf00      	nop
 800fb26:	370c      	adds	r7, #12
 800fb28:	46bd      	mov	sp, r7
 800fb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb2e:	4770      	bx	lr

0800fb30 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	b084      	sub	sp, #16
 800fb34:	af00      	add	r7, sp, #0
 800fb36:	6078      	str	r0, [r7, #4]
 800fb38:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800fb3a:	683b      	ldr	r3, [r7, #0]
 800fb3c:	2b0c      	cmp	r3, #12
 800fb3e:	d841      	bhi.n	800fbc4 <HAL_TIM_IC_Start_IT+0x94>
 800fb40:	a201      	add	r2, pc, #4	; (adr r2, 800fb48 <HAL_TIM_IC_Start_IT+0x18>)
 800fb42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb46:	bf00      	nop
 800fb48:	0800fb7d 	.word	0x0800fb7d
 800fb4c:	0800fbc5 	.word	0x0800fbc5
 800fb50:	0800fbc5 	.word	0x0800fbc5
 800fb54:	0800fbc5 	.word	0x0800fbc5
 800fb58:	0800fb8f 	.word	0x0800fb8f
 800fb5c:	0800fbc5 	.word	0x0800fbc5
 800fb60:	0800fbc5 	.word	0x0800fbc5
 800fb64:	0800fbc5 	.word	0x0800fbc5
 800fb68:	0800fba1 	.word	0x0800fba1
 800fb6c:	0800fbc5 	.word	0x0800fbc5
 800fb70:	0800fbc5 	.word	0x0800fbc5
 800fb74:	0800fbc5 	.word	0x0800fbc5
 800fb78:	0800fbb3 	.word	0x0800fbb3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	68da      	ldr	r2, [r3, #12]
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	f042 0202 	orr.w	r2, r2, #2
 800fb8a:	60da      	str	r2, [r3, #12]
      break;
 800fb8c:	e01b      	b.n	800fbc6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	68da      	ldr	r2, [r3, #12]
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	f042 0204 	orr.w	r2, r2, #4
 800fb9c:	60da      	str	r2, [r3, #12]
      break;
 800fb9e:	e012      	b.n	800fbc6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	68da      	ldr	r2, [r3, #12]
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	f042 0208 	orr.w	r2, r2, #8
 800fbae:	60da      	str	r2, [r3, #12]
      break;
 800fbb0:	e009      	b.n	800fbc6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	68da      	ldr	r2, [r3, #12]
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	f042 0210 	orr.w	r2, r2, #16
 800fbc0:	60da      	str	r2, [r3, #12]
      break;
 800fbc2:	e000      	b.n	800fbc6 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 800fbc4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	2201      	movs	r2, #1
 800fbcc:	6839      	ldr	r1, [r7, #0]
 800fbce:	4618      	mov	r0, r3
 800fbd0:	f000 fcd2 	bl	8010578 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	689b      	ldr	r3, [r3, #8]
 800fbda:	f003 0307 	and.w	r3, r3, #7
 800fbde:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	2b06      	cmp	r3, #6
 800fbe4:	d007      	beq.n	800fbf6 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	681a      	ldr	r2, [r3, #0]
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	f042 0201 	orr.w	r2, r2, #1
 800fbf4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800fbf6:	2300      	movs	r3, #0
}
 800fbf8:	4618      	mov	r0, r3
 800fbfa:	3710      	adds	r7, #16
 800fbfc:	46bd      	mov	sp, r7
 800fbfe:	bd80      	pop	{r7, pc}

0800fc00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b082      	sub	sp, #8
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	691b      	ldr	r3, [r3, #16]
 800fc0e:	f003 0302 	and.w	r3, r3, #2
 800fc12:	2b02      	cmp	r3, #2
 800fc14:	d122      	bne.n	800fc5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	68db      	ldr	r3, [r3, #12]
 800fc1c:	f003 0302 	and.w	r3, r3, #2
 800fc20:	2b02      	cmp	r3, #2
 800fc22:	d11b      	bne.n	800fc5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	f06f 0202 	mvn.w	r2, #2
 800fc2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	2201      	movs	r2, #1
 800fc32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	699b      	ldr	r3, [r3, #24]
 800fc3a:	f003 0303 	and.w	r3, r3, #3
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d003      	beq.n	800fc4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	f7f5 fd78 	bl	8005738 <HAL_TIM_IC_CaptureCallback>
 800fc48:	e005      	b.n	800fc56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc4a:	6878      	ldr	r0, [r7, #4]
 800fc4c:	f000 fa3d 	bl	80100ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc50:	6878      	ldr	r0, [r7, #4]
 800fc52:	f000 fa44 	bl	80100de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	691b      	ldr	r3, [r3, #16]
 800fc62:	f003 0304 	and.w	r3, r3, #4
 800fc66:	2b04      	cmp	r3, #4
 800fc68:	d122      	bne.n	800fcb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	68db      	ldr	r3, [r3, #12]
 800fc70:	f003 0304 	and.w	r3, r3, #4
 800fc74:	2b04      	cmp	r3, #4
 800fc76:	d11b      	bne.n	800fcb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	f06f 0204 	mvn.w	r2, #4
 800fc80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	2202      	movs	r2, #2
 800fc86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	699b      	ldr	r3, [r3, #24]
 800fc8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d003      	beq.n	800fc9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fc96:	6878      	ldr	r0, [r7, #4]
 800fc98:	f7f5 fd4e 	bl	8005738 <HAL_TIM_IC_CaptureCallback>
 800fc9c:	e005      	b.n	800fcaa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc9e:	6878      	ldr	r0, [r7, #4]
 800fca0:	f000 fa13 	bl	80100ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fca4:	6878      	ldr	r0, [r7, #4]
 800fca6:	f000 fa1a 	bl	80100de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	2200      	movs	r2, #0
 800fcae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	691b      	ldr	r3, [r3, #16]
 800fcb6:	f003 0308 	and.w	r3, r3, #8
 800fcba:	2b08      	cmp	r3, #8
 800fcbc:	d122      	bne.n	800fd04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	68db      	ldr	r3, [r3, #12]
 800fcc4:	f003 0308 	and.w	r3, r3, #8
 800fcc8:	2b08      	cmp	r3, #8
 800fcca:	d11b      	bne.n	800fd04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	f06f 0208 	mvn.w	r2, #8
 800fcd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	2204      	movs	r2, #4
 800fcda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	69db      	ldr	r3, [r3, #28]
 800fce2:	f003 0303 	and.w	r3, r3, #3
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d003      	beq.n	800fcf2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fcea:	6878      	ldr	r0, [r7, #4]
 800fcec:	f7f5 fd24 	bl	8005738 <HAL_TIM_IC_CaptureCallback>
 800fcf0:	e005      	b.n	800fcfe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fcf2:	6878      	ldr	r0, [r7, #4]
 800fcf4:	f000 f9e9 	bl	80100ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fcf8:	6878      	ldr	r0, [r7, #4]
 800fcfa:	f000 f9f0 	bl	80100de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	2200      	movs	r2, #0
 800fd02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	691b      	ldr	r3, [r3, #16]
 800fd0a:	f003 0310 	and.w	r3, r3, #16
 800fd0e:	2b10      	cmp	r3, #16
 800fd10:	d122      	bne.n	800fd58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	68db      	ldr	r3, [r3, #12]
 800fd18:	f003 0310 	and.w	r3, r3, #16
 800fd1c:	2b10      	cmp	r3, #16
 800fd1e:	d11b      	bne.n	800fd58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	f06f 0210 	mvn.w	r2, #16
 800fd28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	2208      	movs	r2, #8
 800fd2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	69db      	ldr	r3, [r3, #28]
 800fd36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d003      	beq.n	800fd46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fd3e:	6878      	ldr	r0, [r7, #4]
 800fd40:	f7f5 fcfa 	bl	8005738 <HAL_TIM_IC_CaptureCallback>
 800fd44:	e005      	b.n	800fd52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fd46:	6878      	ldr	r0, [r7, #4]
 800fd48:	f000 f9bf 	bl	80100ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fd4c:	6878      	ldr	r0, [r7, #4]
 800fd4e:	f000 f9c6 	bl	80100de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	2200      	movs	r2, #0
 800fd56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	691b      	ldr	r3, [r3, #16]
 800fd5e:	f003 0301 	and.w	r3, r3, #1
 800fd62:	2b01      	cmp	r3, #1
 800fd64:	d10e      	bne.n	800fd84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	68db      	ldr	r3, [r3, #12]
 800fd6c:	f003 0301 	and.w	r3, r3, #1
 800fd70:	2b01      	cmp	r3, #1
 800fd72:	d107      	bne.n	800fd84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	f06f 0201 	mvn.w	r2, #1
 800fd7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800fd7e:	6878      	ldr	r0, [r7, #4]
 800fd80:	f000 f999 	bl	80100b6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	691b      	ldr	r3, [r3, #16]
 800fd8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd8e:	2b80      	cmp	r3, #128	; 0x80
 800fd90:	d10e      	bne.n	800fdb0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	68db      	ldr	r3, [r3, #12]
 800fd98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd9c:	2b80      	cmp	r3, #128	; 0x80
 800fd9e:	d107      	bne.n	800fdb0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800fda8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800fdaa:	6878      	ldr	r0, [r7, #4]
 800fdac:	f000 fc82 	bl	80106b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	691b      	ldr	r3, [r3, #16]
 800fdb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fdba:	2b40      	cmp	r3, #64	; 0x40
 800fdbc:	d10e      	bne.n	800fddc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	68db      	ldr	r3, [r3, #12]
 800fdc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fdc8:	2b40      	cmp	r3, #64	; 0x40
 800fdca:	d107      	bne.n	800fddc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800fdd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800fdd6:	6878      	ldr	r0, [r7, #4]
 800fdd8:	f000 f98b 	bl	80100f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	691b      	ldr	r3, [r3, #16]
 800fde2:	f003 0320 	and.w	r3, r3, #32
 800fde6:	2b20      	cmp	r3, #32
 800fde8:	d10e      	bne.n	800fe08 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	68db      	ldr	r3, [r3, #12]
 800fdf0:	f003 0320 	and.w	r3, r3, #32
 800fdf4:	2b20      	cmp	r3, #32
 800fdf6:	d107      	bne.n	800fe08 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	f06f 0220 	mvn.w	r2, #32
 800fe00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fe02:	6878      	ldr	r0, [r7, #4]
 800fe04:	f000 fc4c 	bl	80106a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fe08:	bf00      	nop
 800fe0a:	3708      	adds	r7, #8
 800fe0c:	46bd      	mov	sp, r7
 800fe0e:	bd80      	pop	{r7, pc}

0800fe10 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800fe10:	b580      	push	{r7, lr}
 800fe12:	b084      	sub	sp, #16
 800fe14:	af00      	add	r7, sp, #0
 800fe16:	60f8      	str	r0, [r7, #12]
 800fe18:	60b9      	str	r1, [r7, #8]
 800fe1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe22:	2b01      	cmp	r3, #1
 800fe24:	d101      	bne.n	800fe2a <HAL_TIM_IC_ConfigChannel+0x1a>
 800fe26:	2302      	movs	r3, #2
 800fe28:	e08a      	b.n	800ff40 <HAL_TIM_IC_ConfigChannel+0x130>
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	2201      	movs	r2, #1
 800fe2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	2202      	movs	r2, #2
 800fe36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d11b      	bne.n	800fe78 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	6818      	ldr	r0, [r3, #0]
 800fe44:	68bb      	ldr	r3, [r7, #8]
 800fe46:	6819      	ldr	r1, [r3, #0]
 800fe48:	68bb      	ldr	r3, [r7, #8]
 800fe4a:	685a      	ldr	r2, [r3, #4]
 800fe4c:	68bb      	ldr	r3, [r7, #8]
 800fe4e:	68db      	ldr	r3, [r3, #12]
 800fe50:	f000 f9da 	bl	8010208 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	699a      	ldr	r2, [r3, #24]
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	f022 020c 	bic.w	r2, r2, #12
 800fe62:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	6999      	ldr	r1, [r3, #24]
 800fe6a:	68bb      	ldr	r3, [r7, #8]
 800fe6c:	689a      	ldr	r2, [r3, #8]
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	430a      	orrs	r2, r1
 800fe74:	619a      	str	r2, [r3, #24]
 800fe76:	e05a      	b.n	800ff2e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	2b04      	cmp	r3, #4
 800fe7c:	d11c      	bne.n	800feb8 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	6818      	ldr	r0, [r3, #0]
 800fe82:	68bb      	ldr	r3, [r7, #8]
 800fe84:	6819      	ldr	r1, [r3, #0]
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	685a      	ldr	r2, [r3, #4]
 800fe8a:	68bb      	ldr	r3, [r7, #8]
 800fe8c:	68db      	ldr	r3, [r3, #12]
 800fe8e:	f000 fa52 	bl	8010336 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	699a      	ldr	r2, [r3, #24]
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800fea0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	6999      	ldr	r1, [r3, #24]
 800fea8:	68bb      	ldr	r3, [r7, #8]
 800feaa:	689b      	ldr	r3, [r3, #8]
 800feac:	021a      	lsls	r2, r3, #8
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	430a      	orrs	r2, r1
 800feb4:	619a      	str	r2, [r3, #24]
 800feb6:	e03a      	b.n	800ff2e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	2b08      	cmp	r3, #8
 800febc:	d11b      	bne.n	800fef6 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	6818      	ldr	r0, [r3, #0]
 800fec2:	68bb      	ldr	r3, [r7, #8]
 800fec4:	6819      	ldr	r1, [r3, #0]
 800fec6:	68bb      	ldr	r3, [r7, #8]
 800fec8:	685a      	ldr	r2, [r3, #4]
 800feca:	68bb      	ldr	r3, [r7, #8]
 800fecc:	68db      	ldr	r3, [r3, #12]
 800fece:	f000 fa9f 	bl	8010410 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	69da      	ldr	r2, [r3, #28]
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	f022 020c 	bic.w	r2, r2, #12
 800fee0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	69d9      	ldr	r1, [r3, #28]
 800fee8:	68bb      	ldr	r3, [r7, #8]
 800feea:	689a      	ldr	r2, [r3, #8]
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	430a      	orrs	r2, r1
 800fef2:	61da      	str	r2, [r3, #28]
 800fef4:	e01b      	b.n	800ff2e <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	6818      	ldr	r0, [r3, #0]
 800fefa:	68bb      	ldr	r3, [r7, #8]
 800fefc:	6819      	ldr	r1, [r3, #0]
 800fefe:	68bb      	ldr	r3, [r7, #8]
 800ff00:	685a      	ldr	r2, [r3, #4]
 800ff02:	68bb      	ldr	r3, [r7, #8]
 800ff04:	68db      	ldr	r3, [r3, #12]
 800ff06:	f000 fabf 	bl	8010488 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	69da      	ldr	r2, [r3, #28]
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800ff18:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	69d9      	ldr	r1, [r3, #28]
 800ff20:	68bb      	ldr	r3, [r7, #8]
 800ff22:	689b      	ldr	r3, [r3, #8]
 800ff24:	021a      	lsls	r2, r3, #8
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	430a      	orrs	r2, r1
 800ff2c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	2201      	movs	r2, #1
 800ff32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	2200      	movs	r2, #0
 800ff3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ff3e:	2300      	movs	r3, #0
}
 800ff40:	4618      	mov	r0, r3
 800ff42:	3710      	adds	r7, #16
 800ff44:	46bd      	mov	sp, r7
 800ff46:	bd80      	pop	{r7, pc}

0800ff48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ff48:	b580      	push	{r7, lr}
 800ff4a:	b084      	sub	sp, #16
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
 800ff50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ff58:	2b01      	cmp	r3, #1
 800ff5a:	d101      	bne.n	800ff60 <HAL_TIM_ConfigClockSource+0x18>
 800ff5c:	2302      	movs	r3, #2
 800ff5e:	e0a6      	b.n	80100ae <HAL_TIM_ConfigClockSource+0x166>
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	2201      	movs	r2, #1
 800ff64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	2202      	movs	r2, #2
 800ff6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	689b      	ldr	r3, [r3, #8]
 800ff76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ff7e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ff86:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	68fa      	ldr	r2, [r7, #12]
 800ff8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ff90:	683b      	ldr	r3, [r7, #0]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	2b40      	cmp	r3, #64	; 0x40
 800ff96:	d067      	beq.n	8010068 <HAL_TIM_ConfigClockSource+0x120>
 800ff98:	2b40      	cmp	r3, #64	; 0x40
 800ff9a:	d80b      	bhi.n	800ffb4 <HAL_TIM_ConfigClockSource+0x6c>
 800ff9c:	2b10      	cmp	r3, #16
 800ff9e:	d073      	beq.n	8010088 <HAL_TIM_ConfigClockSource+0x140>
 800ffa0:	2b10      	cmp	r3, #16
 800ffa2:	d802      	bhi.n	800ffaa <HAL_TIM_ConfigClockSource+0x62>
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d06f      	beq.n	8010088 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800ffa8:	e078      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800ffaa:	2b20      	cmp	r3, #32
 800ffac:	d06c      	beq.n	8010088 <HAL_TIM_ConfigClockSource+0x140>
 800ffae:	2b30      	cmp	r3, #48	; 0x30
 800ffb0:	d06a      	beq.n	8010088 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800ffb2:	e073      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800ffb4:	2b70      	cmp	r3, #112	; 0x70
 800ffb6:	d00d      	beq.n	800ffd4 <HAL_TIM_ConfigClockSource+0x8c>
 800ffb8:	2b70      	cmp	r3, #112	; 0x70
 800ffba:	d804      	bhi.n	800ffc6 <HAL_TIM_ConfigClockSource+0x7e>
 800ffbc:	2b50      	cmp	r3, #80	; 0x50
 800ffbe:	d033      	beq.n	8010028 <HAL_TIM_ConfigClockSource+0xe0>
 800ffc0:	2b60      	cmp	r3, #96	; 0x60
 800ffc2:	d041      	beq.n	8010048 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800ffc4:	e06a      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800ffc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ffca:	d066      	beq.n	801009a <HAL_TIM_ConfigClockSource+0x152>
 800ffcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ffd0:	d017      	beq.n	8010002 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800ffd2:	e063      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	6818      	ldr	r0, [r3, #0]
 800ffd8:	683b      	ldr	r3, [r7, #0]
 800ffda:	6899      	ldr	r1, [r3, #8]
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	685a      	ldr	r2, [r3, #4]
 800ffe0:	683b      	ldr	r3, [r7, #0]
 800ffe2:	68db      	ldr	r3, [r3, #12]
 800ffe4:	f000 faa8 	bl	8010538 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	689b      	ldr	r3, [r3, #8]
 800ffee:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800fff6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	68fa      	ldr	r2, [r7, #12]
 800fffe:	609a      	str	r2, [r3, #8]
      break;
 8010000:	e04c      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6818      	ldr	r0, [r3, #0]
 8010006:	683b      	ldr	r3, [r7, #0]
 8010008:	6899      	ldr	r1, [r3, #8]
 801000a:	683b      	ldr	r3, [r7, #0]
 801000c:	685a      	ldr	r2, [r3, #4]
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	68db      	ldr	r3, [r3, #12]
 8010012:	f000 fa91 	bl	8010538 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	689a      	ldr	r2, [r3, #8]
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8010024:	609a      	str	r2, [r3, #8]
      break;
 8010026:	e039      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	6818      	ldr	r0, [r3, #0]
 801002c:	683b      	ldr	r3, [r7, #0]
 801002e:	6859      	ldr	r1, [r3, #4]
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	68db      	ldr	r3, [r3, #12]
 8010034:	461a      	mov	r2, r3
 8010036:	f000 f94f 	bl	80102d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	2150      	movs	r1, #80	; 0x50
 8010040:	4618      	mov	r0, r3
 8010042:	f000 fa5e 	bl	8010502 <TIM_ITRx_SetConfig>
      break;
 8010046:	e029      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	6818      	ldr	r0, [r3, #0]
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	6859      	ldr	r1, [r3, #4]
 8010050:	683b      	ldr	r3, [r7, #0]
 8010052:	68db      	ldr	r3, [r3, #12]
 8010054:	461a      	mov	r2, r3
 8010056:	f000 f9ab 	bl	80103b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	2160      	movs	r1, #96	; 0x60
 8010060:	4618      	mov	r0, r3
 8010062:	f000 fa4e 	bl	8010502 <TIM_ITRx_SetConfig>
      break;
 8010066:	e019      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	6818      	ldr	r0, [r3, #0]
 801006c:	683b      	ldr	r3, [r7, #0]
 801006e:	6859      	ldr	r1, [r3, #4]
 8010070:	683b      	ldr	r3, [r7, #0]
 8010072:	68db      	ldr	r3, [r3, #12]
 8010074:	461a      	mov	r2, r3
 8010076:	f000 f92f 	bl	80102d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	2140      	movs	r1, #64	; 0x40
 8010080:	4618      	mov	r0, r3
 8010082:	f000 fa3e 	bl	8010502 <TIM_ITRx_SetConfig>
      break;
 8010086:	e009      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	681a      	ldr	r2, [r3, #0]
 801008c:	683b      	ldr	r3, [r7, #0]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	4619      	mov	r1, r3
 8010092:	4610      	mov	r0, r2
 8010094:	f000 fa35 	bl	8010502 <TIM_ITRx_SetConfig>
      break;
 8010098:	e000      	b.n	801009c <HAL_TIM_ConfigClockSource+0x154>
      break;
 801009a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	2201      	movs	r2, #1
 80100a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	2200      	movs	r2, #0
 80100a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80100ac:	2300      	movs	r3, #0
}
 80100ae:	4618      	mov	r0, r3
 80100b0:	3710      	adds	r7, #16
 80100b2:	46bd      	mov	sp, r7
 80100b4:	bd80      	pop	{r7, pc}

080100b6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80100b6:	b480      	push	{r7}
 80100b8:	b083      	sub	sp, #12
 80100ba:	af00      	add	r7, sp, #0
 80100bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80100be:	bf00      	nop
 80100c0:	370c      	adds	r7, #12
 80100c2:	46bd      	mov	sp, r7
 80100c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c8:	4770      	bx	lr

080100ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80100ca:	b480      	push	{r7}
 80100cc:	b083      	sub	sp, #12
 80100ce:	af00      	add	r7, sp, #0
 80100d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80100d2:	bf00      	nop
 80100d4:	370c      	adds	r7, #12
 80100d6:	46bd      	mov	sp, r7
 80100d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100dc:	4770      	bx	lr

080100de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80100de:	b480      	push	{r7}
 80100e0:	b083      	sub	sp, #12
 80100e2:	af00      	add	r7, sp, #0
 80100e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80100e6:	bf00      	nop
 80100e8:	370c      	adds	r7, #12
 80100ea:	46bd      	mov	sp, r7
 80100ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f0:	4770      	bx	lr

080100f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80100f2:	b480      	push	{r7}
 80100f4:	b083      	sub	sp, #12
 80100f6:	af00      	add	r7, sp, #0
 80100f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80100fa:	bf00      	nop
 80100fc:	370c      	adds	r7, #12
 80100fe:	46bd      	mov	sp, r7
 8010100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010104:	4770      	bx	lr
	...

08010108 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8010108:	b480      	push	{r7}
 801010a:	b085      	sub	sp, #20
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
 8010110:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	4a34      	ldr	r2, [pc, #208]	; (80101ec <TIM_Base_SetConfig+0xe4>)
 801011c:	4293      	cmp	r3, r2
 801011e:	d00f      	beq.n	8010140 <TIM_Base_SetConfig+0x38>
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010126:	d00b      	beq.n	8010140 <TIM_Base_SetConfig+0x38>
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	4a31      	ldr	r2, [pc, #196]	; (80101f0 <TIM_Base_SetConfig+0xe8>)
 801012c:	4293      	cmp	r3, r2
 801012e:	d007      	beq.n	8010140 <TIM_Base_SetConfig+0x38>
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	4a30      	ldr	r2, [pc, #192]	; (80101f4 <TIM_Base_SetConfig+0xec>)
 8010134:	4293      	cmp	r3, r2
 8010136:	d003      	beq.n	8010140 <TIM_Base_SetConfig+0x38>
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	4a2f      	ldr	r2, [pc, #188]	; (80101f8 <TIM_Base_SetConfig+0xf0>)
 801013c:	4293      	cmp	r3, r2
 801013e:	d108      	bne.n	8010152 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010146:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	685b      	ldr	r3, [r3, #4]
 801014c:	68fa      	ldr	r2, [r7, #12]
 801014e:	4313      	orrs	r3, r2
 8010150:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	4a25      	ldr	r2, [pc, #148]	; (80101ec <TIM_Base_SetConfig+0xe4>)
 8010156:	4293      	cmp	r3, r2
 8010158:	d01b      	beq.n	8010192 <TIM_Base_SetConfig+0x8a>
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010160:	d017      	beq.n	8010192 <TIM_Base_SetConfig+0x8a>
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	4a22      	ldr	r2, [pc, #136]	; (80101f0 <TIM_Base_SetConfig+0xe8>)
 8010166:	4293      	cmp	r3, r2
 8010168:	d013      	beq.n	8010192 <TIM_Base_SetConfig+0x8a>
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	4a21      	ldr	r2, [pc, #132]	; (80101f4 <TIM_Base_SetConfig+0xec>)
 801016e:	4293      	cmp	r3, r2
 8010170:	d00f      	beq.n	8010192 <TIM_Base_SetConfig+0x8a>
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	4a20      	ldr	r2, [pc, #128]	; (80101f8 <TIM_Base_SetConfig+0xf0>)
 8010176:	4293      	cmp	r3, r2
 8010178:	d00b      	beq.n	8010192 <TIM_Base_SetConfig+0x8a>
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	4a1f      	ldr	r2, [pc, #124]	; (80101fc <TIM_Base_SetConfig+0xf4>)
 801017e:	4293      	cmp	r3, r2
 8010180:	d007      	beq.n	8010192 <TIM_Base_SetConfig+0x8a>
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	4a1e      	ldr	r2, [pc, #120]	; (8010200 <TIM_Base_SetConfig+0xf8>)
 8010186:	4293      	cmp	r3, r2
 8010188:	d003      	beq.n	8010192 <TIM_Base_SetConfig+0x8a>
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	4a1d      	ldr	r2, [pc, #116]	; (8010204 <TIM_Base_SetConfig+0xfc>)
 801018e:	4293      	cmp	r3, r2
 8010190:	d108      	bne.n	80101a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010198:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801019a:	683b      	ldr	r3, [r7, #0]
 801019c:	68db      	ldr	r3, [r3, #12]
 801019e:	68fa      	ldr	r2, [r7, #12]
 80101a0:	4313      	orrs	r3, r2
 80101a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80101aa:	683b      	ldr	r3, [r7, #0]
 80101ac:	695b      	ldr	r3, [r3, #20]
 80101ae:	4313      	orrs	r3, r2
 80101b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	68fa      	ldr	r2, [r7, #12]
 80101b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80101b8:	683b      	ldr	r3, [r7, #0]
 80101ba:	689a      	ldr	r2, [r3, #8]
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80101c0:	683b      	ldr	r3, [r7, #0]
 80101c2:	681a      	ldr	r2, [r3, #0]
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	4a08      	ldr	r2, [pc, #32]	; (80101ec <TIM_Base_SetConfig+0xe4>)
 80101cc:	4293      	cmp	r3, r2
 80101ce:	d103      	bne.n	80101d8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80101d0:	683b      	ldr	r3, [r7, #0]
 80101d2:	691a      	ldr	r2, [r3, #16]
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	2201      	movs	r2, #1
 80101dc:	615a      	str	r2, [r3, #20]
}
 80101de:	bf00      	nop
 80101e0:	3714      	adds	r7, #20
 80101e2:	46bd      	mov	sp, r7
 80101e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e8:	4770      	bx	lr
 80101ea:	bf00      	nop
 80101ec:	40010000 	.word	0x40010000
 80101f0:	40000400 	.word	0x40000400
 80101f4:	40000800 	.word	0x40000800
 80101f8:	40000c00 	.word	0x40000c00
 80101fc:	40014000 	.word	0x40014000
 8010200:	40014400 	.word	0x40014400
 8010204:	40014800 	.word	0x40014800

08010208 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8010208:	b480      	push	{r7}
 801020a:	b087      	sub	sp, #28
 801020c:	af00      	add	r7, sp, #0
 801020e:	60f8      	str	r0, [r7, #12]
 8010210:	60b9      	str	r1, [r7, #8]
 8010212:	607a      	str	r2, [r7, #4]
 8010214:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	6a1b      	ldr	r3, [r3, #32]
 801021a:	f023 0201 	bic.w	r2, r3, #1
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	699b      	ldr	r3, [r3, #24]
 8010226:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	6a1b      	ldr	r3, [r3, #32]
 801022c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	4a24      	ldr	r2, [pc, #144]	; (80102c4 <TIM_TI1_SetConfig+0xbc>)
 8010232:	4293      	cmp	r3, r2
 8010234:	d013      	beq.n	801025e <TIM_TI1_SetConfig+0x56>
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801023c:	d00f      	beq.n	801025e <TIM_TI1_SetConfig+0x56>
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	4a21      	ldr	r2, [pc, #132]	; (80102c8 <TIM_TI1_SetConfig+0xc0>)
 8010242:	4293      	cmp	r3, r2
 8010244:	d00b      	beq.n	801025e <TIM_TI1_SetConfig+0x56>
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	4a20      	ldr	r2, [pc, #128]	; (80102cc <TIM_TI1_SetConfig+0xc4>)
 801024a:	4293      	cmp	r3, r2
 801024c:	d007      	beq.n	801025e <TIM_TI1_SetConfig+0x56>
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	4a1f      	ldr	r2, [pc, #124]	; (80102d0 <TIM_TI1_SetConfig+0xc8>)
 8010252:	4293      	cmp	r3, r2
 8010254:	d003      	beq.n	801025e <TIM_TI1_SetConfig+0x56>
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	4a1e      	ldr	r2, [pc, #120]	; (80102d4 <TIM_TI1_SetConfig+0xcc>)
 801025a:	4293      	cmp	r3, r2
 801025c:	d101      	bne.n	8010262 <TIM_TI1_SetConfig+0x5a>
 801025e:	2301      	movs	r3, #1
 8010260:	e000      	b.n	8010264 <TIM_TI1_SetConfig+0x5c>
 8010262:	2300      	movs	r3, #0
 8010264:	2b00      	cmp	r3, #0
 8010266:	d008      	beq.n	801027a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8010268:	697b      	ldr	r3, [r7, #20]
 801026a:	f023 0303 	bic.w	r3, r3, #3
 801026e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8010270:	697a      	ldr	r2, [r7, #20]
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	4313      	orrs	r3, r2
 8010276:	617b      	str	r3, [r7, #20]
 8010278:	e003      	b.n	8010282 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	f043 0301 	orr.w	r3, r3, #1
 8010280:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010282:	697b      	ldr	r3, [r7, #20]
 8010284:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010288:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 801028a:	683b      	ldr	r3, [r7, #0]
 801028c:	011b      	lsls	r3, r3, #4
 801028e:	b2db      	uxtb	r3, r3
 8010290:	697a      	ldr	r2, [r7, #20]
 8010292:	4313      	orrs	r3, r2
 8010294:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010296:	693b      	ldr	r3, [r7, #16]
 8010298:	f023 030a 	bic.w	r3, r3, #10
 801029c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	f003 030a 	and.w	r3, r3, #10
 80102a4:	693a      	ldr	r2, [r7, #16]
 80102a6:	4313      	orrs	r3, r2
 80102a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	697a      	ldr	r2, [r7, #20]
 80102ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	693a      	ldr	r2, [r7, #16]
 80102b4:	621a      	str	r2, [r3, #32]
}
 80102b6:	bf00      	nop
 80102b8:	371c      	adds	r7, #28
 80102ba:	46bd      	mov	sp, r7
 80102bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c0:	4770      	bx	lr
 80102c2:	bf00      	nop
 80102c4:	40010000 	.word	0x40010000
 80102c8:	40000400 	.word	0x40000400
 80102cc:	40000800 	.word	0x40000800
 80102d0:	40000c00 	.word	0x40000c00
 80102d4:	40014000 	.word	0x40014000

080102d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80102d8:	b480      	push	{r7}
 80102da:	b087      	sub	sp, #28
 80102dc:	af00      	add	r7, sp, #0
 80102de:	60f8      	str	r0, [r7, #12]
 80102e0:	60b9      	str	r1, [r7, #8]
 80102e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	6a1b      	ldr	r3, [r3, #32]
 80102e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	6a1b      	ldr	r3, [r3, #32]
 80102ee:	f023 0201 	bic.w	r2, r3, #1
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	699b      	ldr	r3, [r3, #24]
 80102fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80102fc:	693b      	ldr	r3, [r7, #16]
 80102fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010302:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	011b      	lsls	r3, r3, #4
 8010308:	693a      	ldr	r2, [r7, #16]
 801030a:	4313      	orrs	r3, r2
 801030c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801030e:	697b      	ldr	r3, [r7, #20]
 8010310:	f023 030a 	bic.w	r3, r3, #10
 8010314:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010316:	697a      	ldr	r2, [r7, #20]
 8010318:	68bb      	ldr	r3, [r7, #8]
 801031a:	4313      	orrs	r3, r2
 801031c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	693a      	ldr	r2, [r7, #16]
 8010322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	697a      	ldr	r2, [r7, #20]
 8010328:	621a      	str	r2, [r3, #32]
}
 801032a:	bf00      	nop
 801032c:	371c      	adds	r7, #28
 801032e:	46bd      	mov	sp, r7
 8010330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010334:	4770      	bx	lr

08010336 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8010336:	b480      	push	{r7}
 8010338:	b087      	sub	sp, #28
 801033a:	af00      	add	r7, sp, #0
 801033c:	60f8      	str	r0, [r7, #12]
 801033e:	60b9      	str	r1, [r7, #8]
 8010340:	607a      	str	r2, [r7, #4]
 8010342:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	6a1b      	ldr	r3, [r3, #32]
 8010348:	f023 0210 	bic.w	r2, r3, #16
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	699b      	ldr	r3, [r3, #24]
 8010354:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	6a1b      	ldr	r3, [r3, #32]
 801035a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 801035c:	697b      	ldr	r3, [r7, #20]
 801035e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010362:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	021b      	lsls	r3, r3, #8
 8010368:	697a      	ldr	r2, [r7, #20]
 801036a:	4313      	orrs	r3, r2
 801036c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801036e:	697b      	ldr	r3, [r7, #20]
 8010370:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010374:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8010376:	683b      	ldr	r3, [r7, #0]
 8010378:	031b      	lsls	r3, r3, #12
 801037a:	b29b      	uxth	r3, r3
 801037c:	697a      	ldr	r2, [r7, #20]
 801037e:	4313      	orrs	r3, r2
 8010380:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010382:	693b      	ldr	r3, [r7, #16]
 8010384:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010388:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 801038a:	68bb      	ldr	r3, [r7, #8]
 801038c:	011b      	lsls	r3, r3, #4
 801038e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8010392:	693a      	ldr	r2, [r7, #16]
 8010394:	4313      	orrs	r3, r2
 8010396:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010398:	68fb      	ldr	r3, [r7, #12]
 801039a:	697a      	ldr	r2, [r7, #20]
 801039c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	693a      	ldr	r2, [r7, #16]
 80103a2:	621a      	str	r2, [r3, #32]
}
 80103a4:	bf00      	nop
 80103a6:	371c      	adds	r7, #28
 80103a8:	46bd      	mov	sp, r7
 80103aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ae:	4770      	bx	lr

080103b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80103b0:	b480      	push	{r7}
 80103b2:	b087      	sub	sp, #28
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	60f8      	str	r0, [r7, #12]
 80103b8:	60b9      	str	r1, [r7, #8]
 80103ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	6a1b      	ldr	r3, [r3, #32]
 80103c0:	f023 0210 	bic.w	r2, r3, #16
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	699b      	ldr	r3, [r3, #24]
 80103cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	6a1b      	ldr	r3, [r3, #32]
 80103d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80103d4:	697b      	ldr	r3, [r7, #20]
 80103d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80103da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	031b      	lsls	r3, r3, #12
 80103e0:	697a      	ldr	r2, [r7, #20]
 80103e2:	4313      	orrs	r3, r2
 80103e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80103e6:	693b      	ldr	r3, [r7, #16]
 80103e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80103ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80103ee:	68bb      	ldr	r3, [r7, #8]
 80103f0:	011b      	lsls	r3, r3, #4
 80103f2:	693a      	ldr	r2, [r7, #16]
 80103f4:	4313      	orrs	r3, r2
 80103f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	697a      	ldr	r2, [r7, #20]
 80103fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	693a      	ldr	r2, [r7, #16]
 8010402:	621a      	str	r2, [r3, #32]
}
 8010404:	bf00      	nop
 8010406:	371c      	adds	r7, #28
 8010408:	46bd      	mov	sp, r7
 801040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040e:	4770      	bx	lr

08010410 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8010410:	b480      	push	{r7}
 8010412:	b087      	sub	sp, #28
 8010414:	af00      	add	r7, sp, #0
 8010416:	60f8      	str	r0, [r7, #12]
 8010418:	60b9      	str	r1, [r7, #8]
 801041a:	607a      	str	r2, [r7, #4]
 801041c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	6a1b      	ldr	r3, [r3, #32]
 8010422:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	69db      	ldr	r3, [r3, #28]
 801042e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	6a1b      	ldr	r3, [r3, #32]
 8010434:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8010436:	697b      	ldr	r3, [r7, #20]
 8010438:	f023 0303 	bic.w	r3, r3, #3
 801043c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 801043e:	697a      	ldr	r2, [r7, #20]
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	4313      	orrs	r3, r2
 8010444:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8010446:	697b      	ldr	r3, [r7, #20]
 8010448:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801044c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 801044e:	683b      	ldr	r3, [r7, #0]
 8010450:	011b      	lsls	r3, r3, #4
 8010452:	b2db      	uxtb	r3, r3
 8010454:	697a      	ldr	r2, [r7, #20]
 8010456:	4313      	orrs	r3, r2
 8010458:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 801045a:	693b      	ldr	r3, [r7, #16]
 801045c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8010460:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8010462:	68bb      	ldr	r3, [r7, #8]
 8010464:	021b      	lsls	r3, r3, #8
 8010466:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 801046a:	693a      	ldr	r2, [r7, #16]
 801046c:	4313      	orrs	r3, r2
 801046e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	697a      	ldr	r2, [r7, #20]
 8010474:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8010476:	68fb      	ldr	r3, [r7, #12]
 8010478:	693a      	ldr	r2, [r7, #16]
 801047a:	621a      	str	r2, [r3, #32]
}
 801047c:	bf00      	nop
 801047e:	371c      	adds	r7, #28
 8010480:	46bd      	mov	sp, r7
 8010482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010486:	4770      	bx	lr

08010488 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8010488:	b480      	push	{r7}
 801048a:	b087      	sub	sp, #28
 801048c:	af00      	add	r7, sp, #0
 801048e:	60f8      	str	r0, [r7, #12]
 8010490:	60b9      	str	r1, [r7, #8]
 8010492:	607a      	str	r2, [r7, #4]
 8010494:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	6a1b      	ldr	r3, [r3, #32]
 801049a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	69db      	ldr	r3, [r3, #28]
 80104a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	6a1b      	ldr	r3, [r3, #32]
 80104ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80104ae:	697b      	ldr	r3, [r7, #20]
 80104b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80104b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	021b      	lsls	r3, r3, #8
 80104ba:	697a      	ldr	r2, [r7, #20]
 80104bc:	4313      	orrs	r3, r2
 80104be:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80104c0:	697b      	ldr	r3, [r7, #20]
 80104c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80104c6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	031b      	lsls	r3, r3, #12
 80104cc:	b29b      	uxth	r3, r3
 80104ce:	697a      	ldr	r2, [r7, #20]
 80104d0:	4313      	orrs	r3, r2
 80104d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80104d4:	693b      	ldr	r3, [r7, #16]
 80104d6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80104da:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80104dc:	68bb      	ldr	r3, [r7, #8]
 80104de:	031b      	lsls	r3, r3, #12
 80104e0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80104e4:	693a      	ldr	r2, [r7, #16]
 80104e6:	4313      	orrs	r3, r2
 80104e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	697a      	ldr	r2, [r7, #20]
 80104ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	693a      	ldr	r2, [r7, #16]
 80104f4:	621a      	str	r2, [r3, #32]
}
 80104f6:	bf00      	nop
 80104f8:	371c      	adds	r7, #28
 80104fa:	46bd      	mov	sp, r7
 80104fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010500:	4770      	bx	lr

08010502 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010502:	b480      	push	{r7}
 8010504:	b085      	sub	sp, #20
 8010506:	af00      	add	r7, sp, #0
 8010508:	6078      	str	r0, [r7, #4]
 801050a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	689b      	ldr	r3, [r3, #8]
 8010510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010518:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801051a:	683a      	ldr	r2, [r7, #0]
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	4313      	orrs	r3, r2
 8010520:	f043 0307 	orr.w	r3, r3, #7
 8010524:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	68fa      	ldr	r2, [r7, #12]
 801052a:	609a      	str	r2, [r3, #8]
}
 801052c:	bf00      	nop
 801052e:	3714      	adds	r7, #20
 8010530:	46bd      	mov	sp, r7
 8010532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010536:	4770      	bx	lr

08010538 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010538:	b480      	push	{r7}
 801053a:	b087      	sub	sp, #28
 801053c:	af00      	add	r7, sp, #0
 801053e:	60f8      	str	r0, [r7, #12]
 8010540:	60b9      	str	r1, [r7, #8]
 8010542:	607a      	str	r2, [r7, #4]
 8010544:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	689b      	ldr	r3, [r3, #8]
 801054a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8010552:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010554:	683b      	ldr	r3, [r7, #0]
 8010556:	021a      	lsls	r2, r3, #8
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	431a      	orrs	r2, r3
 801055c:	68bb      	ldr	r3, [r7, #8]
 801055e:	4313      	orrs	r3, r2
 8010560:	697a      	ldr	r2, [r7, #20]
 8010562:	4313      	orrs	r3, r2
 8010564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	697a      	ldr	r2, [r7, #20]
 801056a:	609a      	str	r2, [r3, #8]
}
 801056c:	bf00      	nop
 801056e:	371c      	adds	r7, #28
 8010570:	46bd      	mov	sp, r7
 8010572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010576:	4770      	bx	lr

08010578 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010578:	b480      	push	{r7}
 801057a:	b087      	sub	sp, #28
 801057c:	af00      	add	r7, sp, #0
 801057e:	60f8      	str	r0, [r7, #12]
 8010580:	60b9      	str	r1, [r7, #8]
 8010582:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010584:	68bb      	ldr	r3, [r7, #8]
 8010586:	f003 031f 	and.w	r3, r3, #31
 801058a:	2201      	movs	r2, #1
 801058c:	fa02 f303 	lsl.w	r3, r2, r3
 8010590:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	6a1a      	ldr	r2, [r3, #32]
 8010596:	697b      	ldr	r3, [r7, #20]
 8010598:	43db      	mvns	r3, r3
 801059a:	401a      	ands	r2, r3
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	6a1a      	ldr	r2, [r3, #32]
 80105a4:	68bb      	ldr	r3, [r7, #8]
 80105a6:	f003 031f 	and.w	r3, r3, #31
 80105aa:	6879      	ldr	r1, [r7, #4]
 80105ac:	fa01 f303 	lsl.w	r3, r1, r3
 80105b0:	431a      	orrs	r2, r3
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	621a      	str	r2, [r3, #32]
}
 80105b6:	bf00      	nop
 80105b8:	371c      	adds	r7, #28
 80105ba:	46bd      	mov	sp, r7
 80105bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c0:	4770      	bx	lr
	...

080105c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80105c4:	b480      	push	{r7}
 80105c6:	b085      	sub	sp, #20
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	6078      	str	r0, [r7, #4]
 80105cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80105d4:	2b01      	cmp	r3, #1
 80105d6:	d101      	bne.n	80105dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80105d8:	2302      	movs	r3, #2
 80105da:	e050      	b.n	801067e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	2201      	movs	r2, #1
 80105e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	2202      	movs	r2, #2
 80105e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	685b      	ldr	r3, [r3, #4]
 80105f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	689b      	ldr	r3, [r3, #8]
 80105fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010604:	683b      	ldr	r3, [r7, #0]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	68fa      	ldr	r2, [r7, #12]
 801060a:	4313      	orrs	r3, r2
 801060c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	68fa      	ldr	r2, [r7, #12]
 8010614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	4a1c      	ldr	r2, [pc, #112]	; (801068c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 801061c:	4293      	cmp	r3, r2
 801061e:	d018      	beq.n	8010652 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010628:	d013      	beq.n	8010652 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	4a18      	ldr	r2, [pc, #96]	; (8010690 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8010630:	4293      	cmp	r3, r2
 8010632:	d00e      	beq.n	8010652 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	4a16      	ldr	r2, [pc, #88]	; (8010694 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 801063a:	4293      	cmp	r3, r2
 801063c:	d009      	beq.n	8010652 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	4a15      	ldr	r2, [pc, #84]	; (8010698 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8010644:	4293      	cmp	r3, r2
 8010646:	d004      	beq.n	8010652 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	4a13      	ldr	r2, [pc, #76]	; (801069c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 801064e:	4293      	cmp	r3, r2
 8010650:	d10c      	bne.n	801066c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010652:	68bb      	ldr	r3, [r7, #8]
 8010654:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010658:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801065a:	683b      	ldr	r3, [r7, #0]
 801065c:	685b      	ldr	r3, [r3, #4]
 801065e:	68ba      	ldr	r2, [r7, #8]
 8010660:	4313      	orrs	r3, r2
 8010662:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	68ba      	ldr	r2, [r7, #8]
 801066a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	2201      	movs	r2, #1
 8010670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	2200      	movs	r2, #0
 8010678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801067c:	2300      	movs	r3, #0
}
 801067e:	4618      	mov	r0, r3
 8010680:	3714      	adds	r7, #20
 8010682:	46bd      	mov	sp, r7
 8010684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010688:	4770      	bx	lr
 801068a:	bf00      	nop
 801068c:	40010000 	.word	0x40010000
 8010690:	40000400 	.word	0x40000400
 8010694:	40000800 	.word	0x40000800
 8010698:	40000c00 	.word	0x40000c00
 801069c:	40014000 	.word	0x40014000

080106a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80106a0:	b480      	push	{r7}
 80106a2:	b083      	sub	sp, #12
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80106a8:	bf00      	nop
 80106aa:	370c      	adds	r7, #12
 80106ac:	46bd      	mov	sp, r7
 80106ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b2:	4770      	bx	lr

080106b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80106b4:	b480      	push	{r7}
 80106b6:	b083      	sub	sp, #12
 80106b8:	af00      	add	r7, sp, #0
 80106ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80106bc:	bf00      	nop
 80106be:	370c      	adds	r7, #12
 80106c0:	46bd      	mov	sp, r7
 80106c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c6:	4770      	bx	lr

080106c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b082      	sub	sp, #8
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d101      	bne.n	80106da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80106d6:	2301      	movs	r3, #1
 80106d8:	e03f      	b.n	801075a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80106e0:	b2db      	uxtb	r3, r3
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d106      	bne.n	80106f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	2200      	movs	r2, #0
 80106ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80106ee:	6878      	ldr	r0, [r7, #4]
 80106f0:	f7f5 ffac 	bl	800664c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	2224      	movs	r2, #36	; 0x24
 80106f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	68da      	ldr	r2, [r3, #12]
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801070a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 801070c:	6878      	ldr	r0, [r7, #4]
 801070e:	f000 fc8f 	bl	8011030 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	691a      	ldr	r2, [r3, #16]
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010720:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	695a      	ldr	r2, [r3, #20]
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010730:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	68da      	ldr	r2, [r3, #12]
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010740:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	2200      	movs	r2, #0
 8010746:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	2220      	movs	r2, #32
 801074c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	2220      	movs	r2, #32
 8010754:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8010758:	2300      	movs	r3, #0
}
 801075a:	4618      	mov	r0, r3
 801075c:	3708      	adds	r7, #8
 801075e:	46bd      	mov	sp, r7
 8010760:	bd80      	pop	{r7, pc}

08010762 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8010762:	b580      	push	{r7, lr}
 8010764:	b082      	sub	sp, #8
 8010766:	af00      	add	r7, sp, #0
 8010768:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d101      	bne.n	8010774 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8010770:	2301      	movs	r3, #1
 8010772:	e01e      	b.n	80107b2 <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	2224      	movs	r2, #36	; 0x24
 8010778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	68da      	ldr	r2, [r3, #12]
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801078a:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f7f6 f833 	bl	80067f8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	2200      	movs	r2, #0
 8010796:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	2200      	movs	r2, #0
 801079c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	2200      	movs	r2, #0
 80107a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	2200      	movs	r2, #0
 80107ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80107b0:	2300      	movs	r3, #0
}
 80107b2:	4618      	mov	r0, r3
 80107b4:	3708      	adds	r7, #8
 80107b6:	46bd      	mov	sp, r7
 80107b8:	bd80      	pop	{r7, pc}

080107ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80107ba:	b580      	push	{r7, lr}
 80107bc:	b088      	sub	sp, #32
 80107be:	af02      	add	r7, sp, #8
 80107c0:	60f8      	str	r0, [r7, #12]
 80107c2:	60b9      	str	r1, [r7, #8]
 80107c4:	603b      	str	r3, [r7, #0]
 80107c6:	4613      	mov	r3, r2
 80107c8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80107ca:	2300      	movs	r3, #0
 80107cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80107d4:	b2db      	uxtb	r3, r3
 80107d6:	2b20      	cmp	r3, #32
 80107d8:	f040 8083 	bne.w	80108e2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80107dc:	68bb      	ldr	r3, [r7, #8]
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d002      	beq.n	80107e8 <HAL_UART_Transmit+0x2e>
 80107e2:	88fb      	ldrh	r3, [r7, #6]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d101      	bne.n	80107ec <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80107e8:	2301      	movs	r3, #1
 80107ea:	e07b      	b.n	80108e4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80107f2:	2b01      	cmp	r3, #1
 80107f4:	d101      	bne.n	80107fa <HAL_UART_Transmit+0x40>
 80107f6:	2302      	movs	r3, #2
 80107f8:	e074      	b.n	80108e4 <HAL_UART_Transmit+0x12a>
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	2201      	movs	r2, #1
 80107fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	2200      	movs	r2, #0
 8010806:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	2221      	movs	r2, #33	; 0x21
 801080c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8010810:	f7fa ff6e 	bl	800b6f0 <HAL_GetTick>
 8010814:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	88fa      	ldrh	r2, [r7, #6]
 801081a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	88fa      	ldrh	r2, [r7, #6]
 8010820:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	2200      	movs	r2, #0
 8010826:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 801082a:	e042      	b.n	80108b2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010830:	b29b      	uxth	r3, r3
 8010832:	3b01      	subs	r3, #1
 8010834:	b29a      	uxth	r2, r3
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	689b      	ldr	r3, [r3, #8]
 801083e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010842:	d122      	bne.n	801088a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010844:	683b      	ldr	r3, [r7, #0]
 8010846:	9300      	str	r3, [sp, #0]
 8010848:	697b      	ldr	r3, [r7, #20]
 801084a:	2200      	movs	r2, #0
 801084c:	2180      	movs	r1, #128	; 0x80
 801084e:	68f8      	ldr	r0, [r7, #12]
 8010850:	f000 fa6c 	bl	8010d2c <UART_WaitOnFlagUntilTimeout>
 8010854:	4603      	mov	r3, r0
 8010856:	2b00      	cmp	r3, #0
 8010858:	d001      	beq.n	801085e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 801085a:	2303      	movs	r3, #3
 801085c:	e042      	b.n	80108e4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 801085e:	68bb      	ldr	r3, [r7, #8]
 8010860:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8010862:	693b      	ldr	r3, [r7, #16]
 8010864:	881b      	ldrh	r3, [r3, #0]
 8010866:	461a      	mov	r2, r3
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010870:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	691b      	ldr	r3, [r3, #16]
 8010876:	2b00      	cmp	r3, #0
 8010878:	d103      	bne.n	8010882 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 801087a:	68bb      	ldr	r3, [r7, #8]
 801087c:	3302      	adds	r3, #2
 801087e:	60bb      	str	r3, [r7, #8]
 8010880:	e017      	b.n	80108b2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8010882:	68bb      	ldr	r3, [r7, #8]
 8010884:	3301      	adds	r3, #1
 8010886:	60bb      	str	r3, [r7, #8]
 8010888:	e013      	b.n	80108b2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801088a:	683b      	ldr	r3, [r7, #0]
 801088c:	9300      	str	r3, [sp, #0]
 801088e:	697b      	ldr	r3, [r7, #20]
 8010890:	2200      	movs	r2, #0
 8010892:	2180      	movs	r1, #128	; 0x80
 8010894:	68f8      	ldr	r0, [r7, #12]
 8010896:	f000 fa49 	bl	8010d2c <UART_WaitOnFlagUntilTimeout>
 801089a:	4603      	mov	r3, r0
 801089c:	2b00      	cmp	r3, #0
 801089e:	d001      	beq.n	80108a4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80108a0:	2303      	movs	r3, #3
 80108a2:	e01f      	b.n	80108e4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80108a4:	68bb      	ldr	r3, [r7, #8]
 80108a6:	1c5a      	adds	r2, r3, #1
 80108a8:	60ba      	str	r2, [r7, #8]
 80108aa:	781a      	ldrb	r2, [r3, #0]
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80108b6:	b29b      	uxth	r3, r3
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d1b7      	bne.n	801082c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80108bc:	683b      	ldr	r3, [r7, #0]
 80108be:	9300      	str	r3, [sp, #0]
 80108c0:	697b      	ldr	r3, [r7, #20]
 80108c2:	2200      	movs	r2, #0
 80108c4:	2140      	movs	r1, #64	; 0x40
 80108c6:	68f8      	ldr	r0, [r7, #12]
 80108c8:	f000 fa30 	bl	8010d2c <UART_WaitOnFlagUntilTimeout>
 80108cc:	4603      	mov	r3, r0
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d001      	beq.n	80108d6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80108d2:	2303      	movs	r3, #3
 80108d4:	e006      	b.n	80108e4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	2220      	movs	r2, #32
 80108da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80108de:	2300      	movs	r3, #0
 80108e0:	e000      	b.n	80108e4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80108e2:	2302      	movs	r3, #2
  }
}
 80108e4:	4618      	mov	r0, r3
 80108e6:	3718      	adds	r7, #24
 80108e8:	46bd      	mov	sp, r7
 80108ea:	bd80      	pop	{r7, pc}

080108ec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80108ec:	b580      	push	{r7, lr}
 80108ee:	b086      	sub	sp, #24
 80108f0:	af00      	add	r7, sp, #0
 80108f2:	60f8      	str	r0, [r7, #12]
 80108f4:	60b9      	str	r1, [r7, #8]
 80108f6:	4613      	mov	r3, r2
 80108f8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010900:	b2db      	uxtb	r3, r3
 8010902:	2b20      	cmp	r3, #32
 8010904:	d166      	bne.n	80109d4 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8010906:	68bb      	ldr	r3, [r7, #8]
 8010908:	2b00      	cmp	r3, #0
 801090a:	d002      	beq.n	8010912 <HAL_UART_Receive_DMA+0x26>
 801090c:	88fb      	ldrh	r3, [r7, #6]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d101      	bne.n	8010916 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8010912:	2301      	movs	r3, #1
 8010914:	e05f      	b.n	80109d6 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801091c:	2b01      	cmp	r3, #1
 801091e:	d101      	bne.n	8010924 <HAL_UART_Receive_DMA+0x38>
 8010920:	2302      	movs	r3, #2
 8010922:	e058      	b.n	80109d6 <HAL_UART_Receive_DMA+0xea>
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	2201      	movs	r2, #1
 8010928:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 801092c:	68ba      	ldr	r2, [r7, #8]
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	88fa      	ldrh	r2, [r7, #6]
 8010936:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	2200      	movs	r2, #0
 801093c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	2222      	movs	r2, #34	; 0x22
 8010942:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801094a:	4a25      	ldr	r2, [pc, #148]	; (80109e0 <HAL_UART_Receive_DMA+0xf4>)
 801094c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801094e:	68fb      	ldr	r3, [r7, #12]
 8010950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010952:	4a24      	ldr	r2, [pc, #144]	; (80109e4 <HAL_UART_Receive_DMA+0xf8>)
 8010954:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801095a:	4a23      	ldr	r2, [pc, #140]	; (80109e8 <HAL_UART_Receive_DMA+0xfc>)
 801095c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010962:	2200      	movs	r2, #0
 8010964:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8010966:	f107 0308 	add.w	r3, r7, #8
 801096a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	3304      	adds	r3, #4
 8010976:	4619      	mov	r1, r3
 8010978:	697b      	ldr	r3, [r7, #20]
 801097a:	681a      	ldr	r2, [r3, #0]
 801097c:	88fb      	ldrh	r3, [r7, #6]
 801097e:	f7fb fe6d 	bl	800c65c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8010982:	2300      	movs	r3, #0
 8010984:	613b      	str	r3, [r7, #16]
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	613b      	str	r3, [r7, #16]
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	685b      	ldr	r3, [r3, #4]
 8010994:	613b      	str	r3, [r7, #16]
 8010996:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	2200      	movs	r2, #0
 801099c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	68da      	ldr	r2, [r3, #12]
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80109ae:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	695a      	ldr	r2, [r3, #20]
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	f042 0201 	orr.w	r2, r2, #1
 80109be:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	695a      	ldr	r2, [r3, #20]
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80109ce:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80109d0:	2300      	movs	r3, #0
 80109d2:	e000      	b.n	80109d6 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80109d4:	2302      	movs	r3, #2
  }
}
 80109d6:	4618      	mov	r0, r3
 80109d8:	3718      	adds	r7, #24
 80109da:	46bd      	mov	sp, r7
 80109dc:	bd80      	pop	{r7, pc}
 80109de:	bf00      	nop
 80109e0:	08010c15 	.word	0x08010c15
 80109e4:	08010c7d 	.word	0x08010c7d
 80109e8:	08010c99 	.word	0x08010c99

080109ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80109ec:	b580      	push	{r7, lr}
 80109ee:	b088      	sub	sp, #32
 80109f0:	af00      	add	r7, sp, #0
 80109f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	68db      	ldr	r3, [r3, #12]
 8010a02:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	695b      	ldr	r3, [r3, #20]
 8010a0a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8010a10:	2300      	movs	r3, #0
 8010a12:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8010a14:	69fb      	ldr	r3, [r7, #28]
 8010a16:	f003 030f 	and.w	r3, r3, #15
 8010a1a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8010a1c:	693b      	ldr	r3, [r7, #16]
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d10d      	bne.n	8010a3e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010a22:	69fb      	ldr	r3, [r7, #28]
 8010a24:	f003 0320 	and.w	r3, r3, #32
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d008      	beq.n	8010a3e <HAL_UART_IRQHandler+0x52>
 8010a2c:	69bb      	ldr	r3, [r7, #24]
 8010a2e:	f003 0320 	and.w	r3, r3, #32
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d003      	beq.n	8010a3e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8010a36:	6878      	ldr	r0, [r7, #4]
 8010a38:	f000 fa78 	bl	8010f2c <UART_Receive_IT>
      return;
 8010a3c:	e0d1      	b.n	8010be2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8010a3e:	693b      	ldr	r3, [r7, #16]
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	f000 80b0 	beq.w	8010ba6 <HAL_UART_IRQHandler+0x1ba>
 8010a46:	697b      	ldr	r3, [r7, #20]
 8010a48:	f003 0301 	and.w	r3, r3, #1
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d105      	bne.n	8010a5c <HAL_UART_IRQHandler+0x70>
 8010a50:	69bb      	ldr	r3, [r7, #24]
 8010a52:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	f000 80a5 	beq.w	8010ba6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8010a5c:	69fb      	ldr	r3, [r7, #28]
 8010a5e:	f003 0301 	and.w	r3, r3, #1
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d00a      	beq.n	8010a7c <HAL_UART_IRQHandler+0x90>
 8010a66:	69bb      	ldr	r3, [r7, #24]
 8010a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d005      	beq.n	8010a7c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010a74:	f043 0201 	orr.w	r2, r3, #1
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010a7c:	69fb      	ldr	r3, [r7, #28]
 8010a7e:	f003 0304 	and.w	r3, r3, #4
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d00a      	beq.n	8010a9c <HAL_UART_IRQHandler+0xb0>
 8010a86:	697b      	ldr	r3, [r7, #20]
 8010a88:	f003 0301 	and.w	r3, r3, #1
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d005      	beq.n	8010a9c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010a94:	f043 0202 	orr.w	r2, r3, #2
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010a9c:	69fb      	ldr	r3, [r7, #28]
 8010a9e:	f003 0302 	and.w	r3, r3, #2
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d00a      	beq.n	8010abc <HAL_UART_IRQHandler+0xd0>
 8010aa6:	697b      	ldr	r3, [r7, #20]
 8010aa8:	f003 0301 	and.w	r3, r3, #1
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d005      	beq.n	8010abc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ab4:	f043 0204 	orr.w	r2, r3, #4
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8010abc:	69fb      	ldr	r3, [r7, #28]
 8010abe:	f003 0308 	and.w	r3, r3, #8
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d00f      	beq.n	8010ae6 <HAL_UART_IRQHandler+0xfa>
 8010ac6:	69bb      	ldr	r3, [r7, #24]
 8010ac8:	f003 0320 	and.w	r3, r3, #32
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d104      	bne.n	8010ada <HAL_UART_IRQHandler+0xee>
 8010ad0:	697b      	ldr	r3, [r7, #20]
 8010ad2:	f003 0301 	and.w	r3, r3, #1
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d005      	beq.n	8010ae6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ade:	f043 0208 	orr.w	r2, r3, #8
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d078      	beq.n	8010be0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010aee:	69fb      	ldr	r3, [r7, #28]
 8010af0:	f003 0320 	and.w	r3, r3, #32
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d007      	beq.n	8010b08 <HAL_UART_IRQHandler+0x11c>
 8010af8:	69bb      	ldr	r3, [r7, #24]
 8010afa:	f003 0320 	and.w	r3, r3, #32
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d002      	beq.n	8010b08 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8010b02:	6878      	ldr	r0, [r7, #4]
 8010b04:	f000 fa12 	bl	8010f2c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	695b      	ldr	r3, [r3, #20]
 8010b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b12:	2b40      	cmp	r3, #64	; 0x40
 8010b14:	bf0c      	ite	eq
 8010b16:	2301      	moveq	r3, #1
 8010b18:	2300      	movne	r3, #0
 8010b1a:	b2db      	uxtb	r3, r3
 8010b1c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010b22:	f003 0308 	and.w	r3, r3, #8
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d102      	bne.n	8010b30 <HAL_UART_IRQHandler+0x144>
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d031      	beq.n	8010b94 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010b30:	6878      	ldr	r0, [r7, #4]
 8010b32:	f000 f95b 	bl	8010dec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	695b      	ldr	r3, [r3, #20]
 8010b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b40:	2b40      	cmp	r3, #64	; 0x40
 8010b42:	d123      	bne.n	8010b8c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	695a      	ldr	r2, [r3, #20]
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010b52:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d013      	beq.n	8010b84 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b60:	4a21      	ldr	r2, [pc, #132]	; (8010be8 <HAL_UART_IRQHandler+0x1fc>)
 8010b62:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b68:	4618      	mov	r0, r3
 8010b6a:	f7fb fdcf 	bl	800c70c <HAL_DMA_Abort_IT>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d016      	beq.n	8010ba2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b7a:	687a      	ldr	r2, [r7, #4]
 8010b7c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8010b7e:	4610      	mov	r0, r2
 8010b80:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b82:	e00e      	b.n	8010ba2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010b84:	6878      	ldr	r0, [r7, #4]
 8010b86:	f7f5 fd4d 	bl	8006624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b8a:	e00a      	b.n	8010ba2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010b8c:	6878      	ldr	r0, [r7, #4]
 8010b8e:	f7f5 fd49 	bl	8006624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b92:	e006      	b.n	8010ba2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010b94:	6878      	ldr	r0, [r7, #4]
 8010b96:	f7f5 fd45 	bl	8006624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	2200      	movs	r2, #0
 8010b9e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8010ba0:	e01e      	b.n	8010be0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ba2:	bf00      	nop
    return;
 8010ba4:	e01c      	b.n	8010be0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8010ba6:	69fb      	ldr	r3, [r7, #28]
 8010ba8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d008      	beq.n	8010bc2 <HAL_UART_IRQHandler+0x1d6>
 8010bb0:	69bb      	ldr	r3, [r7, #24]
 8010bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d003      	beq.n	8010bc2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f000 f948 	bl	8010e50 <UART_Transmit_IT>
    return;
 8010bc0:	e00f      	b.n	8010be2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8010bc2:	69fb      	ldr	r3, [r7, #28]
 8010bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d00a      	beq.n	8010be2 <HAL_UART_IRQHandler+0x1f6>
 8010bcc:	69bb      	ldr	r3, [r7, #24]
 8010bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d005      	beq.n	8010be2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8010bd6:	6878      	ldr	r0, [r7, #4]
 8010bd8:	f000 f990 	bl	8010efc <UART_EndTransmit_IT>
    return;
 8010bdc:	bf00      	nop
 8010bde:	e000      	b.n	8010be2 <HAL_UART_IRQHandler+0x1f6>
    return;
 8010be0:	bf00      	nop
  }
}
 8010be2:	3720      	adds	r7, #32
 8010be4:	46bd      	mov	sp, r7
 8010be6:	bd80      	pop	{r7, pc}
 8010be8:	08010e29 	.word	0x08010e29

08010bec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010bec:	b480      	push	{r7}
 8010bee:	b083      	sub	sp, #12
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8010bf4:	bf00      	nop
 8010bf6:	370c      	adds	r7, #12
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bfe:	4770      	bx	lr

08010c00 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010c00:	b480      	push	{r7}
 8010c02:	b083      	sub	sp, #12
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8010c08:	bf00      	nop
 8010c0a:	370c      	adds	r7, #12
 8010c0c:	46bd      	mov	sp, r7
 8010c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c12:	4770      	bx	lr

08010c14 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b084      	sub	sp, #16
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c20:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d11e      	bne.n	8010c6e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	2200      	movs	r2, #0
 8010c34:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	68da      	ldr	r2, [r3, #12]
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010c44:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	695a      	ldr	r2, [r3, #20]
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	f022 0201 	bic.w	r2, r2, #1
 8010c54:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	695a      	ldr	r2, [r3, #20]
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010c64:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	2220      	movs	r2, #32
 8010c6a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8010c6e:	68f8      	ldr	r0, [r7, #12]
 8010c70:	f7f5 fce2 	bl	8006638 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c74:	bf00      	nop
 8010c76:	3710      	adds	r7, #16
 8010c78:	46bd      	mov	sp, r7
 8010c7a:	bd80      	pop	{r7, pc}

08010c7c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010c7c:	b580      	push	{r7, lr}
 8010c7e:	b084      	sub	sp, #16
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c88:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8010c8a:	68f8      	ldr	r0, [r7, #12]
 8010c8c:	f7ff ffb8 	bl	8010c00 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c90:	bf00      	nop
 8010c92:	3710      	adds	r7, #16
 8010c94:	46bd      	mov	sp, r7
 8010c96:	bd80      	pop	{r7, pc}

08010c98 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b084      	sub	sp, #16
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ca8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8010caa:	68bb      	ldr	r3, [r7, #8]
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	695b      	ldr	r3, [r3, #20]
 8010cb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010cb4:	2b80      	cmp	r3, #128	; 0x80
 8010cb6:	bf0c      	ite	eq
 8010cb8:	2301      	moveq	r3, #1
 8010cba:	2300      	movne	r3, #0
 8010cbc:	b2db      	uxtb	r3, r3
 8010cbe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8010cc0:	68bb      	ldr	r3, [r7, #8]
 8010cc2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010cc6:	b2db      	uxtb	r3, r3
 8010cc8:	2b21      	cmp	r3, #33	; 0x21
 8010cca:	d108      	bne.n	8010cde <UART_DMAError+0x46>
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d005      	beq.n	8010cde <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8010cd2:	68bb      	ldr	r3, [r7, #8]
 8010cd4:	2200      	movs	r2, #0
 8010cd6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8010cd8:	68b8      	ldr	r0, [r7, #8]
 8010cda:	f000 f871 	bl	8010dc0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8010cde:	68bb      	ldr	r3, [r7, #8]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	695b      	ldr	r3, [r3, #20]
 8010ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010ce8:	2b40      	cmp	r3, #64	; 0x40
 8010cea:	bf0c      	ite	eq
 8010cec:	2301      	moveq	r3, #1
 8010cee:	2300      	movne	r3, #0
 8010cf0:	b2db      	uxtb	r3, r3
 8010cf2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8010cf4:	68bb      	ldr	r3, [r7, #8]
 8010cf6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010cfa:	b2db      	uxtb	r3, r3
 8010cfc:	2b22      	cmp	r3, #34	; 0x22
 8010cfe:	d108      	bne.n	8010d12 <UART_DMAError+0x7a>
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d005      	beq.n	8010d12 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8010d06:	68bb      	ldr	r3, [r7, #8]
 8010d08:	2200      	movs	r2, #0
 8010d0a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8010d0c:	68b8      	ldr	r0, [r7, #8]
 8010d0e:	f000 f86d 	bl	8010dec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010d12:	68bb      	ldr	r3, [r7, #8]
 8010d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010d16:	f043 0210 	orr.w	r2, r3, #16
 8010d1a:	68bb      	ldr	r3, [r7, #8]
 8010d1c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010d1e:	68b8      	ldr	r0, [r7, #8]
 8010d20:	f7f5 fc80 	bl	8006624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010d24:	bf00      	nop
 8010d26:	3710      	adds	r7, #16
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	bd80      	pop	{r7, pc}

08010d2c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b084      	sub	sp, #16
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	60f8      	str	r0, [r7, #12]
 8010d34:	60b9      	str	r1, [r7, #8]
 8010d36:	603b      	str	r3, [r7, #0]
 8010d38:	4613      	mov	r3, r2
 8010d3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010d3c:	e02c      	b.n	8010d98 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010d3e:	69bb      	ldr	r3, [r7, #24]
 8010d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d44:	d028      	beq.n	8010d98 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8010d46:	69bb      	ldr	r3, [r7, #24]
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d007      	beq.n	8010d5c <UART_WaitOnFlagUntilTimeout+0x30>
 8010d4c:	f7fa fcd0 	bl	800b6f0 <HAL_GetTick>
 8010d50:	4602      	mov	r2, r0
 8010d52:	683b      	ldr	r3, [r7, #0]
 8010d54:	1ad3      	subs	r3, r2, r3
 8010d56:	69ba      	ldr	r2, [r7, #24]
 8010d58:	429a      	cmp	r2, r3
 8010d5a:	d21d      	bcs.n	8010d98 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	68da      	ldr	r2, [r3, #12]
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8010d6a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010d6c:	68fb      	ldr	r3, [r7, #12]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	695a      	ldr	r2, [r3, #20]
 8010d72:	68fb      	ldr	r3, [r7, #12]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	f022 0201 	bic.w	r2, r2, #1
 8010d7a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	2220      	movs	r2, #32
 8010d80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	2220      	movs	r2, #32
 8010d88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	2200      	movs	r2, #0
 8010d90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8010d94:	2303      	movs	r3, #3
 8010d96:	e00f      	b.n	8010db8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010d98:	68fb      	ldr	r3, [r7, #12]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	681a      	ldr	r2, [r3, #0]
 8010d9e:	68bb      	ldr	r3, [r7, #8]
 8010da0:	4013      	ands	r3, r2
 8010da2:	68ba      	ldr	r2, [r7, #8]
 8010da4:	429a      	cmp	r2, r3
 8010da6:	bf0c      	ite	eq
 8010da8:	2301      	moveq	r3, #1
 8010daa:	2300      	movne	r3, #0
 8010dac:	b2db      	uxtb	r3, r3
 8010dae:	461a      	mov	r2, r3
 8010db0:	79fb      	ldrb	r3, [r7, #7]
 8010db2:	429a      	cmp	r2, r3
 8010db4:	d0c3      	beq.n	8010d3e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8010db6:	2300      	movs	r3, #0
}
 8010db8:	4618      	mov	r0, r3
 8010dba:	3710      	adds	r7, #16
 8010dbc:	46bd      	mov	sp, r7
 8010dbe:	bd80      	pop	{r7, pc}

08010dc0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010dc0:	b480      	push	{r7}
 8010dc2:	b083      	sub	sp, #12
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	68da      	ldr	r2, [r3, #12]
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8010dd6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	2220      	movs	r2, #32
 8010ddc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8010de0:	bf00      	nop
 8010de2:	370c      	adds	r7, #12
 8010de4:	46bd      	mov	sp, r7
 8010de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dea:	4770      	bx	lr

08010dec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010dec:	b480      	push	{r7}
 8010dee:	b083      	sub	sp, #12
 8010df0:	af00      	add	r7, sp, #0
 8010df2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	68da      	ldr	r2, [r3, #12]
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8010e02:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	695a      	ldr	r2, [r3, #20]
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	f022 0201 	bic.w	r2, r2, #1
 8010e12:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	2220      	movs	r2, #32
 8010e18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8010e1c:	bf00      	nop
 8010e1e:	370c      	adds	r7, #12
 8010e20:	46bd      	mov	sp, r7
 8010e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e26:	4770      	bx	lr

08010e28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010e28:	b580      	push	{r7, lr}
 8010e2a:	b084      	sub	sp, #16
 8010e2c:	af00      	add	r7, sp, #0
 8010e2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010e34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	2200      	movs	r2, #0
 8010e3a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	2200      	movs	r2, #0
 8010e40:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010e42:	68f8      	ldr	r0, [r7, #12]
 8010e44:	f7f5 fbee 	bl	8006624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010e48:	bf00      	nop
 8010e4a:	3710      	adds	r7, #16
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	bd80      	pop	{r7, pc}

08010e50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8010e50:	b480      	push	{r7}
 8010e52:	b085      	sub	sp, #20
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010e5e:	b2db      	uxtb	r3, r3
 8010e60:	2b21      	cmp	r3, #33	; 0x21
 8010e62:	d144      	bne.n	8010eee <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	689b      	ldr	r3, [r3, #8]
 8010e68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010e6c:	d11a      	bne.n	8010ea4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	6a1b      	ldr	r3, [r3, #32]
 8010e72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	881b      	ldrh	r3, [r3, #0]
 8010e78:	461a      	mov	r2, r3
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010e82:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	691b      	ldr	r3, [r3, #16]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d105      	bne.n	8010e98 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	6a1b      	ldr	r3, [r3, #32]
 8010e90:	1c9a      	adds	r2, r3, #2
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	621a      	str	r2, [r3, #32]
 8010e96:	e00e      	b.n	8010eb6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	6a1b      	ldr	r3, [r3, #32]
 8010e9c:	1c5a      	adds	r2, r3, #1
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	621a      	str	r2, [r3, #32]
 8010ea2:	e008      	b.n	8010eb6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	6a1b      	ldr	r3, [r3, #32]
 8010ea8:	1c59      	adds	r1, r3, #1
 8010eaa:	687a      	ldr	r2, [r7, #4]
 8010eac:	6211      	str	r1, [r2, #32]
 8010eae:	781a      	ldrb	r2, [r3, #0]
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010eba:	b29b      	uxth	r3, r3
 8010ebc:	3b01      	subs	r3, #1
 8010ebe:	b29b      	uxth	r3, r3
 8010ec0:	687a      	ldr	r2, [r7, #4]
 8010ec2:	4619      	mov	r1, r3
 8010ec4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d10f      	bne.n	8010eea <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	68da      	ldr	r2, [r3, #12]
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010ed8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	68da      	ldr	r2, [r3, #12]
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010ee8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8010eea:	2300      	movs	r3, #0
 8010eec:	e000      	b.n	8010ef0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8010eee:	2302      	movs	r3, #2
  }
}
 8010ef0:	4618      	mov	r0, r3
 8010ef2:	3714      	adds	r7, #20
 8010ef4:	46bd      	mov	sp, r7
 8010ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efa:	4770      	bx	lr

08010efc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010efc:	b580      	push	{r7, lr}
 8010efe:	b082      	sub	sp, #8
 8010f00:	af00      	add	r7, sp, #0
 8010f02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	68da      	ldr	r2, [r3, #12]
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010f12:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	2220      	movs	r2, #32
 8010f18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010f1c:	6878      	ldr	r0, [r7, #4]
 8010f1e:	f7ff fe65 	bl	8010bec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8010f22:	2300      	movs	r3, #0
}
 8010f24:	4618      	mov	r0, r3
 8010f26:	3708      	adds	r7, #8
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	bd80      	pop	{r7, pc}

08010f2c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8010f2c:	b580      	push	{r7, lr}
 8010f2e:	b084      	sub	sp, #16
 8010f30:	af00      	add	r7, sp, #0
 8010f32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010f3a:	b2db      	uxtb	r3, r3
 8010f3c:	2b22      	cmp	r3, #34	; 0x22
 8010f3e:	d171      	bne.n	8011024 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	689b      	ldr	r3, [r3, #8]
 8010f44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010f48:	d123      	bne.n	8010f92 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f4e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	691b      	ldr	r3, [r3, #16]
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d10e      	bne.n	8010f76 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	681b      	ldr	r3, [r3, #0]
 8010f5c:	685b      	ldr	r3, [r3, #4]
 8010f5e:	b29b      	uxth	r3, r3
 8010f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f64:	b29a      	uxth	r2, r3
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f6e:	1c9a      	adds	r2, r3, #2
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	629a      	str	r2, [r3, #40]	; 0x28
 8010f74:	e029      	b.n	8010fca <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	681b      	ldr	r3, [r3, #0]
 8010f7a:	685b      	ldr	r3, [r3, #4]
 8010f7c:	b29b      	uxth	r3, r3
 8010f7e:	b2db      	uxtb	r3, r3
 8010f80:	b29a      	uxth	r2, r3
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f8a:	1c5a      	adds	r2, r3, #1
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	629a      	str	r2, [r3, #40]	; 0x28
 8010f90:	e01b      	b.n	8010fca <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	691b      	ldr	r3, [r3, #16]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d10a      	bne.n	8010fb0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	6858      	ldr	r0, [r3, #4]
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010fa4:	1c59      	adds	r1, r3, #1
 8010fa6:	687a      	ldr	r2, [r7, #4]
 8010fa8:	6291      	str	r1, [r2, #40]	; 0x28
 8010faa:	b2c2      	uxtb	r2, r0
 8010fac:	701a      	strb	r2, [r3, #0]
 8010fae:	e00c      	b.n	8010fca <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	685b      	ldr	r3, [r3, #4]
 8010fb6:	b2da      	uxtb	r2, r3
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010fbc:	1c58      	adds	r0, r3, #1
 8010fbe:	6879      	ldr	r1, [r7, #4]
 8010fc0:	6288      	str	r0, [r1, #40]	; 0x28
 8010fc2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8010fc6:	b2d2      	uxtb	r2, r2
 8010fc8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8010fce:	b29b      	uxth	r3, r3
 8010fd0:	3b01      	subs	r3, #1
 8010fd2:	b29b      	uxth	r3, r3
 8010fd4:	687a      	ldr	r2, [r7, #4]
 8010fd6:	4619      	mov	r1, r3
 8010fd8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d120      	bne.n	8011020 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	68da      	ldr	r2, [r3, #12]
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	f022 0220 	bic.w	r2, r2, #32
 8010fec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	68da      	ldr	r2, [r3, #12]
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010ffc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	695a      	ldr	r2, [r3, #20]
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	681b      	ldr	r3, [r3, #0]
 8011008:	f022 0201 	bic.w	r2, r2, #1
 801100c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	2220      	movs	r2, #32
 8011012:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8011016:	6878      	ldr	r0, [r7, #4]
 8011018:	f7f5 fb0e 	bl	8006638 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 801101c:	2300      	movs	r3, #0
 801101e:	e002      	b.n	8011026 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8011020:	2300      	movs	r3, #0
 8011022:	e000      	b.n	8011026 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8011024:	2302      	movs	r3, #2
  }
}
 8011026:	4618      	mov	r0, r3
 8011028:	3710      	adds	r7, #16
 801102a:	46bd      	mov	sp, r7
 801102c:	bd80      	pop	{r7, pc}
	...

08011030 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011034:	b085      	sub	sp, #20
 8011036:	af00      	add	r7, sp, #0
 8011038:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	691b      	ldr	r3, [r3, #16]
 8011040:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	68da      	ldr	r2, [r3, #12]
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	430a      	orrs	r2, r1
 801104e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	689a      	ldr	r2, [r3, #8]
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	691b      	ldr	r3, [r3, #16]
 8011058:	431a      	orrs	r2, r3
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	695b      	ldr	r3, [r3, #20]
 801105e:	431a      	orrs	r2, r3
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	69db      	ldr	r3, [r3, #28]
 8011064:	4313      	orrs	r3, r2
 8011066:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	68db      	ldr	r3, [r3, #12]
 801106e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8011072:	f023 030c 	bic.w	r3, r3, #12
 8011076:	687a      	ldr	r2, [r7, #4]
 8011078:	6812      	ldr	r2, [r2, #0]
 801107a:	68f9      	ldr	r1, [r7, #12]
 801107c:	430b      	orrs	r3, r1
 801107e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	695b      	ldr	r3, [r3, #20]
 8011086:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	699a      	ldr	r2, [r3, #24]
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	430a      	orrs	r2, r1
 8011094:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	69db      	ldr	r3, [r3, #28]
 801109a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801109e:	f040 818b 	bne.w	80113b8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	4ac1      	ldr	r2, [pc, #772]	; (80113ac <UART_SetConfig+0x37c>)
 80110a8:	4293      	cmp	r3, r2
 80110aa:	d005      	beq.n	80110b8 <UART_SetConfig+0x88>
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	4abf      	ldr	r2, [pc, #764]	; (80113b0 <UART_SetConfig+0x380>)
 80110b2:	4293      	cmp	r3, r2
 80110b4:	f040 80bd 	bne.w	8011232 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80110b8:	f7fc fc96 	bl	800d9e8 <HAL_RCC_GetPCLK2Freq>
 80110bc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80110be:	68bb      	ldr	r3, [r7, #8]
 80110c0:	461d      	mov	r5, r3
 80110c2:	f04f 0600 	mov.w	r6, #0
 80110c6:	46a8      	mov	r8, r5
 80110c8:	46b1      	mov	r9, r6
 80110ca:	eb18 0308 	adds.w	r3, r8, r8
 80110ce:	eb49 0409 	adc.w	r4, r9, r9
 80110d2:	4698      	mov	r8, r3
 80110d4:	46a1      	mov	r9, r4
 80110d6:	eb18 0805 	adds.w	r8, r8, r5
 80110da:	eb49 0906 	adc.w	r9, r9, r6
 80110de:	f04f 0100 	mov.w	r1, #0
 80110e2:	f04f 0200 	mov.w	r2, #0
 80110e6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80110ea:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80110ee:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80110f2:	4688      	mov	r8, r1
 80110f4:	4691      	mov	r9, r2
 80110f6:	eb18 0005 	adds.w	r0, r8, r5
 80110fa:	eb49 0106 	adc.w	r1, r9, r6
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	685b      	ldr	r3, [r3, #4]
 8011102:	461d      	mov	r5, r3
 8011104:	f04f 0600 	mov.w	r6, #0
 8011108:	196b      	adds	r3, r5, r5
 801110a:	eb46 0406 	adc.w	r4, r6, r6
 801110e:	461a      	mov	r2, r3
 8011110:	4623      	mov	r3, r4
 8011112:	f7ef fdd1 	bl	8000cb8 <__aeabi_uldivmod>
 8011116:	4603      	mov	r3, r0
 8011118:	460c      	mov	r4, r1
 801111a:	461a      	mov	r2, r3
 801111c:	4ba5      	ldr	r3, [pc, #660]	; (80113b4 <UART_SetConfig+0x384>)
 801111e:	fba3 2302 	umull	r2, r3, r3, r2
 8011122:	095b      	lsrs	r3, r3, #5
 8011124:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8011128:	68bb      	ldr	r3, [r7, #8]
 801112a:	461d      	mov	r5, r3
 801112c:	f04f 0600 	mov.w	r6, #0
 8011130:	46a9      	mov	r9, r5
 8011132:	46b2      	mov	sl, r6
 8011134:	eb19 0309 	adds.w	r3, r9, r9
 8011138:	eb4a 040a 	adc.w	r4, sl, sl
 801113c:	4699      	mov	r9, r3
 801113e:	46a2      	mov	sl, r4
 8011140:	eb19 0905 	adds.w	r9, r9, r5
 8011144:	eb4a 0a06 	adc.w	sl, sl, r6
 8011148:	f04f 0100 	mov.w	r1, #0
 801114c:	f04f 0200 	mov.w	r2, #0
 8011150:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011154:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8011158:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801115c:	4689      	mov	r9, r1
 801115e:	4692      	mov	sl, r2
 8011160:	eb19 0005 	adds.w	r0, r9, r5
 8011164:	eb4a 0106 	adc.w	r1, sl, r6
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	685b      	ldr	r3, [r3, #4]
 801116c:	461d      	mov	r5, r3
 801116e:	f04f 0600 	mov.w	r6, #0
 8011172:	196b      	adds	r3, r5, r5
 8011174:	eb46 0406 	adc.w	r4, r6, r6
 8011178:	461a      	mov	r2, r3
 801117a:	4623      	mov	r3, r4
 801117c:	f7ef fd9c 	bl	8000cb8 <__aeabi_uldivmod>
 8011180:	4603      	mov	r3, r0
 8011182:	460c      	mov	r4, r1
 8011184:	461a      	mov	r2, r3
 8011186:	4b8b      	ldr	r3, [pc, #556]	; (80113b4 <UART_SetConfig+0x384>)
 8011188:	fba3 1302 	umull	r1, r3, r3, r2
 801118c:	095b      	lsrs	r3, r3, #5
 801118e:	2164      	movs	r1, #100	; 0x64
 8011190:	fb01 f303 	mul.w	r3, r1, r3
 8011194:	1ad3      	subs	r3, r2, r3
 8011196:	00db      	lsls	r3, r3, #3
 8011198:	3332      	adds	r3, #50	; 0x32
 801119a:	4a86      	ldr	r2, [pc, #536]	; (80113b4 <UART_SetConfig+0x384>)
 801119c:	fba2 2303 	umull	r2, r3, r2, r3
 80111a0:	095b      	lsrs	r3, r3, #5
 80111a2:	005b      	lsls	r3, r3, #1
 80111a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80111a8:	4498      	add	r8, r3
 80111aa:	68bb      	ldr	r3, [r7, #8]
 80111ac:	461d      	mov	r5, r3
 80111ae:	f04f 0600 	mov.w	r6, #0
 80111b2:	46a9      	mov	r9, r5
 80111b4:	46b2      	mov	sl, r6
 80111b6:	eb19 0309 	adds.w	r3, r9, r9
 80111ba:	eb4a 040a 	adc.w	r4, sl, sl
 80111be:	4699      	mov	r9, r3
 80111c0:	46a2      	mov	sl, r4
 80111c2:	eb19 0905 	adds.w	r9, r9, r5
 80111c6:	eb4a 0a06 	adc.w	sl, sl, r6
 80111ca:	f04f 0100 	mov.w	r1, #0
 80111ce:	f04f 0200 	mov.w	r2, #0
 80111d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80111d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80111da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80111de:	4689      	mov	r9, r1
 80111e0:	4692      	mov	sl, r2
 80111e2:	eb19 0005 	adds.w	r0, r9, r5
 80111e6:	eb4a 0106 	adc.w	r1, sl, r6
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	685b      	ldr	r3, [r3, #4]
 80111ee:	461d      	mov	r5, r3
 80111f0:	f04f 0600 	mov.w	r6, #0
 80111f4:	196b      	adds	r3, r5, r5
 80111f6:	eb46 0406 	adc.w	r4, r6, r6
 80111fa:	461a      	mov	r2, r3
 80111fc:	4623      	mov	r3, r4
 80111fe:	f7ef fd5b 	bl	8000cb8 <__aeabi_uldivmod>
 8011202:	4603      	mov	r3, r0
 8011204:	460c      	mov	r4, r1
 8011206:	461a      	mov	r2, r3
 8011208:	4b6a      	ldr	r3, [pc, #424]	; (80113b4 <UART_SetConfig+0x384>)
 801120a:	fba3 1302 	umull	r1, r3, r3, r2
 801120e:	095b      	lsrs	r3, r3, #5
 8011210:	2164      	movs	r1, #100	; 0x64
 8011212:	fb01 f303 	mul.w	r3, r1, r3
 8011216:	1ad3      	subs	r3, r2, r3
 8011218:	00db      	lsls	r3, r3, #3
 801121a:	3332      	adds	r3, #50	; 0x32
 801121c:	4a65      	ldr	r2, [pc, #404]	; (80113b4 <UART_SetConfig+0x384>)
 801121e:	fba2 2303 	umull	r2, r3, r2, r3
 8011222:	095b      	lsrs	r3, r3, #5
 8011224:	f003 0207 	and.w	r2, r3, #7
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	4442      	add	r2, r8
 801122e:	609a      	str	r2, [r3, #8]
 8011230:	e26f      	b.n	8011712 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8011232:	f7fc fbc5 	bl	800d9c0 <HAL_RCC_GetPCLK1Freq>
 8011236:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011238:	68bb      	ldr	r3, [r7, #8]
 801123a:	461d      	mov	r5, r3
 801123c:	f04f 0600 	mov.w	r6, #0
 8011240:	46a8      	mov	r8, r5
 8011242:	46b1      	mov	r9, r6
 8011244:	eb18 0308 	adds.w	r3, r8, r8
 8011248:	eb49 0409 	adc.w	r4, r9, r9
 801124c:	4698      	mov	r8, r3
 801124e:	46a1      	mov	r9, r4
 8011250:	eb18 0805 	adds.w	r8, r8, r5
 8011254:	eb49 0906 	adc.w	r9, r9, r6
 8011258:	f04f 0100 	mov.w	r1, #0
 801125c:	f04f 0200 	mov.w	r2, #0
 8011260:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8011264:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8011268:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801126c:	4688      	mov	r8, r1
 801126e:	4691      	mov	r9, r2
 8011270:	eb18 0005 	adds.w	r0, r8, r5
 8011274:	eb49 0106 	adc.w	r1, r9, r6
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	685b      	ldr	r3, [r3, #4]
 801127c:	461d      	mov	r5, r3
 801127e:	f04f 0600 	mov.w	r6, #0
 8011282:	196b      	adds	r3, r5, r5
 8011284:	eb46 0406 	adc.w	r4, r6, r6
 8011288:	461a      	mov	r2, r3
 801128a:	4623      	mov	r3, r4
 801128c:	f7ef fd14 	bl	8000cb8 <__aeabi_uldivmod>
 8011290:	4603      	mov	r3, r0
 8011292:	460c      	mov	r4, r1
 8011294:	461a      	mov	r2, r3
 8011296:	4b47      	ldr	r3, [pc, #284]	; (80113b4 <UART_SetConfig+0x384>)
 8011298:	fba3 2302 	umull	r2, r3, r3, r2
 801129c:	095b      	lsrs	r3, r3, #5
 801129e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80112a2:	68bb      	ldr	r3, [r7, #8]
 80112a4:	461d      	mov	r5, r3
 80112a6:	f04f 0600 	mov.w	r6, #0
 80112aa:	46a9      	mov	r9, r5
 80112ac:	46b2      	mov	sl, r6
 80112ae:	eb19 0309 	adds.w	r3, r9, r9
 80112b2:	eb4a 040a 	adc.w	r4, sl, sl
 80112b6:	4699      	mov	r9, r3
 80112b8:	46a2      	mov	sl, r4
 80112ba:	eb19 0905 	adds.w	r9, r9, r5
 80112be:	eb4a 0a06 	adc.w	sl, sl, r6
 80112c2:	f04f 0100 	mov.w	r1, #0
 80112c6:	f04f 0200 	mov.w	r2, #0
 80112ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80112ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80112d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80112d6:	4689      	mov	r9, r1
 80112d8:	4692      	mov	sl, r2
 80112da:	eb19 0005 	adds.w	r0, r9, r5
 80112de:	eb4a 0106 	adc.w	r1, sl, r6
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	685b      	ldr	r3, [r3, #4]
 80112e6:	461d      	mov	r5, r3
 80112e8:	f04f 0600 	mov.w	r6, #0
 80112ec:	196b      	adds	r3, r5, r5
 80112ee:	eb46 0406 	adc.w	r4, r6, r6
 80112f2:	461a      	mov	r2, r3
 80112f4:	4623      	mov	r3, r4
 80112f6:	f7ef fcdf 	bl	8000cb8 <__aeabi_uldivmod>
 80112fa:	4603      	mov	r3, r0
 80112fc:	460c      	mov	r4, r1
 80112fe:	461a      	mov	r2, r3
 8011300:	4b2c      	ldr	r3, [pc, #176]	; (80113b4 <UART_SetConfig+0x384>)
 8011302:	fba3 1302 	umull	r1, r3, r3, r2
 8011306:	095b      	lsrs	r3, r3, #5
 8011308:	2164      	movs	r1, #100	; 0x64
 801130a:	fb01 f303 	mul.w	r3, r1, r3
 801130e:	1ad3      	subs	r3, r2, r3
 8011310:	00db      	lsls	r3, r3, #3
 8011312:	3332      	adds	r3, #50	; 0x32
 8011314:	4a27      	ldr	r2, [pc, #156]	; (80113b4 <UART_SetConfig+0x384>)
 8011316:	fba2 2303 	umull	r2, r3, r2, r3
 801131a:	095b      	lsrs	r3, r3, #5
 801131c:	005b      	lsls	r3, r3, #1
 801131e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8011322:	4498      	add	r8, r3
 8011324:	68bb      	ldr	r3, [r7, #8]
 8011326:	461d      	mov	r5, r3
 8011328:	f04f 0600 	mov.w	r6, #0
 801132c:	46a9      	mov	r9, r5
 801132e:	46b2      	mov	sl, r6
 8011330:	eb19 0309 	adds.w	r3, r9, r9
 8011334:	eb4a 040a 	adc.w	r4, sl, sl
 8011338:	4699      	mov	r9, r3
 801133a:	46a2      	mov	sl, r4
 801133c:	eb19 0905 	adds.w	r9, r9, r5
 8011340:	eb4a 0a06 	adc.w	sl, sl, r6
 8011344:	f04f 0100 	mov.w	r1, #0
 8011348:	f04f 0200 	mov.w	r2, #0
 801134c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011350:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8011354:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8011358:	4689      	mov	r9, r1
 801135a:	4692      	mov	sl, r2
 801135c:	eb19 0005 	adds.w	r0, r9, r5
 8011360:	eb4a 0106 	adc.w	r1, sl, r6
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	685b      	ldr	r3, [r3, #4]
 8011368:	461d      	mov	r5, r3
 801136a:	f04f 0600 	mov.w	r6, #0
 801136e:	196b      	adds	r3, r5, r5
 8011370:	eb46 0406 	adc.w	r4, r6, r6
 8011374:	461a      	mov	r2, r3
 8011376:	4623      	mov	r3, r4
 8011378:	f7ef fc9e 	bl	8000cb8 <__aeabi_uldivmod>
 801137c:	4603      	mov	r3, r0
 801137e:	460c      	mov	r4, r1
 8011380:	461a      	mov	r2, r3
 8011382:	4b0c      	ldr	r3, [pc, #48]	; (80113b4 <UART_SetConfig+0x384>)
 8011384:	fba3 1302 	umull	r1, r3, r3, r2
 8011388:	095b      	lsrs	r3, r3, #5
 801138a:	2164      	movs	r1, #100	; 0x64
 801138c:	fb01 f303 	mul.w	r3, r1, r3
 8011390:	1ad3      	subs	r3, r2, r3
 8011392:	00db      	lsls	r3, r3, #3
 8011394:	3332      	adds	r3, #50	; 0x32
 8011396:	4a07      	ldr	r2, [pc, #28]	; (80113b4 <UART_SetConfig+0x384>)
 8011398:	fba2 2303 	umull	r2, r3, r2, r3
 801139c:	095b      	lsrs	r3, r3, #5
 801139e:	f003 0207 	and.w	r2, r3, #7
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	4442      	add	r2, r8
 80113a8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80113aa:	e1b2      	b.n	8011712 <UART_SetConfig+0x6e2>
 80113ac:	40011000 	.word	0x40011000
 80113b0:	40011400 	.word	0x40011400
 80113b4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	4ad7      	ldr	r2, [pc, #860]	; (801171c <UART_SetConfig+0x6ec>)
 80113be:	4293      	cmp	r3, r2
 80113c0:	d005      	beq.n	80113ce <UART_SetConfig+0x39e>
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	4ad6      	ldr	r2, [pc, #856]	; (8011720 <UART_SetConfig+0x6f0>)
 80113c8:	4293      	cmp	r3, r2
 80113ca:	f040 80d1 	bne.w	8011570 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80113ce:	f7fc fb0b 	bl	800d9e8 <HAL_RCC_GetPCLK2Freq>
 80113d2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80113d4:	68bb      	ldr	r3, [r7, #8]
 80113d6:	469a      	mov	sl, r3
 80113d8:	f04f 0b00 	mov.w	fp, #0
 80113dc:	46d0      	mov	r8, sl
 80113de:	46d9      	mov	r9, fp
 80113e0:	eb18 0308 	adds.w	r3, r8, r8
 80113e4:	eb49 0409 	adc.w	r4, r9, r9
 80113e8:	4698      	mov	r8, r3
 80113ea:	46a1      	mov	r9, r4
 80113ec:	eb18 080a 	adds.w	r8, r8, sl
 80113f0:	eb49 090b 	adc.w	r9, r9, fp
 80113f4:	f04f 0100 	mov.w	r1, #0
 80113f8:	f04f 0200 	mov.w	r2, #0
 80113fc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8011400:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8011404:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8011408:	4688      	mov	r8, r1
 801140a:	4691      	mov	r9, r2
 801140c:	eb1a 0508 	adds.w	r5, sl, r8
 8011410:	eb4b 0609 	adc.w	r6, fp, r9
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	685b      	ldr	r3, [r3, #4]
 8011418:	4619      	mov	r1, r3
 801141a:	f04f 0200 	mov.w	r2, #0
 801141e:	f04f 0300 	mov.w	r3, #0
 8011422:	f04f 0400 	mov.w	r4, #0
 8011426:	0094      	lsls	r4, r2, #2
 8011428:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801142c:	008b      	lsls	r3, r1, #2
 801142e:	461a      	mov	r2, r3
 8011430:	4623      	mov	r3, r4
 8011432:	4628      	mov	r0, r5
 8011434:	4631      	mov	r1, r6
 8011436:	f7ef fc3f 	bl	8000cb8 <__aeabi_uldivmod>
 801143a:	4603      	mov	r3, r0
 801143c:	460c      	mov	r4, r1
 801143e:	461a      	mov	r2, r3
 8011440:	4bb8      	ldr	r3, [pc, #736]	; (8011724 <UART_SetConfig+0x6f4>)
 8011442:	fba3 2302 	umull	r2, r3, r3, r2
 8011446:	095b      	lsrs	r3, r3, #5
 8011448:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801144c:	68bb      	ldr	r3, [r7, #8]
 801144e:	469b      	mov	fp, r3
 8011450:	f04f 0c00 	mov.w	ip, #0
 8011454:	46d9      	mov	r9, fp
 8011456:	46e2      	mov	sl, ip
 8011458:	eb19 0309 	adds.w	r3, r9, r9
 801145c:	eb4a 040a 	adc.w	r4, sl, sl
 8011460:	4699      	mov	r9, r3
 8011462:	46a2      	mov	sl, r4
 8011464:	eb19 090b 	adds.w	r9, r9, fp
 8011468:	eb4a 0a0c 	adc.w	sl, sl, ip
 801146c:	f04f 0100 	mov.w	r1, #0
 8011470:	f04f 0200 	mov.w	r2, #0
 8011474:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011478:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801147c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8011480:	4689      	mov	r9, r1
 8011482:	4692      	mov	sl, r2
 8011484:	eb1b 0509 	adds.w	r5, fp, r9
 8011488:	eb4c 060a 	adc.w	r6, ip, sl
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	685b      	ldr	r3, [r3, #4]
 8011490:	4619      	mov	r1, r3
 8011492:	f04f 0200 	mov.w	r2, #0
 8011496:	f04f 0300 	mov.w	r3, #0
 801149a:	f04f 0400 	mov.w	r4, #0
 801149e:	0094      	lsls	r4, r2, #2
 80114a0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80114a4:	008b      	lsls	r3, r1, #2
 80114a6:	461a      	mov	r2, r3
 80114a8:	4623      	mov	r3, r4
 80114aa:	4628      	mov	r0, r5
 80114ac:	4631      	mov	r1, r6
 80114ae:	f7ef fc03 	bl	8000cb8 <__aeabi_uldivmod>
 80114b2:	4603      	mov	r3, r0
 80114b4:	460c      	mov	r4, r1
 80114b6:	461a      	mov	r2, r3
 80114b8:	4b9a      	ldr	r3, [pc, #616]	; (8011724 <UART_SetConfig+0x6f4>)
 80114ba:	fba3 1302 	umull	r1, r3, r3, r2
 80114be:	095b      	lsrs	r3, r3, #5
 80114c0:	2164      	movs	r1, #100	; 0x64
 80114c2:	fb01 f303 	mul.w	r3, r1, r3
 80114c6:	1ad3      	subs	r3, r2, r3
 80114c8:	011b      	lsls	r3, r3, #4
 80114ca:	3332      	adds	r3, #50	; 0x32
 80114cc:	4a95      	ldr	r2, [pc, #596]	; (8011724 <UART_SetConfig+0x6f4>)
 80114ce:	fba2 2303 	umull	r2, r3, r2, r3
 80114d2:	095b      	lsrs	r3, r3, #5
 80114d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80114d8:	4498      	add	r8, r3
 80114da:	68bb      	ldr	r3, [r7, #8]
 80114dc:	469b      	mov	fp, r3
 80114de:	f04f 0c00 	mov.w	ip, #0
 80114e2:	46d9      	mov	r9, fp
 80114e4:	46e2      	mov	sl, ip
 80114e6:	eb19 0309 	adds.w	r3, r9, r9
 80114ea:	eb4a 040a 	adc.w	r4, sl, sl
 80114ee:	4699      	mov	r9, r3
 80114f0:	46a2      	mov	sl, r4
 80114f2:	eb19 090b 	adds.w	r9, r9, fp
 80114f6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80114fa:	f04f 0100 	mov.w	r1, #0
 80114fe:	f04f 0200 	mov.w	r2, #0
 8011502:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011506:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801150a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801150e:	4689      	mov	r9, r1
 8011510:	4692      	mov	sl, r2
 8011512:	eb1b 0509 	adds.w	r5, fp, r9
 8011516:	eb4c 060a 	adc.w	r6, ip, sl
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	685b      	ldr	r3, [r3, #4]
 801151e:	4619      	mov	r1, r3
 8011520:	f04f 0200 	mov.w	r2, #0
 8011524:	f04f 0300 	mov.w	r3, #0
 8011528:	f04f 0400 	mov.w	r4, #0
 801152c:	0094      	lsls	r4, r2, #2
 801152e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8011532:	008b      	lsls	r3, r1, #2
 8011534:	461a      	mov	r2, r3
 8011536:	4623      	mov	r3, r4
 8011538:	4628      	mov	r0, r5
 801153a:	4631      	mov	r1, r6
 801153c:	f7ef fbbc 	bl	8000cb8 <__aeabi_uldivmod>
 8011540:	4603      	mov	r3, r0
 8011542:	460c      	mov	r4, r1
 8011544:	461a      	mov	r2, r3
 8011546:	4b77      	ldr	r3, [pc, #476]	; (8011724 <UART_SetConfig+0x6f4>)
 8011548:	fba3 1302 	umull	r1, r3, r3, r2
 801154c:	095b      	lsrs	r3, r3, #5
 801154e:	2164      	movs	r1, #100	; 0x64
 8011550:	fb01 f303 	mul.w	r3, r1, r3
 8011554:	1ad3      	subs	r3, r2, r3
 8011556:	011b      	lsls	r3, r3, #4
 8011558:	3332      	adds	r3, #50	; 0x32
 801155a:	4a72      	ldr	r2, [pc, #456]	; (8011724 <UART_SetConfig+0x6f4>)
 801155c:	fba2 2303 	umull	r2, r3, r2, r3
 8011560:	095b      	lsrs	r3, r3, #5
 8011562:	f003 020f 	and.w	r2, r3, #15
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	4442      	add	r2, r8
 801156c:	609a      	str	r2, [r3, #8]
 801156e:	e0d0      	b.n	8011712 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8011570:	f7fc fa26 	bl	800d9c0 <HAL_RCC_GetPCLK1Freq>
 8011574:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8011576:	68bb      	ldr	r3, [r7, #8]
 8011578:	469a      	mov	sl, r3
 801157a:	f04f 0b00 	mov.w	fp, #0
 801157e:	46d0      	mov	r8, sl
 8011580:	46d9      	mov	r9, fp
 8011582:	eb18 0308 	adds.w	r3, r8, r8
 8011586:	eb49 0409 	adc.w	r4, r9, r9
 801158a:	4698      	mov	r8, r3
 801158c:	46a1      	mov	r9, r4
 801158e:	eb18 080a 	adds.w	r8, r8, sl
 8011592:	eb49 090b 	adc.w	r9, r9, fp
 8011596:	f04f 0100 	mov.w	r1, #0
 801159a:	f04f 0200 	mov.w	r2, #0
 801159e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80115a2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80115a6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80115aa:	4688      	mov	r8, r1
 80115ac:	4691      	mov	r9, r2
 80115ae:	eb1a 0508 	adds.w	r5, sl, r8
 80115b2:	eb4b 0609 	adc.w	r6, fp, r9
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	685b      	ldr	r3, [r3, #4]
 80115ba:	4619      	mov	r1, r3
 80115bc:	f04f 0200 	mov.w	r2, #0
 80115c0:	f04f 0300 	mov.w	r3, #0
 80115c4:	f04f 0400 	mov.w	r4, #0
 80115c8:	0094      	lsls	r4, r2, #2
 80115ca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80115ce:	008b      	lsls	r3, r1, #2
 80115d0:	461a      	mov	r2, r3
 80115d2:	4623      	mov	r3, r4
 80115d4:	4628      	mov	r0, r5
 80115d6:	4631      	mov	r1, r6
 80115d8:	f7ef fb6e 	bl	8000cb8 <__aeabi_uldivmod>
 80115dc:	4603      	mov	r3, r0
 80115de:	460c      	mov	r4, r1
 80115e0:	461a      	mov	r2, r3
 80115e2:	4b50      	ldr	r3, [pc, #320]	; (8011724 <UART_SetConfig+0x6f4>)
 80115e4:	fba3 2302 	umull	r2, r3, r3, r2
 80115e8:	095b      	lsrs	r3, r3, #5
 80115ea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80115ee:	68bb      	ldr	r3, [r7, #8]
 80115f0:	469b      	mov	fp, r3
 80115f2:	f04f 0c00 	mov.w	ip, #0
 80115f6:	46d9      	mov	r9, fp
 80115f8:	46e2      	mov	sl, ip
 80115fa:	eb19 0309 	adds.w	r3, r9, r9
 80115fe:	eb4a 040a 	adc.w	r4, sl, sl
 8011602:	4699      	mov	r9, r3
 8011604:	46a2      	mov	sl, r4
 8011606:	eb19 090b 	adds.w	r9, r9, fp
 801160a:	eb4a 0a0c 	adc.w	sl, sl, ip
 801160e:	f04f 0100 	mov.w	r1, #0
 8011612:	f04f 0200 	mov.w	r2, #0
 8011616:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801161a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801161e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8011622:	4689      	mov	r9, r1
 8011624:	4692      	mov	sl, r2
 8011626:	eb1b 0509 	adds.w	r5, fp, r9
 801162a:	eb4c 060a 	adc.w	r6, ip, sl
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	685b      	ldr	r3, [r3, #4]
 8011632:	4619      	mov	r1, r3
 8011634:	f04f 0200 	mov.w	r2, #0
 8011638:	f04f 0300 	mov.w	r3, #0
 801163c:	f04f 0400 	mov.w	r4, #0
 8011640:	0094      	lsls	r4, r2, #2
 8011642:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8011646:	008b      	lsls	r3, r1, #2
 8011648:	461a      	mov	r2, r3
 801164a:	4623      	mov	r3, r4
 801164c:	4628      	mov	r0, r5
 801164e:	4631      	mov	r1, r6
 8011650:	f7ef fb32 	bl	8000cb8 <__aeabi_uldivmod>
 8011654:	4603      	mov	r3, r0
 8011656:	460c      	mov	r4, r1
 8011658:	461a      	mov	r2, r3
 801165a:	4b32      	ldr	r3, [pc, #200]	; (8011724 <UART_SetConfig+0x6f4>)
 801165c:	fba3 1302 	umull	r1, r3, r3, r2
 8011660:	095b      	lsrs	r3, r3, #5
 8011662:	2164      	movs	r1, #100	; 0x64
 8011664:	fb01 f303 	mul.w	r3, r1, r3
 8011668:	1ad3      	subs	r3, r2, r3
 801166a:	011b      	lsls	r3, r3, #4
 801166c:	3332      	adds	r3, #50	; 0x32
 801166e:	4a2d      	ldr	r2, [pc, #180]	; (8011724 <UART_SetConfig+0x6f4>)
 8011670:	fba2 2303 	umull	r2, r3, r2, r3
 8011674:	095b      	lsrs	r3, r3, #5
 8011676:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801167a:	4498      	add	r8, r3
 801167c:	68bb      	ldr	r3, [r7, #8]
 801167e:	469b      	mov	fp, r3
 8011680:	f04f 0c00 	mov.w	ip, #0
 8011684:	46d9      	mov	r9, fp
 8011686:	46e2      	mov	sl, ip
 8011688:	eb19 0309 	adds.w	r3, r9, r9
 801168c:	eb4a 040a 	adc.w	r4, sl, sl
 8011690:	4699      	mov	r9, r3
 8011692:	46a2      	mov	sl, r4
 8011694:	eb19 090b 	adds.w	r9, r9, fp
 8011698:	eb4a 0a0c 	adc.w	sl, sl, ip
 801169c:	f04f 0100 	mov.w	r1, #0
 80116a0:	f04f 0200 	mov.w	r2, #0
 80116a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80116a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80116ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80116b0:	4689      	mov	r9, r1
 80116b2:	4692      	mov	sl, r2
 80116b4:	eb1b 0509 	adds.w	r5, fp, r9
 80116b8:	eb4c 060a 	adc.w	r6, ip, sl
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	685b      	ldr	r3, [r3, #4]
 80116c0:	4619      	mov	r1, r3
 80116c2:	f04f 0200 	mov.w	r2, #0
 80116c6:	f04f 0300 	mov.w	r3, #0
 80116ca:	f04f 0400 	mov.w	r4, #0
 80116ce:	0094      	lsls	r4, r2, #2
 80116d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80116d4:	008b      	lsls	r3, r1, #2
 80116d6:	461a      	mov	r2, r3
 80116d8:	4623      	mov	r3, r4
 80116da:	4628      	mov	r0, r5
 80116dc:	4631      	mov	r1, r6
 80116de:	f7ef faeb 	bl	8000cb8 <__aeabi_uldivmod>
 80116e2:	4603      	mov	r3, r0
 80116e4:	460c      	mov	r4, r1
 80116e6:	461a      	mov	r2, r3
 80116e8:	4b0e      	ldr	r3, [pc, #56]	; (8011724 <UART_SetConfig+0x6f4>)
 80116ea:	fba3 1302 	umull	r1, r3, r3, r2
 80116ee:	095b      	lsrs	r3, r3, #5
 80116f0:	2164      	movs	r1, #100	; 0x64
 80116f2:	fb01 f303 	mul.w	r3, r1, r3
 80116f6:	1ad3      	subs	r3, r2, r3
 80116f8:	011b      	lsls	r3, r3, #4
 80116fa:	3332      	adds	r3, #50	; 0x32
 80116fc:	4a09      	ldr	r2, [pc, #36]	; (8011724 <UART_SetConfig+0x6f4>)
 80116fe:	fba2 2303 	umull	r2, r3, r2, r3
 8011702:	095b      	lsrs	r3, r3, #5
 8011704:	f003 020f 	and.w	r2, r3, #15
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	681b      	ldr	r3, [r3, #0]
 801170c:	4442      	add	r2, r8
 801170e:	609a      	str	r2, [r3, #8]
}
 8011710:	e7ff      	b.n	8011712 <UART_SetConfig+0x6e2>
 8011712:	bf00      	nop
 8011714:	3714      	adds	r7, #20
 8011716:	46bd      	mov	sp, r7
 8011718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801171c:	40011000 	.word	0x40011000
 8011720:	40011400 	.word	0x40011400
 8011724:	51eb851f 	.word	0x51eb851f

08011728 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8011728:	b084      	sub	sp, #16
 801172a:	b480      	push	{r7}
 801172c:	b085      	sub	sp, #20
 801172e:	af00      	add	r7, sp, #0
 8011730:	6078      	str	r0, [r7, #4]
 8011732:	f107 001c 	add.w	r0, r7, #28
 8011736:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801173a:	2300      	movs	r3, #0
 801173c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 801173e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8011740:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8011742:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8011744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8011746:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8011748:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 801174a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 801174c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 801174e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8011752:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8011754:	68fa      	ldr	r2, [r7, #12]
 8011756:	4313      	orrs	r3, r2
 8011758:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	685b      	ldr	r3, [r3, #4]
 801175e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8011762:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011766:	68fa      	ldr	r2, [r7, #12]
 8011768:	431a      	orrs	r2, r3
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801176e:	2300      	movs	r3, #0
}
 8011770:	4618      	mov	r0, r3
 8011772:	3714      	adds	r7, #20
 8011774:	46bd      	mov	sp, r7
 8011776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177a:	b004      	add	sp, #16
 801177c:	4770      	bx	lr

0801177e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 801177e:	b480      	push	{r7}
 8011780:	b083      	sub	sp, #12
 8011782:	af00      	add	r7, sp, #0
 8011784:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 801178c:	4618      	mov	r0, r3
 801178e:	370c      	adds	r7, #12
 8011790:	46bd      	mov	sp, r7
 8011792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011796:	4770      	bx	lr

08011798 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8011798:	b480      	push	{r7}
 801179a:	b083      	sub	sp, #12
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
 80117a0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80117a2:	683b      	ldr	r3, [r7, #0]
 80117a4:	681a      	ldr	r2, [r3, #0]
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80117ac:	2300      	movs	r3, #0
}
 80117ae:	4618      	mov	r0, r3
 80117b0:	370c      	adds	r7, #12
 80117b2:	46bd      	mov	sp, r7
 80117b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b8:	4770      	bx	lr

080117ba <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80117ba:	b580      	push	{r7, lr}
 80117bc:	b082      	sub	sp, #8
 80117be:	af00      	add	r7, sp, #0
 80117c0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	2203      	movs	r2, #3
 80117c6:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80117c8:	2002      	movs	r0, #2
 80117ca:	f7f9 ff9d 	bl	800b708 <HAL_Delay>
  
  return HAL_OK;
 80117ce:	2300      	movs	r3, #0
}
 80117d0:	4618      	mov	r0, r3
 80117d2:	3708      	adds	r7, #8
 80117d4:	46bd      	mov	sp, r7
 80117d6:	bd80      	pop	{r7, pc}

080117d8 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80117d8:	b480      	push	{r7}
 80117da:	b083      	sub	sp, #12
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	f003 0303 	and.w	r3, r3, #3
}
 80117e8:	4618      	mov	r0, r3
 80117ea:	370c      	adds	r7, #12
 80117ec:	46bd      	mov	sp, r7
 80117ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117f2:	4770      	bx	lr

080117f4 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80117f4:	b480      	push	{r7}
 80117f6:	b085      	sub	sp, #20
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]
 80117fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80117fe:	2300      	movs	r3, #0
 8011800:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8011802:	683b      	ldr	r3, [r7, #0]
 8011804:	681a      	ldr	r2, [r3, #0]
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801180a:	683b      	ldr	r3, [r7, #0]
 801180c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801180e:	683b      	ldr	r3, [r7, #0]
 8011810:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011812:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8011814:	683b      	ldr	r3, [r7, #0]
 8011816:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8011818:	431a      	orrs	r2, r3
                       Command->CPSM);
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801181e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011820:	68fa      	ldr	r2, [r7, #12]
 8011822:	4313      	orrs	r3, r2
 8011824:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	68db      	ldr	r3, [r3, #12]
 801182a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801182e:	f023 030f 	bic.w	r3, r3, #15
 8011832:	68fa      	ldr	r2, [r7, #12]
 8011834:	431a      	orrs	r2, r3
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 801183a:	2300      	movs	r3, #0
}
 801183c:	4618      	mov	r0, r3
 801183e:	3714      	adds	r7, #20
 8011840:	46bd      	mov	sp, r7
 8011842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011846:	4770      	bx	lr

08011848 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8011848:	b480      	push	{r7}
 801184a:	b083      	sub	sp, #12
 801184c:	af00      	add	r7, sp, #0
 801184e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	691b      	ldr	r3, [r3, #16]
 8011854:	b2db      	uxtb	r3, r3
}
 8011856:	4618      	mov	r0, r3
 8011858:	370c      	adds	r7, #12
 801185a:	46bd      	mov	sp, r7
 801185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011860:	4770      	bx	lr

08011862 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8011862:	b480      	push	{r7}
 8011864:	b085      	sub	sp, #20
 8011866:	af00      	add	r7, sp, #0
 8011868:	6078      	str	r0, [r7, #4]
 801186a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	3314      	adds	r3, #20
 8011870:	461a      	mov	r2, r3
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	4413      	add	r3, r2
 8011876:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	681b      	ldr	r3, [r3, #0]
}  
 801187c:	4618      	mov	r0, r3
 801187e:	3714      	adds	r7, #20
 8011880:	46bd      	mov	sp, r7
 8011882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011886:	4770      	bx	lr

08011888 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8011888:	b480      	push	{r7}
 801188a:	b085      	sub	sp, #20
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
 8011890:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011892:	2300      	movs	r3, #0
 8011894:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	681a      	ldr	r2, [r3, #0]
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	685a      	ldr	r2, [r3, #4]
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80118a6:	683b      	ldr	r3, [r7, #0]
 80118a8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80118aa:	683b      	ldr	r3, [r7, #0]
 80118ac:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80118ae:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80118b0:	683b      	ldr	r3, [r7, #0]
 80118b2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80118b4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80118b6:	683b      	ldr	r3, [r7, #0]
 80118b8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80118ba:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80118bc:	68fa      	ldr	r2, [r7, #12]
 80118be:	4313      	orrs	r3, r2
 80118c0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118c6:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	431a      	orrs	r2, r3
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80118d2:	2300      	movs	r3, #0

}
 80118d4:	4618      	mov	r0, r3
 80118d6:	3714      	adds	r7, #20
 80118d8:	46bd      	mov	sp, r7
 80118da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118de:	4770      	bx	lr

080118e0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80118e0:	b580      	push	{r7, lr}
 80118e2:	b088      	sub	sp, #32
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	6078      	str	r0, [r7, #4]
 80118e8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80118ea:	683b      	ldr	r3, [r7, #0]
 80118ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80118ee:	2310      	movs	r3, #16
 80118f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80118f2:	2340      	movs	r3, #64	; 0x40
 80118f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80118f6:	2300      	movs	r3, #0
 80118f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80118fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80118fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011900:	f107 0308 	add.w	r3, r7, #8
 8011904:	4619      	mov	r1, r3
 8011906:	6878      	ldr	r0, [r7, #4]
 8011908:	f7ff ff74 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 801190c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011910:	2110      	movs	r1, #16
 8011912:	6878      	ldr	r0, [r7, #4]
 8011914:	f000 fa40 	bl	8011d98 <SDMMC_GetCmdResp1>
 8011918:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801191a:	69fb      	ldr	r3, [r7, #28]
}
 801191c:	4618      	mov	r0, r3
 801191e:	3720      	adds	r7, #32
 8011920:	46bd      	mov	sp, r7
 8011922:	bd80      	pop	{r7, pc}

08011924 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b088      	sub	sp, #32
 8011928:	af00      	add	r7, sp, #0
 801192a:	6078      	str	r0, [r7, #4]
 801192c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801192e:	683b      	ldr	r3, [r7, #0]
 8011930:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8011932:	2311      	movs	r3, #17
 8011934:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011936:	2340      	movs	r3, #64	; 0x40
 8011938:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801193a:	2300      	movs	r3, #0
 801193c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801193e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011942:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011944:	f107 0308 	add.w	r3, r7, #8
 8011948:	4619      	mov	r1, r3
 801194a:	6878      	ldr	r0, [r7, #4]
 801194c:	f7ff ff52 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8011950:	f241 3288 	movw	r2, #5000	; 0x1388
 8011954:	2111      	movs	r1, #17
 8011956:	6878      	ldr	r0, [r7, #4]
 8011958:	f000 fa1e 	bl	8011d98 <SDMMC_GetCmdResp1>
 801195c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801195e:	69fb      	ldr	r3, [r7, #28]
}
 8011960:	4618      	mov	r0, r3
 8011962:	3720      	adds	r7, #32
 8011964:	46bd      	mov	sp, r7
 8011966:	bd80      	pop	{r7, pc}

08011968 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b088      	sub	sp, #32
 801196c:	af00      	add	r7, sp, #0
 801196e:	6078      	str	r0, [r7, #4]
 8011970:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011972:	683b      	ldr	r3, [r7, #0]
 8011974:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8011976:	2312      	movs	r3, #18
 8011978:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801197a:	2340      	movs	r3, #64	; 0x40
 801197c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801197e:	2300      	movs	r3, #0
 8011980:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011982:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011986:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011988:	f107 0308 	add.w	r3, r7, #8
 801198c:	4619      	mov	r1, r3
 801198e:	6878      	ldr	r0, [r7, #4]
 8011990:	f7ff ff30 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8011994:	f241 3288 	movw	r2, #5000	; 0x1388
 8011998:	2112      	movs	r1, #18
 801199a:	6878      	ldr	r0, [r7, #4]
 801199c:	f000 f9fc 	bl	8011d98 <SDMMC_GetCmdResp1>
 80119a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80119a2:	69fb      	ldr	r3, [r7, #28]
}
 80119a4:	4618      	mov	r0, r3
 80119a6:	3720      	adds	r7, #32
 80119a8:	46bd      	mov	sp, r7
 80119aa:	bd80      	pop	{r7, pc}

080119ac <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b088      	sub	sp, #32
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]
 80119b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80119b6:	683b      	ldr	r3, [r7, #0]
 80119b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80119ba:	2318      	movs	r3, #24
 80119bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80119be:	2340      	movs	r3, #64	; 0x40
 80119c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80119c2:	2300      	movs	r3, #0
 80119c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80119c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80119ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80119cc:	f107 0308 	add.w	r3, r7, #8
 80119d0:	4619      	mov	r1, r3
 80119d2:	6878      	ldr	r0, [r7, #4]
 80119d4:	f7ff ff0e 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80119d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80119dc:	2118      	movs	r1, #24
 80119de:	6878      	ldr	r0, [r7, #4]
 80119e0:	f000 f9da 	bl	8011d98 <SDMMC_GetCmdResp1>
 80119e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80119e6:	69fb      	ldr	r3, [r7, #28]
}
 80119e8:	4618      	mov	r0, r3
 80119ea:	3720      	adds	r7, #32
 80119ec:	46bd      	mov	sp, r7
 80119ee:	bd80      	pop	{r7, pc}

080119f0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80119f0:	b580      	push	{r7, lr}
 80119f2:	b088      	sub	sp, #32
 80119f4:	af00      	add	r7, sp, #0
 80119f6:	6078      	str	r0, [r7, #4]
 80119f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80119fa:	683b      	ldr	r3, [r7, #0]
 80119fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80119fe:	2319      	movs	r3, #25
 8011a00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011a02:	2340      	movs	r3, #64	; 0x40
 8011a04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011a06:	2300      	movs	r3, #0
 8011a08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011a0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a0e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011a10:	f107 0308 	add.w	r3, r7, #8
 8011a14:	4619      	mov	r1, r3
 8011a16:	6878      	ldr	r0, [r7, #4]
 8011a18:	f7ff feec 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8011a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011a20:	2119      	movs	r1, #25
 8011a22:	6878      	ldr	r0, [r7, #4]
 8011a24:	f000 f9b8 	bl	8011d98 <SDMMC_GetCmdResp1>
 8011a28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011a2a:	69fb      	ldr	r3, [r7, #28]
}
 8011a2c:	4618      	mov	r0, r3
 8011a2e:	3720      	adds	r7, #32
 8011a30:	46bd      	mov	sp, r7
 8011a32:	bd80      	pop	{r7, pc}

08011a34 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8011a34:	b580      	push	{r7, lr}
 8011a36:	b088      	sub	sp, #32
 8011a38:	af00      	add	r7, sp, #0
 8011a3a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8011a3c:	2300      	movs	r3, #0
 8011a3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8011a40:	230c      	movs	r3, #12
 8011a42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011a44:	2340      	movs	r3, #64	; 0x40
 8011a46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011a48:	2300      	movs	r3, #0
 8011a4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011a4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011a52:	f107 0308 	add.w	r3, r7, #8
 8011a56:	4619      	mov	r1, r3
 8011a58:	6878      	ldr	r0, [r7, #4]
 8011a5a:	f7ff fecb 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8011a5e:	4a05      	ldr	r2, [pc, #20]	; (8011a74 <SDMMC_CmdStopTransfer+0x40>)
 8011a60:	210c      	movs	r1, #12
 8011a62:	6878      	ldr	r0, [r7, #4]
 8011a64:	f000 f998 	bl	8011d98 <SDMMC_GetCmdResp1>
 8011a68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011a6a:	69fb      	ldr	r3, [r7, #28]
}
 8011a6c:	4618      	mov	r0, r3
 8011a6e:	3720      	adds	r7, #32
 8011a70:	46bd      	mov	sp, r7
 8011a72:	bd80      	pop	{r7, pc}
 8011a74:	05f5e100 	.word	0x05f5e100

08011a78 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8011a78:	b580      	push	{r7, lr}
 8011a7a:	b08a      	sub	sp, #40	; 0x28
 8011a7c:	af00      	add	r7, sp, #0
 8011a7e:	60f8      	str	r0, [r7, #12]
 8011a80:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8011a84:	683b      	ldr	r3, [r7, #0]
 8011a86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8011a88:	2307      	movs	r3, #7
 8011a8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011a8c:	2340      	movs	r3, #64	; 0x40
 8011a8e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011a90:	2300      	movs	r3, #0
 8011a92:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011a94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a98:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011a9a:	f107 0310 	add.w	r3, r7, #16
 8011a9e:	4619      	mov	r1, r3
 8011aa0:	68f8      	ldr	r0, [r7, #12]
 8011aa2:	f7ff fea7 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8011aa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8011aaa:	2107      	movs	r1, #7
 8011aac:	68f8      	ldr	r0, [r7, #12]
 8011aae:	f000 f973 	bl	8011d98 <SDMMC_GetCmdResp1>
 8011ab2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8011ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011ab6:	4618      	mov	r0, r3
 8011ab8:	3728      	adds	r7, #40	; 0x28
 8011aba:	46bd      	mov	sp, r7
 8011abc:	bd80      	pop	{r7, pc}

08011abe <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8011abe:	b580      	push	{r7, lr}
 8011ac0:	b088      	sub	sp, #32
 8011ac2:	af00      	add	r7, sp, #0
 8011ac4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8011ac6:	2300      	movs	r3, #0
 8011ac8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8011aca:	2300      	movs	r3, #0
 8011acc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8011ace:	2300      	movs	r3, #0
 8011ad0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011ad2:	2300      	movs	r3, #0
 8011ad4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011ad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011ada:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011adc:	f107 0308 	add.w	r3, r7, #8
 8011ae0:	4619      	mov	r1, r3
 8011ae2:	6878      	ldr	r0, [r7, #4]
 8011ae4:	f7ff fe86 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8011ae8:	6878      	ldr	r0, [r7, #4]
 8011aea:	f000 f92d 	bl	8011d48 <SDMMC_GetCmdError>
 8011aee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011af0:	69fb      	ldr	r3, [r7, #28]
}
 8011af2:	4618      	mov	r0, r3
 8011af4:	3720      	adds	r7, #32
 8011af6:	46bd      	mov	sp, r7
 8011af8:	bd80      	pop	{r7, pc}

08011afa <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8011afa:	b580      	push	{r7, lr}
 8011afc:	b088      	sub	sp, #32
 8011afe:	af00      	add	r7, sp, #0
 8011b00:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8011b02:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8011b06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8011b08:	2308      	movs	r3, #8
 8011b0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011b0c:	2340      	movs	r3, #64	; 0x40
 8011b0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011b10:	2300      	movs	r3, #0
 8011b12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011b14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011b1a:	f107 0308 	add.w	r3, r7, #8
 8011b1e:	4619      	mov	r1, r3
 8011b20:	6878      	ldr	r0, [r7, #4]
 8011b22:	f7ff fe67 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8011b26:	6878      	ldr	r0, [r7, #4]
 8011b28:	f000 fb16 	bl	8012158 <SDMMC_GetCmdResp7>
 8011b2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011b2e:	69fb      	ldr	r3, [r7, #28]
}
 8011b30:	4618      	mov	r0, r3
 8011b32:	3720      	adds	r7, #32
 8011b34:	46bd      	mov	sp, r7
 8011b36:	bd80      	pop	{r7, pc}

08011b38 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b088      	sub	sp, #32
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
 8011b40:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8011b42:	683b      	ldr	r3, [r7, #0]
 8011b44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011b46:	2337      	movs	r3, #55	; 0x37
 8011b48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011b4a:	2340      	movs	r3, #64	; 0x40
 8011b4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011b4e:	2300      	movs	r3, #0
 8011b50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011b52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b56:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011b58:	f107 0308 	add.w	r3, r7, #8
 8011b5c:	4619      	mov	r1, r3
 8011b5e:	6878      	ldr	r0, [r7, #4]
 8011b60:	f7ff fe48 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8011b64:	f241 3288 	movw	r2, #5000	; 0x1388
 8011b68:	2137      	movs	r1, #55	; 0x37
 8011b6a:	6878      	ldr	r0, [r7, #4]
 8011b6c:	f000 f914 	bl	8011d98 <SDMMC_GetCmdResp1>
 8011b70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011b72:	69fb      	ldr	r3, [r7, #28]
}
 8011b74:	4618      	mov	r0, r3
 8011b76:	3720      	adds	r7, #32
 8011b78:	46bd      	mov	sp, r7
 8011b7a:	bd80      	pop	{r7, pc}

08011b7c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8011b7c:	b580      	push	{r7, lr}
 8011b7e:	b088      	sub	sp, #32
 8011b80:	af00      	add	r7, sp, #0
 8011b82:	6078      	str	r0, [r7, #4]
 8011b84:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8011b86:	683b      	ldr	r3, [r7, #0]
 8011b88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011b8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011b90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8011b92:	2329      	movs	r3, #41	; 0x29
 8011b94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011b96:	2340      	movs	r3, #64	; 0x40
 8011b98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011b9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011ba2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011ba4:	f107 0308 	add.w	r3, r7, #8
 8011ba8:	4619      	mov	r1, r3
 8011baa:	6878      	ldr	r0, [r7, #4]
 8011bac:	f7ff fe22 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8011bb0:	6878      	ldr	r0, [r7, #4]
 8011bb2:	f000 fa23 	bl	8011ffc <SDMMC_GetCmdResp3>
 8011bb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011bb8:	69fb      	ldr	r3, [r7, #28]
}
 8011bba:	4618      	mov	r0, r3
 8011bbc:	3720      	adds	r7, #32
 8011bbe:	46bd      	mov	sp, r7
 8011bc0:	bd80      	pop	{r7, pc}

08011bc2 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8011bc2:	b580      	push	{r7, lr}
 8011bc4:	b088      	sub	sp, #32
 8011bc6:	af00      	add	r7, sp, #0
 8011bc8:	6078      	str	r0, [r7, #4]
 8011bca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8011bcc:	683b      	ldr	r3, [r7, #0]
 8011bce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8011bd0:	2306      	movs	r3, #6
 8011bd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011bd4:	2340      	movs	r3, #64	; 0x40
 8011bd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011bd8:	2300      	movs	r3, #0
 8011bda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011bdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011be0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011be2:	f107 0308 	add.w	r3, r7, #8
 8011be6:	4619      	mov	r1, r3
 8011be8:	6878      	ldr	r0, [r7, #4]
 8011bea:	f7ff fe03 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8011bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8011bf2:	2106      	movs	r1, #6
 8011bf4:	6878      	ldr	r0, [r7, #4]
 8011bf6:	f000 f8cf 	bl	8011d98 <SDMMC_GetCmdResp1>
 8011bfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011bfc:	69fb      	ldr	r3, [r7, #28]
}
 8011bfe:	4618      	mov	r0, r3
 8011c00:	3720      	adds	r7, #32
 8011c02:	46bd      	mov	sp, r7
 8011c04:	bd80      	pop	{r7, pc}

08011c06 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8011c06:	b580      	push	{r7, lr}
 8011c08:	b088      	sub	sp, #32
 8011c0a:	af00      	add	r7, sp, #0
 8011c0c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8011c0e:	2300      	movs	r3, #0
 8011c10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011c12:	2333      	movs	r3, #51	; 0x33
 8011c14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011c16:	2340      	movs	r3, #64	; 0x40
 8011c18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011c1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011c22:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011c24:	f107 0308 	add.w	r3, r7, #8
 8011c28:	4619      	mov	r1, r3
 8011c2a:	6878      	ldr	r0, [r7, #4]
 8011c2c:	f7ff fde2 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8011c30:	f241 3288 	movw	r2, #5000	; 0x1388
 8011c34:	2133      	movs	r1, #51	; 0x33
 8011c36:	6878      	ldr	r0, [r7, #4]
 8011c38:	f000 f8ae 	bl	8011d98 <SDMMC_GetCmdResp1>
 8011c3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c3e:	69fb      	ldr	r3, [r7, #28]
}
 8011c40:	4618      	mov	r0, r3
 8011c42:	3720      	adds	r7, #32
 8011c44:	46bd      	mov	sp, r7
 8011c46:	bd80      	pop	{r7, pc}

08011c48 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8011c48:	b580      	push	{r7, lr}
 8011c4a:	b088      	sub	sp, #32
 8011c4c:	af00      	add	r7, sp, #0
 8011c4e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011c50:	2300      	movs	r3, #0
 8011c52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011c54:	2302      	movs	r3, #2
 8011c56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8011c58:	23c0      	movs	r3, #192	; 0xc0
 8011c5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011c60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011c64:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011c66:	f107 0308 	add.w	r3, r7, #8
 8011c6a:	4619      	mov	r1, r3
 8011c6c:	6878      	ldr	r0, [r7, #4]
 8011c6e:	f7ff fdc1 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8011c72:	6878      	ldr	r0, [r7, #4]
 8011c74:	f000 f97c 	bl	8011f70 <SDMMC_GetCmdResp2>
 8011c78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c7a:	69fb      	ldr	r3, [r7, #28]
}
 8011c7c:	4618      	mov	r0, r3
 8011c7e:	3720      	adds	r7, #32
 8011c80:	46bd      	mov	sp, r7
 8011c82:	bd80      	pop	{r7, pc}

08011c84 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8011c84:	b580      	push	{r7, lr}
 8011c86:	b088      	sub	sp, #32
 8011c88:	af00      	add	r7, sp, #0
 8011c8a:	6078      	str	r0, [r7, #4]
 8011c8c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8011c8e:	683b      	ldr	r3, [r7, #0]
 8011c90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8011c92:	2309      	movs	r3, #9
 8011c94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8011c96:	23c0      	movs	r3, #192	; 0xc0
 8011c98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011c9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011ca2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011ca4:	f107 0308 	add.w	r3, r7, #8
 8011ca8:	4619      	mov	r1, r3
 8011caa:	6878      	ldr	r0, [r7, #4]
 8011cac:	f7ff fda2 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8011cb0:	6878      	ldr	r0, [r7, #4]
 8011cb2:	f000 f95d 	bl	8011f70 <SDMMC_GetCmdResp2>
 8011cb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cb8:	69fb      	ldr	r3, [r7, #28]
}
 8011cba:	4618      	mov	r0, r3
 8011cbc:	3720      	adds	r7, #32
 8011cbe:	46bd      	mov	sp, r7
 8011cc0:	bd80      	pop	{r7, pc}

08011cc2 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8011cc2:	b580      	push	{r7, lr}
 8011cc4:	b088      	sub	sp, #32
 8011cc6:	af00      	add	r7, sp, #0
 8011cc8:	6078      	str	r0, [r7, #4]
 8011cca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8011ccc:	2300      	movs	r3, #0
 8011cce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8011cd0:	2303      	movs	r3, #3
 8011cd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011cd4:	2340      	movs	r3, #64	; 0x40
 8011cd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011cd8:	2300      	movs	r3, #0
 8011cda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011cdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011ce0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011ce2:	f107 0308 	add.w	r3, r7, #8
 8011ce6:	4619      	mov	r1, r3
 8011ce8:	6878      	ldr	r0, [r7, #4]
 8011cea:	f7ff fd83 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8011cee:	683a      	ldr	r2, [r7, #0]
 8011cf0:	2103      	movs	r1, #3
 8011cf2:	6878      	ldr	r0, [r7, #4]
 8011cf4:	f000 f9bc 	bl	8012070 <SDMMC_GetCmdResp6>
 8011cf8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cfa:	69fb      	ldr	r3, [r7, #28]
}
 8011cfc:	4618      	mov	r0, r3
 8011cfe:	3720      	adds	r7, #32
 8011d00:	46bd      	mov	sp, r7
 8011d02:	bd80      	pop	{r7, pc}

08011d04 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8011d04:	b580      	push	{r7, lr}
 8011d06:	b088      	sub	sp, #32
 8011d08:	af00      	add	r7, sp, #0
 8011d0a:	6078      	str	r0, [r7, #4]
 8011d0c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8011d0e:	683b      	ldr	r3, [r7, #0]
 8011d10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011d12:	230d      	movs	r3, #13
 8011d14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011d16:	2340      	movs	r3, #64	; 0x40
 8011d18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011d1a:	2300      	movs	r3, #0
 8011d1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011d1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d22:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011d24:	f107 0308 	add.w	r3, r7, #8
 8011d28:	4619      	mov	r1, r3
 8011d2a:	6878      	ldr	r0, [r7, #4]
 8011d2c:	f7ff fd62 	bl	80117f4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8011d30:	f241 3288 	movw	r2, #5000	; 0x1388
 8011d34:	210d      	movs	r1, #13
 8011d36:	6878      	ldr	r0, [r7, #4]
 8011d38:	f000 f82e 	bl	8011d98 <SDMMC_GetCmdResp1>
 8011d3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011d3e:	69fb      	ldr	r3, [r7, #28]
}
 8011d40:	4618      	mov	r0, r3
 8011d42:	3720      	adds	r7, #32
 8011d44:	46bd      	mov	sp, r7
 8011d46:	bd80      	pop	{r7, pc}

08011d48 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8011d48:	b490      	push	{r4, r7}
 8011d4a:	b082      	sub	sp, #8
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011d50:	4b0f      	ldr	r3, [pc, #60]	; (8011d90 <SDMMC_GetCmdError+0x48>)
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	4a0f      	ldr	r2, [pc, #60]	; (8011d94 <SDMMC_GetCmdError+0x4c>)
 8011d56:	fba2 2303 	umull	r2, r3, r2, r3
 8011d5a:	0a5b      	lsrs	r3, r3, #9
 8011d5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011d60:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8011d64:	4623      	mov	r3, r4
 8011d66:	1e5c      	subs	r4, r3, #1
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d102      	bne.n	8011d72 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011d6c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011d70:	e009      	b.n	8011d86 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011d76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d0f2      	beq.n	8011d64 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	22c5      	movs	r2, #197	; 0xc5
 8011d82:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8011d84:	2300      	movs	r3, #0
}
 8011d86:	4618      	mov	r0, r3
 8011d88:	3708      	adds	r7, #8
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	bc90      	pop	{r4, r7}
 8011d8e:	4770      	bx	lr
 8011d90:	20000000 	.word	0x20000000
 8011d94:	10624dd3 	.word	0x10624dd3

08011d98 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8011d98:	b590      	push	{r4, r7, lr}
 8011d9a:	b087      	sub	sp, #28
 8011d9c:	af00      	add	r7, sp, #0
 8011d9e:	60f8      	str	r0, [r7, #12]
 8011da0:	460b      	mov	r3, r1
 8011da2:	607a      	str	r2, [r7, #4]
 8011da4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8011da6:	4b6f      	ldr	r3, [pc, #444]	; (8011f64 <SDMMC_GetCmdResp1+0x1cc>)
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	4a6f      	ldr	r2, [pc, #444]	; (8011f68 <SDMMC_GetCmdResp1+0x1d0>)
 8011dac:	fba2 2303 	umull	r2, r3, r2, r3
 8011db0:	0a5b      	lsrs	r3, r3, #9
 8011db2:	687a      	ldr	r2, [r7, #4]
 8011db4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8011db8:	4623      	mov	r3, r4
 8011dba:	1e5c      	subs	r4, r3, #1
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d102      	bne.n	8011dc6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011dc0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011dc4:	e0c9      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011dca:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8011dcc:	697b      	ldr	r3, [r7, #20]
 8011dce:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d0f0      	beq.n	8011db8 <SDMMC_GetCmdResp1+0x20>
 8011dd6:	697b      	ldr	r3, [r7, #20]
 8011dd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d1eb      	bne.n	8011db8 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011de4:	f003 0304 	and.w	r3, r3, #4
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d004      	beq.n	8011df6 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8011dec:	68fb      	ldr	r3, [r7, #12]
 8011dee:	2204      	movs	r2, #4
 8011df0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011df2:	2304      	movs	r3, #4
 8011df4:	e0b1      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011dfa:	f003 0301 	and.w	r3, r3, #1
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d004      	beq.n	8011e0c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8011e02:	68fb      	ldr	r3, [r7, #12]
 8011e04:	2201      	movs	r2, #1
 8011e06:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011e08:	2301      	movs	r3, #1
 8011e0a:	e0a6      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	22c5      	movs	r2, #197	; 0xc5
 8011e10:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8011e12:	68f8      	ldr	r0, [r7, #12]
 8011e14:	f7ff fd18 	bl	8011848 <SDIO_GetCommandResponse>
 8011e18:	4603      	mov	r3, r0
 8011e1a:	461a      	mov	r2, r3
 8011e1c:	7afb      	ldrb	r3, [r7, #11]
 8011e1e:	4293      	cmp	r3, r2
 8011e20:	d001      	beq.n	8011e26 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011e22:	2301      	movs	r3, #1
 8011e24:	e099      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8011e26:	2100      	movs	r1, #0
 8011e28:	68f8      	ldr	r0, [r7, #12]
 8011e2a:	f7ff fd1a 	bl	8011862 <SDIO_GetResponse>
 8011e2e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8011e30:	693a      	ldr	r2, [r7, #16]
 8011e32:	4b4e      	ldr	r3, [pc, #312]	; (8011f6c <SDMMC_GetCmdResp1+0x1d4>)
 8011e34:	4013      	ands	r3, r2
 8011e36:	2b00      	cmp	r3, #0
 8011e38:	d101      	bne.n	8011e3e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8011e3a:	2300      	movs	r3, #0
 8011e3c:	e08d      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8011e3e:	693b      	ldr	r3, [r7, #16]
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	da02      	bge.n	8011e4a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8011e44:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011e48:	e087      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8011e4a:	693b      	ldr	r3, [r7, #16]
 8011e4c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d001      	beq.n	8011e58 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8011e54:	2340      	movs	r3, #64	; 0x40
 8011e56:	e080      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8011e58:	693b      	ldr	r3, [r7, #16]
 8011e5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d001      	beq.n	8011e66 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8011e62:	2380      	movs	r3, #128	; 0x80
 8011e64:	e079      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8011e66:	693b      	ldr	r3, [r7, #16]
 8011e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d002      	beq.n	8011e76 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8011e70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011e74:	e071      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8011e76:	693b      	ldr	r3, [r7, #16]
 8011e78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d002      	beq.n	8011e86 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011e80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011e84:	e069      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8011e86:	693b      	ldr	r3, [r7, #16]
 8011e88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d002      	beq.n	8011e96 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011e90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e94:	e061      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8011e96:	693b      	ldr	r3, [r7, #16]
 8011e98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d002      	beq.n	8011ea6 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011ea0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011ea4:	e059      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8011ea6:	693b      	ldr	r3, [r7, #16]
 8011ea8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d002      	beq.n	8011eb6 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011eb4:	e051      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8011eb6:	693b      	ldr	r3, [r7, #16]
 8011eb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d002      	beq.n	8011ec6 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011ec0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011ec4:	e049      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8011ec6:	693b      	ldr	r3, [r7, #16]
 8011ec8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d002      	beq.n	8011ed6 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011ed0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8011ed4:	e041      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8011ed6:	693b      	ldr	r3, [r7, #16]
 8011ed8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d002      	beq.n	8011ee6 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8011ee0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011ee4:	e039      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8011ee6:	693b      	ldr	r3, [r7, #16]
 8011ee8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d002      	beq.n	8011ef6 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011ef0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8011ef4:	e031      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8011ef6:	693b      	ldr	r3, [r7, #16]
 8011ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d002      	beq.n	8011f06 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8011f00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011f04:	e029      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8011f06:	693b      	ldr	r3, [r7, #16]
 8011f08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d002      	beq.n	8011f16 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8011f10:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011f14:	e021      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8011f16:	693b      	ldr	r3, [r7, #16]
 8011f18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d002      	beq.n	8011f26 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8011f20:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011f24:	e019      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8011f26:	693b      	ldr	r3, [r7, #16]
 8011f28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d002      	beq.n	8011f36 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8011f30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011f34:	e011      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8011f36:	693b      	ldr	r3, [r7, #16]
 8011f38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d002      	beq.n	8011f46 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8011f40:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011f44:	e009      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8011f46:	693b      	ldr	r3, [r7, #16]
 8011f48:	f003 0308 	and.w	r3, r3, #8
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d002      	beq.n	8011f56 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8011f50:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8011f54:	e001      	b.n	8011f5a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011f56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	371c      	adds	r7, #28
 8011f5e:	46bd      	mov	sp, r7
 8011f60:	bd90      	pop	{r4, r7, pc}
 8011f62:	bf00      	nop
 8011f64:	20000000 	.word	0x20000000
 8011f68:	10624dd3 	.word	0x10624dd3
 8011f6c:	fdffe008 	.word	0xfdffe008

08011f70 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8011f70:	b490      	push	{r4, r7}
 8011f72:	b084      	sub	sp, #16
 8011f74:	af00      	add	r7, sp, #0
 8011f76:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011f78:	4b1e      	ldr	r3, [pc, #120]	; (8011ff4 <SDMMC_GetCmdResp2+0x84>)
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	4a1e      	ldr	r2, [pc, #120]	; (8011ff8 <SDMMC_GetCmdResp2+0x88>)
 8011f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8011f82:	0a5b      	lsrs	r3, r3, #9
 8011f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8011f88:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8011f8c:	4623      	mov	r3, r4
 8011f8e:	1e5c      	subs	r4, r3, #1
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d102      	bne.n	8011f9a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011f94:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011f98:	e026      	b.n	8011fe8 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011f9e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d0f0      	beq.n	8011f8c <SDMMC_GetCmdResp2+0x1c>
 8011faa:	68fb      	ldr	r3, [r7, #12]
 8011fac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d1eb      	bne.n	8011f8c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011fb8:	f003 0304 	and.w	r3, r3, #4
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d004      	beq.n	8011fca <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	2204      	movs	r2, #4
 8011fc4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011fc6:	2304      	movs	r3, #4
 8011fc8:	e00e      	b.n	8011fe8 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011fce:	f003 0301 	and.w	r3, r3, #1
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d004      	beq.n	8011fe0 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	2201      	movs	r2, #1
 8011fda:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011fdc:	2301      	movs	r3, #1
 8011fde:	e003      	b.n	8011fe8 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	22c5      	movs	r2, #197	; 0xc5
 8011fe4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8011fe6:	2300      	movs	r3, #0
}
 8011fe8:	4618      	mov	r0, r3
 8011fea:	3710      	adds	r7, #16
 8011fec:	46bd      	mov	sp, r7
 8011fee:	bc90      	pop	{r4, r7}
 8011ff0:	4770      	bx	lr
 8011ff2:	bf00      	nop
 8011ff4:	20000000 	.word	0x20000000
 8011ff8:	10624dd3 	.word	0x10624dd3

08011ffc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8011ffc:	b490      	push	{r4, r7}
 8011ffe:	b084      	sub	sp, #16
 8012000:	af00      	add	r7, sp, #0
 8012002:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012004:	4b18      	ldr	r3, [pc, #96]	; (8012068 <SDMMC_GetCmdResp3+0x6c>)
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	4a18      	ldr	r2, [pc, #96]	; (801206c <SDMMC_GetCmdResp3+0x70>)
 801200a:	fba2 2303 	umull	r2, r3, r2, r3
 801200e:	0a5b      	lsrs	r3, r3, #9
 8012010:	f241 3288 	movw	r2, #5000	; 0x1388
 8012014:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8012018:	4623      	mov	r3, r4
 801201a:	1e5c      	subs	r4, r3, #1
 801201c:	2b00      	cmp	r3, #0
 801201e:	d102      	bne.n	8012026 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012020:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012024:	e01b      	b.n	801205e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801202a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801202c:	68fb      	ldr	r3, [r7, #12]
 801202e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8012032:	2b00      	cmp	r3, #0
 8012034:	d0f0      	beq.n	8012018 <SDMMC_GetCmdResp3+0x1c>
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801203c:	2b00      	cmp	r3, #0
 801203e:	d1eb      	bne.n	8012018 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012044:	f003 0304 	and.w	r3, r3, #4
 8012048:	2b00      	cmp	r3, #0
 801204a:	d004      	beq.n	8012056 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	2204      	movs	r2, #4
 8012050:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012052:	2304      	movs	r3, #4
 8012054:	e003      	b.n	801205e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	22c5      	movs	r2, #197	; 0xc5
 801205a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801205c:	2300      	movs	r3, #0
}
 801205e:	4618      	mov	r0, r3
 8012060:	3710      	adds	r7, #16
 8012062:	46bd      	mov	sp, r7
 8012064:	bc90      	pop	{r4, r7}
 8012066:	4770      	bx	lr
 8012068:	20000000 	.word	0x20000000
 801206c:	10624dd3 	.word	0x10624dd3

08012070 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8012070:	b590      	push	{r4, r7, lr}
 8012072:	b087      	sub	sp, #28
 8012074:	af00      	add	r7, sp, #0
 8012076:	60f8      	str	r0, [r7, #12]
 8012078:	460b      	mov	r3, r1
 801207a:	607a      	str	r2, [r7, #4]
 801207c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801207e:	4b34      	ldr	r3, [pc, #208]	; (8012150 <SDMMC_GetCmdResp6+0xe0>)
 8012080:	681b      	ldr	r3, [r3, #0]
 8012082:	4a34      	ldr	r2, [pc, #208]	; (8012154 <SDMMC_GetCmdResp6+0xe4>)
 8012084:	fba2 2303 	umull	r2, r3, r2, r3
 8012088:	0a5b      	lsrs	r3, r3, #9
 801208a:	f241 3288 	movw	r2, #5000	; 0x1388
 801208e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8012092:	4623      	mov	r3, r4
 8012094:	1e5c      	subs	r4, r3, #1
 8012096:	2b00      	cmp	r3, #0
 8012098:	d102      	bne.n	80120a0 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 801209a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801209e:	e052      	b.n	8012146 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120a4:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80120a6:	697b      	ldr	r3, [r7, #20]
 80120a8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d0f0      	beq.n	8012092 <SDMMC_GetCmdResp6+0x22>
 80120b0:	697b      	ldr	r3, [r7, #20]
 80120b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d1eb      	bne.n	8012092 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80120ba:	68fb      	ldr	r3, [r7, #12]
 80120bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120be:	f003 0304 	and.w	r3, r3, #4
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d004      	beq.n	80120d0 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	2204      	movs	r2, #4
 80120ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80120cc:	2304      	movs	r3, #4
 80120ce:	e03a      	b.n	8012146 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120d4:	f003 0301 	and.w	r3, r3, #1
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d004      	beq.n	80120e6 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	2201      	movs	r2, #1
 80120e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80120e2:	2301      	movs	r3, #1
 80120e4:	e02f      	b.n	8012146 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80120e6:	68f8      	ldr	r0, [r7, #12]
 80120e8:	f7ff fbae 	bl	8011848 <SDIO_GetCommandResponse>
 80120ec:	4603      	mov	r3, r0
 80120ee:	461a      	mov	r2, r3
 80120f0:	7afb      	ldrb	r3, [r7, #11]
 80120f2:	4293      	cmp	r3, r2
 80120f4:	d001      	beq.n	80120fa <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80120f6:	2301      	movs	r3, #1
 80120f8:	e025      	b.n	8012146 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80120fa:	68fb      	ldr	r3, [r7, #12]
 80120fc:	22c5      	movs	r2, #197	; 0xc5
 80120fe:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8012100:	2100      	movs	r1, #0
 8012102:	68f8      	ldr	r0, [r7, #12]
 8012104:	f7ff fbad 	bl	8011862 <SDIO_GetResponse>
 8012108:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 801210a:	693b      	ldr	r3, [r7, #16]
 801210c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8012110:	2b00      	cmp	r3, #0
 8012112:	d106      	bne.n	8012122 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8012114:	693b      	ldr	r3, [r7, #16]
 8012116:	0c1b      	lsrs	r3, r3, #16
 8012118:	b29a      	uxth	r2, r3
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 801211e:	2300      	movs	r3, #0
 8012120:	e011      	b.n	8012146 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8012122:	693b      	ldr	r3, [r7, #16]
 8012124:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012128:	2b00      	cmp	r3, #0
 801212a:	d002      	beq.n	8012132 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801212c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012130:	e009      	b.n	8012146 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8012132:	693b      	ldr	r3, [r7, #16]
 8012134:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012138:	2b00      	cmp	r3, #0
 801213a:	d002      	beq.n	8012142 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801213c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012140:	e001      	b.n	8012146 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8012142:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8012146:	4618      	mov	r0, r3
 8012148:	371c      	adds	r7, #28
 801214a:	46bd      	mov	sp, r7
 801214c:	bd90      	pop	{r4, r7, pc}
 801214e:	bf00      	nop
 8012150:	20000000 	.word	0x20000000
 8012154:	10624dd3 	.word	0x10624dd3

08012158 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8012158:	b490      	push	{r4, r7}
 801215a:	b084      	sub	sp, #16
 801215c:	af00      	add	r7, sp, #0
 801215e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012160:	4b21      	ldr	r3, [pc, #132]	; (80121e8 <SDMMC_GetCmdResp7+0x90>)
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	4a21      	ldr	r2, [pc, #132]	; (80121ec <SDMMC_GetCmdResp7+0x94>)
 8012166:	fba2 2303 	umull	r2, r3, r2, r3
 801216a:	0a5b      	lsrs	r3, r3, #9
 801216c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012170:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8012174:	4623      	mov	r3, r4
 8012176:	1e5c      	subs	r4, r3, #1
 8012178:	2b00      	cmp	r3, #0
 801217a:	d102      	bne.n	8012182 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 801217c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012180:	e02c      	b.n	80121dc <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012186:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 801218e:	2b00      	cmp	r3, #0
 8012190:	d0f0      	beq.n	8012174 <SDMMC_GetCmdResp7+0x1c>
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012198:	2b00      	cmp	r3, #0
 801219a:	d1eb      	bne.n	8012174 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80121a0:	f003 0304 	and.w	r3, r3, #4
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d004      	beq.n	80121b2 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	2204      	movs	r2, #4
 80121ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80121ae:	2304      	movs	r3, #4
 80121b0:	e014      	b.n	80121dc <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80121b6:	f003 0301 	and.w	r3, r3, #1
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d004      	beq.n	80121c8 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	2201      	movs	r2, #1
 80121c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80121c4:	2301      	movs	r3, #1
 80121c6:	e009      	b.n	80121dc <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80121cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d002      	beq.n	80121da <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	2240      	movs	r2, #64	; 0x40
 80121d8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80121da:	2300      	movs	r3, #0
  
}
 80121dc:	4618      	mov	r0, r3
 80121de:	3710      	adds	r7, #16
 80121e0:	46bd      	mov	sp, r7
 80121e2:	bc90      	pop	{r4, r7}
 80121e4:	4770      	bx	lr
 80121e6:	bf00      	nop
 80121e8:	20000000 	.word	0x20000000
 80121ec:	10624dd3 	.word	0x10624dd3

080121f0 <main>:




int main(void)
{
 80121f0:	b580      	push	{r7, lr}
 80121f2:	af00      	add	r7, sp, #0
  hwInit();
 80121f4:	f7f5 f9fa 	bl	80075ec <hwInit>
  apInit();
 80121f8:	f7ee fede 	bl	8000fb8 <apInit>

  apMain();
 80121fc:	f7ee fee5 	bl	8000fca <apMain>

  return 0;
 8012200:	2300      	movs	r3, #0
}
 8012202:	4618      	mov	r0, r3
 8012204:	bd80      	pop	{r7, pc}
	...

08012208 <__errno>:
 8012208:	4b01      	ldr	r3, [pc, #4]	; (8012210 <__errno+0x8>)
 801220a:	6818      	ldr	r0, [r3, #0]
 801220c:	4770      	bx	lr
 801220e:	bf00      	nop
 8012210:	200000c8 	.word	0x200000c8

08012214 <__libc_init_array>:
 8012214:	b570      	push	{r4, r5, r6, lr}
 8012216:	4e0d      	ldr	r6, [pc, #52]	; (801224c <__libc_init_array+0x38>)
 8012218:	4c0d      	ldr	r4, [pc, #52]	; (8012250 <__libc_init_array+0x3c>)
 801221a:	1ba4      	subs	r4, r4, r6
 801221c:	10a4      	asrs	r4, r4, #2
 801221e:	2500      	movs	r5, #0
 8012220:	42a5      	cmp	r5, r4
 8012222:	d109      	bne.n	8012238 <__libc_init_array+0x24>
 8012224:	4e0b      	ldr	r6, [pc, #44]	; (8012254 <__libc_init_array+0x40>)
 8012226:	4c0c      	ldr	r4, [pc, #48]	; (8012258 <__libc_init_array+0x44>)
 8012228:	f003 fc14 	bl	8015a54 <_init>
 801222c:	1ba4      	subs	r4, r4, r6
 801222e:	10a4      	asrs	r4, r4, #2
 8012230:	2500      	movs	r5, #0
 8012232:	42a5      	cmp	r5, r4
 8012234:	d105      	bne.n	8012242 <__libc_init_array+0x2e>
 8012236:	bd70      	pop	{r4, r5, r6, pc}
 8012238:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801223c:	4798      	blx	r3
 801223e:	3501      	adds	r5, #1
 8012240:	e7ee      	b.n	8012220 <__libc_init_array+0xc>
 8012242:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012246:	4798      	blx	r3
 8012248:	3501      	adds	r5, #1
 801224a:	e7f2      	b.n	8012232 <__libc_init_array+0x1e>
 801224c:	08023c40 	.word	0x08023c40
 8012250:	08023c40 	.word	0x08023c40
 8012254:	08023c40 	.word	0x08023c40
 8012258:	08023c44 	.word	0x08023c44

0801225c <malloc>:
 801225c:	4b02      	ldr	r3, [pc, #8]	; (8012268 <malloc+0xc>)
 801225e:	4601      	mov	r1, r0
 8012260:	6818      	ldr	r0, [r3, #0]
 8012262:	f000 b86d 	b.w	8012340 <_malloc_r>
 8012266:	bf00      	nop
 8012268:	200000c8 	.word	0x200000c8

0801226c <free>:
 801226c:	4b02      	ldr	r3, [pc, #8]	; (8012278 <free+0xc>)
 801226e:	4601      	mov	r1, r0
 8012270:	6818      	ldr	r0, [r3, #0]
 8012272:	f000 b817 	b.w	80122a4 <_free_r>
 8012276:	bf00      	nop
 8012278:	200000c8 	.word	0x200000c8

0801227c <memcpy>:
 801227c:	b510      	push	{r4, lr}
 801227e:	1e43      	subs	r3, r0, #1
 8012280:	440a      	add	r2, r1
 8012282:	4291      	cmp	r1, r2
 8012284:	d100      	bne.n	8012288 <memcpy+0xc>
 8012286:	bd10      	pop	{r4, pc}
 8012288:	f811 4b01 	ldrb.w	r4, [r1], #1
 801228c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012290:	e7f7      	b.n	8012282 <memcpy+0x6>

08012292 <memset>:
 8012292:	4402      	add	r2, r0
 8012294:	4603      	mov	r3, r0
 8012296:	4293      	cmp	r3, r2
 8012298:	d100      	bne.n	801229c <memset+0xa>
 801229a:	4770      	bx	lr
 801229c:	f803 1b01 	strb.w	r1, [r3], #1
 80122a0:	e7f9      	b.n	8012296 <memset+0x4>
	...

080122a4 <_free_r>:
 80122a4:	b538      	push	{r3, r4, r5, lr}
 80122a6:	4605      	mov	r5, r0
 80122a8:	2900      	cmp	r1, #0
 80122aa:	d045      	beq.n	8012338 <_free_r+0x94>
 80122ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122b0:	1f0c      	subs	r4, r1, #4
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	bfb8      	it	lt
 80122b6:	18e4      	addlt	r4, r4, r3
 80122b8:	f002 fdfe 	bl	8014eb8 <__malloc_lock>
 80122bc:	4a1f      	ldr	r2, [pc, #124]	; (801233c <_free_r+0x98>)
 80122be:	6813      	ldr	r3, [r2, #0]
 80122c0:	4610      	mov	r0, r2
 80122c2:	b933      	cbnz	r3, 80122d2 <_free_r+0x2e>
 80122c4:	6063      	str	r3, [r4, #4]
 80122c6:	6014      	str	r4, [r2, #0]
 80122c8:	4628      	mov	r0, r5
 80122ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122ce:	f002 bdf4 	b.w	8014eba <__malloc_unlock>
 80122d2:	42a3      	cmp	r3, r4
 80122d4:	d90c      	bls.n	80122f0 <_free_r+0x4c>
 80122d6:	6821      	ldr	r1, [r4, #0]
 80122d8:	1862      	adds	r2, r4, r1
 80122da:	4293      	cmp	r3, r2
 80122dc:	bf04      	itt	eq
 80122de:	681a      	ldreq	r2, [r3, #0]
 80122e0:	685b      	ldreq	r3, [r3, #4]
 80122e2:	6063      	str	r3, [r4, #4]
 80122e4:	bf04      	itt	eq
 80122e6:	1852      	addeq	r2, r2, r1
 80122e8:	6022      	streq	r2, [r4, #0]
 80122ea:	6004      	str	r4, [r0, #0]
 80122ec:	e7ec      	b.n	80122c8 <_free_r+0x24>
 80122ee:	4613      	mov	r3, r2
 80122f0:	685a      	ldr	r2, [r3, #4]
 80122f2:	b10a      	cbz	r2, 80122f8 <_free_r+0x54>
 80122f4:	42a2      	cmp	r2, r4
 80122f6:	d9fa      	bls.n	80122ee <_free_r+0x4a>
 80122f8:	6819      	ldr	r1, [r3, #0]
 80122fa:	1858      	adds	r0, r3, r1
 80122fc:	42a0      	cmp	r0, r4
 80122fe:	d10b      	bne.n	8012318 <_free_r+0x74>
 8012300:	6820      	ldr	r0, [r4, #0]
 8012302:	4401      	add	r1, r0
 8012304:	1858      	adds	r0, r3, r1
 8012306:	4282      	cmp	r2, r0
 8012308:	6019      	str	r1, [r3, #0]
 801230a:	d1dd      	bne.n	80122c8 <_free_r+0x24>
 801230c:	6810      	ldr	r0, [r2, #0]
 801230e:	6852      	ldr	r2, [r2, #4]
 8012310:	605a      	str	r2, [r3, #4]
 8012312:	4401      	add	r1, r0
 8012314:	6019      	str	r1, [r3, #0]
 8012316:	e7d7      	b.n	80122c8 <_free_r+0x24>
 8012318:	d902      	bls.n	8012320 <_free_r+0x7c>
 801231a:	230c      	movs	r3, #12
 801231c:	602b      	str	r3, [r5, #0]
 801231e:	e7d3      	b.n	80122c8 <_free_r+0x24>
 8012320:	6820      	ldr	r0, [r4, #0]
 8012322:	1821      	adds	r1, r4, r0
 8012324:	428a      	cmp	r2, r1
 8012326:	bf04      	itt	eq
 8012328:	6811      	ldreq	r1, [r2, #0]
 801232a:	6852      	ldreq	r2, [r2, #4]
 801232c:	6062      	str	r2, [r4, #4]
 801232e:	bf04      	itt	eq
 8012330:	1809      	addeq	r1, r1, r0
 8012332:	6021      	streq	r1, [r4, #0]
 8012334:	605c      	str	r4, [r3, #4]
 8012336:	e7c7      	b.n	80122c8 <_free_r+0x24>
 8012338:	bd38      	pop	{r3, r4, r5, pc}
 801233a:	bf00      	nop
 801233c:	2000a518 	.word	0x2000a518

08012340 <_malloc_r>:
 8012340:	b570      	push	{r4, r5, r6, lr}
 8012342:	1ccd      	adds	r5, r1, #3
 8012344:	f025 0503 	bic.w	r5, r5, #3
 8012348:	3508      	adds	r5, #8
 801234a:	2d0c      	cmp	r5, #12
 801234c:	bf38      	it	cc
 801234e:	250c      	movcc	r5, #12
 8012350:	2d00      	cmp	r5, #0
 8012352:	4606      	mov	r6, r0
 8012354:	db01      	blt.n	801235a <_malloc_r+0x1a>
 8012356:	42a9      	cmp	r1, r5
 8012358:	d903      	bls.n	8012362 <_malloc_r+0x22>
 801235a:	230c      	movs	r3, #12
 801235c:	6033      	str	r3, [r6, #0]
 801235e:	2000      	movs	r0, #0
 8012360:	bd70      	pop	{r4, r5, r6, pc}
 8012362:	f002 fda9 	bl	8014eb8 <__malloc_lock>
 8012366:	4a21      	ldr	r2, [pc, #132]	; (80123ec <_malloc_r+0xac>)
 8012368:	6814      	ldr	r4, [r2, #0]
 801236a:	4621      	mov	r1, r4
 801236c:	b991      	cbnz	r1, 8012394 <_malloc_r+0x54>
 801236e:	4c20      	ldr	r4, [pc, #128]	; (80123f0 <_malloc_r+0xb0>)
 8012370:	6823      	ldr	r3, [r4, #0]
 8012372:	b91b      	cbnz	r3, 801237c <_malloc_r+0x3c>
 8012374:	4630      	mov	r0, r6
 8012376:	f000 fc99 	bl	8012cac <_sbrk_r>
 801237a:	6020      	str	r0, [r4, #0]
 801237c:	4629      	mov	r1, r5
 801237e:	4630      	mov	r0, r6
 8012380:	f000 fc94 	bl	8012cac <_sbrk_r>
 8012384:	1c43      	adds	r3, r0, #1
 8012386:	d124      	bne.n	80123d2 <_malloc_r+0x92>
 8012388:	230c      	movs	r3, #12
 801238a:	6033      	str	r3, [r6, #0]
 801238c:	4630      	mov	r0, r6
 801238e:	f002 fd94 	bl	8014eba <__malloc_unlock>
 8012392:	e7e4      	b.n	801235e <_malloc_r+0x1e>
 8012394:	680b      	ldr	r3, [r1, #0]
 8012396:	1b5b      	subs	r3, r3, r5
 8012398:	d418      	bmi.n	80123cc <_malloc_r+0x8c>
 801239a:	2b0b      	cmp	r3, #11
 801239c:	d90f      	bls.n	80123be <_malloc_r+0x7e>
 801239e:	600b      	str	r3, [r1, #0]
 80123a0:	50cd      	str	r5, [r1, r3]
 80123a2:	18cc      	adds	r4, r1, r3
 80123a4:	4630      	mov	r0, r6
 80123a6:	f002 fd88 	bl	8014eba <__malloc_unlock>
 80123aa:	f104 000b 	add.w	r0, r4, #11
 80123ae:	1d23      	adds	r3, r4, #4
 80123b0:	f020 0007 	bic.w	r0, r0, #7
 80123b4:	1ac3      	subs	r3, r0, r3
 80123b6:	d0d3      	beq.n	8012360 <_malloc_r+0x20>
 80123b8:	425a      	negs	r2, r3
 80123ba:	50e2      	str	r2, [r4, r3]
 80123bc:	e7d0      	b.n	8012360 <_malloc_r+0x20>
 80123be:	428c      	cmp	r4, r1
 80123c0:	684b      	ldr	r3, [r1, #4]
 80123c2:	bf16      	itet	ne
 80123c4:	6063      	strne	r3, [r4, #4]
 80123c6:	6013      	streq	r3, [r2, #0]
 80123c8:	460c      	movne	r4, r1
 80123ca:	e7eb      	b.n	80123a4 <_malloc_r+0x64>
 80123cc:	460c      	mov	r4, r1
 80123ce:	6849      	ldr	r1, [r1, #4]
 80123d0:	e7cc      	b.n	801236c <_malloc_r+0x2c>
 80123d2:	1cc4      	adds	r4, r0, #3
 80123d4:	f024 0403 	bic.w	r4, r4, #3
 80123d8:	42a0      	cmp	r0, r4
 80123da:	d005      	beq.n	80123e8 <_malloc_r+0xa8>
 80123dc:	1a21      	subs	r1, r4, r0
 80123de:	4630      	mov	r0, r6
 80123e0:	f000 fc64 	bl	8012cac <_sbrk_r>
 80123e4:	3001      	adds	r0, #1
 80123e6:	d0cf      	beq.n	8012388 <_malloc_r+0x48>
 80123e8:	6025      	str	r5, [r4, #0]
 80123ea:	e7db      	b.n	80123a4 <_malloc_r+0x64>
 80123ec:	2000a518 	.word	0x2000a518
 80123f0:	2000a51c 	.word	0x2000a51c

080123f4 <__cvt>:
 80123f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80123f8:	ec55 4b10 	vmov	r4, r5, d0
 80123fc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80123fe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012402:	2d00      	cmp	r5, #0
 8012404:	460e      	mov	r6, r1
 8012406:	4691      	mov	r9, r2
 8012408:	4619      	mov	r1, r3
 801240a:	bfb8      	it	lt
 801240c:	4622      	movlt	r2, r4
 801240e:	462b      	mov	r3, r5
 8012410:	f027 0720 	bic.w	r7, r7, #32
 8012414:	bfbb      	ittet	lt
 8012416:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801241a:	461d      	movlt	r5, r3
 801241c:	2300      	movge	r3, #0
 801241e:	232d      	movlt	r3, #45	; 0x2d
 8012420:	bfb8      	it	lt
 8012422:	4614      	movlt	r4, r2
 8012424:	2f46      	cmp	r7, #70	; 0x46
 8012426:	700b      	strb	r3, [r1, #0]
 8012428:	d004      	beq.n	8012434 <__cvt+0x40>
 801242a:	2f45      	cmp	r7, #69	; 0x45
 801242c:	d100      	bne.n	8012430 <__cvt+0x3c>
 801242e:	3601      	adds	r6, #1
 8012430:	2102      	movs	r1, #2
 8012432:	e000      	b.n	8012436 <__cvt+0x42>
 8012434:	2103      	movs	r1, #3
 8012436:	ab03      	add	r3, sp, #12
 8012438:	9301      	str	r3, [sp, #4]
 801243a:	ab02      	add	r3, sp, #8
 801243c:	9300      	str	r3, [sp, #0]
 801243e:	4632      	mov	r2, r6
 8012440:	4653      	mov	r3, sl
 8012442:	ec45 4b10 	vmov	d0, r4, r5
 8012446:	f001 fc33 	bl	8013cb0 <_dtoa_r>
 801244a:	2f47      	cmp	r7, #71	; 0x47
 801244c:	4680      	mov	r8, r0
 801244e:	d102      	bne.n	8012456 <__cvt+0x62>
 8012450:	f019 0f01 	tst.w	r9, #1
 8012454:	d026      	beq.n	80124a4 <__cvt+0xb0>
 8012456:	2f46      	cmp	r7, #70	; 0x46
 8012458:	eb08 0906 	add.w	r9, r8, r6
 801245c:	d111      	bne.n	8012482 <__cvt+0x8e>
 801245e:	f898 3000 	ldrb.w	r3, [r8]
 8012462:	2b30      	cmp	r3, #48	; 0x30
 8012464:	d10a      	bne.n	801247c <__cvt+0x88>
 8012466:	2200      	movs	r2, #0
 8012468:	2300      	movs	r3, #0
 801246a:	4620      	mov	r0, r4
 801246c:	4629      	mov	r1, r5
 801246e:	f7ee fb43 	bl	8000af8 <__aeabi_dcmpeq>
 8012472:	b918      	cbnz	r0, 801247c <__cvt+0x88>
 8012474:	f1c6 0601 	rsb	r6, r6, #1
 8012478:	f8ca 6000 	str.w	r6, [sl]
 801247c:	f8da 3000 	ldr.w	r3, [sl]
 8012480:	4499      	add	r9, r3
 8012482:	2200      	movs	r2, #0
 8012484:	2300      	movs	r3, #0
 8012486:	4620      	mov	r0, r4
 8012488:	4629      	mov	r1, r5
 801248a:	f7ee fb35 	bl	8000af8 <__aeabi_dcmpeq>
 801248e:	b938      	cbnz	r0, 80124a0 <__cvt+0xac>
 8012490:	2230      	movs	r2, #48	; 0x30
 8012492:	9b03      	ldr	r3, [sp, #12]
 8012494:	454b      	cmp	r3, r9
 8012496:	d205      	bcs.n	80124a4 <__cvt+0xb0>
 8012498:	1c59      	adds	r1, r3, #1
 801249a:	9103      	str	r1, [sp, #12]
 801249c:	701a      	strb	r2, [r3, #0]
 801249e:	e7f8      	b.n	8012492 <__cvt+0x9e>
 80124a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80124a4:	9b03      	ldr	r3, [sp, #12]
 80124a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80124a8:	eba3 0308 	sub.w	r3, r3, r8
 80124ac:	4640      	mov	r0, r8
 80124ae:	6013      	str	r3, [r2, #0]
 80124b0:	b004      	add	sp, #16
 80124b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080124b6 <__exponent>:
 80124b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80124b8:	2900      	cmp	r1, #0
 80124ba:	4604      	mov	r4, r0
 80124bc:	bfba      	itte	lt
 80124be:	4249      	neglt	r1, r1
 80124c0:	232d      	movlt	r3, #45	; 0x2d
 80124c2:	232b      	movge	r3, #43	; 0x2b
 80124c4:	2909      	cmp	r1, #9
 80124c6:	f804 2b02 	strb.w	r2, [r4], #2
 80124ca:	7043      	strb	r3, [r0, #1]
 80124cc:	dd20      	ble.n	8012510 <__exponent+0x5a>
 80124ce:	f10d 0307 	add.w	r3, sp, #7
 80124d2:	461f      	mov	r7, r3
 80124d4:	260a      	movs	r6, #10
 80124d6:	fb91 f5f6 	sdiv	r5, r1, r6
 80124da:	fb06 1115 	mls	r1, r6, r5, r1
 80124de:	3130      	adds	r1, #48	; 0x30
 80124e0:	2d09      	cmp	r5, #9
 80124e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80124e6:	f103 32ff 	add.w	r2, r3, #4294967295
 80124ea:	4629      	mov	r1, r5
 80124ec:	dc09      	bgt.n	8012502 <__exponent+0x4c>
 80124ee:	3130      	adds	r1, #48	; 0x30
 80124f0:	3b02      	subs	r3, #2
 80124f2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80124f6:	42bb      	cmp	r3, r7
 80124f8:	4622      	mov	r2, r4
 80124fa:	d304      	bcc.n	8012506 <__exponent+0x50>
 80124fc:	1a10      	subs	r0, r2, r0
 80124fe:	b003      	add	sp, #12
 8012500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012502:	4613      	mov	r3, r2
 8012504:	e7e7      	b.n	80124d6 <__exponent+0x20>
 8012506:	f813 2b01 	ldrb.w	r2, [r3], #1
 801250a:	f804 2b01 	strb.w	r2, [r4], #1
 801250e:	e7f2      	b.n	80124f6 <__exponent+0x40>
 8012510:	2330      	movs	r3, #48	; 0x30
 8012512:	4419      	add	r1, r3
 8012514:	7083      	strb	r3, [r0, #2]
 8012516:	1d02      	adds	r2, r0, #4
 8012518:	70c1      	strb	r1, [r0, #3]
 801251a:	e7ef      	b.n	80124fc <__exponent+0x46>

0801251c <_printf_float>:
 801251c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012520:	b08d      	sub	sp, #52	; 0x34
 8012522:	460c      	mov	r4, r1
 8012524:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012528:	4616      	mov	r6, r2
 801252a:	461f      	mov	r7, r3
 801252c:	4605      	mov	r5, r0
 801252e:	f002 fca3 	bl	8014e78 <_localeconv_r>
 8012532:	6803      	ldr	r3, [r0, #0]
 8012534:	9304      	str	r3, [sp, #16]
 8012536:	4618      	mov	r0, r3
 8012538:	f7ed fe5c 	bl	80001f4 <strlen>
 801253c:	2300      	movs	r3, #0
 801253e:	930a      	str	r3, [sp, #40]	; 0x28
 8012540:	f8d8 3000 	ldr.w	r3, [r8]
 8012544:	9005      	str	r0, [sp, #20]
 8012546:	3307      	adds	r3, #7
 8012548:	f023 0307 	bic.w	r3, r3, #7
 801254c:	f103 0208 	add.w	r2, r3, #8
 8012550:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012554:	f8d4 b000 	ldr.w	fp, [r4]
 8012558:	f8c8 2000 	str.w	r2, [r8]
 801255c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012560:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012564:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012568:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801256c:	9307      	str	r3, [sp, #28]
 801256e:	f8cd 8018 	str.w	r8, [sp, #24]
 8012572:	f04f 32ff 	mov.w	r2, #4294967295
 8012576:	4ba7      	ldr	r3, [pc, #668]	; (8012814 <_printf_float+0x2f8>)
 8012578:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801257c:	f7ee faee 	bl	8000b5c <__aeabi_dcmpun>
 8012580:	bb70      	cbnz	r0, 80125e0 <_printf_float+0xc4>
 8012582:	f04f 32ff 	mov.w	r2, #4294967295
 8012586:	4ba3      	ldr	r3, [pc, #652]	; (8012814 <_printf_float+0x2f8>)
 8012588:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801258c:	f7ee fac8 	bl	8000b20 <__aeabi_dcmple>
 8012590:	bb30      	cbnz	r0, 80125e0 <_printf_float+0xc4>
 8012592:	2200      	movs	r2, #0
 8012594:	2300      	movs	r3, #0
 8012596:	4640      	mov	r0, r8
 8012598:	4649      	mov	r1, r9
 801259a:	f7ee fab7 	bl	8000b0c <__aeabi_dcmplt>
 801259e:	b110      	cbz	r0, 80125a6 <_printf_float+0x8a>
 80125a0:	232d      	movs	r3, #45	; 0x2d
 80125a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80125a6:	4a9c      	ldr	r2, [pc, #624]	; (8012818 <_printf_float+0x2fc>)
 80125a8:	4b9c      	ldr	r3, [pc, #624]	; (801281c <_printf_float+0x300>)
 80125aa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80125ae:	bf8c      	ite	hi
 80125b0:	4690      	movhi	r8, r2
 80125b2:	4698      	movls	r8, r3
 80125b4:	2303      	movs	r3, #3
 80125b6:	f02b 0204 	bic.w	r2, fp, #4
 80125ba:	6123      	str	r3, [r4, #16]
 80125bc:	6022      	str	r2, [r4, #0]
 80125be:	f04f 0900 	mov.w	r9, #0
 80125c2:	9700      	str	r7, [sp, #0]
 80125c4:	4633      	mov	r3, r6
 80125c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80125c8:	4621      	mov	r1, r4
 80125ca:	4628      	mov	r0, r5
 80125cc:	f000 f9e6 	bl	801299c <_printf_common>
 80125d0:	3001      	adds	r0, #1
 80125d2:	f040 808d 	bne.w	80126f0 <_printf_float+0x1d4>
 80125d6:	f04f 30ff 	mov.w	r0, #4294967295
 80125da:	b00d      	add	sp, #52	; 0x34
 80125dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125e0:	4642      	mov	r2, r8
 80125e2:	464b      	mov	r3, r9
 80125e4:	4640      	mov	r0, r8
 80125e6:	4649      	mov	r1, r9
 80125e8:	f7ee fab8 	bl	8000b5c <__aeabi_dcmpun>
 80125ec:	b110      	cbz	r0, 80125f4 <_printf_float+0xd8>
 80125ee:	4a8c      	ldr	r2, [pc, #560]	; (8012820 <_printf_float+0x304>)
 80125f0:	4b8c      	ldr	r3, [pc, #560]	; (8012824 <_printf_float+0x308>)
 80125f2:	e7da      	b.n	80125aa <_printf_float+0x8e>
 80125f4:	6861      	ldr	r1, [r4, #4]
 80125f6:	1c4b      	adds	r3, r1, #1
 80125f8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80125fc:	a80a      	add	r0, sp, #40	; 0x28
 80125fe:	d13e      	bne.n	801267e <_printf_float+0x162>
 8012600:	2306      	movs	r3, #6
 8012602:	6063      	str	r3, [r4, #4]
 8012604:	2300      	movs	r3, #0
 8012606:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801260a:	ab09      	add	r3, sp, #36	; 0x24
 801260c:	9300      	str	r3, [sp, #0]
 801260e:	ec49 8b10 	vmov	d0, r8, r9
 8012612:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012616:	6022      	str	r2, [r4, #0]
 8012618:	f8cd a004 	str.w	sl, [sp, #4]
 801261c:	6861      	ldr	r1, [r4, #4]
 801261e:	4628      	mov	r0, r5
 8012620:	f7ff fee8 	bl	80123f4 <__cvt>
 8012624:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012628:	2b47      	cmp	r3, #71	; 0x47
 801262a:	4680      	mov	r8, r0
 801262c:	d109      	bne.n	8012642 <_printf_float+0x126>
 801262e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012630:	1cd8      	adds	r0, r3, #3
 8012632:	db02      	blt.n	801263a <_printf_float+0x11e>
 8012634:	6862      	ldr	r2, [r4, #4]
 8012636:	4293      	cmp	r3, r2
 8012638:	dd47      	ble.n	80126ca <_printf_float+0x1ae>
 801263a:	f1aa 0a02 	sub.w	sl, sl, #2
 801263e:	fa5f fa8a 	uxtb.w	sl, sl
 8012642:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012646:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012648:	d824      	bhi.n	8012694 <_printf_float+0x178>
 801264a:	3901      	subs	r1, #1
 801264c:	4652      	mov	r2, sl
 801264e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012652:	9109      	str	r1, [sp, #36]	; 0x24
 8012654:	f7ff ff2f 	bl	80124b6 <__exponent>
 8012658:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801265a:	1813      	adds	r3, r2, r0
 801265c:	2a01      	cmp	r2, #1
 801265e:	4681      	mov	r9, r0
 8012660:	6123      	str	r3, [r4, #16]
 8012662:	dc02      	bgt.n	801266a <_printf_float+0x14e>
 8012664:	6822      	ldr	r2, [r4, #0]
 8012666:	07d1      	lsls	r1, r2, #31
 8012668:	d501      	bpl.n	801266e <_printf_float+0x152>
 801266a:	3301      	adds	r3, #1
 801266c:	6123      	str	r3, [r4, #16]
 801266e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012672:	2b00      	cmp	r3, #0
 8012674:	d0a5      	beq.n	80125c2 <_printf_float+0xa6>
 8012676:	232d      	movs	r3, #45	; 0x2d
 8012678:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801267c:	e7a1      	b.n	80125c2 <_printf_float+0xa6>
 801267e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012682:	f000 8177 	beq.w	8012974 <_printf_float+0x458>
 8012686:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801268a:	d1bb      	bne.n	8012604 <_printf_float+0xe8>
 801268c:	2900      	cmp	r1, #0
 801268e:	d1b9      	bne.n	8012604 <_printf_float+0xe8>
 8012690:	2301      	movs	r3, #1
 8012692:	e7b6      	b.n	8012602 <_printf_float+0xe6>
 8012694:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012698:	d119      	bne.n	80126ce <_printf_float+0x1b2>
 801269a:	2900      	cmp	r1, #0
 801269c:	6863      	ldr	r3, [r4, #4]
 801269e:	dd0c      	ble.n	80126ba <_printf_float+0x19e>
 80126a0:	6121      	str	r1, [r4, #16]
 80126a2:	b913      	cbnz	r3, 80126aa <_printf_float+0x18e>
 80126a4:	6822      	ldr	r2, [r4, #0]
 80126a6:	07d2      	lsls	r2, r2, #31
 80126a8:	d502      	bpl.n	80126b0 <_printf_float+0x194>
 80126aa:	3301      	adds	r3, #1
 80126ac:	440b      	add	r3, r1
 80126ae:	6123      	str	r3, [r4, #16]
 80126b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126b2:	65a3      	str	r3, [r4, #88]	; 0x58
 80126b4:	f04f 0900 	mov.w	r9, #0
 80126b8:	e7d9      	b.n	801266e <_printf_float+0x152>
 80126ba:	b913      	cbnz	r3, 80126c2 <_printf_float+0x1a6>
 80126bc:	6822      	ldr	r2, [r4, #0]
 80126be:	07d0      	lsls	r0, r2, #31
 80126c0:	d501      	bpl.n	80126c6 <_printf_float+0x1aa>
 80126c2:	3302      	adds	r3, #2
 80126c4:	e7f3      	b.n	80126ae <_printf_float+0x192>
 80126c6:	2301      	movs	r3, #1
 80126c8:	e7f1      	b.n	80126ae <_printf_float+0x192>
 80126ca:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80126ce:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80126d2:	4293      	cmp	r3, r2
 80126d4:	db05      	blt.n	80126e2 <_printf_float+0x1c6>
 80126d6:	6822      	ldr	r2, [r4, #0]
 80126d8:	6123      	str	r3, [r4, #16]
 80126da:	07d1      	lsls	r1, r2, #31
 80126dc:	d5e8      	bpl.n	80126b0 <_printf_float+0x194>
 80126de:	3301      	adds	r3, #1
 80126e0:	e7e5      	b.n	80126ae <_printf_float+0x192>
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	bfd4      	ite	le
 80126e6:	f1c3 0302 	rsble	r3, r3, #2
 80126ea:	2301      	movgt	r3, #1
 80126ec:	4413      	add	r3, r2
 80126ee:	e7de      	b.n	80126ae <_printf_float+0x192>
 80126f0:	6823      	ldr	r3, [r4, #0]
 80126f2:	055a      	lsls	r2, r3, #21
 80126f4:	d407      	bmi.n	8012706 <_printf_float+0x1ea>
 80126f6:	6923      	ldr	r3, [r4, #16]
 80126f8:	4642      	mov	r2, r8
 80126fa:	4631      	mov	r1, r6
 80126fc:	4628      	mov	r0, r5
 80126fe:	47b8      	blx	r7
 8012700:	3001      	adds	r0, #1
 8012702:	d12b      	bne.n	801275c <_printf_float+0x240>
 8012704:	e767      	b.n	80125d6 <_printf_float+0xba>
 8012706:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801270a:	f240 80dc 	bls.w	80128c6 <_printf_float+0x3aa>
 801270e:	2200      	movs	r2, #0
 8012710:	2300      	movs	r3, #0
 8012712:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012716:	f7ee f9ef 	bl	8000af8 <__aeabi_dcmpeq>
 801271a:	2800      	cmp	r0, #0
 801271c:	d033      	beq.n	8012786 <_printf_float+0x26a>
 801271e:	2301      	movs	r3, #1
 8012720:	4a41      	ldr	r2, [pc, #260]	; (8012828 <_printf_float+0x30c>)
 8012722:	4631      	mov	r1, r6
 8012724:	4628      	mov	r0, r5
 8012726:	47b8      	blx	r7
 8012728:	3001      	adds	r0, #1
 801272a:	f43f af54 	beq.w	80125d6 <_printf_float+0xba>
 801272e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012732:	429a      	cmp	r2, r3
 8012734:	db02      	blt.n	801273c <_printf_float+0x220>
 8012736:	6823      	ldr	r3, [r4, #0]
 8012738:	07d8      	lsls	r0, r3, #31
 801273a:	d50f      	bpl.n	801275c <_printf_float+0x240>
 801273c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012740:	4631      	mov	r1, r6
 8012742:	4628      	mov	r0, r5
 8012744:	47b8      	blx	r7
 8012746:	3001      	adds	r0, #1
 8012748:	f43f af45 	beq.w	80125d6 <_printf_float+0xba>
 801274c:	f04f 0800 	mov.w	r8, #0
 8012750:	f104 091a 	add.w	r9, r4, #26
 8012754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012756:	3b01      	subs	r3, #1
 8012758:	4543      	cmp	r3, r8
 801275a:	dc09      	bgt.n	8012770 <_printf_float+0x254>
 801275c:	6823      	ldr	r3, [r4, #0]
 801275e:	079b      	lsls	r3, r3, #30
 8012760:	f100 8103 	bmi.w	801296a <_printf_float+0x44e>
 8012764:	68e0      	ldr	r0, [r4, #12]
 8012766:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012768:	4298      	cmp	r0, r3
 801276a:	bfb8      	it	lt
 801276c:	4618      	movlt	r0, r3
 801276e:	e734      	b.n	80125da <_printf_float+0xbe>
 8012770:	2301      	movs	r3, #1
 8012772:	464a      	mov	r2, r9
 8012774:	4631      	mov	r1, r6
 8012776:	4628      	mov	r0, r5
 8012778:	47b8      	blx	r7
 801277a:	3001      	adds	r0, #1
 801277c:	f43f af2b 	beq.w	80125d6 <_printf_float+0xba>
 8012780:	f108 0801 	add.w	r8, r8, #1
 8012784:	e7e6      	b.n	8012754 <_printf_float+0x238>
 8012786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012788:	2b00      	cmp	r3, #0
 801278a:	dc2b      	bgt.n	80127e4 <_printf_float+0x2c8>
 801278c:	2301      	movs	r3, #1
 801278e:	4a26      	ldr	r2, [pc, #152]	; (8012828 <_printf_float+0x30c>)
 8012790:	4631      	mov	r1, r6
 8012792:	4628      	mov	r0, r5
 8012794:	47b8      	blx	r7
 8012796:	3001      	adds	r0, #1
 8012798:	f43f af1d 	beq.w	80125d6 <_printf_float+0xba>
 801279c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801279e:	b923      	cbnz	r3, 80127aa <_printf_float+0x28e>
 80127a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80127a2:	b913      	cbnz	r3, 80127aa <_printf_float+0x28e>
 80127a4:	6823      	ldr	r3, [r4, #0]
 80127a6:	07d9      	lsls	r1, r3, #31
 80127a8:	d5d8      	bpl.n	801275c <_printf_float+0x240>
 80127aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127ae:	4631      	mov	r1, r6
 80127b0:	4628      	mov	r0, r5
 80127b2:	47b8      	blx	r7
 80127b4:	3001      	adds	r0, #1
 80127b6:	f43f af0e 	beq.w	80125d6 <_printf_float+0xba>
 80127ba:	f04f 0900 	mov.w	r9, #0
 80127be:	f104 0a1a 	add.w	sl, r4, #26
 80127c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127c4:	425b      	negs	r3, r3
 80127c6:	454b      	cmp	r3, r9
 80127c8:	dc01      	bgt.n	80127ce <_printf_float+0x2b2>
 80127ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80127cc:	e794      	b.n	80126f8 <_printf_float+0x1dc>
 80127ce:	2301      	movs	r3, #1
 80127d0:	4652      	mov	r2, sl
 80127d2:	4631      	mov	r1, r6
 80127d4:	4628      	mov	r0, r5
 80127d6:	47b8      	blx	r7
 80127d8:	3001      	adds	r0, #1
 80127da:	f43f aefc 	beq.w	80125d6 <_printf_float+0xba>
 80127de:	f109 0901 	add.w	r9, r9, #1
 80127e2:	e7ee      	b.n	80127c2 <_printf_float+0x2a6>
 80127e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80127e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80127e8:	429a      	cmp	r2, r3
 80127ea:	bfa8      	it	ge
 80127ec:	461a      	movge	r2, r3
 80127ee:	2a00      	cmp	r2, #0
 80127f0:	4691      	mov	r9, r2
 80127f2:	dd07      	ble.n	8012804 <_printf_float+0x2e8>
 80127f4:	4613      	mov	r3, r2
 80127f6:	4631      	mov	r1, r6
 80127f8:	4642      	mov	r2, r8
 80127fa:	4628      	mov	r0, r5
 80127fc:	47b8      	blx	r7
 80127fe:	3001      	adds	r0, #1
 8012800:	f43f aee9 	beq.w	80125d6 <_printf_float+0xba>
 8012804:	f104 031a 	add.w	r3, r4, #26
 8012808:	f04f 0b00 	mov.w	fp, #0
 801280c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012810:	9306      	str	r3, [sp, #24]
 8012812:	e015      	b.n	8012840 <_printf_float+0x324>
 8012814:	7fefffff 	.word	0x7fefffff
 8012818:	08023928 	.word	0x08023928
 801281c:	08023924 	.word	0x08023924
 8012820:	08023930 	.word	0x08023930
 8012824:	0802392c 	.word	0x0802392c
 8012828:	08023934 	.word	0x08023934
 801282c:	2301      	movs	r3, #1
 801282e:	9a06      	ldr	r2, [sp, #24]
 8012830:	4631      	mov	r1, r6
 8012832:	4628      	mov	r0, r5
 8012834:	47b8      	blx	r7
 8012836:	3001      	adds	r0, #1
 8012838:	f43f aecd 	beq.w	80125d6 <_printf_float+0xba>
 801283c:	f10b 0b01 	add.w	fp, fp, #1
 8012840:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012844:	ebaa 0309 	sub.w	r3, sl, r9
 8012848:	455b      	cmp	r3, fp
 801284a:	dcef      	bgt.n	801282c <_printf_float+0x310>
 801284c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012850:	429a      	cmp	r2, r3
 8012852:	44d0      	add	r8, sl
 8012854:	db15      	blt.n	8012882 <_printf_float+0x366>
 8012856:	6823      	ldr	r3, [r4, #0]
 8012858:	07da      	lsls	r2, r3, #31
 801285a:	d412      	bmi.n	8012882 <_printf_float+0x366>
 801285c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801285e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012860:	eba3 020a 	sub.w	r2, r3, sl
 8012864:	eba3 0a01 	sub.w	sl, r3, r1
 8012868:	4592      	cmp	sl, r2
 801286a:	bfa8      	it	ge
 801286c:	4692      	movge	sl, r2
 801286e:	f1ba 0f00 	cmp.w	sl, #0
 8012872:	dc0e      	bgt.n	8012892 <_printf_float+0x376>
 8012874:	f04f 0800 	mov.w	r8, #0
 8012878:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801287c:	f104 091a 	add.w	r9, r4, #26
 8012880:	e019      	b.n	80128b6 <_printf_float+0x39a>
 8012882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012886:	4631      	mov	r1, r6
 8012888:	4628      	mov	r0, r5
 801288a:	47b8      	blx	r7
 801288c:	3001      	adds	r0, #1
 801288e:	d1e5      	bne.n	801285c <_printf_float+0x340>
 8012890:	e6a1      	b.n	80125d6 <_printf_float+0xba>
 8012892:	4653      	mov	r3, sl
 8012894:	4642      	mov	r2, r8
 8012896:	4631      	mov	r1, r6
 8012898:	4628      	mov	r0, r5
 801289a:	47b8      	blx	r7
 801289c:	3001      	adds	r0, #1
 801289e:	d1e9      	bne.n	8012874 <_printf_float+0x358>
 80128a0:	e699      	b.n	80125d6 <_printf_float+0xba>
 80128a2:	2301      	movs	r3, #1
 80128a4:	464a      	mov	r2, r9
 80128a6:	4631      	mov	r1, r6
 80128a8:	4628      	mov	r0, r5
 80128aa:	47b8      	blx	r7
 80128ac:	3001      	adds	r0, #1
 80128ae:	f43f ae92 	beq.w	80125d6 <_printf_float+0xba>
 80128b2:	f108 0801 	add.w	r8, r8, #1
 80128b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80128ba:	1a9b      	subs	r3, r3, r2
 80128bc:	eba3 030a 	sub.w	r3, r3, sl
 80128c0:	4543      	cmp	r3, r8
 80128c2:	dcee      	bgt.n	80128a2 <_printf_float+0x386>
 80128c4:	e74a      	b.n	801275c <_printf_float+0x240>
 80128c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80128c8:	2a01      	cmp	r2, #1
 80128ca:	dc01      	bgt.n	80128d0 <_printf_float+0x3b4>
 80128cc:	07db      	lsls	r3, r3, #31
 80128ce:	d53a      	bpl.n	8012946 <_printf_float+0x42a>
 80128d0:	2301      	movs	r3, #1
 80128d2:	4642      	mov	r2, r8
 80128d4:	4631      	mov	r1, r6
 80128d6:	4628      	mov	r0, r5
 80128d8:	47b8      	blx	r7
 80128da:	3001      	adds	r0, #1
 80128dc:	f43f ae7b 	beq.w	80125d6 <_printf_float+0xba>
 80128e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80128e4:	4631      	mov	r1, r6
 80128e6:	4628      	mov	r0, r5
 80128e8:	47b8      	blx	r7
 80128ea:	3001      	adds	r0, #1
 80128ec:	f108 0801 	add.w	r8, r8, #1
 80128f0:	f43f ae71 	beq.w	80125d6 <_printf_float+0xba>
 80128f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128f6:	2200      	movs	r2, #0
 80128f8:	f103 3aff 	add.w	sl, r3, #4294967295
 80128fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012900:	2300      	movs	r3, #0
 8012902:	f7ee f8f9 	bl	8000af8 <__aeabi_dcmpeq>
 8012906:	b9c8      	cbnz	r0, 801293c <_printf_float+0x420>
 8012908:	4653      	mov	r3, sl
 801290a:	4642      	mov	r2, r8
 801290c:	4631      	mov	r1, r6
 801290e:	4628      	mov	r0, r5
 8012910:	47b8      	blx	r7
 8012912:	3001      	adds	r0, #1
 8012914:	d10e      	bne.n	8012934 <_printf_float+0x418>
 8012916:	e65e      	b.n	80125d6 <_printf_float+0xba>
 8012918:	2301      	movs	r3, #1
 801291a:	4652      	mov	r2, sl
 801291c:	4631      	mov	r1, r6
 801291e:	4628      	mov	r0, r5
 8012920:	47b8      	blx	r7
 8012922:	3001      	adds	r0, #1
 8012924:	f43f ae57 	beq.w	80125d6 <_printf_float+0xba>
 8012928:	f108 0801 	add.w	r8, r8, #1
 801292c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801292e:	3b01      	subs	r3, #1
 8012930:	4543      	cmp	r3, r8
 8012932:	dcf1      	bgt.n	8012918 <_printf_float+0x3fc>
 8012934:	464b      	mov	r3, r9
 8012936:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801293a:	e6de      	b.n	80126fa <_printf_float+0x1de>
 801293c:	f04f 0800 	mov.w	r8, #0
 8012940:	f104 0a1a 	add.w	sl, r4, #26
 8012944:	e7f2      	b.n	801292c <_printf_float+0x410>
 8012946:	2301      	movs	r3, #1
 8012948:	e7df      	b.n	801290a <_printf_float+0x3ee>
 801294a:	2301      	movs	r3, #1
 801294c:	464a      	mov	r2, r9
 801294e:	4631      	mov	r1, r6
 8012950:	4628      	mov	r0, r5
 8012952:	47b8      	blx	r7
 8012954:	3001      	adds	r0, #1
 8012956:	f43f ae3e 	beq.w	80125d6 <_printf_float+0xba>
 801295a:	f108 0801 	add.w	r8, r8, #1
 801295e:	68e3      	ldr	r3, [r4, #12]
 8012960:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012962:	1a9b      	subs	r3, r3, r2
 8012964:	4543      	cmp	r3, r8
 8012966:	dcf0      	bgt.n	801294a <_printf_float+0x42e>
 8012968:	e6fc      	b.n	8012764 <_printf_float+0x248>
 801296a:	f04f 0800 	mov.w	r8, #0
 801296e:	f104 0919 	add.w	r9, r4, #25
 8012972:	e7f4      	b.n	801295e <_printf_float+0x442>
 8012974:	2900      	cmp	r1, #0
 8012976:	f43f ae8b 	beq.w	8012690 <_printf_float+0x174>
 801297a:	2300      	movs	r3, #0
 801297c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012980:	ab09      	add	r3, sp, #36	; 0x24
 8012982:	9300      	str	r3, [sp, #0]
 8012984:	ec49 8b10 	vmov	d0, r8, r9
 8012988:	6022      	str	r2, [r4, #0]
 801298a:	f8cd a004 	str.w	sl, [sp, #4]
 801298e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012992:	4628      	mov	r0, r5
 8012994:	f7ff fd2e 	bl	80123f4 <__cvt>
 8012998:	4680      	mov	r8, r0
 801299a:	e648      	b.n	801262e <_printf_float+0x112>

0801299c <_printf_common>:
 801299c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129a0:	4691      	mov	r9, r2
 80129a2:	461f      	mov	r7, r3
 80129a4:	688a      	ldr	r2, [r1, #8]
 80129a6:	690b      	ldr	r3, [r1, #16]
 80129a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80129ac:	4293      	cmp	r3, r2
 80129ae:	bfb8      	it	lt
 80129b0:	4613      	movlt	r3, r2
 80129b2:	f8c9 3000 	str.w	r3, [r9]
 80129b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80129ba:	4606      	mov	r6, r0
 80129bc:	460c      	mov	r4, r1
 80129be:	b112      	cbz	r2, 80129c6 <_printf_common+0x2a>
 80129c0:	3301      	adds	r3, #1
 80129c2:	f8c9 3000 	str.w	r3, [r9]
 80129c6:	6823      	ldr	r3, [r4, #0]
 80129c8:	0699      	lsls	r1, r3, #26
 80129ca:	bf42      	ittt	mi
 80129cc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80129d0:	3302      	addmi	r3, #2
 80129d2:	f8c9 3000 	strmi.w	r3, [r9]
 80129d6:	6825      	ldr	r5, [r4, #0]
 80129d8:	f015 0506 	ands.w	r5, r5, #6
 80129dc:	d107      	bne.n	80129ee <_printf_common+0x52>
 80129de:	f104 0a19 	add.w	sl, r4, #25
 80129e2:	68e3      	ldr	r3, [r4, #12]
 80129e4:	f8d9 2000 	ldr.w	r2, [r9]
 80129e8:	1a9b      	subs	r3, r3, r2
 80129ea:	42ab      	cmp	r3, r5
 80129ec:	dc28      	bgt.n	8012a40 <_printf_common+0xa4>
 80129ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80129f2:	6822      	ldr	r2, [r4, #0]
 80129f4:	3300      	adds	r3, #0
 80129f6:	bf18      	it	ne
 80129f8:	2301      	movne	r3, #1
 80129fa:	0692      	lsls	r2, r2, #26
 80129fc:	d42d      	bmi.n	8012a5a <_printf_common+0xbe>
 80129fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012a02:	4639      	mov	r1, r7
 8012a04:	4630      	mov	r0, r6
 8012a06:	47c0      	blx	r8
 8012a08:	3001      	adds	r0, #1
 8012a0a:	d020      	beq.n	8012a4e <_printf_common+0xb2>
 8012a0c:	6823      	ldr	r3, [r4, #0]
 8012a0e:	68e5      	ldr	r5, [r4, #12]
 8012a10:	f8d9 2000 	ldr.w	r2, [r9]
 8012a14:	f003 0306 	and.w	r3, r3, #6
 8012a18:	2b04      	cmp	r3, #4
 8012a1a:	bf08      	it	eq
 8012a1c:	1aad      	subeq	r5, r5, r2
 8012a1e:	68a3      	ldr	r3, [r4, #8]
 8012a20:	6922      	ldr	r2, [r4, #16]
 8012a22:	bf0c      	ite	eq
 8012a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012a28:	2500      	movne	r5, #0
 8012a2a:	4293      	cmp	r3, r2
 8012a2c:	bfc4      	itt	gt
 8012a2e:	1a9b      	subgt	r3, r3, r2
 8012a30:	18ed      	addgt	r5, r5, r3
 8012a32:	f04f 0900 	mov.w	r9, #0
 8012a36:	341a      	adds	r4, #26
 8012a38:	454d      	cmp	r5, r9
 8012a3a:	d11a      	bne.n	8012a72 <_printf_common+0xd6>
 8012a3c:	2000      	movs	r0, #0
 8012a3e:	e008      	b.n	8012a52 <_printf_common+0xb6>
 8012a40:	2301      	movs	r3, #1
 8012a42:	4652      	mov	r2, sl
 8012a44:	4639      	mov	r1, r7
 8012a46:	4630      	mov	r0, r6
 8012a48:	47c0      	blx	r8
 8012a4a:	3001      	adds	r0, #1
 8012a4c:	d103      	bne.n	8012a56 <_printf_common+0xba>
 8012a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8012a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a56:	3501      	adds	r5, #1
 8012a58:	e7c3      	b.n	80129e2 <_printf_common+0x46>
 8012a5a:	18e1      	adds	r1, r4, r3
 8012a5c:	1c5a      	adds	r2, r3, #1
 8012a5e:	2030      	movs	r0, #48	; 0x30
 8012a60:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012a64:	4422      	add	r2, r4
 8012a66:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012a6a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012a6e:	3302      	adds	r3, #2
 8012a70:	e7c5      	b.n	80129fe <_printf_common+0x62>
 8012a72:	2301      	movs	r3, #1
 8012a74:	4622      	mov	r2, r4
 8012a76:	4639      	mov	r1, r7
 8012a78:	4630      	mov	r0, r6
 8012a7a:	47c0      	blx	r8
 8012a7c:	3001      	adds	r0, #1
 8012a7e:	d0e6      	beq.n	8012a4e <_printf_common+0xb2>
 8012a80:	f109 0901 	add.w	r9, r9, #1
 8012a84:	e7d8      	b.n	8012a38 <_printf_common+0x9c>
	...

08012a88 <_printf_i>:
 8012a88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012a8c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012a90:	460c      	mov	r4, r1
 8012a92:	7e09      	ldrb	r1, [r1, #24]
 8012a94:	b085      	sub	sp, #20
 8012a96:	296e      	cmp	r1, #110	; 0x6e
 8012a98:	4617      	mov	r7, r2
 8012a9a:	4606      	mov	r6, r0
 8012a9c:	4698      	mov	r8, r3
 8012a9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012aa0:	f000 80b3 	beq.w	8012c0a <_printf_i+0x182>
 8012aa4:	d822      	bhi.n	8012aec <_printf_i+0x64>
 8012aa6:	2963      	cmp	r1, #99	; 0x63
 8012aa8:	d036      	beq.n	8012b18 <_printf_i+0x90>
 8012aaa:	d80a      	bhi.n	8012ac2 <_printf_i+0x3a>
 8012aac:	2900      	cmp	r1, #0
 8012aae:	f000 80b9 	beq.w	8012c24 <_printf_i+0x19c>
 8012ab2:	2958      	cmp	r1, #88	; 0x58
 8012ab4:	f000 8083 	beq.w	8012bbe <_printf_i+0x136>
 8012ab8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012abc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012ac0:	e032      	b.n	8012b28 <_printf_i+0xa0>
 8012ac2:	2964      	cmp	r1, #100	; 0x64
 8012ac4:	d001      	beq.n	8012aca <_printf_i+0x42>
 8012ac6:	2969      	cmp	r1, #105	; 0x69
 8012ac8:	d1f6      	bne.n	8012ab8 <_printf_i+0x30>
 8012aca:	6820      	ldr	r0, [r4, #0]
 8012acc:	6813      	ldr	r3, [r2, #0]
 8012ace:	0605      	lsls	r5, r0, #24
 8012ad0:	f103 0104 	add.w	r1, r3, #4
 8012ad4:	d52a      	bpl.n	8012b2c <_printf_i+0xa4>
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	6011      	str	r1, [r2, #0]
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	da03      	bge.n	8012ae6 <_printf_i+0x5e>
 8012ade:	222d      	movs	r2, #45	; 0x2d
 8012ae0:	425b      	negs	r3, r3
 8012ae2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8012ae6:	486f      	ldr	r0, [pc, #444]	; (8012ca4 <_printf_i+0x21c>)
 8012ae8:	220a      	movs	r2, #10
 8012aea:	e039      	b.n	8012b60 <_printf_i+0xd8>
 8012aec:	2973      	cmp	r1, #115	; 0x73
 8012aee:	f000 809d 	beq.w	8012c2c <_printf_i+0x1a4>
 8012af2:	d808      	bhi.n	8012b06 <_printf_i+0x7e>
 8012af4:	296f      	cmp	r1, #111	; 0x6f
 8012af6:	d020      	beq.n	8012b3a <_printf_i+0xb2>
 8012af8:	2970      	cmp	r1, #112	; 0x70
 8012afa:	d1dd      	bne.n	8012ab8 <_printf_i+0x30>
 8012afc:	6823      	ldr	r3, [r4, #0]
 8012afe:	f043 0320 	orr.w	r3, r3, #32
 8012b02:	6023      	str	r3, [r4, #0]
 8012b04:	e003      	b.n	8012b0e <_printf_i+0x86>
 8012b06:	2975      	cmp	r1, #117	; 0x75
 8012b08:	d017      	beq.n	8012b3a <_printf_i+0xb2>
 8012b0a:	2978      	cmp	r1, #120	; 0x78
 8012b0c:	d1d4      	bne.n	8012ab8 <_printf_i+0x30>
 8012b0e:	2378      	movs	r3, #120	; 0x78
 8012b10:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012b14:	4864      	ldr	r0, [pc, #400]	; (8012ca8 <_printf_i+0x220>)
 8012b16:	e055      	b.n	8012bc4 <_printf_i+0x13c>
 8012b18:	6813      	ldr	r3, [r2, #0]
 8012b1a:	1d19      	adds	r1, r3, #4
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	6011      	str	r1, [r2, #0]
 8012b20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012b24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012b28:	2301      	movs	r3, #1
 8012b2a:	e08c      	b.n	8012c46 <_printf_i+0x1be>
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	6011      	str	r1, [r2, #0]
 8012b30:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012b34:	bf18      	it	ne
 8012b36:	b21b      	sxthne	r3, r3
 8012b38:	e7cf      	b.n	8012ada <_printf_i+0x52>
 8012b3a:	6813      	ldr	r3, [r2, #0]
 8012b3c:	6825      	ldr	r5, [r4, #0]
 8012b3e:	1d18      	adds	r0, r3, #4
 8012b40:	6010      	str	r0, [r2, #0]
 8012b42:	0628      	lsls	r0, r5, #24
 8012b44:	d501      	bpl.n	8012b4a <_printf_i+0xc2>
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	e002      	b.n	8012b50 <_printf_i+0xc8>
 8012b4a:	0668      	lsls	r0, r5, #25
 8012b4c:	d5fb      	bpl.n	8012b46 <_printf_i+0xbe>
 8012b4e:	881b      	ldrh	r3, [r3, #0]
 8012b50:	4854      	ldr	r0, [pc, #336]	; (8012ca4 <_printf_i+0x21c>)
 8012b52:	296f      	cmp	r1, #111	; 0x6f
 8012b54:	bf14      	ite	ne
 8012b56:	220a      	movne	r2, #10
 8012b58:	2208      	moveq	r2, #8
 8012b5a:	2100      	movs	r1, #0
 8012b5c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012b60:	6865      	ldr	r5, [r4, #4]
 8012b62:	60a5      	str	r5, [r4, #8]
 8012b64:	2d00      	cmp	r5, #0
 8012b66:	f2c0 8095 	blt.w	8012c94 <_printf_i+0x20c>
 8012b6a:	6821      	ldr	r1, [r4, #0]
 8012b6c:	f021 0104 	bic.w	r1, r1, #4
 8012b70:	6021      	str	r1, [r4, #0]
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d13d      	bne.n	8012bf2 <_printf_i+0x16a>
 8012b76:	2d00      	cmp	r5, #0
 8012b78:	f040 808e 	bne.w	8012c98 <_printf_i+0x210>
 8012b7c:	4665      	mov	r5, ip
 8012b7e:	2a08      	cmp	r2, #8
 8012b80:	d10b      	bne.n	8012b9a <_printf_i+0x112>
 8012b82:	6823      	ldr	r3, [r4, #0]
 8012b84:	07db      	lsls	r3, r3, #31
 8012b86:	d508      	bpl.n	8012b9a <_printf_i+0x112>
 8012b88:	6923      	ldr	r3, [r4, #16]
 8012b8a:	6862      	ldr	r2, [r4, #4]
 8012b8c:	429a      	cmp	r2, r3
 8012b8e:	bfde      	ittt	le
 8012b90:	2330      	movle	r3, #48	; 0x30
 8012b92:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012b96:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012b9a:	ebac 0305 	sub.w	r3, ip, r5
 8012b9e:	6123      	str	r3, [r4, #16]
 8012ba0:	f8cd 8000 	str.w	r8, [sp]
 8012ba4:	463b      	mov	r3, r7
 8012ba6:	aa03      	add	r2, sp, #12
 8012ba8:	4621      	mov	r1, r4
 8012baa:	4630      	mov	r0, r6
 8012bac:	f7ff fef6 	bl	801299c <_printf_common>
 8012bb0:	3001      	adds	r0, #1
 8012bb2:	d14d      	bne.n	8012c50 <_printf_i+0x1c8>
 8012bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8012bb8:	b005      	add	sp, #20
 8012bba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012bbe:	4839      	ldr	r0, [pc, #228]	; (8012ca4 <_printf_i+0x21c>)
 8012bc0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012bc4:	6813      	ldr	r3, [r2, #0]
 8012bc6:	6821      	ldr	r1, [r4, #0]
 8012bc8:	1d1d      	adds	r5, r3, #4
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	6015      	str	r5, [r2, #0]
 8012bce:	060a      	lsls	r2, r1, #24
 8012bd0:	d50b      	bpl.n	8012bea <_printf_i+0x162>
 8012bd2:	07ca      	lsls	r2, r1, #31
 8012bd4:	bf44      	itt	mi
 8012bd6:	f041 0120 	orrmi.w	r1, r1, #32
 8012bda:	6021      	strmi	r1, [r4, #0]
 8012bdc:	b91b      	cbnz	r3, 8012be6 <_printf_i+0x15e>
 8012bde:	6822      	ldr	r2, [r4, #0]
 8012be0:	f022 0220 	bic.w	r2, r2, #32
 8012be4:	6022      	str	r2, [r4, #0]
 8012be6:	2210      	movs	r2, #16
 8012be8:	e7b7      	b.n	8012b5a <_printf_i+0xd2>
 8012bea:	064d      	lsls	r5, r1, #25
 8012bec:	bf48      	it	mi
 8012bee:	b29b      	uxthmi	r3, r3
 8012bf0:	e7ef      	b.n	8012bd2 <_printf_i+0x14a>
 8012bf2:	4665      	mov	r5, ip
 8012bf4:	fbb3 f1f2 	udiv	r1, r3, r2
 8012bf8:	fb02 3311 	mls	r3, r2, r1, r3
 8012bfc:	5cc3      	ldrb	r3, [r0, r3]
 8012bfe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012c02:	460b      	mov	r3, r1
 8012c04:	2900      	cmp	r1, #0
 8012c06:	d1f5      	bne.n	8012bf4 <_printf_i+0x16c>
 8012c08:	e7b9      	b.n	8012b7e <_printf_i+0xf6>
 8012c0a:	6813      	ldr	r3, [r2, #0]
 8012c0c:	6825      	ldr	r5, [r4, #0]
 8012c0e:	6961      	ldr	r1, [r4, #20]
 8012c10:	1d18      	adds	r0, r3, #4
 8012c12:	6010      	str	r0, [r2, #0]
 8012c14:	0628      	lsls	r0, r5, #24
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	d501      	bpl.n	8012c1e <_printf_i+0x196>
 8012c1a:	6019      	str	r1, [r3, #0]
 8012c1c:	e002      	b.n	8012c24 <_printf_i+0x19c>
 8012c1e:	066a      	lsls	r2, r5, #25
 8012c20:	d5fb      	bpl.n	8012c1a <_printf_i+0x192>
 8012c22:	8019      	strh	r1, [r3, #0]
 8012c24:	2300      	movs	r3, #0
 8012c26:	6123      	str	r3, [r4, #16]
 8012c28:	4665      	mov	r5, ip
 8012c2a:	e7b9      	b.n	8012ba0 <_printf_i+0x118>
 8012c2c:	6813      	ldr	r3, [r2, #0]
 8012c2e:	1d19      	adds	r1, r3, #4
 8012c30:	6011      	str	r1, [r2, #0]
 8012c32:	681d      	ldr	r5, [r3, #0]
 8012c34:	6862      	ldr	r2, [r4, #4]
 8012c36:	2100      	movs	r1, #0
 8012c38:	4628      	mov	r0, r5
 8012c3a:	f7ed fae9 	bl	8000210 <memchr>
 8012c3e:	b108      	cbz	r0, 8012c44 <_printf_i+0x1bc>
 8012c40:	1b40      	subs	r0, r0, r5
 8012c42:	6060      	str	r0, [r4, #4]
 8012c44:	6863      	ldr	r3, [r4, #4]
 8012c46:	6123      	str	r3, [r4, #16]
 8012c48:	2300      	movs	r3, #0
 8012c4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012c4e:	e7a7      	b.n	8012ba0 <_printf_i+0x118>
 8012c50:	6923      	ldr	r3, [r4, #16]
 8012c52:	462a      	mov	r2, r5
 8012c54:	4639      	mov	r1, r7
 8012c56:	4630      	mov	r0, r6
 8012c58:	47c0      	blx	r8
 8012c5a:	3001      	adds	r0, #1
 8012c5c:	d0aa      	beq.n	8012bb4 <_printf_i+0x12c>
 8012c5e:	6823      	ldr	r3, [r4, #0]
 8012c60:	079b      	lsls	r3, r3, #30
 8012c62:	d413      	bmi.n	8012c8c <_printf_i+0x204>
 8012c64:	68e0      	ldr	r0, [r4, #12]
 8012c66:	9b03      	ldr	r3, [sp, #12]
 8012c68:	4298      	cmp	r0, r3
 8012c6a:	bfb8      	it	lt
 8012c6c:	4618      	movlt	r0, r3
 8012c6e:	e7a3      	b.n	8012bb8 <_printf_i+0x130>
 8012c70:	2301      	movs	r3, #1
 8012c72:	464a      	mov	r2, r9
 8012c74:	4639      	mov	r1, r7
 8012c76:	4630      	mov	r0, r6
 8012c78:	47c0      	blx	r8
 8012c7a:	3001      	adds	r0, #1
 8012c7c:	d09a      	beq.n	8012bb4 <_printf_i+0x12c>
 8012c7e:	3501      	adds	r5, #1
 8012c80:	68e3      	ldr	r3, [r4, #12]
 8012c82:	9a03      	ldr	r2, [sp, #12]
 8012c84:	1a9b      	subs	r3, r3, r2
 8012c86:	42ab      	cmp	r3, r5
 8012c88:	dcf2      	bgt.n	8012c70 <_printf_i+0x1e8>
 8012c8a:	e7eb      	b.n	8012c64 <_printf_i+0x1dc>
 8012c8c:	2500      	movs	r5, #0
 8012c8e:	f104 0919 	add.w	r9, r4, #25
 8012c92:	e7f5      	b.n	8012c80 <_printf_i+0x1f8>
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d1ac      	bne.n	8012bf2 <_printf_i+0x16a>
 8012c98:	7803      	ldrb	r3, [r0, #0]
 8012c9a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012c9e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012ca2:	e76c      	b.n	8012b7e <_printf_i+0xf6>
 8012ca4:	08023936 	.word	0x08023936
 8012ca8:	08023947 	.word	0x08023947

08012cac <_sbrk_r>:
 8012cac:	b538      	push	{r3, r4, r5, lr}
 8012cae:	4c06      	ldr	r4, [pc, #24]	; (8012cc8 <_sbrk_r+0x1c>)
 8012cb0:	2300      	movs	r3, #0
 8012cb2:	4605      	mov	r5, r0
 8012cb4:	4608      	mov	r0, r1
 8012cb6:	6023      	str	r3, [r4, #0]
 8012cb8:	f7ee fc1e 	bl	80014f8 <_sbrk>
 8012cbc:	1c43      	adds	r3, r0, #1
 8012cbe:	d102      	bne.n	8012cc6 <_sbrk_r+0x1a>
 8012cc0:	6823      	ldr	r3, [r4, #0]
 8012cc2:	b103      	cbz	r3, 8012cc6 <_sbrk_r+0x1a>
 8012cc4:	602b      	str	r3, [r5, #0]
 8012cc6:	bd38      	pop	{r3, r4, r5, pc}
 8012cc8:	2000afe8 	.word	0x2000afe8

08012ccc <strcpy>:
 8012ccc:	4603      	mov	r3, r0
 8012cce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012cd2:	f803 2b01 	strb.w	r2, [r3], #1
 8012cd6:	2a00      	cmp	r2, #0
 8012cd8:	d1f9      	bne.n	8012cce <strcpy+0x2>
 8012cda:	4770      	bx	lr

08012cdc <sulp>:
 8012cdc:	b570      	push	{r4, r5, r6, lr}
 8012cde:	4604      	mov	r4, r0
 8012ce0:	460d      	mov	r5, r1
 8012ce2:	ec45 4b10 	vmov	d0, r4, r5
 8012ce6:	4616      	mov	r6, r2
 8012ce8:	f002 fbb4 	bl	8015454 <__ulp>
 8012cec:	ec51 0b10 	vmov	r0, r1, d0
 8012cf0:	b17e      	cbz	r6, 8012d12 <sulp+0x36>
 8012cf2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012cf6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	dd09      	ble.n	8012d12 <sulp+0x36>
 8012cfe:	051b      	lsls	r3, r3, #20
 8012d00:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012d04:	2400      	movs	r4, #0
 8012d06:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8012d0a:	4622      	mov	r2, r4
 8012d0c:	462b      	mov	r3, r5
 8012d0e:	f7ed fc8b 	bl	8000628 <__aeabi_dmul>
 8012d12:	bd70      	pop	{r4, r5, r6, pc}
 8012d14:	0000      	movs	r0, r0
	...

08012d18 <_strtod_l>:
 8012d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d1c:	461f      	mov	r7, r3
 8012d1e:	b0a1      	sub	sp, #132	; 0x84
 8012d20:	2300      	movs	r3, #0
 8012d22:	4681      	mov	r9, r0
 8012d24:	4638      	mov	r0, r7
 8012d26:	460e      	mov	r6, r1
 8012d28:	9217      	str	r2, [sp, #92]	; 0x5c
 8012d2a:	931c      	str	r3, [sp, #112]	; 0x70
 8012d2c:	f002 f8a1 	bl	8014e72 <__localeconv_l>
 8012d30:	4680      	mov	r8, r0
 8012d32:	6800      	ldr	r0, [r0, #0]
 8012d34:	f7ed fa5e 	bl	80001f4 <strlen>
 8012d38:	f04f 0a00 	mov.w	sl, #0
 8012d3c:	4604      	mov	r4, r0
 8012d3e:	f04f 0b00 	mov.w	fp, #0
 8012d42:	961b      	str	r6, [sp, #108]	; 0x6c
 8012d44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012d46:	781a      	ldrb	r2, [r3, #0]
 8012d48:	2a0d      	cmp	r2, #13
 8012d4a:	d832      	bhi.n	8012db2 <_strtod_l+0x9a>
 8012d4c:	2a09      	cmp	r2, #9
 8012d4e:	d236      	bcs.n	8012dbe <_strtod_l+0xa6>
 8012d50:	2a00      	cmp	r2, #0
 8012d52:	d03e      	beq.n	8012dd2 <_strtod_l+0xba>
 8012d54:	2300      	movs	r3, #0
 8012d56:	930d      	str	r3, [sp, #52]	; 0x34
 8012d58:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8012d5a:	782b      	ldrb	r3, [r5, #0]
 8012d5c:	2b30      	cmp	r3, #48	; 0x30
 8012d5e:	f040 80ac 	bne.w	8012eba <_strtod_l+0x1a2>
 8012d62:	786b      	ldrb	r3, [r5, #1]
 8012d64:	2b58      	cmp	r3, #88	; 0x58
 8012d66:	d001      	beq.n	8012d6c <_strtod_l+0x54>
 8012d68:	2b78      	cmp	r3, #120	; 0x78
 8012d6a:	d167      	bne.n	8012e3c <_strtod_l+0x124>
 8012d6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012d6e:	9301      	str	r3, [sp, #4]
 8012d70:	ab1c      	add	r3, sp, #112	; 0x70
 8012d72:	9300      	str	r3, [sp, #0]
 8012d74:	9702      	str	r7, [sp, #8]
 8012d76:	ab1d      	add	r3, sp, #116	; 0x74
 8012d78:	4a88      	ldr	r2, [pc, #544]	; (8012f9c <_strtod_l+0x284>)
 8012d7a:	a91b      	add	r1, sp, #108	; 0x6c
 8012d7c:	4648      	mov	r0, r9
 8012d7e:	f001 fd9e 	bl	80148be <__gethex>
 8012d82:	f010 0407 	ands.w	r4, r0, #7
 8012d86:	4606      	mov	r6, r0
 8012d88:	d005      	beq.n	8012d96 <_strtod_l+0x7e>
 8012d8a:	2c06      	cmp	r4, #6
 8012d8c:	d12b      	bne.n	8012de6 <_strtod_l+0xce>
 8012d8e:	3501      	adds	r5, #1
 8012d90:	2300      	movs	r3, #0
 8012d92:	951b      	str	r5, [sp, #108]	; 0x6c
 8012d94:	930d      	str	r3, [sp, #52]	; 0x34
 8012d96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	f040 859a 	bne.w	80138d2 <_strtod_l+0xbba>
 8012d9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012da0:	b1e3      	cbz	r3, 8012ddc <_strtod_l+0xc4>
 8012da2:	4652      	mov	r2, sl
 8012da4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8012da8:	ec43 2b10 	vmov	d0, r2, r3
 8012dac:	b021      	add	sp, #132	; 0x84
 8012dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012db2:	2a2b      	cmp	r2, #43	; 0x2b
 8012db4:	d015      	beq.n	8012de2 <_strtod_l+0xca>
 8012db6:	2a2d      	cmp	r2, #45	; 0x2d
 8012db8:	d004      	beq.n	8012dc4 <_strtod_l+0xac>
 8012dba:	2a20      	cmp	r2, #32
 8012dbc:	d1ca      	bne.n	8012d54 <_strtod_l+0x3c>
 8012dbe:	3301      	adds	r3, #1
 8012dc0:	931b      	str	r3, [sp, #108]	; 0x6c
 8012dc2:	e7bf      	b.n	8012d44 <_strtod_l+0x2c>
 8012dc4:	2201      	movs	r2, #1
 8012dc6:	920d      	str	r2, [sp, #52]	; 0x34
 8012dc8:	1c5a      	adds	r2, r3, #1
 8012dca:	921b      	str	r2, [sp, #108]	; 0x6c
 8012dcc:	785b      	ldrb	r3, [r3, #1]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d1c2      	bne.n	8012d58 <_strtod_l+0x40>
 8012dd2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012dd4:	961b      	str	r6, [sp, #108]	; 0x6c
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	f040 8579 	bne.w	80138ce <_strtod_l+0xbb6>
 8012ddc:	4652      	mov	r2, sl
 8012dde:	465b      	mov	r3, fp
 8012de0:	e7e2      	b.n	8012da8 <_strtod_l+0x90>
 8012de2:	2200      	movs	r2, #0
 8012de4:	e7ef      	b.n	8012dc6 <_strtod_l+0xae>
 8012de6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8012de8:	b13a      	cbz	r2, 8012dfa <_strtod_l+0xe2>
 8012dea:	2135      	movs	r1, #53	; 0x35
 8012dec:	a81e      	add	r0, sp, #120	; 0x78
 8012dee:	f002 fc29 	bl	8015644 <__copybits>
 8012df2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012df4:	4648      	mov	r0, r9
 8012df6:	f002 f895 	bl	8014f24 <_Bfree>
 8012dfa:	3c01      	subs	r4, #1
 8012dfc:	2c04      	cmp	r4, #4
 8012dfe:	d806      	bhi.n	8012e0e <_strtod_l+0xf6>
 8012e00:	e8df f004 	tbb	[pc, r4]
 8012e04:	1714030a 	.word	0x1714030a
 8012e08:	0a          	.byte	0x0a
 8012e09:	00          	.byte	0x00
 8012e0a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8012e0e:	0730      	lsls	r0, r6, #28
 8012e10:	d5c1      	bpl.n	8012d96 <_strtod_l+0x7e>
 8012e12:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8012e16:	e7be      	b.n	8012d96 <_strtod_l+0x7e>
 8012e18:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8012e1c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012e1e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8012e22:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012e26:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8012e2a:	e7f0      	b.n	8012e0e <_strtod_l+0xf6>
 8012e2c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8012fa0 <_strtod_l+0x288>
 8012e30:	e7ed      	b.n	8012e0e <_strtod_l+0xf6>
 8012e32:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8012e36:	f04f 3aff 	mov.w	sl, #4294967295
 8012e3a:	e7e8      	b.n	8012e0e <_strtod_l+0xf6>
 8012e3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012e3e:	1c5a      	adds	r2, r3, #1
 8012e40:	921b      	str	r2, [sp, #108]	; 0x6c
 8012e42:	785b      	ldrb	r3, [r3, #1]
 8012e44:	2b30      	cmp	r3, #48	; 0x30
 8012e46:	d0f9      	beq.n	8012e3c <_strtod_l+0x124>
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d0a4      	beq.n	8012d96 <_strtod_l+0x7e>
 8012e4c:	2301      	movs	r3, #1
 8012e4e:	2500      	movs	r5, #0
 8012e50:	9306      	str	r3, [sp, #24]
 8012e52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012e54:	9308      	str	r3, [sp, #32]
 8012e56:	9507      	str	r5, [sp, #28]
 8012e58:	9505      	str	r5, [sp, #20]
 8012e5a:	220a      	movs	r2, #10
 8012e5c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8012e5e:	7807      	ldrb	r7, [r0, #0]
 8012e60:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8012e64:	b2d9      	uxtb	r1, r3
 8012e66:	2909      	cmp	r1, #9
 8012e68:	d929      	bls.n	8012ebe <_strtod_l+0x1a6>
 8012e6a:	4622      	mov	r2, r4
 8012e6c:	f8d8 1000 	ldr.w	r1, [r8]
 8012e70:	f002 fd8a 	bl	8015988 <strncmp>
 8012e74:	2800      	cmp	r0, #0
 8012e76:	d031      	beq.n	8012edc <_strtod_l+0x1c4>
 8012e78:	2000      	movs	r0, #0
 8012e7a:	9c05      	ldr	r4, [sp, #20]
 8012e7c:	9004      	str	r0, [sp, #16]
 8012e7e:	463b      	mov	r3, r7
 8012e80:	4602      	mov	r2, r0
 8012e82:	2b65      	cmp	r3, #101	; 0x65
 8012e84:	d001      	beq.n	8012e8a <_strtod_l+0x172>
 8012e86:	2b45      	cmp	r3, #69	; 0x45
 8012e88:	d114      	bne.n	8012eb4 <_strtod_l+0x19c>
 8012e8a:	b924      	cbnz	r4, 8012e96 <_strtod_l+0x17e>
 8012e8c:	b910      	cbnz	r0, 8012e94 <_strtod_l+0x17c>
 8012e8e:	9b06      	ldr	r3, [sp, #24]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d09e      	beq.n	8012dd2 <_strtod_l+0xba>
 8012e94:	2400      	movs	r4, #0
 8012e96:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8012e98:	1c73      	adds	r3, r6, #1
 8012e9a:	931b      	str	r3, [sp, #108]	; 0x6c
 8012e9c:	7873      	ldrb	r3, [r6, #1]
 8012e9e:	2b2b      	cmp	r3, #43	; 0x2b
 8012ea0:	d078      	beq.n	8012f94 <_strtod_l+0x27c>
 8012ea2:	2b2d      	cmp	r3, #45	; 0x2d
 8012ea4:	d070      	beq.n	8012f88 <_strtod_l+0x270>
 8012ea6:	f04f 0c00 	mov.w	ip, #0
 8012eaa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8012eae:	2f09      	cmp	r7, #9
 8012eb0:	d97c      	bls.n	8012fac <_strtod_l+0x294>
 8012eb2:	961b      	str	r6, [sp, #108]	; 0x6c
 8012eb4:	f04f 0e00 	mov.w	lr, #0
 8012eb8:	e09a      	b.n	8012ff0 <_strtod_l+0x2d8>
 8012eba:	2300      	movs	r3, #0
 8012ebc:	e7c7      	b.n	8012e4e <_strtod_l+0x136>
 8012ebe:	9905      	ldr	r1, [sp, #20]
 8012ec0:	2908      	cmp	r1, #8
 8012ec2:	bfdd      	ittte	le
 8012ec4:	9907      	ldrle	r1, [sp, #28]
 8012ec6:	fb02 3301 	mlale	r3, r2, r1, r3
 8012eca:	9307      	strle	r3, [sp, #28]
 8012ecc:	fb02 3505 	mlagt	r5, r2, r5, r3
 8012ed0:	9b05      	ldr	r3, [sp, #20]
 8012ed2:	3001      	adds	r0, #1
 8012ed4:	3301      	adds	r3, #1
 8012ed6:	9305      	str	r3, [sp, #20]
 8012ed8:	901b      	str	r0, [sp, #108]	; 0x6c
 8012eda:	e7bf      	b.n	8012e5c <_strtod_l+0x144>
 8012edc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012ede:	191a      	adds	r2, r3, r4
 8012ee0:	921b      	str	r2, [sp, #108]	; 0x6c
 8012ee2:	9a05      	ldr	r2, [sp, #20]
 8012ee4:	5d1b      	ldrb	r3, [r3, r4]
 8012ee6:	2a00      	cmp	r2, #0
 8012ee8:	d037      	beq.n	8012f5a <_strtod_l+0x242>
 8012eea:	9c05      	ldr	r4, [sp, #20]
 8012eec:	4602      	mov	r2, r0
 8012eee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8012ef2:	2909      	cmp	r1, #9
 8012ef4:	d913      	bls.n	8012f1e <_strtod_l+0x206>
 8012ef6:	2101      	movs	r1, #1
 8012ef8:	9104      	str	r1, [sp, #16]
 8012efa:	e7c2      	b.n	8012e82 <_strtod_l+0x16a>
 8012efc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012efe:	1c5a      	adds	r2, r3, #1
 8012f00:	921b      	str	r2, [sp, #108]	; 0x6c
 8012f02:	785b      	ldrb	r3, [r3, #1]
 8012f04:	3001      	adds	r0, #1
 8012f06:	2b30      	cmp	r3, #48	; 0x30
 8012f08:	d0f8      	beq.n	8012efc <_strtod_l+0x1e4>
 8012f0a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8012f0e:	2a08      	cmp	r2, #8
 8012f10:	f200 84e4 	bhi.w	80138dc <_strtod_l+0xbc4>
 8012f14:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012f16:	9208      	str	r2, [sp, #32]
 8012f18:	4602      	mov	r2, r0
 8012f1a:	2000      	movs	r0, #0
 8012f1c:	4604      	mov	r4, r0
 8012f1e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8012f22:	f100 0101 	add.w	r1, r0, #1
 8012f26:	d012      	beq.n	8012f4e <_strtod_l+0x236>
 8012f28:	440a      	add	r2, r1
 8012f2a:	eb00 0c04 	add.w	ip, r0, r4
 8012f2e:	4621      	mov	r1, r4
 8012f30:	270a      	movs	r7, #10
 8012f32:	458c      	cmp	ip, r1
 8012f34:	d113      	bne.n	8012f5e <_strtod_l+0x246>
 8012f36:	1821      	adds	r1, r4, r0
 8012f38:	2908      	cmp	r1, #8
 8012f3a:	f104 0401 	add.w	r4, r4, #1
 8012f3e:	4404      	add	r4, r0
 8012f40:	dc19      	bgt.n	8012f76 <_strtod_l+0x25e>
 8012f42:	9b07      	ldr	r3, [sp, #28]
 8012f44:	210a      	movs	r1, #10
 8012f46:	fb01 e303 	mla	r3, r1, r3, lr
 8012f4a:	9307      	str	r3, [sp, #28]
 8012f4c:	2100      	movs	r1, #0
 8012f4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012f50:	1c58      	adds	r0, r3, #1
 8012f52:	901b      	str	r0, [sp, #108]	; 0x6c
 8012f54:	785b      	ldrb	r3, [r3, #1]
 8012f56:	4608      	mov	r0, r1
 8012f58:	e7c9      	b.n	8012eee <_strtod_l+0x1d6>
 8012f5a:	9805      	ldr	r0, [sp, #20]
 8012f5c:	e7d3      	b.n	8012f06 <_strtod_l+0x1ee>
 8012f5e:	2908      	cmp	r1, #8
 8012f60:	f101 0101 	add.w	r1, r1, #1
 8012f64:	dc03      	bgt.n	8012f6e <_strtod_l+0x256>
 8012f66:	9b07      	ldr	r3, [sp, #28]
 8012f68:	437b      	muls	r3, r7
 8012f6a:	9307      	str	r3, [sp, #28]
 8012f6c:	e7e1      	b.n	8012f32 <_strtod_l+0x21a>
 8012f6e:	2910      	cmp	r1, #16
 8012f70:	bfd8      	it	le
 8012f72:	437d      	mulle	r5, r7
 8012f74:	e7dd      	b.n	8012f32 <_strtod_l+0x21a>
 8012f76:	2c10      	cmp	r4, #16
 8012f78:	bfdc      	itt	le
 8012f7a:	210a      	movle	r1, #10
 8012f7c:	fb01 e505 	mlale	r5, r1, r5, lr
 8012f80:	e7e4      	b.n	8012f4c <_strtod_l+0x234>
 8012f82:	2301      	movs	r3, #1
 8012f84:	9304      	str	r3, [sp, #16]
 8012f86:	e781      	b.n	8012e8c <_strtod_l+0x174>
 8012f88:	f04f 0c01 	mov.w	ip, #1
 8012f8c:	1cb3      	adds	r3, r6, #2
 8012f8e:	931b      	str	r3, [sp, #108]	; 0x6c
 8012f90:	78b3      	ldrb	r3, [r6, #2]
 8012f92:	e78a      	b.n	8012eaa <_strtod_l+0x192>
 8012f94:	f04f 0c00 	mov.w	ip, #0
 8012f98:	e7f8      	b.n	8012f8c <_strtod_l+0x274>
 8012f9a:	bf00      	nop
 8012f9c:	08023958 	.word	0x08023958
 8012fa0:	7ff00000 	.word	0x7ff00000
 8012fa4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012fa6:	1c5f      	adds	r7, r3, #1
 8012fa8:	971b      	str	r7, [sp, #108]	; 0x6c
 8012faa:	785b      	ldrb	r3, [r3, #1]
 8012fac:	2b30      	cmp	r3, #48	; 0x30
 8012fae:	d0f9      	beq.n	8012fa4 <_strtod_l+0x28c>
 8012fb0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8012fb4:	2f08      	cmp	r7, #8
 8012fb6:	f63f af7d 	bhi.w	8012eb4 <_strtod_l+0x19c>
 8012fba:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8012fbe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012fc0:	930a      	str	r3, [sp, #40]	; 0x28
 8012fc2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012fc4:	1c5f      	adds	r7, r3, #1
 8012fc6:	971b      	str	r7, [sp, #108]	; 0x6c
 8012fc8:	785b      	ldrb	r3, [r3, #1]
 8012fca:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8012fce:	f1b8 0f09 	cmp.w	r8, #9
 8012fd2:	d937      	bls.n	8013044 <_strtod_l+0x32c>
 8012fd4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012fd6:	1a7f      	subs	r7, r7, r1
 8012fd8:	2f08      	cmp	r7, #8
 8012fda:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8012fde:	dc37      	bgt.n	8013050 <_strtod_l+0x338>
 8012fe0:	45be      	cmp	lr, r7
 8012fe2:	bfa8      	it	ge
 8012fe4:	46be      	movge	lr, r7
 8012fe6:	f1bc 0f00 	cmp.w	ip, #0
 8012fea:	d001      	beq.n	8012ff0 <_strtod_l+0x2d8>
 8012fec:	f1ce 0e00 	rsb	lr, lr, #0
 8012ff0:	2c00      	cmp	r4, #0
 8012ff2:	d151      	bne.n	8013098 <_strtod_l+0x380>
 8012ff4:	2800      	cmp	r0, #0
 8012ff6:	f47f aece 	bne.w	8012d96 <_strtod_l+0x7e>
 8012ffa:	9a06      	ldr	r2, [sp, #24]
 8012ffc:	2a00      	cmp	r2, #0
 8012ffe:	f47f aeca 	bne.w	8012d96 <_strtod_l+0x7e>
 8013002:	9a04      	ldr	r2, [sp, #16]
 8013004:	2a00      	cmp	r2, #0
 8013006:	f47f aee4 	bne.w	8012dd2 <_strtod_l+0xba>
 801300a:	2b4e      	cmp	r3, #78	; 0x4e
 801300c:	d027      	beq.n	801305e <_strtod_l+0x346>
 801300e:	dc21      	bgt.n	8013054 <_strtod_l+0x33c>
 8013010:	2b49      	cmp	r3, #73	; 0x49
 8013012:	f47f aede 	bne.w	8012dd2 <_strtod_l+0xba>
 8013016:	49a0      	ldr	r1, [pc, #640]	; (8013298 <_strtod_l+0x580>)
 8013018:	a81b      	add	r0, sp, #108	; 0x6c
 801301a:	f001 fe83 	bl	8014d24 <__match>
 801301e:	2800      	cmp	r0, #0
 8013020:	f43f aed7 	beq.w	8012dd2 <_strtod_l+0xba>
 8013024:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013026:	499d      	ldr	r1, [pc, #628]	; (801329c <_strtod_l+0x584>)
 8013028:	3b01      	subs	r3, #1
 801302a:	a81b      	add	r0, sp, #108	; 0x6c
 801302c:	931b      	str	r3, [sp, #108]	; 0x6c
 801302e:	f001 fe79 	bl	8014d24 <__match>
 8013032:	b910      	cbnz	r0, 801303a <_strtod_l+0x322>
 8013034:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013036:	3301      	adds	r3, #1
 8013038:	931b      	str	r3, [sp, #108]	; 0x6c
 801303a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80132b0 <_strtod_l+0x598>
 801303e:	f04f 0a00 	mov.w	sl, #0
 8013042:	e6a8      	b.n	8012d96 <_strtod_l+0x7e>
 8013044:	210a      	movs	r1, #10
 8013046:	fb01 3e0e 	mla	lr, r1, lr, r3
 801304a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801304e:	e7b8      	b.n	8012fc2 <_strtod_l+0x2aa>
 8013050:	46be      	mov	lr, r7
 8013052:	e7c8      	b.n	8012fe6 <_strtod_l+0x2ce>
 8013054:	2b69      	cmp	r3, #105	; 0x69
 8013056:	d0de      	beq.n	8013016 <_strtod_l+0x2fe>
 8013058:	2b6e      	cmp	r3, #110	; 0x6e
 801305a:	f47f aeba 	bne.w	8012dd2 <_strtod_l+0xba>
 801305e:	4990      	ldr	r1, [pc, #576]	; (80132a0 <_strtod_l+0x588>)
 8013060:	a81b      	add	r0, sp, #108	; 0x6c
 8013062:	f001 fe5f 	bl	8014d24 <__match>
 8013066:	2800      	cmp	r0, #0
 8013068:	f43f aeb3 	beq.w	8012dd2 <_strtod_l+0xba>
 801306c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801306e:	781b      	ldrb	r3, [r3, #0]
 8013070:	2b28      	cmp	r3, #40	; 0x28
 8013072:	d10e      	bne.n	8013092 <_strtod_l+0x37a>
 8013074:	aa1e      	add	r2, sp, #120	; 0x78
 8013076:	498b      	ldr	r1, [pc, #556]	; (80132a4 <_strtod_l+0x58c>)
 8013078:	a81b      	add	r0, sp, #108	; 0x6c
 801307a:	f001 fe67 	bl	8014d4c <__hexnan>
 801307e:	2805      	cmp	r0, #5
 8013080:	d107      	bne.n	8013092 <_strtod_l+0x37a>
 8013082:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013084:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8013088:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801308c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013090:	e681      	b.n	8012d96 <_strtod_l+0x7e>
 8013092:	f8df b224 	ldr.w	fp, [pc, #548]	; 80132b8 <_strtod_l+0x5a0>
 8013096:	e7d2      	b.n	801303e <_strtod_l+0x326>
 8013098:	ebae 0302 	sub.w	r3, lr, r2
 801309c:	9306      	str	r3, [sp, #24]
 801309e:	9b05      	ldr	r3, [sp, #20]
 80130a0:	9807      	ldr	r0, [sp, #28]
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	bf08      	it	eq
 80130a6:	4623      	moveq	r3, r4
 80130a8:	2c10      	cmp	r4, #16
 80130aa:	9305      	str	r3, [sp, #20]
 80130ac:	46a0      	mov	r8, r4
 80130ae:	bfa8      	it	ge
 80130b0:	f04f 0810 	movge.w	r8, #16
 80130b4:	f7ed fa3e 	bl	8000534 <__aeabi_ui2d>
 80130b8:	2c09      	cmp	r4, #9
 80130ba:	4682      	mov	sl, r0
 80130bc:	468b      	mov	fp, r1
 80130be:	dc13      	bgt.n	80130e8 <_strtod_l+0x3d0>
 80130c0:	9b06      	ldr	r3, [sp, #24]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	f43f ae67 	beq.w	8012d96 <_strtod_l+0x7e>
 80130c8:	9b06      	ldr	r3, [sp, #24]
 80130ca:	dd7a      	ble.n	80131c2 <_strtod_l+0x4aa>
 80130cc:	2b16      	cmp	r3, #22
 80130ce:	dc61      	bgt.n	8013194 <_strtod_l+0x47c>
 80130d0:	4a75      	ldr	r2, [pc, #468]	; (80132a8 <_strtod_l+0x590>)
 80130d2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80130d6:	e9de 0100 	ldrd	r0, r1, [lr]
 80130da:	4652      	mov	r2, sl
 80130dc:	465b      	mov	r3, fp
 80130de:	f7ed faa3 	bl	8000628 <__aeabi_dmul>
 80130e2:	4682      	mov	sl, r0
 80130e4:	468b      	mov	fp, r1
 80130e6:	e656      	b.n	8012d96 <_strtod_l+0x7e>
 80130e8:	4b6f      	ldr	r3, [pc, #444]	; (80132a8 <_strtod_l+0x590>)
 80130ea:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80130ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80130f2:	f7ed fa99 	bl	8000628 <__aeabi_dmul>
 80130f6:	4606      	mov	r6, r0
 80130f8:	4628      	mov	r0, r5
 80130fa:	460f      	mov	r7, r1
 80130fc:	f7ed fa1a 	bl	8000534 <__aeabi_ui2d>
 8013100:	4602      	mov	r2, r0
 8013102:	460b      	mov	r3, r1
 8013104:	4630      	mov	r0, r6
 8013106:	4639      	mov	r1, r7
 8013108:	f7ed f8d8 	bl	80002bc <__adddf3>
 801310c:	2c0f      	cmp	r4, #15
 801310e:	4682      	mov	sl, r0
 8013110:	468b      	mov	fp, r1
 8013112:	ddd5      	ble.n	80130c0 <_strtod_l+0x3a8>
 8013114:	9b06      	ldr	r3, [sp, #24]
 8013116:	eba4 0808 	sub.w	r8, r4, r8
 801311a:	4498      	add	r8, r3
 801311c:	f1b8 0f00 	cmp.w	r8, #0
 8013120:	f340 8096 	ble.w	8013250 <_strtod_l+0x538>
 8013124:	f018 030f 	ands.w	r3, r8, #15
 8013128:	d00a      	beq.n	8013140 <_strtod_l+0x428>
 801312a:	495f      	ldr	r1, [pc, #380]	; (80132a8 <_strtod_l+0x590>)
 801312c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013130:	4652      	mov	r2, sl
 8013132:	465b      	mov	r3, fp
 8013134:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013138:	f7ed fa76 	bl	8000628 <__aeabi_dmul>
 801313c:	4682      	mov	sl, r0
 801313e:	468b      	mov	fp, r1
 8013140:	f038 080f 	bics.w	r8, r8, #15
 8013144:	d073      	beq.n	801322e <_strtod_l+0x516>
 8013146:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801314a:	dd47      	ble.n	80131dc <_strtod_l+0x4c4>
 801314c:	2400      	movs	r4, #0
 801314e:	46a0      	mov	r8, r4
 8013150:	9407      	str	r4, [sp, #28]
 8013152:	9405      	str	r4, [sp, #20]
 8013154:	2322      	movs	r3, #34	; 0x22
 8013156:	f8df b158 	ldr.w	fp, [pc, #344]	; 80132b0 <_strtod_l+0x598>
 801315a:	f8c9 3000 	str.w	r3, [r9]
 801315e:	f04f 0a00 	mov.w	sl, #0
 8013162:	9b07      	ldr	r3, [sp, #28]
 8013164:	2b00      	cmp	r3, #0
 8013166:	f43f ae16 	beq.w	8012d96 <_strtod_l+0x7e>
 801316a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801316c:	4648      	mov	r0, r9
 801316e:	f001 fed9 	bl	8014f24 <_Bfree>
 8013172:	9905      	ldr	r1, [sp, #20]
 8013174:	4648      	mov	r0, r9
 8013176:	f001 fed5 	bl	8014f24 <_Bfree>
 801317a:	4641      	mov	r1, r8
 801317c:	4648      	mov	r0, r9
 801317e:	f001 fed1 	bl	8014f24 <_Bfree>
 8013182:	9907      	ldr	r1, [sp, #28]
 8013184:	4648      	mov	r0, r9
 8013186:	f001 fecd 	bl	8014f24 <_Bfree>
 801318a:	4621      	mov	r1, r4
 801318c:	4648      	mov	r0, r9
 801318e:	f001 fec9 	bl	8014f24 <_Bfree>
 8013192:	e600      	b.n	8012d96 <_strtod_l+0x7e>
 8013194:	9a06      	ldr	r2, [sp, #24]
 8013196:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801319a:	4293      	cmp	r3, r2
 801319c:	dbba      	blt.n	8013114 <_strtod_l+0x3fc>
 801319e:	4d42      	ldr	r5, [pc, #264]	; (80132a8 <_strtod_l+0x590>)
 80131a0:	f1c4 040f 	rsb	r4, r4, #15
 80131a4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80131a8:	4652      	mov	r2, sl
 80131aa:	465b      	mov	r3, fp
 80131ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80131b0:	f7ed fa3a 	bl	8000628 <__aeabi_dmul>
 80131b4:	9b06      	ldr	r3, [sp, #24]
 80131b6:	1b1c      	subs	r4, r3, r4
 80131b8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80131bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80131c0:	e78d      	b.n	80130de <_strtod_l+0x3c6>
 80131c2:	f113 0f16 	cmn.w	r3, #22
 80131c6:	dba5      	blt.n	8013114 <_strtod_l+0x3fc>
 80131c8:	4a37      	ldr	r2, [pc, #220]	; (80132a8 <_strtod_l+0x590>)
 80131ca:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80131ce:	e9d2 2300 	ldrd	r2, r3, [r2]
 80131d2:	4650      	mov	r0, sl
 80131d4:	4659      	mov	r1, fp
 80131d6:	f7ed fb51 	bl	800087c <__aeabi_ddiv>
 80131da:	e782      	b.n	80130e2 <_strtod_l+0x3ca>
 80131dc:	2300      	movs	r3, #0
 80131de:	4e33      	ldr	r6, [pc, #204]	; (80132ac <_strtod_l+0x594>)
 80131e0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80131e4:	4650      	mov	r0, sl
 80131e6:	4659      	mov	r1, fp
 80131e8:	461d      	mov	r5, r3
 80131ea:	f1b8 0f01 	cmp.w	r8, #1
 80131ee:	dc21      	bgt.n	8013234 <_strtod_l+0x51c>
 80131f0:	b10b      	cbz	r3, 80131f6 <_strtod_l+0x4de>
 80131f2:	4682      	mov	sl, r0
 80131f4:	468b      	mov	fp, r1
 80131f6:	4b2d      	ldr	r3, [pc, #180]	; (80132ac <_strtod_l+0x594>)
 80131f8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80131fc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013200:	4652      	mov	r2, sl
 8013202:	465b      	mov	r3, fp
 8013204:	e9d5 0100 	ldrd	r0, r1, [r5]
 8013208:	f7ed fa0e 	bl	8000628 <__aeabi_dmul>
 801320c:	4b28      	ldr	r3, [pc, #160]	; (80132b0 <_strtod_l+0x598>)
 801320e:	460a      	mov	r2, r1
 8013210:	400b      	ands	r3, r1
 8013212:	4928      	ldr	r1, [pc, #160]	; (80132b4 <_strtod_l+0x59c>)
 8013214:	428b      	cmp	r3, r1
 8013216:	4682      	mov	sl, r0
 8013218:	d898      	bhi.n	801314c <_strtod_l+0x434>
 801321a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801321e:	428b      	cmp	r3, r1
 8013220:	bf86      	itte	hi
 8013222:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80132bc <_strtod_l+0x5a4>
 8013226:	f04f 3aff 	movhi.w	sl, #4294967295
 801322a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801322e:	2300      	movs	r3, #0
 8013230:	9304      	str	r3, [sp, #16]
 8013232:	e077      	b.n	8013324 <_strtod_l+0x60c>
 8013234:	f018 0f01 	tst.w	r8, #1
 8013238:	d006      	beq.n	8013248 <_strtod_l+0x530>
 801323a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801323e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013242:	f7ed f9f1 	bl	8000628 <__aeabi_dmul>
 8013246:	2301      	movs	r3, #1
 8013248:	3501      	adds	r5, #1
 801324a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801324e:	e7cc      	b.n	80131ea <_strtod_l+0x4d2>
 8013250:	d0ed      	beq.n	801322e <_strtod_l+0x516>
 8013252:	f1c8 0800 	rsb	r8, r8, #0
 8013256:	f018 020f 	ands.w	r2, r8, #15
 801325a:	d00a      	beq.n	8013272 <_strtod_l+0x55a>
 801325c:	4b12      	ldr	r3, [pc, #72]	; (80132a8 <_strtod_l+0x590>)
 801325e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013262:	4650      	mov	r0, sl
 8013264:	4659      	mov	r1, fp
 8013266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801326a:	f7ed fb07 	bl	800087c <__aeabi_ddiv>
 801326e:	4682      	mov	sl, r0
 8013270:	468b      	mov	fp, r1
 8013272:	ea5f 1828 	movs.w	r8, r8, asr #4
 8013276:	d0da      	beq.n	801322e <_strtod_l+0x516>
 8013278:	f1b8 0f1f 	cmp.w	r8, #31
 801327c:	dd20      	ble.n	80132c0 <_strtod_l+0x5a8>
 801327e:	2400      	movs	r4, #0
 8013280:	46a0      	mov	r8, r4
 8013282:	9407      	str	r4, [sp, #28]
 8013284:	9405      	str	r4, [sp, #20]
 8013286:	2322      	movs	r3, #34	; 0x22
 8013288:	f04f 0a00 	mov.w	sl, #0
 801328c:	f04f 0b00 	mov.w	fp, #0
 8013290:	f8c9 3000 	str.w	r3, [r9]
 8013294:	e765      	b.n	8013162 <_strtod_l+0x44a>
 8013296:	bf00      	nop
 8013298:	08023929 	.word	0x08023929
 801329c:	080239ab 	.word	0x080239ab
 80132a0:	08023931 	.word	0x08023931
 80132a4:	0802396c 	.word	0x0802396c
 80132a8:	08023a50 	.word	0x08023a50
 80132ac:	08023a28 	.word	0x08023a28
 80132b0:	7ff00000 	.word	0x7ff00000
 80132b4:	7ca00000 	.word	0x7ca00000
 80132b8:	fff80000 	.word	0xfff80000
 80132bc:	7fefffff 	.word	0x7fefffff
 80132c0:	f018 0310 	ands.w	r3, r8, #16
 80132c4:	bf18      	it	ne
 80132c6:	236a      	movne	r3, #106	; 0x6a
 80132c8:	4da0      	ldr	r5, [pc, #640]	; (801354c <_strtod_l+0x834>)
 80132ca:	9304      	str	r3, [sp, #16]
 80132cc:	4650      	mov	r0, sl
 80132ce:	4659      	mov	r1, fp
 80132d0:	2300      	movs	r3, #0
 80132d2:	f1b8 0f00 	cmp.w	r8, #0
 80132d6:	f300 810a 	bgt.w	80134ee <_strtod_l+0x7d6>
 80132da:	b10b      	cbz	r3, 80132e0 <_strtod_l+0x5c8>
 80132dc:	4682      	mov	sl, r0
 80132de:	468b      	mov	fp, r1
 80132e0:	9b04      	ldr	r3, [sp, #16]
 80132e2:	b1bb      	cbz	r3, 8013314 <_strtod_l+0x5fc>
 80132e4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80132e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	4659      	mov	r1, fp
 80132f0:	dd10      	ble.n	8013314 <_strtod_l+0x5fc>
 80132f2:	2b1f      	cmp	r3, #31
 80132f4:	f340 8107 	ble.w	8013506 <_strtod_l+0x7ee>
 80132f8:	2b34      	cmp	r3, #52	; 0x34
 80132fa:	bfde      	ittt	le
 80132fc:	3b20      	suble	r3, #32
 80132fe:	f04f 32ff 	movle.w	r2, #4294967295
 8013302:	fa02 f303 	lslle.w	r3, r2, r3
 8013306:	f04f 0a00 	mov.w	sl, #0
 801330a:	bfcc      	ite	gt
 801330c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8013310:	ea03 0b01 	andle.w	fp, r3, r1
 8013314:	2200      	movs	r2, #0
 8013316:	2300      	movs	r3, #0
 8013318:	4650      	mov	r0, sl
 801331a:	4659      	mov	r1, fp
 801331c:	f7ed fbec 	bl	8000af8 <__aeabi_dcmpeq>
 8013320:	2800      	cmp	r0, #0
 8013322:	d1ac      	bne.n	801327e <_strtod_l+0x566>
 8013324:	9b07      	ldr	r3, [sp, #28]
 8013326:	9300      	str	r3, [sp, #0]
 8013328:	9a05      	ldr	r2, [sp, #20]
 801332a:	9908      	ldr	r1, [sp, #32]
 801332c:	4623      	mov	r3, r4
 801332e:	4648      	mov	r0, r9
 8013330:	f001 fe4a 	bl	8014fc8 <__s2b>
 8013334:	9007      	str	r0, [sp, #28]
 8013336:	2800      	cmp	r0, #0
 8013338:	f43f af08 	beq.w	801314c <_strtod_l+0x434>
 801333c:	9a06      	ldr	r2, [sp, #24]
 801333e:	9b06      	ldr	r3, [sp, #24]
 8013340:	2a00      	cmp	r2, #0
 8013342:	f1c3 0300 	rsb	r3, r3, #0
 8013346:	bfa8      	it	ge
 8013348:	2300      	movge	r3, #0
 801334a:	930e      	str	r3, [sp, #56]	; 0x38
 801334c:	2400      	movs	r4, #0
 801334e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013352:	9316      	str	r3, [sp, #88]	; 0x58
 8013354:	46a0      	mov	r8, r4
 8013356:	9b07      	ldr	r3, [sp, #28]
 8013358:	4648      	mov	r0, r9
 801335a:	6859      	ldr	r1, [r3, #4]
 801335c:	f001 fdae 	bl	8014ebc <_Balloc>
 8013360:	9005      	str	r0, [sp, #20]
 8013362:	2800      	cmp	r0, #0
 8013364:	f43f aef6 	beq.w	8013154 <_strtod_l+0x43c>
 8013368:	9b07      	ldr	r3, [sp, #28]
 801336a:	691a      	ldr	r2, [r3, #16]
 801336c:	3202      	adds	r2, #2
 801336e:	f103 010c 	add.w	r1, r3, #12
 8013372:	0092      	lsls	r2, r2, #2
 8013374:	300c      	adds	r0, #12
 8013376:	f7fe ff81 	bl	801227c <memcpy>
 801337a:	aa1e      	add	r2, sp, #120	; 0x78
 801337c:	a91d      	add	r1, sp, #116	; 0x74
 801337e:	ec4b ab10 	vmov	d0, sl, fp
 8013382:	4648      	mov	r0, r9
 8013384:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013388:	f002 f8da 	bl	8015540 <__d2b>
 801338c:	901c      	str	r0, [sp, #112]	; 0x70
 801338e:	2800      	cmp	r0, #0
 8013390:	f43f aee0 	beq.w	8013154 <_strtod_l+0x43c>
 8013394:	2101      	movs	r1, #1
 8013396:	4648      	mov	r0, r9
 8013398:	f001 fea2 	bl	80150e0 <__i2b>
 801339c:	4680      	mov	r8, r0
 801339e:	2800      	cmp	r0, #0
 80133a0:	f43f aed8 	beq.w	8013154 <_strtod_l+0x43c>
 80133a4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80133a6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80133a8:	2e00      	cmp	r6, #0
 80133aa:	bfab      	itete	ge
 80133ac:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80133ae:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80133b0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80133b2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80133b4:	bfac      	ite	ge
 80133b6:	18f7      	addge	r7, r6, r3
 80133b8:	1b9d      	sublt	r5, r3, r6
 80133ba:	9b04      	ldr	r3, [sp, #16]
 80133bc:	1af6      	subs	r6, r6, r3
 80133be:	4416      	add	r6, r2
 80133c0:	4b63      	ldr	r3, [pc, #396]	; (8013550 <_strtod_l+0x838>)
 80133c2:	3e01      	subs	r6, #1
 80133c4:	429e      	cmp	r6, r3
 80133c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80133ca:	f280 80af 	bge.w	801352c <_strtod_l+0x814>
 80133ce:	1b9b      	subs	r3, r3, r6
 80133d0:	2b1f      	cmp	r3, #31
 80133d2:	eba2 0203 	sub.w	r2, r2, r3
 80133d6:	f04f 0101 	mov.w	r1, #1
 80133da:	f300 809b 	bgt.w	8013514 <_strtod_l+0x7fc>
 80133de:	fa01 f303 	lsl.w	r3, r1, r3
 80133e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80133e4:	2300      	movs	r3, #0
 80133e6:	930a      	str	r3, [sp, #40]	; 0x28
 80133e8:	18be      	adds	r6, r7, r2
 80133ea:	9b04      	ldr	r3, [sp, #16]
 80133ec:	42b7      	cmp	r7, r6
 80133ee:	4415      	add	r5, r2
 80133f0:	441d      	add	r5, r3
 80133f2:	463b      	mov	r3, r7
 80133f4:	bfa8      	it	ge
 80133f6:	4633      	movge	r3, r6
 80133f8:	42ab      	cmp	r3, r5
 80133fa:	bfa8      	it	ge
 80133fc:	462b      	movge	r3, r5
 80133fe:	2b00      	cmp	r3, #0
 8013400:	bfc2      	ittt	gt
 8013402:	1af6      	subgt	r6, r6, r3
 8013404:	1aed      	subgt	r5, r5, r3
 8013406:	1aff      	subgt	r7, r7, r3
 8013408:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801340a:	b1bb      	cbz	r3, 801343c <_strtod_l+0x724>
 801340c:	4641      	mov	r1, r8
 801340e:	461a      	mov	r2, r3
 8013410:	4648      	mov	r0, r9
 8013412:	f001 ff05 	bl	8015220 <__pow5mult>
 8013416:	4680      	mov	r8, r0
 8013418:	2800      	cmp	r0, #0
 801341a:	f43f ae9b 	beq.w	8013154 <_strtod_l+0x43c>
 801341e:	4601      	mov	r1, r0
 8013420:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013422:	4648      	mov	r0, r9
 8013424:	f001 fe65 	bl	80150f2 <__multiply>
 8013428:	900c      	str	r0, [sp, #48]	; 0x30
 801342a:	2800      	cmp	r0, #0
 801342c:	f43f ae92 	beq.w	8013154 <_strtod_l+0x43c>
 8013430:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013432:	4648      	mov	r0, r9
 8013434:	f001 fd76 	bl	8014f24 <_Bfree>
 8013438:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801343a:	931c      	str	r3, [sp, #112]	; 0x70
 801343c:	2e00      	cmp	r6, #0
 801343e:	dc7a      	bgt.n	8013536 <_strtod_l+0x81e>
 8013440:	9b06      	ldr	r3, [sp, #24]
 8013442:	2b00      	cmp	r3, #0
 8013444:	dd08      	ble.n	8013458 <_strtod_l+0x740>
 8013446:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013448:	9905      	ldr	r1, [sp, #20]
 801344a:	4648      	mov	r0, r9
 801344c:	f001 fee8 	bl	8015220 <__pow5mult>
 8013450:	9005      	str	r0, [sp, #20]
 8013452:	2800      	cmp	r0, #0
 8013454:	f43f ae7e 	beq.w	8013154 <_strtod_l+0x43c>
 8013458:	2d00      	cmp	r5, #0
 801345a:	dd08      	ble.n	801346e <_strtod_l+0x756>
 801345c:	462a      	mov	r2, r5
 801345e:	9905      	ldr	r1, [sp, #20]
 8013460:	4648      	mov	r0, r9
 8013462:	f001 ff2b 	bl	80152bc <__lshift>
 8013466:	9005      	str	r0, [sp, #20]
 8013468:	2800      	cmp	r0, #0
 801346a:	f43f ae73 	beq.w	8013154 <_strtod_l+0x43c>
 801346e:	2f00      	cmp	r7, #0
 8013470:	dd08      	ble.n	8013484 <_strtod_l+0x76c>
 8013472:	4641      	mov	r1, r8
 8013474:	463a      	mov	r2, r7
 8013476:	4648      	mov	r0, r9
 8013478:	f001 ff20 	bl	80152bc <__lshift>
 801347c:	4680      	mov	r8, r0
 801347e:	2800      	cmp	r0, #0
 8013480:	f43f ae68 	beq.w	8013154 <_strtod_l+0x43c>
 8013484:	9a05      	ldr	r2, [sp, #20]
 8013486:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013488:	4648      	mov	r0, r9
 801348a:	f001 ff85 	bl	8015398 <__mdiff>
 801348e:	4604      	mov	r4, r0
 8013490:	2800      	cmp	r0, #0
 8013492:	f43f ae5f 	beq.w	8013154 <_strtod_l+0x43c>
 8013496:	68c3      	ldr	r3, [r0, #12]
 8013498:	930c      	str	r3, [sp, #48]	; 0x30
 801349a:	2300      	movs	r3, #0
 801349c:	60c3      	str	r3, [r0, #12]
 801349e:	4641      	mov	r1, r8
 80134a0:	f001 ff60 	bl	8015364 <__mcmp>
 80134a4:	2800      	cmp	r0, #0
 80134a6:	da55      	bge.n	8013554 <_strtod_l+0x83c>
 80134a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80134aa:	b9e3      	cbnz	r3, 80134e6 <_strtod_l+0x7ce>
 80134ac:	f1ba 0f00 	cmp.w	sl, #0
 80134b0:	d119      	bne.n	80134e6 <_strtod_l+0x7ce>
 80134b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80134b6:	b9b3      	cbnz	r3, 80134e6 <_strtod_l+0x7ce>
 80134b8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80134bc:	0d1b      	lsrs	r3, r3, #20
 80134be:	051b      	lsls	r3, r3, #20
 80134c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80134c4:	d90f      	bls.n	80134e6 <_strtod_l+0x7ce>
 80134c6:	6963      	ldr	r3, [r4, #20]
 80134c8:	b913      	cbnz	r3, 80134d0 <_strtod_l+0x7b8>
 80134ca:	6923      	ldr	r3, [r4, #16]
 80134cc:	2b01      	cmp	r3, #1
 80134ce:	dd0a      	ble.n	80134e6 <_strtod_l+0x7ce>
 80134d0:	4621      	mov	r1, r4
 80134d2:	2201      	movs	r2, #1
 80134d4:	4648      	mov	r0, r9
 80134d6:	f001 fef1 	bl	80152bc <__lshift>
 80134da:	4641      	mov	r1, r8
 80134dc:	4604      	mov	r4, r0
 80134de:	f001 ff41 	bl	8015364 <__mcmp>
 80134e2:	2800      	cmp	r0, #0
 80134e4:	dc67      	bgt.n	80135b6 <_strtod_l+0x89e>
 80134e6:	9b04      	ldr	r3, [sp, #16]
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d171      	bne.n	80135d0 <_strtod_l+0x8b8>
 80134ec:	e63d      	b.n	801316a <_strtod_l+0x452>
 80134ee:	f018 0f01 	tst.w	r8, #1
 80134f2:	d004      	beq.n	80134fe <_strtod_l+0x7e6>
 80134f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80134f8:	f7ed f896 	bl	8000628 <__aeabi_dmul>
 80134fc:	2301      	movs	r3, #1
 80134fe:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013502:	3508      	adds	r5, #8
 8013504:	e6e5      	b.n	80132d2 <_strtod_l+0x5ba>
 8013506:	f04f 32ff 	mov.w	r2, #4294967295
 801350a:	fa02 f303 	lsl.w	r3, r2, r3
 801350e:	ea03 0a0a 	and.w	sl, r3, sl
 8013512:	e6ff      	b.n	8013314 <_strtod_l+0x5fc>
 8013514:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8013518:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801351c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8013520:	36e2      	adds	r6, #226	; 0xe2
 8013522:	fa01 f306 	lsl.w	r3, r1, r6
 8013526:	930a      	str	r3, [sp, #40]	; 0x28
 8013528:	910f      	str	r1, [sp, #60]	; 0x3c
 801352a:	e75d      	b.n	80133e8 <_strtod_l+0x6d0>
 801352c:	2300      	movs	r3, #0
 801352e:	930a      	str	r3, [sp, #40]	; 0x28
 8013530:	2301      	movs	r3, #1
 8013532:	930f      	str	r3, [sp, #60]	; 0x3c
 8013534:	e758      	b.n	80133e8 <_strtod_l+0x6d0>
 8013536:	4632      	mov	r2, r6
 8013538:	991c      	ldr	r1, [sp, #112]	; 0x70
 801353a:	4648      	mov	r0, r9
 801353c:	f001 febe 	bl	80152bc <__lshift>
 8013540:	901c      	str	r0, [sp, #112]	; 0x70
 8013542:	2800      	cmp	r0, #0
 8013544:	f47f af7c 	bne.w	8013440 <_strtod_l+0x728>
 8013548:	e604      	b.n	8013154 <_strtod_l+0x43c>
 801354a:	bf00      	nop
 801354c:	08023980 	.word	0x08023980
 8013550:	fffffc02 	.word	0xfffffc02
 8013554:	465d      	mov	r5, fp
 8013556:	f040 8086 	bne.w	8013666 <_strtod_l+0x94e>
 801355a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801355c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013560:	b32a      	cbz	r2, 80135ae <_strtod_l+0x896>
 8013562:	4aaf      	ldr	r2, [pc, #700]	; (8013820 <_strtod_l+0xb08>)
 8013564:	4293      	cmp	r3, r2
 8013566:	d153      	bne.n	8013610 <_strtod_l+0x8f8>
 8013568:	9b04      	ldr	r3, [sp, #16]
 801356a:	4650      	mov	r0, sl
 801356c:	b1d3      	cbz	r3, 80135a4 <_strtod_l+0x88c>
 801356e:	4aad      	ldr	r2, [pc, #692]	; (8013824 <_strtod_l+0xb0c>)
 8013570:	402a      	ands	r2, r5
 8013572:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8013576:	f04f 31ff 	mov.w	r1, #4294967295
 801357a:	d816      	bhi.n	80135aa <_strtod_l+0x892>
 801357c:	0d12      	lsrs	r2, r2, #20
 801357e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8013582:	fa01 f303 	lsl.w	r3, r1, r3
 8013586:	4298      	cmp	r0, r3
 8013588:	d142      	bne.n	8013610 <_strtod_l+0x8f8>
 801358a:	4ba7      	ldr	r3, [pc, #668]	; (8013828 <_strtod_l+0xb10>)
 801358c:	429d      	cmp	r5, r3
 801358e:	d102      	bne.n	8013596 <_strtod_l+0x87e>
 8013590:	3001      	adds	r0, #1
 8013592:	f43f addf 	beq.w	8013154 <_strtod_l+0x43c>
 8013596:	4ba3      	ldr	r3, [pc, #652]	; (8013824 <_strtod_l+0xb0c>)
 8013598:	402b      	ands	r3, r5
 801359a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801359e:	f04f 0a00 	mov.w	sl, #0
 80135a2:	e7a0      	b.n	80134e6 <_strtod_l+0x7ce>
 80135a4:	f04f 33ff 	mov.w	r3, #4294967295
 80135a8:	e7ed      	b.n	8013586 <_strtod_l+0x86e>
 80135aa:	460b      	mov	r3, r1
 80135ac:	e7eb      	b.n	8013586 <_strtod_l+0x86e>
 80135ae:	bb7b      	cbnz	r3, 8013610 <_strtod_l+0x8f8>
 80135b0:	f1ba 0f00 	cmp.w	sl, #0
 80135b4:	d12c      	bne.n	8013610 <_strtod_l+0x8f8>
 80135b6:	9904      	ldr	r1, [sp, #16]
 80135b8:	4a9a      	ldr	r2, [pc, #616]	; (8013824 <_strtod_l+0xb0c>)
 80135ba:	465b      	mov	r3, fp
 80135bc:	b1f1      	cbz	r1, 80135fc <_strtod_l+0x8e4>
 80135be:	ea02 010b 	and.w	r1, r2, fp
 80135c2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80135c6:	dc19      	bgt.n	80135fc <_strtod_l+0x8e4>
 80135c8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80135cc:	f77f ae5b 	ble.w	8013286 <_strtod_l+0x56e>
 80135d0:	4a96      	ldr	r2, [pc, #600]	; (801382c <_strtod_l+0xb14>)
 80135d2:	2300      	movs	r3, #0
 80135d4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80135d8:	4650      	mov	r0, sl
 80135da:	4659      	mov	r1, fp
 80135dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80135e0:	f7ed f822 	bl	8000628 <__aeabi_dmul>
 80135e4:	4682      	mov	sl, r0
 80135e6:	468b      	mov	fp, r1
 80135e8:	2900      	cmp	r1, #0
 80135ea:	f47f adbe 	bne.w	801316a <_strtod_l+0x452>
 80135ee:	2800      	cmp	r0, #0
 80135f0:	f47f adbb 	bne.w	801316a <_strtod_l+0x452>
 80135f4:	2322      	movs	r3, #34	; 0x22
 80135f6:	f8c9 3000 	str.w	r3, [r9]
 80135fa:	e5b6      	b.n	801316a <_strtod_l+0x452>
 80135fc:	4013      	ands	r3, r2
 80135fe:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8013602:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8013606:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801360a:	f04f 3aff 	mov.w	sl, #4294967295
 801360e:	e76a      	b.n	80134e6 <_strtod_l+0x7ce>
 8013610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013612:	b193      	cbz	r3, 801363a <_strtod_l+0x922>
 8013614:	422b      	tst	r3, r5
 8013616:	f43f af66 	beq.w	80134e6 <_strtod_l+0x7ce>
 801361a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801361c:	9a04      	ldr	r2, [sp, #16]
 801361e:	4650      	mov	r0, sl
 8013620:	4659      	mov	r1, fp
 8013622:	b173      	cbz	r3, 8013642 <_strtod_l+0x92a>
 8013624:	f7ff fb5a 	bl	8012cdc <sulp>
 8013628:	4602      	mov	r2, r0
 801362a:	460b      	mov	r3, r1
 801362c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013630:	f7ec fe44 	bl	80002bc <__adddf3>
 8013634:	4682      	mov	sl, r0
 8013636:	468b      	mov	fp, r1
 8013638:	e755      	b.n	80134e6 <_strtod_l+0x7ce>
 801363a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801363c:	ea13 0f0a 	tst.w	r3, sl
 8013640:	e7e9      	b.n	8013616 <_strtod_l+0x8fe>
 8013642:	f7ff fb4b 	bl	8012cdc <sulp>
 8013646:	4602      	mov	r2, r0
 8013648:	460b      	mov	r3, r1
 801364a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801364e:	f7ec fe33 	bl	80002b8 <__aeabi_dsub>
 8013652:	2200      	movs	r2, #0
 8013654:	2300      	movs	r3, #0
 8013656:	4682      	mov	sl, r0
 8013658:	468b      	mov	fp, r1
 801365a:	f7ed fa4d 	bl	8000af8 <__aeabi_dcmpeq>
 801365e:	2800      	cmp	r0, #0
 8013660:	f47f ae11 	bne.w	8013286 <_strtod_l+0x56e>
 8013664:	e73f      	b.n	80134e6 <_strtod_l+0x7ce>
 8013666:	4641      	mov	r1, r8
 8013668:	4620      	mov	r0, r4
 801366a:	f001 ffb8 	bl	80155de <__ratio>
 801366e:	ec57 6b10 	vmov	r6, r7, d0
 8013672:	2200      	movs	r2, #0
 8013674:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013678:	ee10 0a10 	vmov	r0, s0
 801367c:	4639      	mov	r1, r7
 801367e:	f7ed fa4f 	bl	8000b20 <__aeabi_dcmple>
 8013682:	2800      	cmp	r0, #0
 8013684:	d077      	beq.n	8013776 <_strtod_l+0xa5e>
 8013686:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013688:	2b00      	cmp	r3, #0
 801368a:	d04a      	beq.n	8013722 <_strtod_l+0xa0a>
 801368c:	4b68      	ldr	r3, [pc, #416]	; (8013830 <_strtod_l+0xb18>)
 801368e:	2200      	movs	r2, #0
 8013690:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013694:	4f66      	ldr	r7, [pc, #408]	; (8013830 <_strtod_l+0xb18>)
 8013696:	2600      	movs	r6, #0
 8013698:	4b62      	ldr	r3, [pc, #392]	; (8013824 <_strtod_l+0xb0c>)
 801369a:	402b      	ands	r3, r5
 801369c:	930f      	str	r3, [sp, #60]	; 0x3c
 801369e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80136a0:	4b64      	ldr	r3, [pc, #400]	; (8013834 <_strtod_l+0xb1c>)
 80136a2:	429a      	cmp	r2, r3
 80136a4:	f040 80ce 	bne.w	8013844 <_strtod_l+0xb2c>
 80136a8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80136ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80136b0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80136b4:	ec4b ab10 	vmov	d0, sl, fp
 80136b8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80136bc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80136c0:	f001 fec8 	bl	8015454 <__ulp>
 80136c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80136c8:	ec53 2b10 	vmov	r2, r3, d0
 80136cc:	f7ec ffac 	bl	8000628 <__aeabi_dmul>
 80136d0:	4652      	mov	r2, sl
 80136d2:	465b      	mov	r3, fp
 80136d4:	f7ec fdf2 	bl	80002bc <__adddf3>
 80136d8:	460b      	mov	r3, r1
 80136da:	4952      	ldr	r1, [pc, #328]	; (8013824 <_strtod_l+0xb0c>)
 80136dc:	4a56      	ldr	r2, [pc, #344]	; (8013838 <_strtod_l+0xb20>)
 80136de:	4019      	ands	r1, r3
 80136e0:	4291      	cmp	r1, r2
 80136e2:	4682      	mov	sl, r0
 80136e4:	d95b      	bls.n	801379e <_strtod_l+0xa86>
 80136e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80136e8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80136ec:	4293      	cmp	r3, r2
 80136ee:	d103      	bne.n	80136f8 <_strtod_l+0x9e0>
 80136f0:	9b08      	ldr	r3, [sp, #32]
 80136f2:	3301      	adds	r3, #1
 80136f4:	f43f ad2e 	beq.w	8013154 <_strtod_l+0x43c>
 80136f8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8013828 <_strtod_l+0xb10>
 80136fc:	f04f 3aff 	mov.w	sl, #4294967295
 8013700:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013702:	4648      	mov	r0, r9
 8013704:	f001 fc0e 	bl	8014f24 <_Bfree>
 8013708:	9905      	ldr	r1, [sp, #20]
 801370a:	4648      	mov	r0, r9
 801370c:	f001 fc0a 	bl	8014f24 <_Bfree>
 8013710:	4641      	mov	r1, r8
 8013712:	4648      	mov	r0, r9
 8013714:	f001 fc06 	bl	8014f24 <_Bfree>
 8013718:	4621      	mov	r1, r4
 801371a:	4648      	mov	r0, r9
 801371c:	f001 fc02 	bl	8014f24 <_Bfree>
 8013720:	e619      	b.n	8013356 <_strtod_l+0x63e>
 8013722:	f1ba 0f00 	cmp.w	sl, #0
 8013726:	d11a      	bne.n	801375e <_strtod_l+0xa46>
 8013728:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801372c:	b9eb      	cbnz	r3, 801376a <_strtod_l+0xa52>
 801372e:	2200      	movs	r2, #0
 8013730:	4b3f      	ldr	r3, [pc, #252]	; (8013830 <_strtod_l+0xb18>)
 8013732:	4630      	mov	r0, r6
 8013734:	4639      	mov	r1, r7
 8013736:	f7ed f9e9 	bl	8000b0c <__aeabi_dcmplt>
 801373a:	b9c8      	cbnz	r0, 8013770 <_strtod_l+0xa58>
 801373c:	4630      	mov	r0, r6
 801373e:	4639      	mov	r1, r7
 8013740:	2200      	movs	r2, #0
 8013742:	4b3e      	ldr	r3, [pc, #248]	; (801383c <_strtod_l+0xb24>)
 8013744:	f7ec ff70 	bl	8000628 <__aeabi_dmul>
 8013748:	4606      	mov	r6, r0
 801374a:	460f      	mov	r7, r1
 801374c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8013750:	9618      	str	r6, [sp, #96]	; 0x60
 8013752:	9319      	str	r3, [sp, #100]	; 0x64
 8013754:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8013758:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801375c:	e79c      	b.n	8013698 <_strtod_l+0x980>
 801375e:	f1ba 0f01 	cmp.w	sl, #1
 8013762:	d102      	bne.n	801376a <_strtod_l+0xa52>
 8013764:	2d00      	cmp	r5, #0
 8013766:	f43f ad8e 	beq.w	8013286 <_strtod_l+0x56e>
 801376a:	2200      	movs	r2, #0
 801376c:	4b34      	ldr	r3, [pc, #208]	; (8013840 <_strtod_l+0xb28>)
 801376e:	e78f      	b.n	8013690 <_strtod_l+0x978>
 8013770:	2600      	movs	r6, #0
 8013772:	4f32      	ldr	r7, [pc, #200]	; (801383c <_strtod_l+0xb24>)
 8013774:	e7ea      	b.n	801374c <_strtod_l+0xa34>
 8013776:	4b31      	ldr	r3, [pc, #196]	; (801383c <_strtod_l+0xb24>)
 8013778:	4630      	mov	r0, r6
 801377a:	4639      	mov	r1, r7
 801377c:	2200      	movs	r2, #0
 801377e:	f7ec ff53 	bl	8000628 <__aeabi_dmul>
 8013782:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013784:	4606      	mov	r6, r0
 8013786:	460f      	mov	r7, r1
 8013788:	b933      	cbnz	r3, 8013798 <_strtod_l+0xa80>
 801378a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801378e:	9010      	str	r0, [sp, #64]	; 0x40
 8013790:	9311      	str	r3, [sp, #68]	; 0x44
 8013792:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013796:	e7df      	b.n	8013758 <_strtod_l+0xa40>
 8013798:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801379c:	e7f9      	b.n	8013792 <_strtod_l+0xa7a>
 801379e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80137a2:	9b04      	ldr	r3, [sp, #16]
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d1ab      	bne.n	8013700 <_strtod_l+0x9e8>
 80137a8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80137ac:	0d1b      	lsrs	r3, r3, #20
 80137ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80137b0:	051b      	lsls	r3, r3, #20
 80137b2:	429a      	cmp	r2, r3
 80137b4:	465d      	mov	r5, fp
 80137b6:	d1a3      	bne.n	8013700 <_strtod_l+0x9e8>
 80137b8:	4639      	mov	r1, r7
 80137ba:	4630      	mov	r0, r6
 80137bc:	f7ed f9e4 	bl	8000b88 <__aeabi_d2iz>
 80137c0:	f7ec fec8 	bl	8000554 <__aeabi_i2d>
 80137c4:	460b      	mov	r3, r1
 80137c6:	4602      	mov	r2, r0
 80137c8:	4639      	mov	r1, r7
 80137ca:	4630      	mov	r0, r6
 80137cc:	f7ec fd74 	bl	80002b8 <__aeabi_dsub>
 80137d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80137d2:	4606      	mov	r6, r0
 80137d4:	460f      	mov	r7, r1
 80137d6:	b933      	cbnz	r3, 80137e6 <_strtod_l+0xace>
 80137d8:	f1ba 0f00 	cmp.w	sl, #0
 80137dc:	d103      	bne.n	80137e6 <_strtod_l+0xace>
 80137de:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80137e2:	2d00      	cmp	r5, #0
 80137e4:	d06d      	beq.n	80138c2 <_strtod_l+0xbaa>
 80137e6:	a30a      	add	r3, pc, #40	; (adr r3, 8013810 <_strtod_l+0xaf8>)
 80137e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ec:	4630      	mov	r0, r6
 80137ee:	4639      	mov	r1, r7
 80137f0:	f7ed f98c 	bl	8000b0c <__aeabi_dcmplt>
 80137f4:	2800      	cmp	r0, #0
 80137f6:	f47f acb8 	bne.w	801316a <_strtod_l+0x452>
 80137fa:	a307      	add	r3, pc, #28	; (adr r3, 8013818 <_strtod_l+0xb00>)
 80137fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013800:	4630      	mov	r0, r6
 8013802:	4639      	mov	r1, r7
 8013804:	f7ed f9a0 	bl	8000b48 <__aeabi_dcmpgt>
 8013808:	2800      	cmp	r0, #0
 801380a:	f43f af79 	beq.w	8013700 <_strtod_l+0x9e8>
 801380e:	e4ac      	b.n	801316a <_strtod_l+0x452>
 8013810:	94a03595 	.word	0x94a03595
 8013814:	3fdfffff 	.word	0x3fdfffff
 8013818:	35afe535 	.word	0x35afe535
 801381c:	3fe00000 	.word	0x3fe00000
 8013820:	000fffff 	.word	0x000fffff
 8013824:	7ff00000 	.word	0x7ff00000
 8013828:	7fefffff 	.word	0x7fefffff
 801382c:	39500000 	.word	0x39500000
 8013830:	3ff00000 	.word	0x3ff00000
 8013834:	7fe00000 	.word	0x7fe00000
 8013838:	7c9fffff 	.word	0x7c9fffff
 801383c:	3fe00000 	.word	0x3fe00000
 8013840:	bff00000 	.word	0xbff00000
 8013844:	9b04      	ldr	r3, [sp, #16]
 8013846:	b333      	cbz	r3, 8013896 <_strtod_l+0xb7e>
 8013848:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801384a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801384e:	d822      	bhi.n	8013896 <_strtod_l+0xb7e>
 8013850:	a327      	add	r3, pc, #156	; (adr r3, 80138f0 <_strtod_l+0xbd8>)
 8013852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013856:	4630      	mov	r0, r6
 8013858:	4639      	mov	r1, r7
 801385a:	f7ed f961 	bl	8000b20 <__aeabi_dcmple>
 801385e:	b1a0      	cbz	r0, 801388a <_strtod_l+0xb72>
 8013860:	4639      	mov	r1, r7
 8013862:	4630      	mov	r0, r6
 8013864:	f7ed f9b8 	bl	8000bd8 <__aeabi_d2uiz>
 8013868:	2800      	cmp	r0, #0
 801386a:	bf08      	it	eq
 801386c:	2001      	moveq	r0, #1
 801386e:	f7ec fe61 	bl	8000534 <__aeabi_ui2d>
 8013872:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013874:	4606      	mov	r6, r0
 8013876:	460f      	mov	r7, r1
 8013878:	bb03      	cbnz	r3, 80138bc <_strtod_l+0xba4>
 801387a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801387e:	9012      	str	r0, [sp, #72]	; 0x48
 8013880:	9313      	str	r3, [sp, #76]	; 0x4c
 8013882:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8013886:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801388a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801388c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801388e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8013892:	1a9b      	subs	r3, r3, r2
 8013894:	930b      	str	r3, [sp, #44]	; 0x2c
 8013896:	ed9d 0b08 	vldr	d0, [sp, #32]
 801389a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801389e:	f001 fdd9 	bl	8015454 <__ulp>
 80138a2:	4650      	mov	r0, sl
 80138a4:	ec53 2b10 	vmov	r2, r3, d0
 80138a8:	4659      	mov	r1, fp
 80138aa:	f7ec febd 	bl	8000628 <__aeabi_dmul>
 80138ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80138b2:	f7ec fd03 	bl	80002bc <__adddf3>
 80138b6:	4682      	mov	sl, r0
 80138b8:	468b      	mov	fp, r1
 80138ba:	e772      	b.n	80137a2 <_strtod_l+0xa8a>
 80138bc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80138c0:	e7df      	b.n	8013882 <_strtod_l+0xb6a>
 80138c2:	a30d      	add	r3, pc, #52	; (adr r3, 80138f8 <_strtod_l+0xbe0>)
 80138c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138c8:	f7ed f920 	bl	8000b0c <__aeabi_dcmplt>
 80138cc:	e79c      	b.n	8013808 <_strtod_l+0xaf0>
 80138ce:	2300      	movs	r3, #0
 80138d0:	930d      	str	r3, [sp, #52]	; 0x34
 80138d2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80138d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80138d6:	6013      	str	r3, [r2, #0]
 80138d8:	f7ff ba61 	b.w	8012d9e <_strtod_l+0x86>
 80138dc:	2b65      	cmp	r3, #101	; 0x65
 80138de:	f04f 0200 	mov.w	r2, #0
 80138e2:	f43f ab4e 	beq.w	8012f82 <_strtod_l+0x26a>
 80138e6:	2101      	movs	r1, #1
 80138e8:	4614      	mov	r4, r2
 80138ea:	9104      	str	r1, [sp, #16]
 80138ec:	f7ff bacb 	b.w	8012e86 <_strtod_l+0x16e>
 80138f0:	ffc00000 	.word	0xffc00000
 80138f4:	41dfffff 	.word	0x41dfffff
 80138f8:	94a03595 	.word	0x94a03595
 80138fc:	3fcfffff 	.word	0x3fcfffff

08013900 <strtof>:
 8013900:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8013904:	4e24      	ldr	r6, [pc, #144]	; (8013998 <strtof+0x98>)
 8013906:	4a25      	ldr	r2, [pc, #148]	; (801399c <strtof+0x9c>)
 8013908:	6834      	ldr	r4, [r6, #0]
 801390a:	6a23      	ldr	r3, [r4, #32]
 801390c:	ed2d 8b02 	vpush	{d8}
 8013910:	2b00      	cmp	r3, #0
 8013912:	bf08      	it	eq
 8013914:	4613      	moveq	r3, r2
 8013916:	460a      	mov	r2, r1
 8013918:	4601      	mov	r1, r0
 801391a:	4620      	mov	r0, r4
 801391c:	f7ff f9fc 	bl	8012d18 <_strtod_l>
 8013920:	ec55 4b10 	vmov	r4, r5, d0
 8013924:	ee10 2a10 	vmov	r2, s0
 8013928:	462b      	mov	r3, r5
 801392a:	ee10 0a10 	vmov	r0, s0
 801392e:	4629      	mov	r1, r5
 8013930:	f7ed f914 	bl	8000b5c <__aeabi_dcmpun>
 8013934:	b130      	cbz	r0, 8013944 <strtof+0x44>
 8013936:	ecbd 8b02 	vpop	{d8}
 801393a:	2000      	movs	r0, #0
 801393c:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
 8013940:	f002 b81c 	b.w	801597c <nanf>
 8013944:	4620      	mov	r0, r4
 8013946:	4629      	mov	r1, r5
 8013948:	f7ed f966 	bl	8000c18 <__aeabi_d2f>
 801394c:	ee08 0a10 	vmov	s16, r0
 8013950:	eddf 7a13 	vldr	s15, [pc, #76]	; 80139a0 <strtof+0xa0>
 8013954:	eeb0 7ac8 	vabs.f32	s14, s16
 8013958:	eeb4 7a67 	vcmp.f32	s14, s15
 801395c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013960:	dd14      	ble.n	801398c <strtof+0x8c>
 8013962:	f025 4900 	bic.w	r9, r5, #2147483648	; 0x80000000
 8013966:	f04f 32ff 	mov.w	r2, #4294967295
 801396a:	4b0e      	ldr	r3, [pc, #56]	; (80139a4 <strtof+0xa4>)
 801396c:	4620      	mov	r0, r4
 801396e:	4649      	mov	r1, r9
 8013970:	f7ed f8f4 	bl	8000b5c <__aeabi_dcmpun>
 8013974:	b938      	cbnz	r0, 8013986 <strtof+0x86>
 8013976:	f04f 32ff 	mov.w	r2, #4294967295
 801397a:	4b0a      	ldr	r3, [pc, #40]	; (80139a4 <strtof+0xa4>)
 801397c:	4620      	mov	r0, r4
 801397e:	4649      	mov	r1, r9
 8013980:	f7ed f8ce 	bl	8000b20 <__aeabi_dcmple>
 8013984:	b110      	cbz	r0, 801398c <strtof+0x8c>
 8013986:	6833      	ldr	r3, [r6, #0]
 8013988:	2222      	movs	r2, #34	; 0x22
 801398a:	601a      	str	r2, [r3, #0]
 801398c:	eeb0 0a48 	vmov.f32	s0, s16
 8013990:	ecbd 8b02 	vpop	{d8}
 8013994:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8013998:	200000c8 	.word	0x200000c8
 801399c:	2000012c 	.word	0x2000012c
 80139a0:	7f7fffff 	.word	0x7f7fffff
 80139a4:	7fefffff 	.word	0x7fefffff

080139a8 <__strtok_r>:
 80139a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80139aa:	b918      	cbnz	r0, 80139b4 <__strtok_r+0xc>
 80139ac:	6810      	ldr	r0, [r2, #0]
 80139ae:	b908      	cbnz	r0, 80139b4 <__strtok_r+0xc>
 80139b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80139b2:	4620      	mov	r0, r4
 80139b4:	4604      	mov	r4, r0
 80139b6:	460f      	mov	r7, r1
 80139b8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80139bc:	f817 6b01 	ldrb.w	r6, [r7], #1
 80139c0:	b91e      	cbnz	r6, 80139ca <__strtok_r+0x22>
 80139c2:	b96d      	cbnz	r5, 80139e0 <__strtok_r+0x38>
 80139c4:	6015      	str	r5, [r2, #0]
 80139c6:	4628      	mov	r0, r5
 80139c8:	e7f2      	b.n	80139b0 <__strtok_r+0x8>
 80139ca:	42b5      	cmp	r5, r6
 80139cc:	d1f6      	bne.n	80139bc <__strtok_r+0x14>
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d1ef      	bne.n	80139b2 <__strtok_r+0xa>
 80139d2:	6014      	str	r4, [r2, #0]
 80139d4:	7003      	strb	r3, [r0, #0]
 80139d6:	e7eb      	b.n	80139b0 <__strtok_r+0x8>
 80139d8:	462b      	mov	r3, r5
 80139da:	e00d      	b.n	80139f8 <__strtok_r+0x50>
 80139dc:	b926      	cbnz	r6, 80139e8 <__strtok_r+0x40>
 80139de:	461c      	mov	r4, r3
 80139e0:	4623      	mov	r3, r4
 80139e2:	460f      	mov	r7, r1
 80139e4:	f813 5b01 	ldrb.w	r5, [r3], #1
 80139e8:	f817 6b01 	ldrb.w	r6, [r7], #1
 80139ec:	42b5      	cmp	r5, r6
 80139ee:	d1f5      	bne.n	80139dc <__strtok_r+0x34>
 80139f0:	2d00      	cmp	r5, #0
 80139f2:	d0f1      	beq.n	80139d8 <__strtok_r+0x30>
 80139f4:	2100      	movs	r1, #0
 80139f6:	7021      	strb	r1, [r4, #0]
 80139f8:	6013      	str	r3, [r2, #0]
 80139fa:	e7d9      	b.n	80139b0 <__strtok_r+0x8>

080139fc <strtok_r>:
 80139fc:	2301      	movs	r3, #1
 80139fe:	f7ff bfd3 	b.w	80139a8 <__strtok_r>

08013a02 <_strtoul_l.isra.0>:
 8013a02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a06:	4680      	mov	r8, r0
 8013a08:	4689      	mov	r9, r1
 8013a0a:	4692      	mov	sl, r2
 8013a0c:	461e      	mov	r6, r3
 8013a0e:	460f      	mov	r7, r1
 8013a10:	463d      	mov	r5, r7
 8013a12:	9808      	ldr	r0, [sp, #32]
 8013a14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013a18:	f001 fa28 	bl	8014e6c <__locale_ctype_ptr_l>
 8013a1c:	4420      	add	r0, r4
 8013a1e:	7843      	ldrb	r3, [r0, #1]
 8013a20:	f013 0308 	ands.w	r3, r3, #8
 8013a24:	d130      	bne.n	8013a88 <_strtoul_l.isra.0+0x86>
 8013a26:	2c2d      	cmp	r4, #45	; 0x2d
 8013a28:	d130      	bne.n	8013a8c <_strtoul_l.isra.0+0x8a>
 8013a2a:	787c      	ldrb	r4, [r7, #1]
 8013a2c:	1cbd      	adds	r5, r7, #2
 8013a2e:	2101      	movs	r1, #1
 8013a30:	2e00      	cmp	r6, #0
 8013a32:	d05c      	beq.n	8013aee <_strtoul_l.isra.0+0xec>
 8013a34:	2e10      	cmp	r6, #16
 8013a36:	d109      	bne.n	8013a4c <_strtoul_l.isra.0+0x4a>
 8013a38:	2c30      	cmp	r4, #48	; 0x30
 8013a3a:	d107      	bne.n	8013a4c <_strtoul_l.isra.0+0x4a>
 8013a3c:	782b      	ldrb	r3, [r5, #0]
 8013a3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013a42:	2b58      	cmp	r3, #88	; 0x58
 8013a44:	d14e      	bne.n	8013ae4 <_strtoul_l.isra.0+0xe2>
 8013a46:	786c      	ldrb	r4, [r5, #1]
 8013a48:	2610      	movs	r6, #16
 8013a4a:	3502      	adds	r5, #2
 8013a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8013a50:	2300      	movs	r3, #0
 8013a52:	fbb2 f2f6 	udiv	r2, r2, r6
 8013a56:	fb06 fc02 	mul.w	ip, r6, r2
 8013a5a:	ea6f 0c0c 	mvn.w	ip, ip
 8013a5e:	4618      	mov	r0, r3
 8013a60:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8013a64:	2f09      	cmp	r7, #9
 8013a66:	d817      	bhi.n	8013a98 <_strtoul_l.isra.0+0x96>
 8013a68:	463c      	mov	r4, r7
 8013a6a:	42a6      	cmp	r6, r4
 8013a6c:	dd23      	ble.n	8013ab6 <_strtoul_l.isra.0+0xb4>
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	db1e      	blt.n	8013ab0 <_strtoul_l.isra.0+0xae>
 8013a72:	4282      	cmp	r2, r0
 8013a74:	d31c      	bcc.n	8013ab0 <_strtoul_l.isra.0+0xae>
 8013a76:	d101      	bne.n	8013a7c <_strtoul_l.isra.0+0x7a>
 8013a78:	45a4      	cmp	ip, r4
 8013a7a:	db19      	blt.n	8013ab0 <_strtoul_l.isra.0+0xae>
 8013a7c:	fb00 4006 	mla	r0, r0, r6, r4
 8013a80:	2301      	movs	r3, #1
 8013a82:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013a86:	e7eb      	b.n	8013a60 <_strtoul_l.isra.0+0x5e>
 8013a88:	462f      	mov	r7, r5
 8013a8a:	e7c1      	b.n	8013a10 <_strtoul_l.isra.0+0xe>
 8013a8c:	2c2b      	cmp	r4, #43	; 0x2b
 8013a8e:	bf04      	itt	eq
 8013a90:	1cbd      	addeq	r5, r7, #2
 8013a92:	787c      	ldrbeq	r4, [r7, #1]
 8013a94:	4619      	mov	r1, r3
 8013a96:	e7cb      	b.n	8013a30 <_strtoul_l.isra.0+0x2e>
 8013a98:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8013a9c:	2f19      	cmp	r7, #25
 8013a9e:	d801      	bhi.n	8013aa4 <_strtoul_l.isra.0+0xa2>
 8013aa0:	3c37      	subs	r4, #55	; 0x37
 8013aa2:	e7e2      	b.n	8013a6a <_strtoul_l.isra.0+0x68>
 8013aa4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8013aa8:	2f19      	cmp	r7, #25
 8013aaa:	d804      	bhi.n	8013ab6 <_strtoul_l.isra.0+0xb4>
 8013aac:	3c57      	subs	r4, #87	; 0x57
 8013aae:	e7dc      	b.n	8013a6a <_strtoul_l.isra.0+0x68>
 8013ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8013ab4:	e7e5      	b.n	8013a82 <_strtoul_l.isra.0+0x80>
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	da09      	bge.n	8013ace <_strtoul_l.isra.0+0xcc>
 8013aba:	2322      	movs	r3, #34	; 0x22
 8013abc:	f8c8 3000 	str.w	r3, [r8]
 8013ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8013ac4:	f1ba 0f00 	cmp.w	sl, #0
 8013ac8:	d107      	bne.n	8013ada <_strtoul_l.isra.0+0xd8>
 8013aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ace:	b101      	cbz	r1, 8013ad2 <_strtoul_l.isra.0+0xd0>
 8013ad0:	4240      	negs	r0, r0
 8013ad2:	f1ba 0f00 	cmp.w	sl, #0
 8013ad6:	d0f8      	beq.n	8013aca <_strtoul_l.isra.0+0xc8>
 8013ad8:	b10b      	cbz	r3, 8013ade <_strtoul_l.isra.0+0xdc>
 8013ada:	f105 39ff 	add.w	r9, r5, #4294967295
 8013ade:	f8ca 9000 	str.w	r9, [sl]
 8013ae2:	e7f2      	b.n	8013aca <_strtoul_l.isra.0+0xc8>
 8013ae4:	2430      	movs	r4, #48	; 0x30
 8013ae6:	2e00      	cmp	r6, #0
 8013ae8:	d1b0      	bne.n	8013a4c <_strtoul_l.isra.0+0x4a>
 8013aea:	2608      	movs	r6, #8
 8013aec:	e7ae      	b.n	8013a4c <_strtoul_l.isra.0+0x4a>
 8013aee:	2c30      	cmp	r4, #48	; 0x30
 8013af0:	d0a4      	beq.n	8013a3c <_strtoul_l.isra.0+0x3a>
 8013af2:	260a      	movs	r6, #10
 8013af4:	e7aa      	b.n	8013a4c <_strtoul_l.isra.0+0x4a>
	...

08013af8 <strtoul>:
 8013af8:	4b08      	ldr	r3, [pc, #32]	; (8013b1c <strtoul+0x24>)
 8013afa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013afc:	681c      	ldr	r4, [r3, #0]
 8013afe:	4d08      	ldr	r5, [pc, #32]	; (8013b20 <strtoul+0x28>)
 8013b00:	6a23      	ldr	r3, [r4, #32]
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	bf08      	it	eq
 8013b06:	462b      	moveq	r3, r5
 8013b08:	9300      	str	r3, [sp, #0]
 8013b0a:	4613      	mov	r3, r2
 8013b0c:	460a      	mov	r2, r1
 8013b0e:	4601      	mov	r1, r0
 8013b10:	4620      	mov	r0, r4
 8013b12:	f7ff ff76 	bl	8013a02 <_strtoul_l.isra.0>
 8013b16:	b003      	add	sp, #12
 8013b18:	bd30      	pop	{r4, r5, pc}
 8013b1a:	bf00      	nop
 8013b1c:	200000c8 	.word	0x200000c8
 8013b20:	2000012c 	.word	0x2000012c

08013b24 <_vsniprintf_r>:
 8013b24:	b530      	push	{r4, r5, lr}
 8013b26:	1e14      	subs	r4, r2, #0
 8013b28:	4605      	mov	r5, r0
 8013b2a:	b09b      	sub	sp, #108	; 0x6c
 8013b2c:	4618      	mov	r0, r3
 8013b2e:	da05      	bge.n	8013b3c <_vsniprintf_r+0x18>
 8013b30:	238b      	movs	r3, #139	; 0x8b
 8013b32:	602b      	str	r3, [r5, #0]
 8013b34:	f04f 30ff 	mov.w	r0, #4294967295
 8013b38:	b01b      	add	sp, #108	; 0x6c
 8013b3a:	bd30      	pop	{r4, r5, pc}
 8013b3c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013b40:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013b44:	bf14      	ite	ne
 8013b46:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013b4a:	4623      	moveq	r3, r4
 8013b4c:	9302      	str	r3, [sp, #8]
 8013b4e:	9305      	str	r3, [sp, #20]
 8013b50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013b54:	9100      	str	r1, [sp, #0]
 8013b56:	9104      	str	r1, [sp, #16]
 8013b58:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013b5c:	4602      	mov	r2, r0
 8013b5e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013b60:	4669      	mov	r1, sp
 8013b62:	4628      	mov	r0, r5
 8013b64:	f001 fe12 	bl	801578c <_svfiprintf_r>
 8013b68:	1c43      	adds	r3, r0, #1
 8013b6a:	bfbc      	itt	lt
 8013b6c:	238b      	movlt	r3, #139	; 0x8b
 8013b6e:	602b      	strlt	r3, [r5, #0]
 8013b70:	2c00      	cmp	r4, #0
 8013b72:	d0e1      	beq.n	8013b38 <_vsniprintf_r+0x14>
 8013b74:	9b00      	ldr	r3, [sp, #0]
 8013b76:	2200      	movs	r2, #0
 8013b78:	701a      	strb	r2, [r3, #0]
 8013b7a:	e7dd      	b.n	8013b38 <_vsniprintf_r+0x14>

08013b7c <vsniprintf>:
 8013b7c:	b507      	push	{r0, r1, r2, lr}
 8013b7e:	9300      	str	r3, [sp, #0]
 8013b80:	4613      	mov	r3, r2
 8013b82:	460a      	mov	r2, r1
 8013b84:	4601      	mov	r1, r0
 8013b86:	4803      	ldr	r0, [pc, #12]	; (8013b94 <vsniprintf+0x18>)
 8013b88:	6800      	ldr	r0, [r0, #0]
 8013b8a:	f7ff ffcb 	bl	8013b24 <_vsniprintf_r>
 8013b8e:	b003      	add	sp, #12
 8013b90:	f85d fb04 	ldr.w	pc, [sp], #4
 8013b94:	200000c8 	.word	0x200000c8

08013b98 <quorem>:
 8013b98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b9c:	6903      	ldr	r3, [r0, #16]
 8013b9e:	690c      	ldr	r4, [r1, #16]
 8013ba0:	42a3      	cmp	r3, r4
 8013ba2:	4680      	mov	r8, r0
 8013ba4:	f2c0 8082 	blt.w	8013cac <quorem+0x114>
 8013ba8:	3c01      	subs	r4, #1
 8013baa:	f101 0714 	add.w	r7, r1, #20
 8013bae:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8013bb2:	f100 0614 	add.w	r6, r0, #20
 8013bb6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8013bba:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8013bbe:	eb06 030c 	add.w	r3, r6, ip
 8013bc2:	3501      	adds	r5, #1
 8013bc4:	eb07 090c 	add.w	r9, r7, ip
 8013bc8:	9301      	str	r3, [sp, #4]
 8013bca:	fbb0 f5f5 	udiv	r5, r0, r5
 8013bce:	b395      	cbz	r5, 8013c36 <quorem+0x9e>
 8013bd0:	f04f 0a00 	mov.w	sl, #0
 8013bd4:	4638      	mov	r0, r7
 8013bd6:	46b6      	mov	lr, r6
 8013bd8:	46d3      	mov	fp, sl
 8013bda:	f850 2b04 	ldr.w	r2, [r0], #4
 8013bde:	b293      	uxth	r3, r2
 8013be0:	fb05 a303 	mla	r3, r5, r3, sl
 8013be4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013be8:	b29b      	uxth	r3, r3
 8013bea:	ebab 0303 	sub.w	r3, fp, r3
 8013bee:	0c12      	lsrs	r2, r2, #16
 8013bf0:	f8de b000 	ldr.w	fp, [lr]
 8013bf4:	fb05 a202 	mla	r2, r5, r2, sl
 8013bf8:	fa13 f38b 	uxtah	r3, r3, fp
 8013bfc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8013c00:	fa1f fb82 	uxth.w	fp, r2
 8013c04:	f8de 2000 	ldr.w	r2, [lr]
 8013c08:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8013c0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013c10:	b29b      	uxth	r3, r3
 8013c12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013c16:	4581      	cmp	r9, r0
 8013c18:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8013c1c:	f84e 3b04 	str.w	r3, [lr], #4
 8013c20:	d2db      	bcs.n	8013bda <quorem+0x42>
 8013c22:	f856 300c 	ldr.w	r3, [r6, ip]
 8013c26:	b933      	cbnz	r3, 8013c36 <quorem+0x9e>
 8013c28:	9b01      	ldr	r3, [sp, #4]
 8013c2a:	3b04      	subs	r3, #4
 8013c2c:	429e      	cmp	r6, r3
 8013c2e:	461a      	mov	r2, r3
 8013c30:	d330      	bcc.n	8013c94 <quorem+0xfc>
 8013c32:	f8c8 4010 	str.w	r4, [r8, #16]
 8013c36:	4640      	mov	r0, r8
 8013c38:	f001 fb94 	bl	8015364 <__mcmp>
 8013c3c:	2800      	cmp	r0, #0
 8013c3e:	db25      	blt.n	8013c8c <quorem+0xf4>
 8013c40:	3501      	adds	r5, #1
 8013c42:	4630      	mov	r0, r6
 8013c44:	f04f 0c00 	mov.w	ip, #0
 8013c48:	f857 2b04 	ldr.w	r2, [r7], #4
 8013c4c:	f8d0 e000 	ldr.w	lr, [r0]
 8013c50:	b293      	uxth	r3, r2
 8013c52:	ebac 0303 	sub.w	r3, ip, r3
 8013c56:	0c12      	lsrs	r2, r2, #16
 8013c58:	fa13 f38e 	uxtah	r3, r3, lr
 8013c5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013c60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013c64:	b29b      	uxth	r3, r3
 8013c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013c6a:	45b9      	cmp	r9, r7
 8013c6c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013c70:	f840 3b04 	str.w	r3, [r0], #4
 8013c74:	d2e8      	bcs.n	8013c48 <quorem+0xb0>
 8013c76:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8013c7a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8013c7e:	b92a      	cbnz	r2, 8013c8c <quorem+0xf4>
 8013c80:	3b04      	subs	r3, #4
 8013c82:	429e      	cmp	r6, r3
 8013c84:	461a      	mov	r2, r3
 8013c86:	d30b      	bcc.n	8013ca0 <quorem+0x108>
 8013c88:	f8c8 4010 	str.w	r4, [r8, #16]
 8013c8c:	4628      	mov	r0, r5
 8013c8e:	b003      	add	sp, #12
 8013c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c94:	6812      	ldr	r2, [r2, #0]
 8013c96:	3b04      	subs	r3, #4
 8013c98:	2a00      	cmp	r2, #0
 8013c9a:	d1ca      	bne.n	8013c32 <quorem+0x9a>
 8013c9c:	3c01      	subs	r4, #1
 8013c9e:	e7c5      	b.n	8013c2c <quorem+0x94>
 8013ca0:	6812      	ldr	r2, [r2, #0]
 8013ca2:	3b04      	subs	r3, #4
 8013ca4:	2a00      	cmp	r2, #0
 8013ca6:	d1ef      	bne.n	8013c88 <quorem+0xf0>
 8013ca8:	3c01      	subs	r4, #1
 8013caa:	e7ea      	b.n	8013c82 <quorem+0xea>
 8013cac:	2000      	movs	r0, #0
 8013cae:	e7ee      	b.n	8013c8e <quorem+0xf6>

08013cb0 <_dtoa_r>:
 8013cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cb4:	ec57 6b10 	vmov	r6, r7, d0
 8013cb8:	b097      	sub	sp, #92	; 0x5c
 8013cba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013cbc:	9106      	str	r1, [sp, #24]
 8013cbe:	4604      	mov	r4, r0
 8013cc0:	920b      	str	r2, [sp, #44]	; 0x2c
 8013cc2:	9312      	str	r3, [sp, #72]	; 0x48
 8013cc4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013cc8:	e9cd 6700 	strd	r6, r7, [sp]
 8013ccc:	b93d      	cbnz	r5, 8013cde <_dtoa_r+0x2e>
 8013cce:	2010      	movs	r0, #16
 8013cd0:	f7fe fac4 	bl	801225c <malloc>
 8013cd4:	6260      	str	r0, [r4, #36]	; 0x24
 8013cd6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013cda:	6005      	str	r5, [r0, #0]
 8013cdc:	60c5      	str	r5, [r0, #12]
 8013cde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ce0:	6819      	ldr	r1, [r3, #0]
 8013ce2:	b151      	cbz	r1, 8013cfa <_dtoa_r+0x4a>
 8013ce4:	685a      	ldr	r2, [r3, #4]
 8013ce6:	604a      	str	r2, [r1, #4]
 8013ce8:	2301      	movs	r3, #1
 8013cea:	4093      	lsls	r3, r2
 8013cec:	608b      	str	r3, [r1, #8]
 8013cee:	4620      	mov	r0, r4
 8013cf0:	f001 f918 	bl	8014f24 <_Bfree>
 8013cf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013cf6:	2200      	movs	r2, #0
 8013cf8:	601a      	str	r2, [r3, #0]
 8013cfa:	1e3b      	subs	r3, r7, #0
 8013cfc:	bfbb      	ittet	lt
 8013cfe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013d02:	9301      	strlt	r3, [sp, #4]
 8013d04:	2300      	movge	r3, #0
 8013d06:	2201      	movlt	r2, #1
 8013d08:	bfac      	ite	ge
 8013d0a:	f8c8 3000 	strge.w	r3, [r8]
 8013d0e:	f8c8 2000 	strlt.w	r2, [r8]
 8013d12:	4baf      	ldr	r3, [pc, #700]	; (8013fd0 <_dtoa_r+0x320>)
 8013d14:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013d18:	ea33 0308 	bics.w	r3, r3, r8
 8013d1c:	d114      	bne.n	8013d48 <_dtoa_r+0x98>
 8013d1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013d20:	f242 730f 	movw	r3, #9999	; 0x270f
 8013d24:	6013      	str	r3, [r2, #0]
 8013d26:	9b00      	ldr	r3, [sp, #0]
 8013d28:	b923      	cbnz	r3, 8013d34 <_dtoa_r+0x84>
 8013d2a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8013d2e:	2800      	cmp	r0, #0
 8013d30:	f000 8542 	beq.w	80147b8 <_dtoa_r+0xb08>
 8013d34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013d36:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8013fe4 <_dtoa_r+0x334>
 8013d3a:	2b00      	cmp	r3, #0
 8013d3c:	f000 8544 	beq.w	80147c8 <_dtoa_r+0xb18>
 8013d40:	f10b 0303 	add.w	r3, fp, #3
 8013d44:	f000 bd3e 	b.w	80147c4 <_dtoa_r+0xb14>
 8013d48:	e9dd 6700 	ldrd	r6, r7, [sp]
 8013d4c:	2200      	movs	r2, #0
 8013d4e:	2300      	movs	r3, #0
 8013d50:	4630      	mov	r0, r6
 8013d52:	4639      	mov	r1, r7
 8013d54:	f7ec fed0 	bl	8000af8 <__aeabi_dcmpeq>
 8013d58:	4681      	mov	r9, r0
 8013d5a:	b168      	cbz	r0, 8013d78 <_dtoa_r+0xc8>
 8013d5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013d5e:	2301      	movs	r3, #1
 8013d60:	6013      	str	r3, [r2, #0]
 8013d62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013d64:	2b00      	cmp	r3, #0
 8013d66:	f000 8524 	beq.w	80147b2 <_dtoa_r+0xb02>
 8013d6a:	4b9a      	ldr	r3, [pc, #616]	; (8013fd4 <_dtoa_r+0x324>)
 8013d6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013d6e:	f103 3bff 	add.w	fp, r3, #4294967295
 8013d72:	6013      	str	r3, [r2, #0]
 8013d74:	f000 bd28 	b.w	80147c8 <_dtoa_r+0xb18>
 8013d78:	aa14      	add	r2, sp, #80	; 0x50
 8013d7a:	a915      	add	r1, sp, #84	; 0x54
 8013d7c:	ec47 6b10 	vmov	d0, r6, r7
 8013d80:	4620      	mov	r0, r4
 8013d82:	f001 fbdd 	bl	8015540 <__d2b>
 8013d86:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8013d8a:	9004      	str	r0, [sp, #16]
 8013d8c:	2d00      	cmp	r5, #0
 8013d8e:	d07c      	beq.n	8013e8a <_dtoa_r+0x1da>
 8013d90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013d94:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8013d98:	46b2      	mov	sl, r6
 8013d9a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8013d9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013da2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8013da6:	2200      	movs	r2, #0
 8013da8:	4b8b      	ldr	r3, [pc, #556]	; (8013fd8 <_dtoa_r+0x328>)
 8013daa:	4650      	mov	r0, sl
 8013dac:	4659      	mov	r1, fp
 8013dae:	f7ec fa83 	bl	80002b8 <__aeabi_dsub>
 8013db2:	a381      	add	r3, pc, #516	; (adr r3, 8013fb8 <_dtoa_r+0x308>)
 8013db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013db8:	f7ec fc36 	bl	8000628 <__aeabi_dmul>
 8013dbc:	a380      	add	r3, pc, #512	; (adr r3, 8013fc0 <_dtoa_r+0x310>)
 8013dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dc2:	f7ec fa7b 	bl	80002bc <__adddf3>
 8013dc6:	4606      	mov	r6, r0
 8013dc8:	4628      	mov	r0, r5
 8013dca:	460f      	mov	r7, r1
 8013dcc:	f7ec fbc2 	bl	8000554 <__aeabi_i2d>
 8013dd0:	a37d      	add	r3, pc, #500	; (adr r3, 8013fc8 <_dtoa_r+0x318>)
 8013dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dd6:	f7ec fc27 	bl	8000628 <__aeabi_dmul>
 8013dda:	4602      	mov	r2, r0
 8013ddc:	460b      	mov	r3, r1
 8013dde:	4630      	mov	r0, r6
 8013de0:	4639      	mov	r1, r7
 8013de2:	f7ec fa6b 	bl	80002bc <__adddf3>
 8013de6:	4606      	mov	r6, r0
 8013de8:	460f      	mov	r7, r1
 8013dea:	f7ec fecd 	bl	8000b88 <__aeabi_d2iz>
 8013dee:	2200      	movs	r2, #0
 8013df0:	4682      	mov	sl, r0
 8013df2:	2300      	movs	r3, #0
 8013df4:	4630      	mov	r0, r6
 8013df6:	4639      	mov	r1, r7
 8013df8:	f7ec fe88 	bl	8000b0c <__aeabi_dcmplt>
 8013dfc:	b148      	cbz	r0, 8013e12 <_dtoa_r+0x162>
 8013dfe:	4650      	mov	r0, sl
 8013e00:	f7ec fba8 	bl	8000554 <__aeabi_i2d>
 8013e04:	4632      	mov	r2, r6
 8013e06:	463b      	mov	r3, r7
 8013e08:	f7ec fe76 	bl	8000af8 <__aeabi_dcmpeq>
 8013e0c:	b908      	cbnz	r0, 8013e12 <_dtoa_r+0x162>
 8013e0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013e12:	f1ba 0f16 	cmp.w	sl, #22
 8013e16:	d859      	bhi.n	8013ecc <_dtoa_r+0x21c>
 8013e18:	4970      	ldr	r1, [pc, #448]	; (8013fdc <_dtoa_r+0x32c>)
 8013e1a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8013e1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013e22:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013e26:	f7ec fe8f 	bl	8000b48 <__aeabi_dcmpgt>
 8013e2a:	2800      	cmp	r0, #0
 8013e2c:	d050      	beq.n	8013ed0 <_dtoa_r+0x220>
 8013e2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013e32:	2300      	movs	r3, #0
 8013e34:	930f      	str	r3, [sp, #60]	; 0x3c
 8013e36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013e38:	1b5d      	subs	r5, r3, r5
 8013e3a:	f1b5 0801 	subs.w	r8, r5, #1
 8013e3e:	bf49      	itett	mi
 8013e40:	f1c5 0301 	rsbmi	r3, r5, #1
 8013e44:	2300      	movpl	r3, #0
 8013e46:	9305      	strmi	r3, [sp, #20]
 8013e48:	f04f 0800 	movmi.w	r8, #0
 8013e4c:	bf58      	it	pl
 8013e4e:	9305      	strpl	r3, [sp, #20]
 8013e50:	f1ba 0f00 	cmp.w	sl, #0
 8013e54:	db3e      	blt.n	8013ed4 <_dtoa_r+0x224>
 8013e56:	2300      	movs	r3, #0
 8013e58:	44d0      	add	r8, sl
 8013e5a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8013e5e:	9307      	str	r3, [sp, #28]
 8013e60:	9b06      	ldr	r3, [sp, #24]
 8013e62:	2b09      	cmp	r3, #9
 8013e64:	f200 8090 	bhi.w	8013f88 <_dtoa_r+0x2d8>
 8013e68:	2b05      	cmp	r3, #5
 8013e6a:	bfc4      	itt	gt
 8013e6c:	3b04      	subgt	r3, #4
 8013e6e:	9306      	strgt	r3, [sp, #24]
 8013e70:	9b06      	ldr	r3, [sp, #24]
 8013e72:	f1a3 0302 	sub.w	r3, r3, #2
 8013e76:	bfcc      	ite	gt
 8013e78:	2500      	movgt	r5, #0
 8013e7a:	2501      	movle	r5, #1
 8013e7c:	2b03      	cmp	r3, #3
 8013e7e:	f200 808f 	bhi.w	8013fa0 <_dtoa_r+0x2f0>
 8013e82:	e8df f003 	tbb	[pc, r3]
 8013e86:	7f7d      	.short	0x7f7d
 8013e88:	7131      	.short	0x7131
 8013e8a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8013e8e:	441d      	add	r5, r3
 8013e90:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8013e94:	2820      	cmp	r0, #32
 8013e96:	dd13      	ble.n	8013ec0 <_dtoa_r+0x210>
 8013e98:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8013e9c:	9b00      	ldr	r3, [sp, #0]
 8013e9e:	fa08 f800 	lsl.w	r8, r8, r0
 8013ea2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8013ea6:	fa23 f000 	lsr.w	r0, r3, r0
 8013eaa:	ea48 0000 	orr.w	r0, r8, r0
 8013eae:	f7ec fb41 	bl	8000534 <__aeabi_ui2d>
 8013eb2:	2301      	movs	r3, #1
 8013eb4:	4682      	mov	sl, r0
 8013eb6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8013eba:	3d01      	subs	r5, #1
 8013ebc:	9313      	str	r3, [sp, #76]	; 0x4c
 8013ebe:	e772      	b.n	8013da6 <_dtoa_r+0xf6>
 8013ec0:	9b00      	ldr	r3, [sp, #0]
 8013ec2:	f1c0 0020 	rsb	r0, r0, #32
 8013ec6:	fa03 f000 	lsl.w	r0, r3, r0
 8013eca:	e7f0      	b.n	8013eae <_dtoa_r+0x1fe>
 8013ecc:	2301      	movs	r3, #1
 8013ece:	e7b1      	b.n	8013e34 <_dtoa_r+0x184>
 8013ed0:	900f      	str	r0, [sp, #60]	; 0x3c
 8013ed2:	e7b0      	b.n	8013e36 <_dtoa_r+0x186>
 8013ed4:	9b05      	ldr	r3, [sp, #20]
 8013ed6:	eba3 030a 	sub.w	r3, r3, sl
 8013eda:	9305      	str	r3, [sp, #20]
 8013edc:	f1ca 0300 	rsb	r3, sl, #0
 8013ee0:	9307      	str	r3, [sp, #28]
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	930e      	str	r3, [sp, #56]	; 0x38
 8013ee6:	e7bb      	b.n	8013e60 <_dtoa_r+0x1b0>
 8013ee8:	2301      	movs	r3, #1
 8013eea:	930a      	str	r3, [sp, #40]	; 0x28
 8013eec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	dd59      	ble.n	8013fa6 <_dtoa_r+0x2f6>
 8013ef2:	9302      	str	r3, [sp, #8]
 8013ef4:	4699      	mov	r9, r3
 8013ef6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013ef8:	2200      	movs	r2, #0
 8013efa:	6072      	str	r2, [r6, #4]
 8013efc:	2204      	movs	r2, #4
 8013efe:	f102 0014 	add.w	r0, r2, #20
 8013f02:	4298      	cmp	r0, r3
 8013f04:	6871      	ldr	r1, [r6, #4]
 8013f06:	d953      	bls.n	8013fb0 <_dtoa_r+0x300>
 8013f08:	4620      	mov	r0, r4
 8013f0a:	f000 ffd7 	bl	8014ebc <_Balloc>
 8013f0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013f10:	6030      	str	r0, [r6, #0]
 8013f12:	f1b9 0f0e 	cmp.w	r9, #14
 8013f16:	f8d3 b000 	ldr.w	fp, [r3]
 8013f1a:	f200 80e6 	bhi.w	80140ea <_dtoa_r+0x43a>
 8013f1e:	2d00      	cmp	r5, #0
 8013f20:	f000 80e3 	beq.w	80140ea <_dtoa_r+0x43a>
 8013f24:	ed9d 7b00 	vldr	d7, [sp]
 8013f28:	f1ba 0f00 	cmp.w	sl, #0
 8013f2c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8013f30:	dd74      	ble.n	801401c <_dtoa_r+0x36c>
 8013f32:	4a2a      	ldr	r2, [pc, #168]	; (8013fdc <_dtoa_r+0x32c>)
 8013f34:	f00a 030f 	and.w	r3, sl, #15
 8013f38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013f3c:	ed93 7b00 	vldr	d7, [r3]
 8013f40:	ea4f 162a 	mov.w	r6, sl, asr #4
 8013f44:	06f0      	lsls	r0, r6, #27
 8013f46:	ed8d 7b08 	vstr	d7, [sp, #32]
 8013f4a:	d565      	bpl.n	8014018 <_dtoa_r+0x368>
 8013f4c:	4b24      	ldr	r3, [pc, #144]	; (8013fe0 <_dtoa_r+0x330>)
 8013f4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8013f52:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013f56:	f7ec fc91 	bl	800087c <__aeabi_ddiv>
 8013f5a:	e9cd 0100 	strd	r0, r1, [sp]
 8013f5e:	f006 060f 	and.w	r6, r6, #15
 8013f62:	2503      	movs	r5, #3
 8013f64:	4f1e      	ldr	r7, [pc, #120]	; (8013fe0 <_dtoa_r+0x330>)
 8013f66:	e04c      	b.n	8014002 <_dtoa_r+0x352>
 8013f68:	2301      	movs	r3, #1
 8013f6a:	930a      	str	r3, [sp, #40]	; 0x28
 8013f6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013f6e:	4453      	add	r3, sl
 8013f70:	f103 0901 	add.w	r9, r3, #1
 8013f74:	9302      	str	r3, [sp, #8]
 8013f76:	464b      	mov	r3, r9
 8013f78:	2b01      	cmp	r3, #1
 8013f7a:	bfb8      	it	lt
 8013f7c:	2301      	movlt	r3, #1
 8013f7e:	e7ba      	b.n	8013ef6 <_dtoa_r+0x246>
 8013f80:	2300      	movs	r3, #0
 8013f82:	e7b2      	b.n	8013eea <_dtoa_r+0x23a>
 8013f84:	2300      	movs	r3, #0
 8013f86:	e7f0      	b.n	8013f6a <_dtoa_r+0x2ba>
 8013f88:	2501      	movs	r5, #1
 8013f8a:	2300      	movs	r3, #0
 8013f8c:	9306      	str	r3, [sp, #24]
 8013f8e:	950a      	str	r5, [sp, #40]	; 0x28
 8013f90:	f04f 33ff 	mov.w	r3, #4294967295
 8013f94:	9302      	str	r3, [sp, #8]
 8013f96:	4699      	mov	r9, r3
 8013f98:	2200      	movs	r2, #0
 8013f9a:	2312      	movs	r3, #18
 8013f9c:	920b      	str	r2, [sp, #44]	; 0x2c
 8013f9e:	e7aa      	b.n	8013ef6 <_dtoa_r+0x246>
 8013fa0:	2301      	movs	r3, #1
 8013fa2:	930a      	str	r3, [sp, #40]	; 0x28
 8013fa4:	e7f4      	b.n	8013f90 <_dtoa_r+0x2e0>
 8013fa6:	2301      	movs	r3, #1
 8013fa8:	9302      	str	r3, [sp, #8]
 8013faa:	4699      	mov	r9, r3
 8013fac:	461a      	mov	r2, r3
 8013fae:	e7f5      	b.n	8013f9c <_dtoa_r+0x2ec>
 8013fb0:	3101      	adds	r1, #1
 8013fb2:	6071      	str	r1, [r6, #4]
 8013fb4:	0052      	lsls	r2, r2, #1
 8013fb6:	e7a2      	b.n	8013efe <_dtoa_r+0x24e>
 8013fb8:	636f4361 	.word	0x636f4361
 8013fbc:	3fd287a7 	.word	0x3fd287a7
 8013fc0:	8b60c8b3 	.word	0x8b60c8b3
 8013fc4:	3fc68a28 	.word	0x3fc68a28
 8013fc8:	509f79fb 	.word	0x509f79fb
 8013fcc:	3fd34413 	.word	0x3fd34413
 8013fd0:	7ff00000 	.word	0x7ff00000
 8013fd4:	08023935 	.word	0x08023935
 8013fd8:	3ff80000 	.word	0x3ff80000
 8013fdc:	08023a50 	.word	0x08023a50
 8013fe0:	08023a28 	.word	0x08023a28
 8013fe4:	080239b1 	.word	0x080239b1
 8013fe8:	07f1      	lsls	r1, r6, #31
 8013fea:	d508      	bpl.n	8013ffe <_dtoa_r+0x34e>
 8013fec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013ff0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013ff4:	f7ec fb18 	bl	8000628 <__aeabi_dmul>
 8013ff8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013ffc:	3501      	adds	r5, #1
 8013ffe:	1076      	asrs	r6, r6, #1
 8014000:	3708      	adds	r7, #8
 8014002:	2e00      	cmp	r6, #0
 8014004:	d1f0      	bne.n	8013fe8 <_dtoa_r+0x338>
 8014006:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801400a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801400e:	f7ec fc35 	bl	800087c <__aeabi_ddiv>
 8014012:	e9cd 0100 	strd	r0, r1, [sp]
 8014016:	e01a      	b.n	801404e <_dtoa_r+0x39e>
 8014018:	2502      	movs	r5, #2
 801401a:	e7a3      	b.n	8013f64 <_dtoa_r+0x2b4>
 801401c:	f000 80a0 	beq.w	8014160 <_dtoa_r+0x4b0>
 8014020:	f1ca 0600 	rsb	r6, sl, #0
 8014024:	4b9f      	ldr	r3, [pc, #636]	; (80142a4 <_dtoa_r+0x5f4>)
 8014026:	4fa0      	ldr	r7, [pc, #640]	; (80142a8 <_dtoa_r+0x5f8>)
 8014028:	f006 020f 	and.w	r2, r6, #15
 801402c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014038:	f7ec faf6 	bl	8000628 <__aeabi_dmul>
 801403c:	e9cd 0100 	strd	r0, r1, [sp]
 8014040:	1136      	asrs	r6, r6, #4
 8014042:	2300      	movs	r3, #0
 8014044:	2502      	movs	r5, #2
 8014046:	2e00      	cmp	r6, #0
 8014048:	d17f      	bne.n	801414a <_dtoa_r+0x49a>
 801404a:	2b00      	cmp	r3, #0
 801404c:	d1e1      	bne.n	8014012 <_dtoa_r+0x362>
 801404e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014050:	2b00      	cmp	r3, #0
 8014052:	f000 8087 	beq.w	8014164 <_dtoa_r+0x4b4>
 8014056:	e9dd 6700 	ldrd	r6, r7, [sp]
 801405a:	2200      	movs	r2, #0
 801405c:	4b93      	ldr	r3, [pc, #588]	; (80142ac <_dtoa_r+0x5fc>)
 801405e:	4630      	mov	r0, r6
 8014060:	4639      	mov	r1, r7
 8014062:	f7ec fd53 	bl	8000b0c <__aeabi_dcmplt>
 8014066:	2800      	cmp	r0, #0
 8014068:	d07c      	beq.n	8014164 <_dtoa_r+0x4b4>
 801406a:	f1b9 0f00 	cmp.w	r9, #0
 801406e:	d079      	beq.n	8014164 <_dtoa_r+0x4b4>
 8014070:	9b02      	ldr	r3, [sp, #8]
 8014072:	2b00      	cmp	r3, #0
 8014074:	dd35      	ble.n	80140e2 <_dtoa_r+0x432>
 8014076:	f10a 33ff 	add.w	r3, sl, #4294967295
 801407a:	9308      	str	r3, [sp, #32]
 801407c:	4639      	mov	r1, r7
 801407e:	2200      	movs	r2, #0
 8014080:	4b8b      	ldr	r3, [pc, #556]	; (80142b0 <_dtoa_r+0x600>)
 8014082:	4630      	mov	r0, r6
 8014084:	f7ec fad0 	bl	8000628 <__aeabi_dmul>
 8014088:	e9cd 0100 	strd	r0, r1, [sp]
 801408c:	9f02      	ldr	r7, [sp, #8]
 801408e:	3501      	adds	r5, #1
 8014090:	4628      	mov	r0, r5
 8014092:	f7ec fa5f 	bl	8000554 <__aeabi_i2d>
 8014096:	e9dd 2300 	ldrd	r2, r3, [sp]
 801409a:	f7ec fac5 	bl	8000628 <__aeabi_dmul>
 801409e:	2200      	movs	r2, #0
 80140a0:	4b84      	ldr	r3, [pc, #528]	; (80142b4 <_dtoa_r+0x604>)
 80140a2:	f7ec f90b 	bl	80002bc <__adddf3>
 80140a6:	4605      	mov	r5, r0
 80140a8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80140ac:	2f00      	cmp	r7, #0
 80140ae:	d15d      	bne.n	801416c <_dtoa_r+0x4bc>
 80140b0:	2200      	movs	r2, #0
 80140b2:	4b81      	ldr	r3, [pc, #516]	; (80142b8 <_dtoa_r+0x608>)
 80140b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80140b8:	f7ec f8fe 	bl	80002b8 <__aeabi_dsub>
 80140bc:	462a      	mov	r2, r5
 80140be:	4633      	mov	r3, r6
 80140c0:	e9cd 0100 	strd	r0, r1, [sp]
 80140c4:	f7ec fd40 	bl	8000b48 <__aeabi_dcmpgt>
 80140c8:	2800      	cmp	r0, #0
 80140ca:	f040 8288 	bne.w	80145de <_dtoa_r+0x92e>
 80140ce:	462a      	mov	r2, r5
 80140d0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80140d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80140d8:	f7ec fd18 	bl	8000b0c <__aeabi_dcmplt>
 80140dc:	2800      	cmp	r0, #0
 80140de:	f040 827c 	bne.w	80145da <_dtoa_r+0x92a>
 80140e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80140e6:	e9cd 2300 	strd	r2, r3, [sp]
 80140ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	f2c0 8150 	blt.w	8014392 <_dtoa_r+0x6e2>
 80140f2:	f1ba 0f0e 	cmp.w	sl, #14
 80140f6:	f300 814c 	bgt.w	8014392 <_dtoa_r+0x6e2>
 80140fa:	4b6a      	ldr	r3, [pc, #424]	; (80142a4 <_dtoa_r+0x5f4>)
 80140fc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014100:	ed93 7b00 	vldr	d7, [r3]
 8014104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014106:	2b00      	cmp	r3, #0
 8014108:	ed8d 7b02 	vstr	d7, [sp, #8]
 801410c:	f280 80d8 	bge.w	80142c0 <_dtoa_r+0x610>
 8014110:	f1b9 0f00 	cmp.w	r9, #0
 8014114:	f300 80d4 	bgt.w	80142c0 <_dtoa_r+0x610>
 8014118:	f040 825e 	bne.w	80145d8 <_dtoa_r+0x928>
 801411c:	2200      	movs	r2, #0
 801411e:	4b66      	ldr	r3, [pc, #408]	; (80142b8 <_dtoa_r+0x608>)
 8014120:	ec51 0b17 	vmov	r0, r1, d7
 8014124:	f7ec fa80 	bl	8000628 <__aeabi_dmul>
 8014128:	e9dd 2300 	ldrd	r2, r3, [sp]
 801412c:	f7ec fd02 	bl	8000b34 <__aeabi_dcmpge>
 8014130:	464f      	mov	r7, r9
 8014132:	464e      	mov	r6, r9
 8014134:	2800      	cmp	r0, #0
 8014136:	f040 8234 	bne.w	80145a2 <_dtoa_r+0x8f2>
 801413a:	2331      	movs	r3, #49	; 0x31
 801413c:	f10b 0501 	add.w	r5, fp, #1
 8014140:	f88b 3000 	strb.w	r3, [fp]
 8014144:	f10a 0a01 	add.w	sl, sl, #1
 8014148:	e22f      	b.n	80145aa <_dtoa_r+0x8fa>
 801414a:	07f2      	lsls	r2, r6, #31
 801414c:	d505      	bpl.n	801415a <_dtoa_r+0x4aa>
 801414e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014152:	f7ec fa69 	bl	8000628 <__aeabi_dmul>
 8014156:	3501      	adds	r5, #1
 8014158:	2301      	movs	r3, #1
 801415a:	1076      	asrs	r6, r6, #1
 801415c:	3708      	adds	r7, #8
 801415e:	e772      	b.n	8014046 <_dtoa_r+0x396>
 8014160:	2502      	movs	r5, #2
 8014162:	e774      	b.n	801404e <_dtoa_r+0x39e>
 8014164:	f8cd a020 	str.w	sl, [sp, #32]
 8014168:	464f      	mov	r7, r9
 801416a:	e791      	b.n	8014090 <_dtoa_r+0x3e0>
 801416c:	4b4d      	ldr	r3, [pc, #308]	; (80142a4 <_dtoa_r+0x5f4>)
 801416e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014172:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014176:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014178:	2b00      	cmp	r3, #0
 801417a:	d047      	beq.n	801420c <_dtoa_r+0x55c>
 801417c:	4602      	mov	r2, r0
 801417e:	460b      	mov	r3, r1
 8014180:	2000      	movs	r0, #0
 8014182:	494e      	ldr	r1, [pc, #312]	; (80142bc <_dtoa_r+0x60c>)
 8014184:	f7ec fb7a 	bl	800087c <__aeabi_ddiv>
 8014188:	462a      	mov	r2, r5
 801418a:	4633      	mov	r3, r6
 801418c:	f7ec f894 	bl	80002b8 <__aeabi_dsub>
 8014190:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014194:	465d      	mov	r5, fp
 8014196:	e9dd 0100 	ldrd	r0, r1, [sp]
 801419a:	f7ec fcf5 	bl	8000b88 <__aeabi_d2iz>
 801419e:	4606      	mov	r6, r0
 80141a0:	f7ec f9d8 	bl	8000554 <__aeabi_i2d>
 80141a4:	4602      	mov	r2, r0
 80141a6:	460b      	mov	r3, r1
 80141a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80141ac:	f7ec f884 	bl	80002b8 <__aeabi_dsub>
 80141b0:	3630      	adds	r6, #48	; 0x30
 80141b2:	f805 6b01 	strb.w	r6, [r5], #1
 80141b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80141ba:	e9cd 0100 	strd	r0, r1, [sp]
 80141be:	f7ec fca5 	bl	8000b0c <__aeabi_dcmplt>
 80141c2:	2800      	cmp	r0, #0
 80141c4:	d163      	bne.n	801428e <_dtoa_r+0x5de>
 80141c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80141ca:	2000      	movs	r0, #0
 80141cc:	4937      	ldr	r1, [pc, #220]	; (80142ac <_dtoa_r+0x5fc>)
 80141ce:	f7ec f873 	bl	80002b8 <__aeabi_dsub>
 80141d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80141d6:	f7ec fc99 	bl	8000b0c <__aeabi_dcmplt>
 80141da:	2800      	cmp	r0, #0
 80141dc:	f040 80b7 	bne.w	801434e <_dtoa_r+0x69e>
 80141e0:	eba5 030b 	sub.w	r3, r5, fp
 80141e4:	429f      	cmp	r7, r3
 80141e6:	f77f af7c 	ble.w	80140e2 <_dtoa_r+0x432>
 80141ea:	2200      	movs	r2, #0
 80141ec:	4b30      	ldr	r3, [pc, #192]	; (80142b0 <_dtoa_r+0x600>)
 80141ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80141f2:	f7ec fa19 	bl	8000628 <__aeabi_dmul>
 80141f6:	2200      	movs	r2, #0
 80141f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80141fc:	4b2c      	ldr	r3, [pc, #176]	; (80142b0 <_dtoa_r+0x600>)
 80141fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014202:	f7ec fa11 	bl	8000628 <__aeabi_dmul>
 8014206:	e9cd 0100 	strd	r0, r1, [sp]
 801420a:	e7c4      	b.n	8014196 <_dtoa_r+0x4e6>
 801420c:	462a      	mov	r2, r5
 801420e:	4633      	mov	r3, r6
 8014210:	f7ec fa0a 	bl	8000628 <__aeabi_dmul>
 8014214:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014218:	eb0b 0507 	add.w	r5, fp, r7
 801421c:	465e      	mov	r6, fp
 801421e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014222:	f7ec fcb1 	bl	8000b88 <__aeabi_d2iz>
 8014226:	4607      	mov	r7, r0
 8014228:	f7ec f994 	bl	8000554 <__aeabi_i2d>
 801422c:	3730      	adds	r7, #48	; 0x30
 801422e:	4602      	mov	r2, r0
 8014230:	460b      	mov	r3, r1
 8014232:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014236:	f7ec f83f 	bl	80002b8 <__aeabi_dsub>
 801423a:	f806 7b01 	strb.w	r7, [r6], #1
 801423e:	42ae      	cmp	r6, r5
 8014240:	e9cd 0100 	strd	r0, r1, [sp]
 8014244:	f04f 0200 	mov.w	r2, #0
 8014248:	d126      	bne.n	8014298 <_dtoa_r+0x5e8>
 801424a:	4b1c      	ldr	r3, [pc, #112]	; (80142bc <_dtoa_r+0x60c>)
 801424c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014250:	f7ec f834 	bl	80002bc <__adddf3>
 8014254:	4602      	mov	r2, r0
 8014256:	460b      	mov	r3, r1
 8014258:	e9dd 0100 	ldrd	r0, r1, [sp]
 801425c:	f7ec fc74 	bl	8000b48 <__aeabi_dcmpgt>
 8014260:	2800      	cmp	r0, #0
 8014262:	d174      	bne.n	801434e <_dtoa_r+0x69e>
 8014264:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014268:	2000      	movs	r0, #0
 801426a:	4914      	ldr	r1, [pc, #80]	; (80142bc <_dtoa_r+0x60c>)
 801426c:	f7ec f824 	bl	80002b8 <__aeabi_dsub>
 8014270:	4602      	mov	r2, r0
 8014272:	460b      	mov	r3, r1
 8014274:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014278:	f7ec fc48 	bl	8000b0c <__aeabi_dcmplt>
 801427c:	2800      	cmp	r0, #0
 801427e:	f43f af30 	beq.w	80140e2 <_dtoa_r+0x432>
 8014282:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014286:	2b30      	cmp	r3, #48	; 0x30
 8014288:	f105 32ff 	add.w	r2, r5, #4294967295
 801428c:	d002      	beq.n	8014294 <_dtoa_r+0x5e4>
 801428e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014292:	e04a      	b.n	801432a <_dtoa_r+0x67a>
 8014294:	4615      	mov	r5, r2
 8014296:	e7f4      	b.n	8014282 <_dtoa_r+0x5d2>
 8014298:	4b05      	ldr	r3, [pc, #20]	; (80142b0 <_dtoa_r+0x600>)
 801429a:	f7ec f9c5 	bl	8000628 <__aeabi_dmul>
 801429e:	e9cd 0100 	strd	r0, r1, [sp]
 80142a2:	e7bc      	b.n	801421e <_dtoa_r+0x56e>
 80142a4:	08023a50 	.word	0x08023a50
 80142a8:	08023a28 	.word	0x08023a28
 80142ac:	3ff00000 	.word	0x3ff00000
 80142b0:	40240000 	.word	0x40240000
 80142b4:	401c0000 	.word	0x401c0000
 80142b8:	40140000 	.word	0x40140000
 80142bc:	3fe00000 	.word	0x3fe00000
 80142c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80142c4:	465d      	mov	r5, fp
 80142c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80142ca:	4630      	mov	r0, r6
 80142cc:	4639      	mov	r1, r7
 80142ce:	f7ec fad5 	bl	800087c <__aeabi_ddiv>
 80142d2:	f7ec fc59 	bl	8000b88 <__aeabi_d2iz>
 80142d6:	4680      	mov	r8, r0
 80142d8:	f7ec f93c 	bl	8000554 <__aeabi_i2d>
 80142dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80142e0:	f7ec f9a2 	bl	8000628 <__aeabi_dmul>
 80142e4:	4602      	mov	r2, r0
 80142e6:	460b      	mov	r3, r1
 80142e8:	4630      	mov	r0, r6
 80142ea:	4639      	mov	r1, r7
 80142ec:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80142f0:	f7eb ffe2 	bl	80002b8 <__aeabi_dsub>
 80142f4:	f805 6b01 	strb.w	r6, [r5], #1
 80142f8:	eba5 060b 	sub.w	r6, r5, fp
 80142fc:	45b1      	cmp	r9, r6
 80142fe:	4602      	mov	r2, r0
 8014300:	460b      	mov	r3, r1
 8014302:	d139      	bne.n	8014378 <_dtoa_r+0x6c8>
 8014304:	f7eb ffda 	bl	80002bc <__adddf3>
 8014308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801430c:	4606      	mov	r6, r0
 801430e:	460f      	mov	r7, r1
 8014310:	f7ec fc1a 	bl	8000b48 <__aeabi_dcmpgt>
 8014314:	b9c8      	cbnz	r0, 801434a <_dtoa_r+0x69a>
 8014316:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801431a:	4630      	mov	r0, r6
 801431c:	4639      	mov	r1, r7
 801431e:	f7ec fbeb 	bl	8000af8 <__aeabi_dcmpeq>
 8014322:	b110      	cbz	r0, 801432a <_dtoa_r+0x67a>
 8014324:	f018 0f01 	tst.w	r8, #1
 8014328:	d10f      	bne.n	801434a <_dtoa_r+0x69a>
 801432a:	9904      	ldr	r1, [sp, #16]
 801432c:	4620      	mov	r0, r4
 801432e:	f000 fdf9 	bl	8014f24 <_Bfree>
 8014332:	2300      	movs	r3, #0
 8014334:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014336:	702b      	strb	r3, [r5, #0]
 8014338:	f10a 0301 	add.w	r3, sl, #1
 801433c:	6013      	str	r3, [r2, #0]
 801433e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014340:	2b00      	cmp	r3, #0
 8014342:	f000 8241 	beq.w	80147c8 <_dtoa_r+0xb18>
 8014346:	601d      	str	r5, [r3, #0]
 8014348:	e23e      	b.n	80147c8 <_dtoa_r+0xb18>
 801434a:	f8cd a020 	str.w	sl, [sp, #32]
 801434e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014352:	2a39      	cmp	r2, #57	; 0x39
 8014354:	f105 33ff 	add.w	r3, r5, #4294967295
 8014358:	d108      	bne.n	801436c <_dtoa_r+0x6bc>
 801435a:	459b      	cmp	fp, r3
 801435c:	d10a      	bne.n	8014374 <_dtoa_r+0x6c4>
 801435e:	9b08      	ldr	r3, [sp, #32]
 8014360:	3301      	adds	r3, #1
 8014362:	9308      	str	r3, [sp, #32]
 8014364:	2330      	movs	r3, #48	; 0x30
 8014366:	f88b 3000 	strb.w	r3, [fp]
 801436a:	465b      	mov	r3, fp
 801436c:	781a      	ldrb	r2, [r3, #0]
 801436e:	3201      	adds	r2, #1
 8014370:	701a      	strb	r2, [r3, #0]
 8014372:	e78c      	b.n	801428e <_dtoa_r+0x5de>
 8014374:	461d      	mov	r5, r3
 8014376:	e7ea      	b.n	801434e <_dtoa_r+0x69e>
 8014378:	2200      	movs	r2, #0
 801437a:	4b9b      	ldr	r3, [pc, #620]	; (80145e8 <_dtoa_r+0x938>)
 801437c:	f7ec f954 	bl	8000628 <__aeabi_dmul>
 8014380:	2200      	movs	r2, #0
 8014382:	2300      	movs	r3, #0
 8014384:	4606      	mov	r6, r0
 8014386:	460f      	mov	r7, r1
 8014388:	f7ec fbb6 	bl	8000af8 <__aeabi_dcmpeq>
 801438c:	2800      	cmp	r0, #0
 801438e:	d09a      	beq.n	80142c6 <_dtoa_r+0x616>
 8014390:	e7cb      	b.n	801432a <_dtoa_r+0x67a>
 8014392:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014394:	2a00      	cmp	r2, #0
 8014396:	f000 808b 	beq.w	80144b0 <_dtoa_r+0x800>
 801439a:	9a06      	ldr	r2, [sp, #24]
 801439c:	2a01      	cmp	r2, #1
 801439e:	dc6e      	bgt.n	801447e <_dtoa_r+0x7ce>
 80143a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80143a2:	2a00      	cmp	r2, #0
 80143a4:	d067      	beq.n	8014476 <_dtoa_r+0x7c6>
 80143a6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80143aa:	9f07      	ldr	r7, [sp, #28]
 80143ac:	9d05      	ldr	r5, [sp, #20]
 80143ae:	9a05      	ldr	r2, [sp, #20]
 80143b0:	2101      	movs	r1, #1
 80143b2:	441a      	add	r2, r3
 80143b4:	4620      	mov	r0, r4
 80143b6:	9205      	str	r2, [sp, #20]
 80143b8:	4498      	add	r8, r3
 80143ba:	f000 fe91 	bl	80150e0 <__i2b>
 80143be:	4606      	mov	r6, r0
 80143c0:	2d00      	cmp	r5, #0
 80143c2:	dd0c      	ble.n	80143de <_dtoa_r+0x72e>
 80143c4:	f1b8 0f00 	cmp.w	r8, #0
 80143c8:	dd09      	ble.n	80143de <_dtoa_r+0x72e>
 80143ca:	4545      	cmp	r5, r8
 80143cc:	9a05      	ldr	r2, [sp, #20]
 80143ce:	462b      	mov	r3, r5
 80143d0:	bfa8      	it	ge
 80143d2:	4643      	movge	r3, r8
 80143d4:	1ad2      	subs	r2, r2, r3
 80143d6:	9205      	str	r2, [sp, #20]
 80143d8:	1aed      	subs	r5, r5, r3
 80143da:	eba8 0803 	sub.w	r8, r8, r3
 80143de:	9b07      	ldr	r3, [sp, #28]
 80143e0:	b1eb      	cbz	r3, 801441e <_dtoa_r+0x76e>
 80143e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	d067      	beq.n	80144b8 <_dtoa_r+0x808>
 80143e8:	b18f      	cbz	r7, 801440e <_dtoa_r+0x75e>
 80143ea:	4631      	mov	r1, r6
 80143ec:	463a      	mov	r2, r7
 80143ee:	4620      	mov	r0, r4
 80143f0:	f000 ff16 	bl	8015220 <__pow5mult>
 80143f4:	9a04      	ldr	r2, [sp, #16]
 80143f6:	4601      	mov	r1, r0
 80143f8:	4606      	mov	r6, r0
 80143fa:	4620      	mov	r0, r4
 80143fc:	f000 fe79 	bl	80150f2 <__multiply>
 8014400:	9904      	ldr	r1, [sp, #16]
 8014402:	9008      	str	r0, [sp, #32]
 8014404:	4620      	mov	r0, r4
 8014406:	f000 fd8d 	bl	8014f24 <_Bfree>
 801440a:	9b08      	ldr	r3, [sp, #32]
 801440c:	9304      	str	r3, [sp, #16]
 801440e:	9b07      	ldr	r3, [sp, #28]
 8014410:	1bda      	subs	r2, r3, r7
 8014412:	d004      	beq.n	801441e <_dtoa_r+0x76e>
 8014414:	9904      	ldr	r1, [sp, #16]
 8014416:	4620      	mov	r0, r4
 8014418:	f000 ff02 	bl	8015220 <__pow5mult>
 801441c:	9004      	str	r0, [sp, #16]
 801441e:	2101      	movs	r1, #1
 8014420:	4620      	mov	r0, r4
 8014422:	f000 fe5d 	bl	80150e0 <__i2b>
 8014426:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014428:	4607      	mov	r7, r0
 801442a:	2b00      	cmp	r3, #0
 801442c:	f000 81d0 	beq.w	80147d0 <_dtoa_r+0xb20>
 8014430:	461a      	mov	r2, r3
 8014432:	4601      	mov	r1, r0
 8014434:	4620      	mov	r0, r4
 8014436:	f000 fef3 	bl	8015220 <__pow5mult>
 801443a:	9b06      	ldr	r3, [sp, #24]
 801443c:	2b01      	cmp	r3, #1
 801443e:	4607      	mov	r7, r0
 8014440:	dc40      	bgt.n	80144c4 <_dtoa_r+0x814>
 8014442:	9b00      	ldr	r3, [sp, #0]
 8014444:	2b00      	cmp	r3, #0
 8014446:	d139      	bne.n	80144bc <_dtoa_r+0x80c>
 8014448:	9b01      	ldr	r3, [sp, #4]
 801444a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801444e:	2b00      	cmp	r3, #0
 8014450:	d136      	bne.n	80144c0 <_dtoa_r+0x810>
 8014452:	9b01      	ldr	r3, [sp, #4]
 8014454:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014458:	0d1b      	lsrs	r3, r3, #20
 801445a:	051b      	lsls	r3, r3, #20
 801445c:	b12b      	cbz	r3, 801446a <_dtoa_r+0x7ba>
 801445e:	9b05      	ldr	r3, [sp, #20]
 8014460:	3301      	adds	r3, #1
 8014462:	9305      	str	r3, [sp, #20]
 8014464:	f108 0801 	add.w	r8, r8, #1
 8014468:	2301      	movs	r3, #1
 801446a:	9307      	str	r3, [sp, #28]
 801446c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801446e:	2b00      	cmp	r3, #0
 8014470:	d12a      	bne.n	80144c8 <_dtoa_r+0x818>
 8014472:	2001      	movs	r0, #1
 8014474:	e030      	b.n	80144d8 <_dtoa_r+0x828>
 8014476:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014478:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801447c:	e795      	b.n	80143aa <_dtoa_r+0x6fa>
 801447e:	9b07      	ldr	r3, [sp, #28]
 8014480:	f109 37ff 	add.w	r7, r9, #4294967295
 8014484:	42bb      	cmp	r3, r7
 8014486:	bfbf      	itttt	lt
 8014488:	9b07      	ldrlt	r3, [sp, #28]
 801448a:	9707      	strlt	r7, [sp, #28]
 801448c:	1afa      	sublt	r2, r7, r3
 801448e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8014490:	bfbb      	ittet	lt
 8014492:	189b      	addlt	r3, r3, r2
 8014494:	930e      	strlt	r3, [sp, #56]	; 0x38
 8014496:	1bdf      	subge	r7, r3, r7
 8014498:	2700      	movlt	r7, #0
 801449a:	f1b9 0f00 	cmp.w	r9, #0
 801449e:	bfb5      	itete	lt
 80144a0:	9b05      	ldrlt	r3, [sp, #20]
 80144a2:	9d05      	ldrge	r5, [sp, #20]
 80144a4:	eba3 0509 	sublt.w	r5, r3, r9
 80144a8:	464b      	movge	r3, r9
 80144aa:	bfb8      	it	lt
 80144ac:	2300      	movlt	r3, #0
 80144ae:	e77e      	b.n	80143ae <_dtoa_r+0x6fe>
 80144b0:	9f07      	ldr	r7, [sp, #28]
 80144b2:	9d05      	ldr	r5, [sp, #20]
 80144b4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80144b6:	e783      	b.n	80143c0 <_dtoa_r+0x710>
 80144b8:	9a07      	ldr	r2, [sp, #28]
 80144ba:	e7ab      	b.n	8014414 <_dtoa_r+0x764>
 80144bc:	2300      	movs	r3, #0
 80144be:	e7d4      	b.n	801446a <_dtoa_r+0x7ba>
 80144c0:	9b00      	ldr	r3, [sp, #0]
 80144c2:	e7d2      	b.n	801446a <_dtoa_r+0x7ba>
 80144c4:	2300      	movs	r3, #0
 80144c6:	9307      	str	r3, [sp, #28]
 80144c8:	693b      	ldr	r3, [r7, #16]
 80144ca:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80144ce:	6918      	ldr	r0, [r3, #16]
 80144d0:	f000 fdb8 	bl	8015044 <__hi0bits>
 80144d4:	f1c0 0020 	rsb	r0, r0, #32
 80144d8:	4440      	add	r0, r8
 80144da:	f010 001f 	ands.w	r0, r0, #31
 80144de:	d047      	beq.n	8014570 <_dtoa_r+0x8c0>
 80144e0:	f1c0 0320 	rsb	r3, r0, #32
 80144e4:	2b04      	cmp	r3, #4
 80144e6:	dd3b      	ble.n	8014560 <_dtoa_r+0x8b0>
 80144e8:	9b05      	ldr	r3, [sp, #20]
 80144ea:	f1c0 001c 	rsb	r0, r0, #28
 80144ee:	4403      	add	r3, r0
 80144f0:	9305      	str	r3, [sp, #20]
 80144f2:	4405      	add	r5, r0
 80144f4:	4480      	add	r8, r0
 80144f6:	9b05      	ldr	r3, [sp, #20]
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	dd05      	ble.n	8014508 <_dtoa_r+0x858>
 80144fc:	461a      	mov	r2, r3
 80144fe:	9904      	ldr	r1, [sp, #16]
 8014500:	4620      	mov	r0, r4
 8014502:	f000 fedb 	bl	80152bc <__lshift>
 8014506:	9004      	str	r0, [sp, #16]
 8014508:	f1b8 0f00 	cmp.w	r8, #0
 801450c:	dd05      	ble.n	801451a <_dtoa_r+0x86a>
 801450e:	4639      	mov	r1, r7
 8014510:	4642      	mov	r2, r8
 8014512:	4620      	mov	r0, r4
 8014514:	f000 fed2 	bl	80152bc <__lshift>
 8014518:	4607      	mov	r7, r0
 801451a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801451c:	b353      	cbz	r3, 8014574 <_dtoa_r+0x8c4>
 801451e:	4639      	mov	r1, r7
 8014520:	9804      	ldr	r0, [sp, #16]
 8014522:	f000 ff1f 	bl	8015364 <__mcmp>
 8014526:	2800      	cmp	r0, #0
 8014528:	da24      	bge.n	8014574 <_dtoa_r+0x8c4>
 801452a:	2300      	movs	r3, #0
 801452c:	220a      	movs	r2, #10
 801452e:	9904      	ldr	r1, [sp, #16]
 8014530:	4620      	mov	r0, r4
 8014532:	f000 fd0e 	bl	8014f52 <__multadd>
 8014536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014538:	9004      	str	r0, [sp, #16]
 801453a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801453e:	2b00      	cmp	r3, #0
 8014540:	f000 814d 	beq.w	80147de <_dtoa_r+0xb2e>
 8014544:	2300      	movs	r3, #0
 8014546:	4631      	mov	r1, r6
 8014548:	220a      	movs	r2, #10
 801454a:	4620      	mov	r0, r4
 801454c:	f000 fd01 	bl	8014f52 <__multadd>
 8014550:	9b02      	ldr	r3, [sp, #8]
 8014552:	2b00      	cmp	r3, #0
 8014554:	4606      	mov	r6, r0
 8014556:	dc4f      	bgt.n	80145f8 <_dtoa_r+0x948>
 8014558:	9b06      	ldr	r3, [sp, #24]
 801455a:	2b02      	cmp	r3, #2
 801455c:	dd4c      	ble.n	80145f8 <_dtoa_r+0x948>
 801455e:	e011      	b.n	8014584 <_dtoa_r+0x8d4>
 8014560:	d0c9      	beq.n	80144f6 <_dtoa_r+0x846>
 8014562:	9a05      	ldr	r2, [sp, #20]
 8014564:	331c      	adds	r3, #28
 8014566:	441a      	add	r2, r3
 8014568:	9205      	str	r2, [sp, #20]
 801456a:	441d      	add	r5, r3
 801456c:	4498      	add	r8, r3
 801456e:	e7c2      	b.n	80144f6 <_dtoa_r+0x846>
 8014570:	4603      	mov	r3, r0
 8014572:	e7f6      	b.n	8014562 <_dtoa_r+0x8b2>
 8014574:	f1b9 0f00 	cmp.w	r9, #0
 8014578:	dc38      	bgt.n	80145ec <_dtoa_r+0x93c>
 801457a:	9b06      	ldr	r3, [sp, #24]
 801457c:	2b02      	cmp	r3, #2
 801457e:	dd35      	ble.n	80145ec <_dtoa_r+0x93c>
 8014580:	f8cd 9008 	str.w	r9, [sp, #8]
 8014584:	9b02      	ldr	r3, [sp, #8]
 8014586:	b963      	cbnz	r3, 80145a2 <_dtoa_r+0x8f2>
 8014588:	4639      	mov	r1, r7
 801458a:	2205      	movs	r2, #5
 801458c:	4620      	mov	r0, r4
 801458e:	f000 fce0 	bl	8014f52 <__multadd>
 8014592:	4601      	mov	r1, r0
 8014594:	4607      	mov	r7, r0
 8014596:	9804      	ldr	r0, [sp, #16]
 8014598:	f000 fee4 	bl	8015364 <__mcmp>
 801459c:	2800      	cmp	r0, #0
 801459e:	f73f adcc 	bgt.w	801413a <_dtoa_r+0x48a>
 80145a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80145a4:	465d      	mov	r5, fp
 80145a6:	ea6f 0a03 	mvn.w	sl, r3
 80145aa:	f04f 0900 	mov.w	r9, #0
 80145ae:	4639      	mov	r1, r7
 80145b0:	4620      	mov	r0, r4
 80145b2:	f000 fcb7 	bl	8014f24 <_Bfree>
 80145b6:	2e00      	cmp	r6, #0
 80145b8:	f43f aeb7 	beq.w	801432a <_dtoa_r+0x67a>
 80145bc:	f1b9 0f00 	cmp.w	r9, #0
 80145c0:	d005      	beq.n	80145ce <_dtoa_r+0x91e>
 80145c2:	45b1      	cmp	r9, r6
 80145c4:	d003      	beq.n	80145ce <_dtoa_r+0x91e>
 80145c6:	4649      	mov	r1, r9
 80145c8:	4620      	mov	r0, r4
 80145ca:	f000 fcab 	bl	8014f24 <_Bfree>
 80145ce:	4631      	mov	r1, r6
 80145d0:	4620      	mov	r0, r4
 80145d2:	f000 fca7 	bl	8014f24 <_Bfree>
 80145d6:	e6a8      	b.n	801432a <_dtoa_r+0x67a>
 80145d8:	2700      	movs	r7, #0
 80145da:	463e      	mov	r6, r7
 80145dc:	e7e1      	b.n	80145a2 <_dtoa_r+0x8f2>
 80145de:	f8dd a020 	ldr.w	sl, [sp, #32]
 80145e2:	463e      	mov	r6, r7
 80145e4:	e5a9      	b.n	801413a <_dtoa_r+0x48a>
 80145e6:	bf00      	nop
 80145e8:	40240000 	.word	0x40240000
 80145ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80145ee:	f8cd 9008 	str.w	r9, [sp, #8]
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	f000 80fa 	beq.w	80147ec <_dtoa_r+0xb3c>
 80145f8:	2d00      	cmp	r5, #0
 80145fa:	dd05      	ble.n	8014608 <_dtoa_r+0x958>
 80145fc:	4631      	mov	r1, r6
 80145fe:	462a      	mov	r2, r5
 8014600:	4620      	mov	r0, r4
 8014602:	f000 fe5b 	bl	80152bc <__lshift>
 8014606:	4606      	mov	r6, r0
 8014608:	9b07      	ldr	r3, [sp, #28]
 801460a:	2b00      	cmp	r3, #0
 801460c:	d04c      	beq.n	80146a8 <_dtoa_r+0x9f8>
 801460e:	6871      	ldr	r1, [r6, #4]
 8014610:	4620      	mov	r0, r4
 8014612:	f000 fc53 	bl	8014ebc <_Balloc>
 8014616:	6932      	ldr	r2, [r6, #16]
 8014618:	3202      	adds	r2, #2
 801461a:	4605      	mov	r5, r0
 801461c:	0092      	lsls	r2, r2, #2
 801461e:	f106 010c 	add.w	r1, r6, #12
 8014622:	300c      	adds	r0, #12
 8014624:	f7fd fe2a 	bl	801227c <memcpy>
 8014628:	2201      	movs	r2, #1
 801462a:	4629      	mov	r1, r5
 801462c:	4620      	mov	r0, r4
 801462e:	f000 fe45 	bl	80152bc <__lshift>
 8014632:	9b00      	ldr	r3, [sp, #0]
 8014634:	f8cd b014 	str.w	fp, [sp, #20]
 8014638:	f003 0301 	and.w	r3, r3, #1
 801463c:	46b1      	mov	r9, r6
 801463e:	9307      	str	r3, [sp, #28]
 8014640:	4606      	mov	r6, r0
 8014642:	4639      	mov	r1, r7
 8014644:	9804      	ldr	r0, [sp, #16]
 8014646:	f7ff faa7 	bl	8013b98 <quorem>
 801464a:	4649      	mov	r1, r9
 801464c:	4605      	mov	r5, r0
 801464e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014652:	9804      	ldr	r0, [sp, #16]
 8014654:	f000 fe86 	bl	8015364 <__mcmp>
 8014658:	4632      	mov	r2, r6
 801465a:	9000      	str	r0, [sp, #0]
 801465c:	4639      	mov	r1, r7
 801465e:	4620      	mov	r0, r4
 8014660:	f000 fe9a 	bl	8015398 <__mdiff>
 8014664:	68c3      	ldr	r3, [r0, #12]
 8014666:	4602      	mov	r2, r0
 8014668:	bb03      	cbnz	r3, 80146ac <_dtoa_r+0x9fc>
 801466a:	4601      	mov	r1, r0
 801466c:	9008      	str	r0, [sp, #32]
 801466e:	9804      	ldr	r0, [sp, #16]
 8014670:	f000 fe78 	bl	8015364 <__mcmp>
 8014674:	9a08      	ldr	r2, [sp, #32]
 8014676:	4603      	mov	r3, r0
 8014678:	4611      	mov	r1, r2
 801467a:	4620      	mov	r0, r4
 801467c:	9308      	str	r3, [sp, #32]
 801467e:	f000 fc51 	bl	8014f24 <_Bfree>
 8014682:	9b08      	ldr	r3, [sp, #32]
 8014684:	b9a3      	cbnz	r3, 80146b0 <_dtoa_r+0xa00>
 8014686:	9a06      	ldr	r2, [sp, #24]
 8014688:	b992      	cbnz	r2, 80146b0 <_dtoa_r+0xa00>
 801468a:	9a07      	ldr	r2, [sp, #28]
 801468c:	b982      	cbnz	r2, 80146b0 <_dtoa_r+0xa00>
 801468e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014692:	d029      	beq.n	80146e8 <_dtoa_r+0xa38>
 8014694:	9b00      	ldr	r3, [sp, #0]
 8014696:	2b00      	cmp	r3, #0
 8014698:	dd01      	ble.n	801469e <_dtoa_r+0x9ee>
 801469a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801469e:	9b05      	ldr	r3, [sp, #20]
 80146a0:	1c5d      	adds	r5, r3, #1
 80146a2:	f883 8000 	strb.w	r8, [r3]
 80146a6:	e782      	b.n	80145ae <_dtoa_r+0x8fe>
 80146a8:	4630      	mov	r0, r6
 80146aa:	e7c2      	b.n	8014632 <_dtoa_r+0x982>
 80146ac:	2301      	movs	r3, #1
 80146ae:	e7e3      	b.n	8014678 <_dtoa_r+0x9c8>
 80146b0:	9a00      	ldr	r2, [sp, #0]
 80146b2:	2a00      	cmp	r2, #0
 80146b4:	db04      	blt.n	80146c0 <_dtoa_r+0xa10>
 80146b6:	d125      	bne.n	8014704 <_dtoa_r+0xa54>
 80146b8:	9a06      	ldr	r2, [sp, #24]
 80146ba:	bb1a      	cbnz	r2, 8014704 <_dtoa_r+0xa54>
 80146bc:	9a07      	ldr	r2, [sp, #28]
 80146be:	bb0a      	cbnz	r2, 8014704 <_dtoa_r+0xa54>
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	ddec      	ble.n	801469e <_dtoa_r+0x9ee>
 80146c4:	2201      	movs	r2, #1
 80146c6:	9904      	ldr	r1, [sp, #16]
 80146c8:	4620      	mov	r0, r4
 80146ca:	f000 fdf7 	bl	80152bc <__lshift>
 80146ce:	4639      	mov	r1, r7
 80146d0:	9004      	str	r0, [sp, #16]
 80146d2:	f000 fe47 	bl	8015364 <__mcmp>
 80146d6:	2800      	cmp	r0, #0
 80146d8:	dc03      	bgt.n	80146e2 <_dtoa_r+0xa32>
 80146da:	d1e0      	bne.n	801469e <_dtoa_r+0x9ee>
 80146dc:	f018 0f01 	tst.w	r8, #1
 80146e0:	d0dd      	beq.n	801469e <_dtoa_r+0x9ee>
 80146e2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80146e6:	d1d8      	bne.n	801469a <_dtoa_r+0x9ea>
 80146e8:	9b05      	ldr	r3, [sp, #20]
 80146ea:	9a05      	ldr	r2, [sp, #20]
 80146ec:	1c5d      	adds	r5, r3, #1
 80146ee:	2339      	movs	r3, #57	; 0x39
 80146f0:	7013      	strb	r3, [r2, #0]
 80146f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80146f6:	2b39      	cmp	r3, #57	; 0x39
 80146f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80146fc:	d04f      	beq.n	801479e <_dtoa_r+0xaee>
 80146fe:	3301      	adds	r3, #1
 8014700:	7013      	strb	r3, [r2, #0]
 8014702:	e754      	b.n	80145ae <_dtoa_r+0x8fe>
 8014704:	9a05      	ldr	r2, [sp, #20]
 8014706:	2b00      	cmp	r3, #0
 8014708:	f102 0501 	add.w	r5, r2, #1
 801470c:	dd06      	ble.n	801471c <_dtoa_r+0xa6c>
 801470e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014712:	d0e9      	beq.n	80146e8 <_dtoa_r+0xa38>
 8014714:	f108 0801 	add.w	r8, r8, #1
 8014718:	9b05      	ldr	r3, [sp, #20]
 801471a:	e7c2      	b.n	80146a2 <_dtoa_r+0x9f2>
 801471c:	9a02      	ldr	r2, [sp, #8]
 801471e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8014722:	eba5 030b 	sub.w	r3, r5, fp
 8014726:	4293      	cmp	r3, r2
 8014728:	d021      	beq.n	801476e <_dtoa_r+0xabe>
 801472a:	2300      	movs	r3, #0
 801472c:	220a      	movs	r2, #10
 801472e:	9904      	ldr	r1, [sp, #16]
 8014730:	4620      	mov	r0, r4
 8014732:	f000 fc0e 	bl	8014f52 <__multadd>
 8014736:	45b1      	cmp	r9, r6
 8014738:	9004      	str	r0, [sp, #16]
 801473a:	f04f 0300 	mov.w	r3, #0
 801473e:	f04f 020a 	mov.w	r2, #10
 8014742:	4649      	mov	r1, r9
 8014744:	4620      	mov	r0, r4
 8014746:	d105      	bne.n	8014754 <_dtoa_r+0xaa4>
 8014748:	f000 fc03 	bl	8014f52 <__multadd>
 801474c:	4681      	mov	r9, r0
 801474e:	4606      	mov	r6, r0
 8014750:	9505      	str	r5, [sp, #20]
 8014752:	e776      	b.n	8014642 <_dtoa_r+0x992>
 8014754:	f000 fbfd 	bl	8014f52 <__multadd>
 8014758:	4631      	mov	r1, r6
 801475a:	4681      	mov	r9, r0
 801475c:	2300      	movs	r3, #0
 801475e:	220a      	movs	r2, #10
 8014760:	4620      	mov	r0, r4
 8014762:	f000 fbf6 	bl	8014f52 <__multadd>
 8014766:	4606      	mov	r6, r0
 8014768:	e7f2      	b.n	8014750 <_dtoa_r+0xaa0>
 801476a:	f04f 0900 	mov.w	r9, #0
 801476e:	2201      	movs	r2, #1
 8014770:	9904      	ldr	r1, [sp, #16]
 8014772:	4620      	mov	r0, r4
 8014774:	f000 fda2 	bl	80152bc <__lshift>
 8014778:	4639      	mov	r1, r7
 801477a:	9004      	str	r0, [sp, #16]
 801477c:	f000 fdf2 	bl	8015364 <__mcmp>
 8014780:	2800      	cmp	r0, #0
 8014782:	dcb6      	bgt.n	80146f2 <_dtoa_r+0xa42>
 8014784:	d102      	bne.n	801478c <_dtoa_r+0xadc>
 8014786:	f018 0f01 	tst.w	r8, #1
 801478a:	d1b2      	bne.n	80146f2 <_dtoa_r+0xa42>
 801478c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014790:	2b30      	cmp	r3, #48	; 0x30
 8014792:	f105 32ff 	add.w	r2, r5, #4294967295
 8014796:	f47f af0a 	bne.w	80145ae <_dtoa_r+0x8fe>
 801479a:	4615      	mov	r5, r2
 801479c:	e7f6      	b.n	801478c <_dtoa_r+0xadc>
 801479e:	4593      	cmp	fp, r2
 80147a0:	d105      	bne.n	80147ae <_dtoa_r+0xafe>
 80147a2:	2331      	movs	r3, #49	; 0x31
 80147a4:	f10a 0a01 	add.w	sl, sl, #1
 80147a8:	f88b 3000 	strb.w	r3, [fp]
 80147ac:	e6ff      	b.n	80145ae <_dtoa_r+0x8fe>
 80147ae:	4615      	mov	r5, r2
 80147b0:	e79f      	b.n	80146f2 <_dtoa_r+0xa42>
 80147b2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8014818 <_dtoa_r+0xb68>
 80147b6:	e007      	b.n	80147c8 <_dtoa_r+0xb18>
 80147b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80147ba:	f8df b060 	ldr.w	fp, [pc, #96]	; 801481c <_dtoa_r+0xb6c>
 80147be:	b11b      	cbz	r3, 80147c8 <_dtoa_r+0xb18>
 80147c0:	f10b 0308 	add.w	r3, fp, #8
 80147c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80147c6:	6013      	str	r3, [r2, #0]
 80147c8:	4658      	mov	r0, fp
 80147ca:	b017      	add	sp, #92	; 0x5c
 80147cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147d0:	9b06      	ldr	r3, [sp, #24]
 80147d2:	2b01      	cmp	r3, #1
 80147d4:	f77f ae35 	ble.w	8014442 <_dtoa_r+0x792>
 80147d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80147da:	9307      	str	r3, [sp, #28]
 80147dc:	e649      	b.n	8014472 <_dtoa_r+0x7c2>
 80147de:	9b02      	ldr	r3, [sp, #8]
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	dc03      	bgt.n	80147ec <_dtoa_r+0xb3c>
 80147e4:	9b06      	ldr	r3, [sp, #24]
 80147e6:	2b02      	cmp	r3, #2
 80147e8:	f73f aecc 	bgt.w	8014584 <_dtoa_r+0x8d4>
 80147ec:	465d      	mov	r5, fp
 80147ee:	4639      	mov	r1, r7
 80147f0:	9804      	ldr	r0, [sp, #16]
 80147f2:	f7ff f9d1 	bl	8013b98 <quorem>
 80147f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80147fa:	f805 8b01 	strb.w	r8, [r5], #1
 80147fe:	9a02      	ldr	r2, [sp, #8]
 8014800:	eba5 030b 	sub.w	r3, r5, fp
 8014804:	429a      	cmp	r2, r3
 8014806:	ddb0      	ble.n	801476a <_dtoa_r+0xaba>
 8014808:	2300      	movs	r3, #0
 801480a:	220a      	movs	r2, #10
 801480c:	9904      	ldr	r1, [sp, #16]
 801480e:	4620      	mov	r0, r4
 8014810:	f000 fb9f 	bl	8014f52 <__multadd>
 8014814:	9004      	str	r0, [sp, #16]
 8014816:	e7ea      	b.n	80147ee <_dtoa_r+0xb3e>
 8014818:	08023934 	.word	0x08023934
 801481c:	080239a8 	.word	0x080239a8

08014820 <rshift>:
 8014820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014822:	6906      	ldr	r6, [r0, #16]
 8014824:	114b      	asrs	r3, r1, #5
 8014826:	429e      	cmp	r6, r3
 8014828:	f100 0414 	add.w	r4, r0, #20
 801482c:	dd30      	ble.n	8014890 <rshift+0x70>
 801482e:	f011 011f 	ands.w	r1, r1, #31
 8014832:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8014836:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801483a:	d108      	bne.n	801484e <rshift+0x2e>
 801483c:	4621      	mov	r1, r4
 801483e:	42b2      	cmp	r2, r6
 8014840:	460b      	mov	r3, r1
 8014842:	d211      	bcs.n	8014868 <rshift+0x48>
 8014844:	f852 3b04 	ldr.w	r3, [r2], #4
 8014848:	f841 3b04 	str.w	r3, [r1], #4
 801484c:	e7f7      	b.n	801483e <rshift+0x1e>
 801484e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8014852:	f1c1 0c20 	rsb	ip, r1, #32
 8014856:	40cd      	lsrs	r5, r1
 8014858:	3204      	adds	r2, #4
 801485a:	4623      	mov	r3, r4
 801485c:	42b2      	cmp	r2, r6
 801485e:	4617      	mov	r7, r2
 8014860:	d30c      	bcc.n	801487c <rshift+0x5c>
 8014862:	601d      	str	r5, [r3, #0]
 8014864:	b105      	cbz	r5, 8014868 <rshift+0x48>
 8014866:	3304      	adds	r3, #4
 8014868:	1b1a      	subs	r2, r3, r4
 801486a:	42a3      	cmp	r3, r4
 801486c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014870:	bf08      	it	eq
 8014872:	2300      	moveq	r3, #0
 8014874:	6102      	str	r2, [r0, #16]
 8014876:	bf08      	it	eq
 8014878:	6143      	streq	r3, [r0, #20]
 801487a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801487c:	683f      	ldr	r7, [r7, #0]
 801487e:	fa07 f70c 	lsl.w	r7, r7, ip
 8014882:	433d      	orrs	r5, r7
 8014884:	f843 5b04 	str.w	r5, [r3], #4
 8014888:	f852 5b04 	ldr.w	r5, [r2], #4
 801488c:	40cd      	lsrs	r5, r1
 801488e:	e7e5      	b.n	801485c <rshift+0x3c>
 8014890:	4623      	mov	r3, r4
 8014892:	e7e9      	b.n	8014868 <rshift+0x48>

08014894 <__hexdig_fun>:
 8014894:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014898:	2b09      	cmp	r3, #9
 801489a:	d802      	bhi.n	80148a2 <__hexdig_fun+0xe>
 801489c:	3820      	subs	r0, #32
 801489e:	b2c0      	uxtb	r0, r0
 80148a0:	4770      	bx	lr
 80148a2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80148a6:	2b05      	cmp	r3, #5
 80148a8:	d801      	bhi.n	80148ae <__hexdig_fun+0x1a>
 80148aa:	3847      	subs	r0, #71	; 0x47
 80148ac:	e7f7      	b.n	801489e <__hexdig_fun+0xa>
 80148ae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80148b2:	2b05      	cmp	r3, #5
 80148b4:	d801      	bhi.n	80148ba <__hexdig_fun+0x26>
 80148b6:	3827      	subs	r0, #39	; 0x27
 80148b8:	e7f1      	b.n	801489e <__hexdig_fun+0xa>
 80148ba:	2000      	movs	r0, #0
 80148bc:	4770      	bx	lr

080148be <__gethex>:
 80148be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148c2:	b08b      	sub	sp, #44	; 0x2c
 80148c4:	468a      	mov	sl, r1
 80148c6:	9002      	str	r0, [sp, #8]
 80148c8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80148ca:	9306      	str	r3, [sp, #24]
 80148cc:	4690      	mov	r8, r2
 80148ce:	f000 fad0 	bl	8014e72 <__localeconv_l>
 80148d2:	6803      	ldr	r3, [r0, #0]
 80148d4:	9303      	str	r3, [sp, #12]
 80148d6:	4618      	mov	r0, r3
 80148d8:	f7eb fc8c 	bl	80001f4 <strlen>
 80148dc:	9b03      	ldr	r3, [sp, #12]
 80148de:	9001      	str	r0, [sp, #4]
 80148e0:	4403      	add	r3, r0
 80148e2:	f04f 0b00 	mov.w	fp, #0
 80148e6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80148ea:	9307      	str	r3, [sp, #28]
 80148ec:	f8da 3000 	ldr.w	r3, [sl]
 80148f0:	3302      	adds	r3, #2
 80148f2:	461f      	mov	r7, r3
 80148f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80148f8:	2830      	cmp	r0, #48	; 0x30
 80148fa:	d06c      	beq.n	80149d6 <__gethex+0x118>
 80148fc:	f7ff ffca 	bl	8014894 <__hexdig_fun>
 8014900:	4604      	mov	r4, r0
 8014902:	2800      	cmp	r0, #0
 8014904:	d16a      	bne.n	80149dc <__gethex+0x11e>
 8014906:	9a01      	ldr	r2, [sp, #4]
 8014908:	9903      	ldr	r1, [sp, #12]
 801490a:	4638      	mov	r0, r7
 801490c:	f001 f83c 	bl	8015988 <strncmp>
 8014910:	2800      	cmp	r0, #0
 8014912:	d166      	bne.n	80149e2 <__gethex+0x124>
 8014914:	9b01      	ldr	r3, [sp, #4]
 8014916:	5cf8      	ldrb	r0, [r7, r3]
 8014918:	18fe      	adds	r6, r7, r3
 801491a:	f7ff ffbb 	bl	8014894 <__hexdig_fun>
 801491e:	2800      	cmp	r0, #0
 8014920:	d062      	beq.n	80149e8 <__gethex+0x12a>
 8014922:	4633      	mov	r3, r6
 8014924:	7818      	ldrb	r0, [r3, #0]
 8014926:	2830      	cmp	r0, #48	; 0x30
 8014928:	461f      	mov	r7, r3
 801492a:	f103 0301 	add.w	r3, r3, #1
 801492e:	d0f9      	beq.n	8014924 <__gethex+0x66>
 8014930:	f7ff ffb0 	bl	8014894 <__hexdig_fun>
 8014934:	fab0 f580 	clz	r5, r0
 8014938:	096d      	lsrs	r5, r5, #5
 801493a:	4634      	mov	r4, r6
 801493c:	f04f 0b01 	mov.w	fp, #1
 8014940:	463a      	mov	r2, r7
 8014942:	4616      	mov	r6, r2
 8014944:	3201      	adds	r2, #1
 8014946:	7830      	ldrb	r0, [r6, #0]
 8014948:	f7ff ffa4 	bl	8014894 <__hexdig_fun>
 801494c:	2800      	cmp	r0, #0
 801494e:	d1f8      	bne.n	8014942 <__gethex+0x84>
 8014950:	9a01      	ldr	r2, [sp, #4]
 8014952:	9903      	ldr	r1, [sp, #12]
 8014954:	4630      	mov	r0, r6
 8014956:	f001 f817 	bl	8015988 <strncmp>
 801495a:	b950      	cbnz	r0, 8014972 <__gethex+0xb4>
 801495c:	b954      	cbnz	r4, 8014974 <__gethex+0xb6>
 801495e:	9b01      	ldr	r3, [sp, #4]
 8014960:	18f4      	adds	r4, r6, r3
 8014962:	4622      	mov	r2, r4
 8014964:	4616      	mov	r6, r2
 8014966:	3201      	adds	r2, #1
 8014968:	7830      	ldrb	r0, [r6, #0]
 801496a:	f7ff ff93 	bl	8014894 <__hexdig_fun>
 801496e:	2800      	cmp	r0, #0
 8014970:	d1f8      	bne.n	8014964 <__gethex+0xa6>
 8014972:	b10c      	cbz	r4, 8014978 <__gethex+0xba>
 8014974:	1ba4      	subs	r4, r4, r6
 8014976:	00a4      	lsls	r4, r4, #2
 8014978:	7833      	ldrb	r3, [r6, #0]
 801497a:	2b50      	cmp	r3, #80	; 0x50
 801497c:	d001      	beq.n	8014982 <__gethex+0xc4>
 801497e:	2b70      	cmp	r3, #112	; 0x70
 8014980:	d140      	bne.n	8014a04 <__gethex+0x146>
 8014982:	7873      	ldrb	r3, [r6, #1]
 8014984:	2b2b      	cmp	r3, #43	; 0x2b
 8014986:	d031      	beq.n	80149ec <__gethex+0x12e>
 8014988:	2b2d      	cmp	r3, #45	; 0x2d
 801498a:	d033      	beq.n	80149f4 <__gethex+0x136>
 801498c:	1c71      	adds	r1, r6, #1
 801498e:	f04f 0900 	mov.w	r9, #0
 8014992:	7808      	ldrb	r0, [r1, #0]
 8014994:	f7ff ff7e 	bl	8014894 <__hexdig_fun>
 8014998:	1e43      	subs	r3, r0, #1
 801499a:	b2db      	uxtb	r3, r3
 801499c:	2b18      	cmp	r3, #24
 801499e:	d831      	bhi.n	8014a04 <__gethex+0x146>
 80149a0:	f1a0 0210 	sub.w	r2, r0, #16
 80149a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80149a8:	f7ff ff74 	bl	8014894 <__hexdig_fun>
 80149ac:	1e43      	subs	r3, r0, #1
 80149ae:	b2db      	uxtb	r3, r3
 80149b0:	2b18      	cmp	r3, #24
 80149b2:	d922      	bls.n	80149fa <__gethex+0x13c>
 80149b4:	f1b9 0f00 	cmp.w	r9, #0
 80149b8:	d000      	beq.n	80149bc <__gethex+0xfe>
 80149ba:	4252      	negs	r2, r2
 80149bc:	4414      	add	r4, r2
 80149be:	f8ca 1000 	str.w	r1, [sl]
 80149c2:	b30d      	cbz	r5, 8014a08 <__gethex+0x14a>
 80149c4:	f1bb 0f00 	cmp.w	fp, #0
 80149c8:	bf0c      	ite	eq
 80149ca:	2706      	moveq	r7, #6
 80149cc:	2700      	movne	r7, #0
 80149ce:	4638      	mov	r0, r7
 80149d0:	b00b      	add	sp, #44	; 0x2c
 80149d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149d6:	f10b 0b01 	add.w	fp, fp, #1
 80149da:	e78a      	b.n	80148f2 <__gethex+0x34>
 80149dc:	2500      	movs	r5, #0
 80149de:	462c      	mov	r4, r5
 80149e0:	e7ae      	b.n	8014940 <__gethex+0x82>
 80149e2:	463e      	mov	r6, r7
 80149e4:	2501      	movs	r5, #1
 80149e6:	e7c7      	b.n	8014978 <__gethex+0xba>
 80149e8:	4604      	mov	r4, r0
 80149ea:	e7fb      	b.n	80149e4 <__gethex+0x126>
 80149ec:	f04f 0900 	mov.w	r9, #0
 80149f0:	1cb1      	adds	r1, r6, #2
 80149f2:	e7ce      	b.n	8014992 <__gethex+0xd4>
 80149f4:	f04f 0901 	mov.w	r9, #1
 80149f8:	e7fa      	b.n	80149f0 <__gethex+0x132>
 80149fa:	230a      	movs	r3, #10
 80149fc:	fb03 0202 	mla	r2, r3, r2, r0
 8014a00:	3a10      	subs	r2, #16
 8014a02:	e7cf      	b.n	80149a4 <__gethex+0xe6>
 8014a04:	4631      	mov	r1, r6
 8014a06:	e7da      	b.n	80149be <__gethex+0x100>
 8014a08:	1bf3      	subs	r3, r6, r7
 8014a0a:	3b01      	subs	r3, #1
 8014a0c:	4629      	mov	r1, r5
 8014a0e:	2b07      	cmp	r3, #7
 8014a10:	dc49      	bgt.n	8014aa6 <__gethex+0x1e8>
 8014a12:	9802      	ldr	r0, [sp, #8]
 8014a14:	f000 fa52 	bl	8014ebc <_Balloc>
 8014a18:	9b01      	ldr	r3, [sp, #4]
 8014a1a:	f100 0914 	add.w	r9, r0, #20
 8014a1e:	f04f 0b00 	mov.w	fp, #0
 8014a22:	f1c3 0301 	rsb	r3, r3, #1
 8014a26:	4605      	mov	r5, r0
 8014a28:	f8cd 9010 	str.w	r9, [sp, #16]
 8014a2c:	46da      	mov	sl, fp
 8014a2e:	9308      	str	r3, [sp, #32]
 8014a30:	42b7      	cmp	r7, r6
 8014a32:	d33b      	bcc.n	8014aac <__gethex+0x1ee>
 8014a34:	9804      	ldr	r0, [sp, #16]
 8014a36:	f840 ab04 	str.w	sl, [r0], #4
 8014a3a:	eba0 0009 	sub.w	r0, r0, r9
 8014a3e:	1080      	asrs	r0, r0, #2
 8014a40:	6128      	str	r0, [r5, #16]
 8014a42:	0147      	lsls	r7, r0, #5
 8014a44:	4650      	mov	r0, sl
 8014a46:	f000 fafd 	bl	8015044 <__hi0bits>
 8014a4a:	f8d8 6000 	ldr.w	r6, [r8]
 8014a4e:	1a3f      	subs	r7, r7, r0
 8014a50:	42b7      	cmp	r7, r6
 8014a52:	dd64      	ble.n	8014b1e <__gethex+0x260>
 8014a54:	1bbf      	subs	r7, r7, r6
 8014a56:	4639      	mov	r1, r7
 8014a58:	4628      	mov	r0, r5
 8014a5a:	f000 fe0d 	bl	8015678 <__any_on>
 8014a5e:	4682      	mov	sl, r0
 8014a60:	b178      	cbz	r0, 8014a82 <__gethex+0x1c4>
 8014a62:	1e7b      	subs	r3, r7, #1
 8014a64:	1159      	asrs	r1, r3, #5
 8014a66:	f003 021f 	and.w	r2, r3, #31
 8014a6a:	f04f 0a01 	mov.w	sl, #1
 8014a6e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014a72:	fa0a f202 	lsl.w	r2, sl, r2
 8014a76:	420a      	tst	r2, r1
 8014a78:	d003      	beq.n	8014a82 <__gethex+0x1c4>
 8014a7a:	4553      	cmp	r3, sl
 8014a7c:	dc46      	bgt.n	8014b0c <__gethex+0x24e>
 8014a7e:	f04f 0a02 	mov.w	sl, #2
 8014a82:	4639      	mov	r1, r7
 8014a84:	4628      	mov	r0, r5
 8014a86:	f7ff fecb 	bl	8014820 <rshift>
 8014a8a:	443c      	add	r4, r7
 8014a8c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014a90:	42a3      	cmp	r3, r4
 8014a92:	da52      	bge.n	8014b3a <__gethex+0x27c>
 8014a94:	4629      	mov	r1, r5
 8014a96:	9802      	ldr	r0, [sp, #8]
 8014a98:	f000 fa44 	bl	8014f24 <_Bfree>
 8014a9c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014a9e:	2300      	movs	r3, #0
 8014aa0:	6013      	str	r3, [r2, #0]
 8014aa2:	27a3      	movs	r7, #163	; 0xa3
 8014aa4:	e793      	b.n	80149ce <__gethex+0x110>
 8014aa6:	3101      	adds	r1, #1
 8014aa8:	105b      	asrs	r3, r3, #1
 8014aaa:	e7b0      	b.n	8014a0e <__gethex+0x150>
 8014aac:	1e73      	subs	r3, r6, #1
 8014aae:	9305      	str	r3, [sp, #20]
 8014ab0:	9a07      	ldr	r2, [sp, #28]
 8014ab2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014ab6:	4293      	cmp	r3, r2
 8014ab8:	d018      	beq.n	8014aec <__gethex+0x22e>
 8014aba:	f1bb 0f20 	cmp.w	fp, #32
 8014abe:	d107      	bne.n	8014ad0 <__gethex+0x212>
 8014ac0:	9b04      	ldr	r3, [sp, #16]
 8014ac2:	f8c3 a000 	str.w	sl, [r3]
 8014ac6:	3304      	adds	r3, #4
 8014ac8:	f04f 0a00 	mov.w	sl, #0
 8014acc:	9304      	str	r3, [sp, #16]
 8014ace:	46d3      	mov	fp, sl
 8014ad0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014ad4:	f7ff fede 	bl	8014894 <__hexdig_fun>
 8014ad8:	f000 000f 	and.w	r0, r0, #15
 8014adc:	fa00 f00b 	lsl.w	r0, r0, fp
 8014ae0:	ea4a 0a00 	orr.w	sl, sl, r0
 8014ae4:	f10b 0b04 	add.w	fp, fp, #4
 8014ae8:	9b05      	ldr	r3, [sp, #20]
 8014aea:	e00d      	b.n	8014b08 <__gethex+0x24a>
 8014aec:	9b05      	ldr	r3, [sp, #20]
 8014aee:	9a08      	ldr	r2, [sp, #32]
 8014af0:	4413      	add	r3, r2
 8014af2:	42bb      	cmp	r3, r7
 8014af4:	d3e1      	bcc.n	8014aba <__gethex+0x1fc>
 8014af6:	4618      	mov	r0, r3
 8014af8:	9a01      	ldr	r2, [sp, #4]
 8014afa:	9903      	ldr	r1, [sp, #12]
 8014afc:	9309      	str	r3, [sp, #36]	; 0x24
 8014afe:	f000 ff43 	bl	8015988 <strncmp>
 8014b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b04:	2800      	cmp	r0, #0
 8014b06:	d1d8      	bne.n	8014aba <__gethex+0x1fc>
 8014b08:	461e      	mov	r6, r3
 8014b0a:	e791      	b.n	8014a30 <__gethex+0x172>
 8014b0c:	1eb9      	subs	r1, r7, #2
 8014b0e:	4628      	mov	r0, r5
 8014b10:	f000 fdb2 	bl	8015678 <__any_on>
 8014b14:	2800      	cmp	r0, #0
 8014b16:	d0b2      	beq.n	8014a7e <__gethex+0x1c0>
 8014b18:	f04f 0a03 	mov.w	sl, #3
 8014b1c:	e7b1      	b.n	8014a82 <__gethex+0x1c4>
 8014b1e:	da09      	bge.n	8014b34 <__gethex+0x276>
 8014b20:	1bf7      	subs	r7, r6, r7
 8014b22:	4629      	mov	r1, r5
 8014b24:	463a      	mov	r2, r7
 8014b26:	9802      	ldr	r0, [sp, #8]
 8014b28:	f000 fbc8 	bl	80152bc <__lshift>
 8014b2c:	1be4      	subs	r4, r4, r7
 8014b2e:	4605      	mov	r5, r0
 8014b30:	f100 0914 	add.w	r9, r0, #20
 8014b34:	f04f 0a00 	mov.w	sl, #0
 8014b38:	e7a8      	b.n	8014a8c <__gethex+0x1ce>
 8014b3a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014b3e:	42a0      	cmp	r0, r4
 8014b40:	dd6a      	ble.n	8014c18 <__gethex+0x35a>
 8014b42:	1b04      	subs	r4, r0, r4
 8014b44:	42a6      	cmp	r6, r4
 8014b46:	dc2e      	bgt.n	8014ba6 <__gethex+0x2e8>
 8014b48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014b4c:	2b02      	cmp	r3, #2
 8014b4e:	d022      	beq.n	8014b96 <__gethex+0x2d8>
 8014b50:	2b03      	cmp	r3, #3
 8014b52:	d024      	beq.n	8014b9e <__gethex+0x2e0>
 8014b54:	2b01      	cmp	r3, #1
 8014b56:	d115      	bne.n	8014b84 <__gethex+0x2c6>
 8014b58:	42a6      	cmp	r6, r4
 8014b5a:	d113      	bne.n	8014b84 <__gethex+0x2c6>
 8014b5c:	2e01      	cmp	r6, #1
 8014b5e:	dc0b      	bgt.n	8014b78 <__gethex+0x2ba>
 8014b60:	9a06      	ldr	r2, [sp, #24]
 8014b62:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014b66:	6013      	str	r3, [r2, #0]
 8014b68:	2301      	movs	r3, #1
 8014b6a:	612b      	str	r3, [r5, #16]
 8014b6c:	f8c9 3000 	str.w	r3, [r9]
 8014b70:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014b72:	2762      	movs	r7, #98	; 0x62
 8014b74:	601d      	str	r5, [r3, #0]
 8014b76:	e72a      	b.n	80149ce <__gethex+0x110>
 8014b78:	1e71      	subs	r1, r6, #1
 8014b7a:	4628      	mov	r0, r5
 8014b7c:	f000 fd7c 	bl	8015678 <__any_on>
 8014b80:	2800      	cmp	r0, #0
 8014b82:	d1ed      	bne.n	8014b60 <__gethex+0x2a2>
 8014b84:	4629      	mov	r1, r5
 8014b86:	9802      	ldr	r0, [sp, #8]
 8014b88:	f000 f9cc 	bl	8014f24 <_Bfree>
 8014b8c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014b8e:	2300      	movs	r3, #0
 8014b90:	6013      	str	r3, [r2, #0]
 8014b92:	2750      	movs	r7, #80	; 0x50
 8014b94:	e71b      	b.n	80149ce <__gethex+0x110>
 8014b96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	d0e1      	beq.n	8014b60 <__gethex+0x2a2>
 8014b9c:	e7f2      	b.n	8014b84 <__gethex+0x2c6>
 8014b9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	d1dd      	bne.n	8014b60 <__gethex+0x2a2>
 8014ba4:	e7ee      	b.n	8014b84 <__gethex+0x2c6>
 8014ba6:	1e67      	subs	r7, r4, #1
 8014ba8:	f1ba 0f00 	cmp.w	sl, #0
 8014bac:	d131      	bne.n	8014c12 <__gethex+0x354>
 8014bae:	b127      	cbz	r7, 8014bba <__gethex+0x2fc>
 8014bb0:	4639      	mov	r1, r7
 8014bb2:	4628      	mov	r0, r5
 8014bb4:	f000 fd60 	bl	8015678 <__any_on>
 8014bb8:	4682      	mov	sl, r0
 8014bba:	117a      	asrs	r2, r7, #5
 8014bbc:	2301      	movs	r3, #1
 8014bbe:	f007 071f 	and.w	r7, r7, #31
 8014bc2:	fa03 f707 	lsl.w	r7, r3, r7
 8014bc6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8014bca:	4621      	mov	r1, r4
 8014bcc:	421f      	tst	r7, r3
 8014bce:	4628      	mov	r0, r5
 8014bd0:	bf18      	it	ne
 8014bd2:	f04a 0a02 	orrne.w	sl, sl, #2
 8014bd6:	1b36      	subs	r6, r6, r4
 8014bd8:	f7ff fe22 	bl	8014820 <rshift>
 8014bdc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8014be0:	2702      	movs	r7, #2
 8014be2:	f1ba 0f00 	cmp.w	sl, #0
 8014be6:	d048      	beq.n	8014c7a <__gethex+0x3bc>
 8014be8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014bec:	2b02      	cmp	r3, #2
 8014bee:	d015      	beq.n	8014c1c <__gethex+0x35e>
 8014bf0:	2b03      	cmp	r3, #3
 8014bf2:	d017      	beq.n	8014c24 <__gethex+0x366>
 8014bf4:	2b01      	cmp	r3, #1
 8014bf6:	d109      	bne.n	8014c0c <__gethex+0x34e>
 8014bf8:	f01a 0f02 	tst.w	sl, #2
 8014bfc:	d006      	beq.n	8014c0c <__gethex+0x34e>
 8014bfe:	f8d9 3000 	ldr.w	r3, [r9]
 8014c02:	ea4a 0a03 	orr.w	sl, sl, r3
 8014c06:	f01a 0f01 	tst.w	sl, #1
 8014c0a:	d10e      	bne.n	8014c2a <__gethex+0x36c>
 8014c0c:	f047 0710 	orr.w	r7, r7, #16
 8014c10:	e033      	b.n	8014c7a <__gethex+0x3bc>
 8014c12:	f04f 0a01 	mov.w	sl, #1
 8014c16:	e7d0      	b.n	8014bba <__gethex+0x2fc>
 8014c18:	2701      	movs	r7, #1
 8014c1a:	e7e2      	b.n	8014be2 <__gethex+0x324>
 8014c1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c1e:	f1c3 0301 	rsb	r3, r3, #1
 8014c22:	9315      	str	r3, [sp, #84]	; 0x54
 8014c24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d0f0      	beq.n	8014c0c <__gethex+0x34e>
 8014c2a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8014c2e:	f105 0314 	add.w	r3, r5, #20
 8014c32:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8014c36:	eb03 010a 	add.w	r1, r3, sl
 8014c3a:	f04f 0c00 	mov.w	ip, #0
 8014c3e:	4618      	mov	r0, r3
 8014c40:	f853 2b04 	ldr.w	r2, [r3], #4
 8014c44:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014c48:	d01c      	beq.n	8014c84 <__gethex+0x3c6>
 8014c4a:	3201      	adds	r2, #1
 8014c4c:	6002      	str	r2, [r0, #0]
 8014c4e:	2f02      	cmp	r7, #2
 8014c50:	f105 0314 	add.w	r3, r5, #20
 8014c54:	d138      	bne.n	8014cc8 <__gethex+0x40a>
 8014c56:	f8d8 2000 	ldr.w	r2, [r8]
 8014c5a:	3a01      	subs	r2, #1
 8014c5c:	42b2      	cmp	r2, r6
 8014c5e:	d10a      	bne.n	8014c76 <__gethex+0x3b8>
 8014c60:	1171      	asrs	r1, r6, #5
 8014c62:	2201      	movs	r2, #1
 8014c64:	f006 061f 	and.w	r6, r6, #31
 8014c68:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014c6c:	fa02 f606 	lsl.w	r6, r2, r6
 8014c70:	421e      	tst	r6, r3
 8014c72:	bf18      	it	ne
 8014c74:	4617      	movne	r7, r2
 8014c76:	f047 0720 	orr.w	r7, r7, #32
 8014c7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014c7c:	601d      	str	r5, [r3, #0]
 8014c7e:	9b06      	ldr	r3, [sp, #24]
 8014c80:	601c      	str	r4, [r3, #0]
 8014c82:	e6a4      	b.n	80149ce <__gethex+0x110>
 8014c84:	4299      	cmp	r1, r3
 8014c86:	f843 cc04 	str.w	ip, [r3, #-4]
 8014c8a:	d8d8      	bhi.n	8014c3e <__gethex+0x380>
 8014c8c:	68ab      	ldr	r3, [r5, #8]
 8014c8e:	4599      	cmp	r9, r3
 8014c90:	db12      	blt.n	8014cb8 <__gethex+0x3fa>
 8014c92:	6869      	ldr	r1, [r5, #4]
 8014c94:	9802      	ldr	r0, [sp, #8]
 8014c96:	3101      	adds	r1, #1
 8014c98:	f000 f910 	bl	8014ebc <_Balloc>
 8014c9c:	692a      	ldr	r2, [r5, #16]
 8014c9e:	3202      	adds	r2, #2
 8014ca0:	f105 010c 	add.w	r1, r5, #12
 8014ca4:	4683      	mov	fp, r0
 8014ca6:	0092      	lsls	r2, r2, #2
 8014ca8:	300c      	adds	r0, #12
 8014caa:	f7fd fae7 	bl	801227c <memcpy>
 8014cae:	4629      	mov	r1, r5
 8014cb0:	9802      	ldr	r0, [sp, #8]
 8014cb2:	f000 f937 	bl	8014f24 <_Bfree>
 8014cb6:	465d      	mov	r5, fp
 8014cb8:	692b      	ldr	r3, [r5, #16]
 8014cba:	1c5a      	adds	r2, r3, #1
 8014cbc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8014cc0:	612a      	str	r2, [r5, #16]
 8014cc2:	2201      	movs	r2, #1
 8014cc4:	615a      	str	r2, [r3, #20]
 8014cc6:	e7c2      	b.n	8014c4e <__gethex+0x390>
 8014cc8:	692a      	ldr	r2, [r5, #16]
 8014cca:	454a      	cmp	r2, r9
 8014ccc:	dd0b      	ble.n	8014ce6 <__gethex+0x428>
 8014cce:	2101      	movs	r1, #1
 8014cd0:	4628      	mov	r0, r5
 8014cd2:	f7ff fda5 	bl	8014820 <rshift>
 8014cd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014cda:	3401      	adds	r4, #1
 8014cdc:	42a3      	cmp	r3, r4
 8014cde:	f6ff aed9 	blt.w	8014a94 <__gethex+0x1d6>
 8014ce2:	2701      	movs	r7, #1
 8014ce4:	e7c7      	b.n	8014c76 <__gethex+0x3b8>
 8014ce6:	f016 061f 	ands.w	r6, r6, #31
 8014cea:	d0fa      	beq.n	8014ce2 <__gethex+0x424>
 8014cec:	449a      	add	sl, r3
 8014cee:	f1c6 0620 	rsb	r6, r6, #32
 8014cf2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8014cf6:	f000 f9a5 	bl	8015044 <__hi0bits>
 8014cfa:	42b0      	cmp	r0, r6
 8014cfc:	dbe7      	blt.n	8014cce <__gethex+0x410>
 8014cfe:	e7f0      	b.n	8014ce2 <__gethex+0x424>

08014d00 <L_shift>:
 8014d00:	f1c2 0208 	rsb	r2, r2, #8
 8014d04:	0092      	lsls	r2, r2, #2
 8014d06:	b570      	push	{r4, r5, r6, lr}
 8014d08:	f1c2 0620 	rsb	r6, r2, #32
 8014d0c:	6843      	ldr	r3, [r0, #4]
 8014d0e:	6804      	ldr	r4, [r0, #0]
 8014d10:	fa03 f506 	lsl.w	r5, r3, r6
 8014d14:	432c      	orrs	r4, r5
 8014d16:	40d3      	lsrs	r3, r2
 8014d18:	6004      	str	r4, [r0, #0]
 8014d1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8014d1e:	4288      	cmp	r0, r1
 8014d20:	d3f4      	bcc.n	8014d0c <L_shift+0xc>
 8014d22:	bd70      	pop	{r4, r5, r6, pc}

08014d24 <__match>:
 8014d24:	b530      	push	{r4, r5, lr}
 8014d26:	6803      	ldr	r3, [r0, #0]
 8014d28:	3301      	adds	r3, #1
 8014d2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014d2e:	b914      	cbnz	r4, 8014d36 <__match+0x12>
 8014d30:	6003      	str	r3, [r0, #0]
 8014d32:	2001      	movs	r0, #1
 8014d34:	bd30      	pop	{r4, r5, pc}
 8014d36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014d3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8014d3e:	2d19      	cmp	r5, #25
 8014d40:	bf98      	it	ls
 8014d42:	3220      	addls	r2, #32
 8014d44:	42a2      	cmp	r2, r4
 8014d46:	d0f0      	beq.n	8014d2a <__match+0x6>
 8014d48:	2000      	movs	r0, #0
 8014d4a:	e7f3      	b.n	8014d34 <__match+0x10>

08014d4c <__hexnan>:
 8014d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d50:	680b      	ldr	r3, [r1, #0]
 8014d52:	6801      	ldr	r1, [r0, #0]
 8014d54:	115f      	asrs	r7, r3, #5
 8014d56:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8014d5a:	f013 031f 	ands.w	r3, r3, #31
 8014d5e:	b087      	sub	sp, #28
 8014d60:	bf18      	it	ne
 8014d62:	3704      	addne	r7, #4
 8014d64:	2500      	movs	r5, #0
 8014d66:	1f3e      	subs	r6, r7, #4
 8014d68:	4682      	mov	sl, r0
 8014d6a:	4690      	mov	r8, r2
 8014d6c:	9301      	str	r3, [sp, #4]
 8014d6e:	f847 5c04 	str.w	r5, [r7, #-4]
 8014d72:	46b1      	mov	r9, r6
 8014d74:	4634      	mov	r4, r6
 8014d76:	9502      	str	r5, [sp, #8]
 8014d78:	46ab      	mov	fp, r5
 8014d7a:	784a      	ldrb	r2, [r1, #1]
 8014d7c:	1c4b      	adds	r3, r1, #1
 8014d7e:	9303      	str	r3, [sp, #12]
 8014d80:	b342      	cbz	r2, 8014dd4 <__hexnan+0x88>
 8014d82:	4610      	mov	r0, r2
 8014d84:	9105      	str	r1, [sp, #20]
 8014d86:	9204      	str	r2, [sp, #16]
 8014d88:	f7ff fd84 	bl	8014894 <__hexdig_fun>
 8014d8c:	2800      	cmp	r0, #0
 8014d8e:	d143      	bne.n	8014e18 <__hexnan+0xcc>
 8014d90:	9a04      	ldr	r2, [sp, #16]
 8014d92:	9905      	ldr	r1, [sp, #20]
 8014d94:	2a20      	cmp	r2, #32
 8014d96:	d818      	bhi.n	8014dca <__hexnan+0x7e>
 8014d98:	9b02      	ldr	r3, [sp, #8]
 8014d9a:	459b      	cmp	fp, r3
 8014d9c:	dd13      	ble.n	8014dc6 <__hexnan+0x7a>
 8014d9e:	454c      	cmp	r4, r9
 8014da0:	d206      	bcs.n	8014db0 <__hexnan+0x64>
 8014da2:	2d07      	cmp	r5, #7
 8014da4:	dc04      	bgt.n	8014db0 <__hexnan+0x64>
 8014da6:	462a      	mov	r2, r5
 8014da8:	4649      	mov	r1, r9
 8014daa:	4620      	mov	r0, r4
 8014dac:	f7ff ffa8 	bl	8014d00 <L_shift>
 8014db0:	4544      	cmp	r4, r8
 8014db2:	d944      	bls.n	8014e3e <__hexnan+0xf2>
 8014db4:	2300      	movs	r3, #0
 8014db6:	f1a4 0904 	sub.w	r9, r4, #4
 8014dba:	f844 3c04 	str.w	r3, [r4, #-4]
 8014dbe:	f8cd b008 	str.w	fp, [sp, #8]
 8014dc2:	464c      	mov	r4, r9
 8014dc4:	461d      	mov	r5, r3
 8014dc6:	9903      	ldr	r1, [sp, #12]
 8014dc8:	e7d7      	b.n	8014d7a <__hexnan+0x2e>
 8014dca:	2a29      	cmp	r2, #41	; 0x29
 8014dcc:	d14a      	bne.n	8014e64 <__hexnan+0x118>
 8014dce:	3102      	adds	r1, #2
 8014dd0:	f8ca 1000 	str.w	r1, [sl]
 8014dd4:	f1bb 0f00 	cmp.w	fp, #0
 8014dd8:	d044      	beq.n	8014e64 <__hexnan+0x118>
 8014dda:	454c      	cmp	r4, r9
 8014ddc:	d206      	bcs.n	8014dec <__hexnan+0xa0>
 8014dde:	2d07      	cmp	r5, #7
 8014de0:	dc04      	bgt.n	8014dec <__hexnan+0xa0>
 8014de2:	462a      	mov	r2, r5
 8014de4:	4649      	mov	r1, r9
 8014de6:	4620      	mov	r0, r4
 8014de8:	f7ff ff8a 	bl	8014d00 <L_shift>
 8014dec:	4544      	cmp	r4, r8
 8014dee:	d928      	bls.n	8014e42 <__hexnan+0xf6>
 8014df0:	4643      	mov	r3, r8
 8014df2:	f854 2b04 	ldr.w	r2, [r4], #4
 8014df6:	f843 2b04 	str.w	r2, [r3], #4
 8014dfa:	42a6      	cmp	r6, r4
 8014dfc:	d2f9      	bcs.n	8014df2 <__hexnan+0xa6>
 8014dfe:	2200      	movs	r2, #0
 8014e00:	f843 2b04 	str.w	r2, [r3], #4
 8014e04:	429e      	cmp	r6, r3
 8014e06:	d2fb      	bcs.n	8014e00 <__hexnan+0xb4>
 8014e08:	6833      	ldr	r3, [r6, #0]
 8014e0a:	b91b      	cbnz	r3, 8014e14 <__hexnan+0xc8>
 8014e0c:	4546      	cmp	r6, r8
 8014e0e:	d127      	bne.n	8014e60 <__hexnan+0x114>
 8014e10:	2301      	movs	r3, #1
 8014e12:	6033      	str	r3, [r6, #0]
 8014e14:	2005      	movs	r0, #5
 8014e16:	e026      	b.n	8014e66 <__hexnan+0x11a>
 8014e18:	3501      	adds	r5, #1
 8014e1a:	2d08      	cmp	r5, #8
 8014e1c:	f10b 0b01 	add.w	fp, fp, #1
 8014e20:	dd06      	ble.n	8014e30 <__hexnan+0xe4>
 8014e22:	4544      	cmp	r4, r8
 8014e24:	d9cf      	bls.n	8014dc6 <__hexnan+0x7a>
 8014e26:	2300      	movs	r3, #0
 8014e28:	f844 3c04 	str.w	r3, [r4, #-4]
 8014e2c:	2501      	movs	r5, #1
 8014e2e:	3c04      	subs	r4, #4
 8014e30:	6822      	ldr	r2, [r4, #0]
 8014e32:	f000 000f 	and.w	r0, r0, #15
 8014e36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014e3a:	6020      	str	r0, [r4, #0]
 8014e3c:	e7c3      	b.n	8014dc6 <__hexnan+0x7a>
 8014e3e:	2508      	movs	r5, #8
 8014e40:	e7c1      	b.n	8014dc6 <__hexnan+0x7a>
 8014e42:	9b01      	ldr	r3, [sp, #4]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d0df      	beq.n	8014e08 <__hexnan+0xbc>
 8014e48:	f04f 32ff 	mov.w	r2, #4294967295
 8014e4c:	f1c3 0320 	rsb	r3, r3, #32
 8014e50:	fa22 f303 	lsr.w	r3, r2, r3
 8014e54:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8014e58:	401a      	ands	r2, r3
 8014e5a:	f847 2c04 	str.w	r2, [r7, #-4]
 8014e5e:	e7d3      	b.n	8014e08 <__hexnan+0xbc>
 8014e60:	3e04      	subs	r6, #4
 8014e62:	e7d1      	b.n	8014e08 <__hexnan+0xbc>
 8014e64:	2004      	movs	r0, #4
 8014e66:	b007      	add	sp, #28
 8014e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014e6c <__locale_ctype_ptr_l>:
 8014e6c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8014e70:	4770      	bx	lr

08014e72 <__localeconv_l>:
 8014e72:	30f0      	adds	r0, #240	; 0xf0
 8014e74:	4770      	bx	lr
	...

08014e78 <_localeconv_r>:
 8014e78:	4b04      	ldr	r3, [pc, #16]	; (8014e8c <_localeconv_r+0x14>)
 8014e7a:	681b      	ldr	r3, [r3, #0]
 8014e7c:	6a18      	ldr	r0, [r3, #32]
 8014e7e:	4b04      	ldr	r3, [pc, #16]	; (8014e90 <_localeconv_r+0x18>)
 8014e80:	2800      	cmp	r0, #0
 8014e82:	bf08      	it	eq
 8014e84:	4618      	moveq	r0, r3
 8014e86:	30f0      	adds	r0, #240	; 0xf0
 8014e88:	4770      	bx	lr
 8014e8a:	bf00      	nop
 8014e8c:	200000c8 	.word	0x200000c8
 8014e90:	2000012c 	.word	0x2000012c

08014e94 <__ascii_mbtowc>:
 8014e94:	b082      	sub	sp, #8
 8014e96:	b901      	cbnz	r1, 8014e9a <__ascii_mbtowc+0x6>
 8014e98:	a901      	add	r1, sp, #4
 8014e9a:	b142      	cbz	r2, 8014eae <__ascii_mbtowc+0x1a>
 8014e9c:	b14b      	cbz	r3, 8014eb2 <__ascii_mbtowc+0x1e>
 8014e9e:	7813      	ldrb	r3, [r2, #0]
 8014ea0:	600b      	str	r3, [r1, #0]
 8014ea2:	7812      	ldrb	r2, [r2, #0]
 8014ea4:	1c10      	adds	r0, r2, #0
 8014ea6:	bf18      	it	ne
 8014ea8:	2001      	movne	r0, #1
 8014eaa:	b002      	add	sp, #8
 8014eac:	4770      	bx	lr
 8014eae:	4610      	mov	r0, r2
 8014eb0:	e7fb      	b.n	8014eaa <__ascii_mbtowc+0x16>
 8014eb2:	f06f 0001 	mvn.w	r0, #1
 8014eb6:	e7f8      	b.n	8014eaa <__ascii_mbtowc+0x16>

08014eb8 <__malloc_lock>:
 8014eb8:	4770      	bx	lr

08014eba <__malloc_unlock>:
 8014eba:	4770      	bx	lr

08014ebc <_Balloc>:
 8014ebc:	b570      	push	{r4, r5, r6, lr}
 8014ebe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014ec0:	4604      	mov	r4, r0
 8014ec2:	460e      	mov	r6, r1
 8014ec4:	b93d      	cbnz	r5, 8014ed6 <_Balloc+0x1a>
 8014ec6:	2010      	movs	r0, #16
 8014ec8:	f7fd f9c8 	bl	801225c <malloc>
 8014ecc:	6260      	str	r0, [r4, #36]	; 0x24
 8014ece:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014ed2:	6005      	str	r5, [r0, #0]
 8014ed4:	60c5      	str	r5, [r0, #12]
 8014ed6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8014ed8:	68eb      	ldr	r3, [r5, #12]
 8014eda:	b183      	cbz	r3, 8014efe <_Balloc+0x42>
 8014edc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014ede:	68db      	ldr	r3, [r3, #12]
 8014ee0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014ee4:	b9b8      	cbnz	r0, 8014f16 <_Balloc+0x5a>
 8014ee6:	2101      	movs	r1, #1
 8014ee8:	fa01 f506 	lsl.w	r5, r1, r6
 8014eec:	1d6a      	adds	r2, r5, #5
 8014eee:	0092      	lsls	r2, r2, #2
 8014ef0:	4620      	mov	r0, r4
 8014ef2:	f000 fbe2 	bl	80156ba <_calloc_r>
 8014ef6:	b160      	cbz	r0, 8014f12 <_Balloc+0x56>
 8014ef8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8014efc:	e00e      	b.n	8014f1c <_Balloc+0x60>
 8014efe:	2221      	movs	r2, #33	; 0x21
 8014f00:	2104      	movs	r1, #4
 8014f02:	4620      	mov	r0, r4
 8014f04:	f000 fbd9 	bl	80156ba <_calloc_r>
 8014f08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014f0a:	60e8      	str	r0, [r5, #12]
 8014f0c:	68db      	ldr	r3, [r3, #12]
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d1e4      	bne.n	8014edc <_Balloc+0x20>
 8014f12:	2000      	movs	r0, #0
 8014f14:	bd70      	pop	{r4, r5, r6, pc}
 8014f16:	6802      	ldr	r2, [r0, #0]
 8014f18:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8014f1c:	2300      	movs	r3, #0
 8014f1e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014f22:	e7f7      	b.n	8014f14 <_Balloc+0x58>

08014f24 <_Bfree>:
 8014f24:	b570      	push	{r4, r5, r6, lr}
 8014f26:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8014f28:	4606      	mov	r6, r0
 8014f2a:	460d      	mov	r5, r1
 8014f2c:	b93c      	cbnz	r4, 8014f3e <_Bfree+0x1a>
 8014f2e:	2010      	movs	r0, #16
 8014f30:	f7fd f994 	bl	801225c <malloc>
 8014f34:	6270      	str	r0, [r6, #36]	; 0x24
 8014f36:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014f3a:	6004      	str	r4, [r0, #0]
 8014f3c:	60c4      	str	r4, [r0, #12]
 8014f3e:	b13d      	cbz	r5, 8014f50 <_Bfree+0x2c>
 8014f40:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8014f42:	686a      	ldr	r2, [r5, #4]
 8014f44:	68db      	ldr	r3, [r3, #12]
 8014f46:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014f4a:	6029      	str	r1, [r5, #0]
 8014f4c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8014f50:	bd70      	pop	{r4, r5, r6, pc}

08014f52 <__multadd>:
 8014f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f56:	690d      	ldr	r5, [r1, #16]
 8014f58:	461f      	mov	r7, r3
 8014f5a:	4606      	mov	r6, r0
 8014f5c:	460c      	mov	r4, r1
 8014f5e:	f101 0c14 	add.w	ip, r1, #20
 8014f62:	2300      	movs	r3, #0
 8014f64:	f8dc 0000 	ldr.w	r0, [ip]
 8014f68:	b281      	uxth	r1, r0
 8014f6a:	fb02 7101 	mla	r1, r2, r1, r7
 8014f6e:	0c0f      	lsrs	r7, r1, #16
 8014f70:	0c00      	lsrs	r0, r0, #16
 8014f72:	fb02 7000 	mla	r0, r2, r0, r7
 8014f76:	b289      	uxth	r1, r1
 8014f78:	3301      	adds	r3, #1
 8014f7a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8014f7e:	429d      	cmp	r5, r3
 8014f80:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8014f84:	f84c 1b04 	str.w	r1, [ip], #4
 8014f88:	dcec      	bgt.n	8014f64 <__multadd+0x12>
 8014f8a:	b1d7      	cbz	r7, 8014fc2 <__multadd+0x70>
 8014f8c:	68a3      	ldr	r3, [r4, #8]
 8014f8e:	42ab      	cmp	r3, r5
 8014f90:	dc12      	bgt.n	8014fb8 <__multadd+0x66>
 8014f92:	6861      	ldr	r1, [r4, #4]
 8014f94:	4630      	mov	r0, r6
 8014f96:	3101      	adds	r1, #1
 8014f98:	f7ff ff90 	bl	8014ebc <_Balloc>
 8014f9c:	6922      	ldr	r2, [r4, #16]
 8014f9e:	3202      	adds	r2, #2
 8014fa0:	f104 010c 	add.w	r1, r4, #12
 8014fa4:	4680      	mov	r8, r0
 8014fa6:	0092      	lsls	r2, r2, #2
 8014fa8:	300c      	adds	r0, #12
 8014faa:	f7fd f967 	bl	801227c <memcpy>
 8014fae:	4621      	mov	r1, r4
 8014fb0:	4630      	mov	r0, r6
 8014fb2:	f7ff ffb7 	bl	8014f24 <_Bfree>
 8014fb6:	4644      	mov	r4, r8
 8014fb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014fbc:	3501      	adds	r5, #1
 8014fbe:	615f      	str	r7, [r3, #20]
 8014fc0:	6125      	str	r5, [r4, #16]
 8014fc2:	4620      	mov	r0, r4
 8014fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014fc8 <__s2b>:
 8014fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014fcc:	460c      	mov	r4, r1
 8014fce:	4615      	mov	r5, r2
 8014fd0:	461f      	mov	r7, r3
 8014fd2:	2209      	movs	r2, #9
 8014fd4:	3308      	adds	r3, #8
 8014fd6:	4606      	mov	r6, r0
 8014fd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8014fdc:	2100      	movs	r1, #0
 8014fde:	2201      	movs	r2, #1
 8014fe0:	429a      	cmp	r2, r3
 8014fe2:	db20      	blt.n	8015026 <__s2b+0x5e>
 8014fe4:	4630      	mov	r0, r6
 8014fe6:	f7ff ff69 	bl	8014ebc <_Balloc>
 8014fea:	9b08      	ldr	r3, [sp, #32]
 8014fec:	6143      	str	r3, [r0, #20]
 8014fee:	2d09      	cmp	r5, #9
 8014ff0:	f04f 0301 	mov.w	r3, #1
 8014ff4:	6103      	str	r3, [r0, #16]
 8014ff6:	dd19      	ble.n	801502c <__s2b+0x64>
 8014ff8:	f104 0809 	add.w	r8, r4, #9
 8014ffc:	46c1      	mov	r9, r8
 8014ffe:	442c      	add	r4, r5
 8015000:	f819 3b01 	ldrb.w	r3, [r9], #1
 8015004:	4601      	mov	r1, r0
 8015006:	3b30      	subs	r3, #48	; 0x30
 8015008:	220a      	movs	r2, #10
 801500a:	4630      	mov	r0, r6
 801500c:	f7ff ffa1 	bl	8014f52 <__multadd>
 8015010:	45a1      	cmp	r9, r4
 8015012:	d1f5      	bne.n	8015000 <__s2b+0x38>
 8015014:	eb08 0405 	add.w	r4, r8, r5
 8015018:	3c08      	subs	r4, #8
 801501a:	1b2d      	subs	r5, r5, r4
 801501c:	1963      	adds	r3, r4, r5
 801501e:	42bb      	cmp	r3, r7
 8015020:	db07      	blt.n	8015032 <__s2b+0x6a>
 8015022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015026:	0052      	lsls	r2, r2, #1
 8015028:	3101      	adds	r1, #1
 801502a:	e7d9      	b.n	8014fe0 <__s2b+0x18>
 801502c:	340a      	adds	r4, #10
 801502e:	2509      	movs	r5, #9
 8015030:	e7f3      	b.n	801501a <__s2b+0x52>
 8015032:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015036:	4601      	mov	r1, r0
 8015038:	3b30      	subs	r3, #48	; 0x30
 801503a:	220a      	movs	r2, #10
 801503c:	4630      	mov	r0, r6
 801503e:	f7ff ff88 	bl	8014f52 <__multadd>
 8015042:	e7eb      	b.n	801501c <__s2b+0x54>

08015044 <__hi0bits>:
 8015044:	0c02      	lsrs	r2, r0, #16
 8015046:	0412      	lsls	r2, r2, #16
 8015048:	4603      	mov	r3, r0
 801504a:	b9b2      	cbnz	r2, 801507a <__hi0bits+0x36>
 801504c:	0403      	lsls	r3, r0, #16
 801504e:	2010      	movs	r0, #16
 8015050:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015054:	bf04      	itt	eq
 8015056:	021b      	lsleq	r3, r3, #8
 8015058:	3008      	addeq	r0, #8
 801505a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801505e:	bf04      	itt	eq
 8015060:	011b      	lsleq	r3, r3, #4
 8015062:	3004      	addeq	r0, #4
 8015064:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015068:	bf04      	itt	eq
 801506a:	009b      	lsleq	r3, r3, #2
 801506c:	3002      	addeq	r0, #2
 801506e:	2b00      	cmp	r3, #0
 8015070:	db06      	blt.n	8015080 <__hi0bits+0x3c>
 8015072:	005b      	lsls	r3, r3, #1
 8015074:	d503      	bpl.n	801507e <__hi0bits+0x3a>
 8015076:	3001      	adds	r0, #1
 8015078:	4770      	bx	lr
 801507a:	2000      	movs	r0, #0
 801507c:	e7e8      	b.n	8015050 <__hi0bits+0xc>
 801507e:	2020      	movs	r0, #32
 8015080:	4770      	bx	lr

08015082 <__lo0bits>:
 8015082:	6803      	ldr	r3, [r0, #0]
 8015084:	f013 0207 	ands.w	r2, r3, #7
 8015088:	4601      	mov	r1, r0
 801508a:	d00b      	beq.n	80150a4 <__lo0bits+0x22>
 801508c:	07da      	lsls	r2, r3, #31
 801508e:	d423      	bmi.n	80150d8 <__lo0bits+0x56>
 8015090:	0798      	lsls	r0, r3, #30
 8015092:	bf49      	itett	mi
 8015094:	085b      	lsrmi	r3, r3, #1
 8015096:	089b      	lsrpl	r3, r3, #2
 8015098:	2001      	movmi	r0, #1
 801509a:	600b      	strmi	r3, [r1, #0]
 801509c:	bf5c      	itt	pl
 801509e:	600b      	strpl	r3, [r1, #0]
 80150a0:	2002      	movpl	r0, #2
 80150a2:	4770      	bx	lr
 80150a4:	b298      	uxth	r0, r3
 80150a6:	b9a8      	cbnz	r0, 80150d4 <__lo0bits+0x52>
 80150a8:	0c1b      	lsrs	r3, r3, #16
 80150aa:	2010      	movs	r0, #16
 80150ac:	f013 0fff 	tst.w	r3, #255	; 0xff
 80150b0:	bf04      	itt	eq
 80150b2:	0a1b      	lsreq	r3, r3, #8
 80150b4:	3008      	addeq	r0, #8
 80150b6:	071a      	lsls	r2, r3, #28
 80150b8:	bf04      	itt	eq
 80150ba:	091b      	lsreq	r3, r3, #4
 80150bc:	3004      	addeq	r0, #4
 80150be:	079a      	lsls	r2, r3, #30
 80150c0:	bf04      	itt	eq
 80150c2:	089b      	lsreq	r3, r3, #2
 80150c4:	3002      	addeq	r0, #2
 80150c6:	07da      	lsls	r2, r3, #31
 80150c8:	d402      	bmi.n	80150d0 <__lo0bits+0x4e>
 80150ca:	085b      	lsrs	r3, r3, #1
 80150cc:	d006      	beq.n	80150dc <__lo0bits+0x5a>
 80150ce:	3001      	adds	r0, #1
 80150d0:	600b      	str	r3, [r1, #0]
 80150d2:	4770      	bx	lr
 80150d4:	4610      	mov	r0, r2
 80150d6:	e7e9      	b.n	80150ac <__lo0bits+0x2a>
 80150d8:	2000      	movs	r0, #0
 80150da:	4770      	bx	lr
 80150dc:	2020      	movs	r0, #32
 80150de:	4770      	bx	lr

080150e0 <__i2b>:
 80150e0:	b510      	push	{r4, lr}
 80150e2:	460c      	mov	r4, r1
 80150e4:	2101      	movs	r1, #1
 80150e6:	f7ff fee9 	bl	8014ebc <_Balloc>
 80150ea:	2201      	movs	r2, #1
 80150ec:	6144      	str	r4, [r0, #20]
 80150ee:	6102      	str	r2, [r0, #16]
 80150f0:	bd10      	pop	{r4, pc}

080150f2 <__multiply>:
 80150f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150f6:	4614      	mov	r4, r2
 80150f8:	690a      	ldr	r2, [r1, #16]
 80150fa:	6923      	ldr	r3, [r4, #16]
 80150fc:	429a      	cmp	r2, r3
 80150fe:	bfb8      	it	lt
 8015100:	460b      	movlt	r3, r1
 8015102:	4688      	mov	r8, r1
 8015104:	bfbc      	itt	lt
 8015106:	46a0      	movlt	r8, r4
 8015108:	461c      	movlt	r4, r3
 801510a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801510e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015112:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015116:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801511a:	eb07 0609 	add.w	r6, r7, r9
 801511e:	42b3      	cmp	r3, r6
 8015120:	bfb8      	it	lt
 8015122:	3101      	addlt	r1, #1
 8015124:	f7ff feca 	bl	8014ebc <_Balloc>
 8015128:	f100 0514 	add.w	r5, r0, #20
 801512c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8015130:	462b      	mov	r3, r5
 8015132:	2200      	movs	r2, #0
 8015134:	4573      	cmp	r3, lr
 8015136:	d316      	bcc.n	8015166 <__multiply+0x74>
 8015138:	f104 0214 	add.w	r2, r4, #20
 801513c:	f108 0114 	add.w	r1, r8, #20
 8015140:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8015144:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8015148:	9300      	str	r3, [sp, #0]
 801514a:	9b00      	ldr	r3, [sp, #0]
 801514c:	9201      	str	r2, [sp, #4]
 801514e:	4293      	cmp	r3, r2
 8015150:	d80c      	bhi.n	801516c <__multiply+0x7a>
 8015152:	2e00      	cmp	r6, #0
 8015154:	dd03      	ble.n	801515e <__multiply+0x6c>
 8015156:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801515a:	2b00      	cmp	r3, #0
 801515c:	d05d      	beq.n	801521a <__multiply+0x128>
 801515e:	6106      	str	r6, [r0, #16]
 8015160:	b003      	add	sp, #12
 8015162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015166:	f843 2b04 	str.w	r2, [r3], #4
 801516a:	e7e3      	b.n	8015134 <__multiply+0x42>
 801516c:	f8b2 b000 	ldrh.w	fp, [r2]
 8015170:	f1bb 0f00 	cmp.w	fp, #0
 8015174:	d023      	beq.n	80151be <__multiply+0xcc>
 8015176:	4689      	mov	r9, r1
 8015178:	46ac      	mov	ip, r5
 801517a:	f04f 0800 	mov.w	r8, #0
 801517e:	f859 4b04 	ldr.w	r4, [r9], #4
 8015182:	f8dc a000 	ldr.w	sl, [ip]
 8015186:	b2a3      	uxth	r3, r4
 8015188:	fa1f fa8a 	uxth.w	sl, sl
 801518c:	fb0b a303 	mla	r3, fp, r3, sl
 8015190:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015194:	f8dc 4000 	ldr.w	r4, [ip]
 8015198:	4443      	add	r3, r8
 801519a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801519e:	fb0b 840a 	mla	r4, fp, sl, r8
 80151a2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80151a6:	46e2      	mov	sl, ip
 80151a8:	b29b      	uxth	r3, r3
 80151aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80151ae:	454f      	cmp	r7, r9
 80151b0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80151b4:	f84a 3b04 	str.w	r3, [sl], #4
 80151b8:	d82b      	bhi.n	8015212 <__multiply+0x120>
 80151ba:	f8cc 8004 	str.w	r8, [ip, #4]
 80151be:	9b01      	ldr	r3, [sp, #4]
 80151c0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80151c4:	3204      	adds	r2, #4
 80151c6:	f1ba 0f00 	cmp.w	sl, #0
 80151ca:	d020      	beq.n	801520e <__multiply+0x11c>
 80151cc:	682b      	ldr	r3, [r5, #0]
 80151ce:	4689      	mov	r9, r1
 80151d0:	46a8      	mov	r8, r5
 80151d2:	f04f 0b00 	mov.w	fp, #0
 80151d6:	f8b9 c000 	ldrh.w	ip, [r9]
 80151da:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80151de:	fb0a 440c 	mla	r4, sl, ip, r4
 80151e2:	445c      	add	r4, fp
 80151e4:	46c4      	mov	ip, r8
 80151e6:	b29b      	uxth	r3, r3
 80151e8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80151ec:	f84c 3b04 	str.w	r3, [ip], #4
 80151f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80151f4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80151f8:	0c1b      	lsrs	r3, r3, #16
 80151fa:	fb0a b303 	mla	r3, sl, r3, fp
 80151fe:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015202:	454f      	cmp	r7, r9
 8015204:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8015208:	d805      	bhi.n	8015216 <__multiply+0x124>
 801520a:	f8c8 3004 	str.w	r3, [r8, #4]
 801520e:	3504      	adds	r5, #4
 8015210:	e79b      	b.n	801514a <__multiply+0x58>
 8015212:	46d4      	mov	ip, sl
 8015214:	e7b3      	b.n	801517e <__multiply+0x8c>
 8015216:	46e0      	mov	r8, ip
 8015218:	e7dd      	b.n	80151d6 <__multiply+0xe4>
 801521a:	3e01      	subs	r6, #1
 801521c:	e799      	b.n	8015152 <__multiply+0x60>
	...

08015220 <__pow5mult>:
 8015220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015224:	4615      	mov	r5, r2
 8015226:	f012 0203 	ands.w	r2, r2, #3
 801522a:	4606      	mov	r6, r0
 801522c:	460f      	mov	r7, r1
 801522e:	d007      	beq.n	8015240 <__pow5mult+0x20>
 8015230:	3a01      	subs	r2, #1
 8015232:	4c21      	ldr	r4, [pc, #132]	; (80152b8 <__pow5mult+0x98>)
 8015234:	2300      	movs	r3, #0
 8015236:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801523a:	f7ff fe8a 	bl	8014f52 <__multadd>
 801523e:	4607      	mov	r7, r0
 8015240:	10ad      	asrs	r5, r5, #2
 8015242:	d035      	beq.n	80152b0 <__pow5mult+0x90>
 8015244:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015246:	b93c      	cbnz	r4, 8015258 <__pow5mult+0x38>
 8015248:	2010      	movs	r0, #16
 801524a:	f7fd f807 	bl	801225c <malloc>
 801524e:	6270      	str	r0, [r6, #36]	; 0x24
 8015250:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015254:	6004      	str	r4, [r0, #0]
 8015256:	60c4      	str	r4, [r0, #12]
 8015258:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801525c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015260:	b94c      	cbnz	r4, 8015276 <__pow5mult+0x56>
 8015262:	f240 2171 	movw	r1, #625	; 0x271
 8015266:	4630      	mov	r0, r6
 8015268:	f7ff ff3a 	bl	80150e0 <__i2b>
 801526c:	2300      	movs	r3, #0
 801526e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015272:	4604      	mov	r4, r0
 8015274:	6003      	str	r3, [r0, #0]
 8015276:	f04f 0800 	mov.w	r8, #0
 801527a:	07eb      	lsls	r3, r5, #31
 801527c:	d50a      	bpl.n	8015294 <__pow5mult+0x74>
 801527e:	4639      	mov	r1, r7
 8015280:	4622      	mov	r2, r4
 8015282:	4630      	mov	r0, r6
 8015284:	f7ff ff35 	bl	80150f2 <__multiply>
 8015288:	4639      	mov	r1, r7
 801528a:	4681      	mov	r9, r0
 801528c:	4630      	mov	r0, r6
 801528e:	f7ff fe49 	bl	8014f24 <_Bfree>
 8015292:	464f      	mov	r7, r9
 8015294:	106d      	asrs	r5, r5, #1
 8015296:	d00b      	beq.n	80152b0 <__pow5mult+0x90>
 8015298:	6820      	ldr	r0, [r4, #0]
 801529a:	b938      	cbnz	r0, 80152ac <__pow5mult+0x8c>
 801529c:	4622      	mov	r2, r4
 801529e:	4621      	mov	r1, r4
 80152a0:	4630      	mov	r0, r6
 80152a2:	f7ff ff26 	bl	80150f2 <__multiply>
 80152a6:	6020      	str	r0, [r4, #0]
 80152a8:	f8c0 8000 	str.w	r8, [r0]
 80152ac:	4604      	mov	r4, r0
 80152ae:	e7e4      	b.n	801527a <__pow5mult+0x5a>
 80152b0:	4638      	mov	r0, r7
 80152b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80152b6:	bf00      	nop
 80152b8:	08023b18 	.word	0x08023b18

080152bc <__lshift>:
 80152bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80152c0:	460c      	mov	r4, r1
 80152c2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80152c6:	6923      	ldr	r3, [r4, #16]
 80152c8:	6849      	ldr	r1, [r1, #4]
 80152ca:	eb0a 0903 	add.w	r9, sl, r3
 80152ce:	68a3      	ldr	r3, [r4, #8]
 80152d0:	4607      	mov	r7, r0
 80152d2:	4616      	mov	r6, r2
 80152d4:	f109 0501 	add.w	r5, r9, #1
 80152d8:	42ab      	cmp	r3, r5
 80152da:	db32      	blt.n	8015342 <__lshift+0x86>
 80152dc:	4638      	mov	r0, r7
 80152de:	f7ff fded 	bl	8014ebc <_Balloc>
 80152e2:	2300      	movs	r3, #0
 80152e4:	4680      	mov	r8, r0
 80152e6:	f100 0114 	add.w	r1, r0, #20
 80152ea:	461a      	mov	r2, r3
 80152ec:	4553      	cmp	r3, sl
 80152ee:	db2b      	blt.n	8015348 <__lshift+0x8c>
 80152f0:	6920      	ldr	r0, [r4, #16]
 80152f2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80152f6:	f104 0314 	add.w	r3, r4, #20
 80152fa:	f016 021f 	ands.w	r2, r6, #31
 80152fe:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015302:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015306:	d025      	beq.n	8015354 <__lshift+0x98>
 8015308:	f1c2 0e20 	rsb	lr, r2, #32
 801530c:	2000      	movs	r0, #0
 801530e:	681e      	ldr	r6, [r3, #0]
 8015310:	468a      	mov	sl, r1
 8015312:	4096      	lsls	r6, r2
 8015314:	4330      	orrs	r0, r6
 8015316:	f84a 0b04 	str.w	r0, [sl], #4
 801531a:	f853 0b04 	ldr.w	r0, [r3], #4
 801531e:	459c      	cmp	ip, r3
 8015320:	fa20 f00e 	lsr.w	r0, r0, lr
 8015324:	d814      	bhi.n	8015350 <__lshift+0x94>
 8015326:	6048      	str	r0, [r1, #4]
 8015328:	b108      	cbz	r0, 801532e <__lshift+0x72>
 801532a:	f109 0502 	add.w	r5, r9, #2
 801532e:	3d01      	subs	r5, #1
 8015330:	4638      	mov	r0, r7
 8015332:	f8c8 5010 	str.w	r5, [r8, #16]
 8015336:	4621      	mov	r1, r4
 8015338:	f7ff fdf4 	bl	8014f24 <_Bfree>
 801533c:	4640      	mov	r0, r8
 801533e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015342:	3101      	adds	r1, #1
 8015344:	005b      	lsls	r3, r3, #1
 8015346:	e7c7      	b.n	80152d8 <__lshift+0x1c>
 8015348:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801534c:	3301      	adds	r3, #1
 801534e:	e7cd      	b.n	80152ec <__lshift+0x30>
 8015350:	4651      	mov	r1, sl
 8015352:	e7dc      	b.n	801530e <__lshift+0x52>
 8015354:	3904      	subs	r1, #4
 8015356:	f853 2b04 	ldr.w	r2, [r3], #4
 801535a:	f841 2f04 	str.w	r2, [r1, #4]!
 801535e:	459c      	cmp	ip, r3
 8015360:	d8f9      	bhi.n	8015356 <__lshift+0x9a>
 8015362:	e7e4      	b.n	801532e <__lshift+0x72>

08015364 <__mcmp>:
 8015364:	6903      	ldr	r3, [r0, #16]
 8015366:	690a      	ldr	r2, [r1, #16]
 8015368:	1a9b      	subs	r3, r3, r2
 801536a:	b530      	push	{r4, r5, lr}
 801536c:	d10c      	bne.n	8015388 <__mcmp+0x24>
 801536e:	0092      	lsls	r2, r2, #2
 8015370:	3014      	adds	r0, #20
 8015372:	3114      	adds	r1, #20
 8015374:	1884      	adds	r4, r0, r2
 8015376:	4411      	add	r1, r2
 8015378:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801537c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015380:	4295      	cmp	r5, r2
 8015382:	d003      	beq.n	801538c <__mcmp+0x28>
 8015384:	d305      	bcc.n	8015392 <__mcmp+0x2e>
 8015386:	2301      	movs	r3, #1
 8015388:	4618      	mov	r0, r3
 801538a:	bd30      	pop	{r4, r5, pc}
 801538c:	42a0      	cmp	r0, r4
 801538e:	d3f3      	bcc.n	8015378 <__mcmp+0x14>
 8015390:	e7fa      	b.n	8015388 <__mcmp+0x24>
 8015392:	f04f 33ff 	mov.w	r3, #4294967295
 8015396:	e7f7      	b.n	8015388 <__mcmp+0x24>

08015398 <__mdiff>:
 8015398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801539c:	460d      	mov	r5, r1
 801539e:	4607      	mov	r7, r0
 80153a0:	4611      	mov	r1, r2
 80153a2:	4628      	mov	r0, r5
 80153a4:	4614      	mov	r4, r2
 80153a6:	f7ff ffdd 	bl	8015364 <__mcmp>
 80153aa:	1e06      	subs	r6, r0, #0
 80153ac:	d108      	bne.n	80153c0 <__mdiff+0x28>
 80153ae:	4631      	mov	r1, r6
 80153b0:	4638      	mov	r0, r7
 80153b2:	f7ff fd83 	bl	8014ebc <_Balloc>
 80153b6:	2301      	movs	r3, #1
 80153b8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80153bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80153c0:	bfa4      	itt	ge
 80153c2:	4623      	movge	r3, r4
 80153c4:	462c      	movge	r4, r5
 80153c6:	4638      	mov	r0, r7
 80153c8:	6861      	ldr	r1, [r4, #4]
 80153ca:	bfa6      	itte	ge
 80153cc:	461d      	movge	r5, r3
 80153ce:	2600      	movge	r6, #0
 80153d0:	2601      	movlt	r6, #1
 80153d2:	f7ff fd73 	bl	8014ebc <_Balloc>
 80153d6:	692b      	ldr	r3, [r5, #16]
 80153d8:	60c6      	str	r6, [r0, #12]
 80153da:	6926      	ldr	r6, [r4, #16]
 80153dc:	f105 0914 	add.w	r9, r5, #20
 80153e0:	f104 0214 	add.w	r2, r4, #20
 80153e4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80153e8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80153ec:	f100 0514 	add.w	r5, r0, #20
 80153f0:	f04f 0e00 	mov.w	lr, #0
 80153f4:	f852 ab04 	ldr.w	sl, [r2], #4
 80153f8:	f859 4b04 	ldr.w	r4, [r9], #4
 80153fc:	fa1e f18a 	uxtah	r1, lr, sl
 8015400:	b2a3      	uxth	r3, r4
 8015402:	1ac9      	subs	r1, r1, r3
 8015404:	0c23      	lsrs	r3, r4, #16
 8015406:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801540a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801540e:	b289      	uxth	r1, r1
 8015410:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8015414:	45c8      	cmp	r8, r9
 8015416:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801541a:	4694      	mov	ip, r2
 801541c:	f845 3b04 	str.w	r3, [r5], #4
 8015420:	d8e8      	bhi.n	80153f4 <__mdiff+0x5c>
 8015422:	45bc      	cmp	ip, r7
 8015424:	d304      	bcc.n	8015430 <__mdiff+0x98>
 8015426:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801542a:	b183      	cbz	r3, 801544e <__mdiff+0xb6>
 801542c:	6106      	str	r6, [r0, #16]
 801542e:	e7c5      	b.n	80153bc <__mdiff+0x24>
 8015430:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015434:	fa1e f381 	uxtah	r3, lr, r1
 8015438:	141a      	asrs	r2, r3, #16
 801543a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801543e:	b29b      	uxth	r3, r3
 8015440:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015444:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8015448:	f845 3b04 	str.w	r3, [r5], #4
 801544c:	e7e9      	b.n	8015422 <__mdiff+0x8a>
 801544e:	3e01      	subs	r6, #1
 8015450:	e7e9      	b.n	8015426 <__mdiff+0x8e>
	...

08015454 <__ulp>:
 8015454:	4b12      	ldr	r3, [pc, #72]	; (80154a0 <__ulp+0x4c>)
 8015456:	ee10 2a90 	vmov	r2, s1
 801545a:	401a      	ands	r2, r3
 801545c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8015460:	2b00      	cmp	r3, #0
 8015462:	dd04      	ble.n	801546e <__ulp+0x1a>
 8015464:	2000      	movs	r0, #0
 8015466:	4619      	mov	r1, r3
 8015468:	ec41 0b10 	vmov	d0, r0, r1
 801546c:	4770      	bx	lr
 801546e:	425b      	negs	r3, r3
 8015470:	151b      	asrs	r3, r3, #20
 8015472:	2b13      	cmp	r3, #19
 8015474:	f04f 0000 	mov.w	r0, #0
 8015478:	f04f 0100 	mov.w	r1, #0
 801547c:	dc04      	bgt.n	8015488 <__ulp+0x34>
 801547e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8015482:	fa42 f103 	asr.w	r1, r2, r3
 8015486:	e7ef      	b.n	8015468 <__ulp+0x14>
 8015488:	3b14      	subs	r3, #20
 801548a:	2b1e      	cmp	r3, #30
 801548c:	f04f 0201 	mov.w	r2, #1
 8015490:	bfda      	itte	le
 8015492:	f1c3 031f 	rsble	r3, r3, #31
 8015496:	fa02 f303 	lslle.w	r3, r2, r3
 801549a:	4613      	movgt	r3, r2
 801549c:	4618      	mov	r0, r3
 801549e:	e7e3      	b.n	8015468 <__ulp+0x14>
 80154a0:	7ff00000 	.word	0x7ff00000

080154a4 <__b2d>:
 80154a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154a6:	6905      	ldr	r5, [r0, #16]
 80154a8:	f100 0714 	add.w	r7, r0, #20
 80154ac:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80154b0:	1f2e      	subs	r6, r5, #4
 80154b2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80154b6:	4620      	mov	r0, r4
 80154b8:	f7ff fdc4 	bl	8015044 <__hi0bits>
 80154bc:	f1c0 0320 	rsb	r3, r0, #32
 80154c0:	280a      	cmp	r0, #10
 80154c2:	600b      	str	r3, [r1, #0]
 80154c4:	f8df c074 	ldr.w	ip, [pc, #116]	; 801553c <__b2d+0x98>
 80154c8:	dc14      	bgt.n	80154f4 <__b2d+0x50>
 80154ca:	f1c0 0e0b 	rsb	lr, r0, #11
 80154ce:	fa24 f10e 	lsr.w	r1, r4, lr
 80154d2:	42b7      	cmp	r7, r6
 80154d4:	ea41 030c 	orr.w	r3, r1, ip
 80154d8:	bf34      	ite	cc
 80154da:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80154de:	2100      	movcs	r1, #0
 80154e0:	3015      	adds	r0, #21
 80154e2:	fa04 f000 	lsl.w	r0, r4, r0
 80154e6:	fa21 f10e 	lsr.w	r1, r1, lr
 80154ea:	ea40 0201 	orr.w	r2, r0, r1
 80154ee:	ec43 2b10 	vmov	d0, r2, r3
 80154f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80154f4:	42b7      	cmp	r7, r6
 80154f6:	bf3a      	itte	cc
 80154f8:	f1a5 0608 	subcc.w	r6, r5, #8
 80154fc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015500:	2100      	movcs	r1, #0
 8015502:	380b      	subs	r0, #11
 8015504:	d015      	beq.n	8015532 <__b2d+0x8e>
 8015506:	4084      	lsls	r4, r0
 8015508:	f1c0 0520 	rsb	r5, r0, #32
 801550c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8015510:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8015514:	42be      	cmp	r6, r7
 8015516:	fa21 fc05 	lsr.w	ip, r1, r5
 801551a:	ea44 030c 	orr.w	r3, r4, ip
 801551e:	bf8c      	ite	hi
 8015520:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015524:	2400      	movls	r4, #0
 8015526:	fa01 f000 	lsl.w	r0, r1, r0
 801552a:	40ec      	lsrs	r4, r5
 801552c:	ea40 0204 	orr.w	r2, r0, r4
 8015530:	e7dd      	b.n	80154ee <__b2d+0x4a>
 8015532:	ea44 030c 	orr.w	r3, r4, ip
 8015536:	460a      	mov	r2, r1
 8015538:	e7d9      	b.n	80154ee <__b2d+0x4a>
 801553a:	bf00      	nop
 801553c:	3ff00000 	.word	0x3ff00000

08015540 <__d2b>:
 8015540:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015544:	460e      	mov	r6, r1
 8015546:	2101      	movs	r1, #1
 8015548:	ec59 8b10 	vmov	r8, r9, d0
 801554c:	4615      	mov	r5, r2
 801554e:	f7ff fcb5 	bl	8014ebc <_Balloc>
 8015552:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8015556:	4607      	mov	r7, r0
 8015558:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801555c:	bb34      	cbnz	r4, 80155ac <__d2b+0x6c>
 801555e:	9301      	str	r3, [sp, #4]
 8015560:	f1b8 0300 	subs.w	r3, r8, #0
 8015564:	d027      	beq.n	80155b6 <__d2b+0x76>
 8015566:	a802      	add	r0, sp, #8
 8015568:	f840 3d08 	str.w	r3, [r0, #-8]!
 801556c:	f7ff fd89 	bl	8015082 <__lo0bits>
 8015570:	9900      	ldr	r1, [sp, #0]
 8015572:	b1f0      	cbz	r0, 80155b2 <__d2b+0x72>
 8015574:	9a01      	ldr	r2, [sp, #4]
 8015576:	f1c0 0320 	rsb	r3, r0, #32
 801557a:	fa02 f303 	lsl.w	r3, r2, r3
 801557e:	430b      	orrs	r3, r1
 8015580:	40c2      	lsrs	r2, r0
 8015582:	617b      	str	r3, [r7, #20]
 8015584:	9201      	str	r2, [sp, #4]
 8015586:	9b01      	ldr	r3, [sp, #4]
 8015588:	61bb      	str	r3, [r7, #24]
 801558a:	2b00      	cmp	r3, #0
 801558c:	bf14      	ite	ne
 801558e:	2102      	movne	r1, #2
 8015590:	2101      	moveq	r1, #1
 8015592:	6139      	str	r1, [r7, #16]
 8015594:	b1c4      	cbz	r4, 80155c8 <__d2b+0x88>
 8015596:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801559a:	4404      	add	r4, r0
 801559c:	6034      	str	r4, [r6, #0]
 801559e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80155a2:	6028      	str	r0, [r5, #0]
 80155a4:	4638      	mov	r0, r7
 80155a6:	b003      	add	sp, #12
 80155a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80155ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80155b0:	e7d5      	b.n	801555e <__d2b+0x1e>
 80155b2:	6179      	str	r1, [r7, #20]
 80155b4:	e7e7      	b.n	8015586 <__d2b+0x46>
 80155b6:	a801      	add	r0, sp, #4
 80155b8:	f7ff fd63 	bl	8015082 <__lo0bits>
 80155bc:	9b01      	ldr	r3, [sp, #4]
 80155be:	617b      	str	r3, [r7, #20]
 80155c0:	2101      	movs	r1, #1
 80155c2:	6139      	str	r1, [r7, #16]
 80155c4:	3020      	adds	r0, #32
 80155c6:	e7e5      	b.n	8015594 <__d2b+0x54>
 80155c8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80155cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80155d0:	6030      	str	r0, [r6, #0]
 80155d2:	6918      	ldr	r0, [r3, #16]
 80155d4:	f7ff fd36 	bl	8015044 <__hi0bits>
 80155d8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80155dc:	e7e1      	b.n	80155a2 <__d2b+0x62>

080155de <__ratio>:
 80155de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155e2:	4688      	mov	r8, r1
 80155e4:	4669      	mov	r1, sp
 80155e6:	4681      	mov	r9, r0
 80155e8:	f7ff ff5c 	bl	80154a4 <__b2d>
 80155ec:	a901      	add	r1, sp, #4
 80155ee:	4640      	mov	r0, r8
 80155f0:	ec57 6b10 	vmov	r6, r7, d0
 80155f4:	f7ff ff56 	bl	80154a4 <__b2d>
 80155f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80155fc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015600:	eba3 0c02 	sub.w	ip, r3, r2
 8015604:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015608:	1a9b      	subs	r3, r3, r2
 801560a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801560e:	ec5b ab10 	vmov	sl, fp, d0
 8015612:	2b00      	cmp	r3, #0
 8015614:	bfce      	itee	gt
 8015616:	463a      	movgt	r2, r7
 8015618:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801561c:	465a      	movle	r2, fp
 801561e:	4659      	mov	r1, fp
 8015620:	463d      	mov	r5, r7
 8015622:	bfd4      	ite	le
 8015624:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8015628:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801562c:	4630      	mov	r0, r6
 801562e:	ee10 2a10 	vmov	r2, s0
 8015632:	460b      	mov	r3, r1
 8015634:	4629      	mov	r1, r5
 8015636:	f7eb f921 	bl	800087c <__aeabi_ddiv>
 801563a:	ec41 0b10 	vmov	d0, r0, r1
 801563e:	b003      	add	sp, #12
 8015640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015644 <__copybits>:
 8015644:	3901      	subs	r1, #1
 8015646:	b510      	push	{r4, lr}
 8015648:	1149      	asrs	r1, r1, #5
 801564a:	6914      	ldr	r4, [r2, #16]
 801564c:	3101      	adds	r1, #1
 801564e:	f102 0314 	add.w	r3, r2, #20
 8015652:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015656:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801565a:	42a3      	cmp	r3, r4
 801565c:	4602      	mov	r2, r0
 801565e:	d303      	bcc.n	8015668 <__copybits+0x24>
 8015660:	2300      	movs	r3, #0
 8015662:	428a      	cmp	r2, r1
 8015664:	d305      	bcc.n	8015672 <__copybits+0x2e>
 8015666:	bd10      	pop	{r4, pc}
 8015668:	f853 2b04 	ldr.w	r2, [r3], #4
 801566c:	f840 2b04 	str.w	r2, [r0], #4
 8015670:	e7f3      	b.n	801565a <__copybits+0x16>
 8015672:	f842 3b04 	str.w	r3, [r2], #4
 8015676:	e7f4      	b.n	8015662 <__copybits+0x1e>

08015678 <__any_on>:
 8015678:	f100 0214 	add.w	r2, r0, #20
 801567c:	6900      	ldr	r0, [r0, #16]
 801567e:	114b      	asrs	r3, r1, #5
 8015680:	4298      	cmp	r0, r3
 8015682:	b510      	push	{r4, lr}
 8015684:	db11      	blt.n	80156aa <__any_on+0x32>
 8015686:	dd0a      	ble.n	801569e <__any_on+0x26>
 8015688:	f011 011f 	ands.w	r1, r1, #31
 801568c:	d007      	beq.n	801569e <__any_on+0x26>
 801568e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015692:	fa24 f001 	lsr.w	r0, r4, r1
 8015696:	fa00 f101 	lsl.w	r1, r0, r1
 801569a:	428c      	cmp	r4, r1
 801569c:	d10b      	bne.n	80156b6 <__any_on+0x3e>
 801569e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80156a2:	4293      	cmp	r3, r2
 80156a4:	d803      	bhi.n	80156ae <__any_on+0x36>
 80156a6:	2000      	movs	r0, #0
 80156a8:	bd10      	pop	{r4, pc}
 80156aa:	4603      	mov	r3, r0
 80156ac:	e7f7      	b.n	801569e <__any_on+0x26>
 80156ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80156b2:	2900      	cmp	r1, #0
 80156b4:	d0f5      	beq.n	80156a2 <__any_on+0x2a>
 80156b6:	2001      	movs	r0, #1
 80156b8:	e7f6      	b.n	80156a8 <__any_on+0x30>

080156ba <_calloc_r>:
 80156ba:	b538      	push	{r3, r4, r5, lr}
 80156bc:	fb02 f401 	mul.w	r4, r2, r1
 80156c0:	4621      	mov	r1, r4
 80156c2:	f7fc fe3d 	bl	8012340 <_malloc_r>
 80156c6:	4605      	mov	r5, r0
 80156c8:	b118      	cbz	r0, 80156d2 <_calloc_r+0x18>
 80156ca:	4622      	mov	r2, r4
 80156cc:	2100      	movs	r1, #0
 80156ce:	f7fc fde0 	bl	8012292 <memset>
 80156d2:	4628      	mov	r0, r5
 80156d4:	bd38      	pop	{r3, r4, r5, pc}

080156d6 <__ssputs_r>:
 80156d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80156da:	688e      	ldr	r6, [r1, #8]
 80156dc:	429e      	cmp	r6, r3
 80156de:	4682      	mov	sl, r0
 80156e0:	460c      	mov	r4, r1
 80156e2:	4690      	mov	r8, r2
 80156e4:	4699      	mov	r9, r3
 80156e6:	d837      	bhi.n	8015758 <__ssputs_r+0x82>
 80156e8:	898a      	ldrh	r2, [r1, #12]
 80156ea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80156ee:	d031      	beq.n	8015754 <__ssputs_r+0x7e>
 80156f0:	6825      	ldr	r5, [r4, #0]
 80156f2:	6909      	ldr	r1, [r1, #16]
 80156f4:	1a6f      	subs	r7, r5, r1
 80156f6:	6965      	ldr	r5, [r4, #20]
 80156f8:	2302      	movs	r3, #2
 80156fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80156fe:	fb95 f5f3 	sdiv	r5, r5, r3
 8015702:	f109 0301 	add.w	r3, r9, #1
 8015706:	443b      	add	r3, r7
 8015708:	429d      	cmp	r5, r3
 801570a:	bf38      	it	cc
 801570c:	461d      	movcc	r5, r3
 801570e:	0553      	lsls	r3, r2, #21
 8015710:	d530      	bpl.n	8015774 <__ssputs_r+0x9e>
 8015712:	4629      	mov	r1, r5
 8015714:	f7fc fe14 	bl	8012340 <_malloc_r>
 8015718:	4606      	mov	r6, r0
 801571a:	b950      	cbnz	r0, 8015732 <__ssputs_r+0x5c>
 801571c:	230c      	movs	r3, #12
 801571e:	f8ca 3000 	str.w	r3, [sl]
 8015722:	89a3      	ldrh	r3, [r4, #12]
 8015724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015728:	81a3      	strh	r3, [r4, #12]
 801572a:	f04f 30ff 	mov.w	r0, #4294967295
 801572e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015732:	463a      	mov	r2, r7
 8015734:	6921      	ldr	r1, [r4, #16]
 8015736:	f7fc fda1 	bl	801227c <memcpy>
 801573a:	89a3      	ldrh	r3, [r4, #12]
 801573c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015744:	81a3      	strh	r3, [r4, #12]
 8015746:	6126      	str	r6, [r4, #16]
 8015748:	6165      	str	r5, [r4, #20]
 801574a:	443e      	add	r6, r7
 801574c:	1bed      	subs	r5, r5, r7
 801574e:	6026      	str	r6, [r4, #0]
 8015750:	60a5      	str	r5, [r4, #8]
 8015752:	464e      	mov	r6, r9
 8015754:	454e      	cmp	r6, r9
 8015756:	d900      	bls.n	801575a <__ssputs_r+0x84>
 8015758:	464e      	mov	r6, r9
 801575a:	4632      	mov	r2, r6
 801575c:	4641      	mov	r1, r8
 801575e:	6820      	ldr	r0, [r4, #0]
 8015760:	f000 f931 	bl	80159c6 <memmove>
 8015764:	68a3      	ldr	r3, [r4, #8]
 8015766:	1b9b      	subs	r3, r3, r6
 8015768:	60a3      	str	r3, [r4, #8]
 801576a:	6823      	ldr	r3, [r4, #0]
 801576c:	441e      	add	r6, r3
 801576e:	6026      	str	r6, [r4, #0]
 8015770:	2000      	movs	r0, #0
 8015772:	e7dc      	b.n	801572e <__ssputs_r+0x58>
 8015774:	462a      	mov	r2, r5
 8015776:	f000 f93f 	bl	80159f8 <_realloc_r>
 801577a:	4606      	mov	r6, r0
 801577c:	2800      	cmp	r0, #0
 801577e:	d1e2      	bne.n	8015746 <__ssputs_r+0x70>
 8015780:	6921      	ldr	r1, [r4, #16]
 8015782:	4650      	mov	r0, sl
 8015784:	f7fc fd8e 	bl	80122a4 <_free_r>
 8015788:	e7c8      	b.n	801571c <__ssputs_r+0x46>
	...

0801578c <_svfiprintf_r>:
 801578c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015790:	461d      	mov	r5, r3
 8015792:	898b      	ldrh	r3, [r1, #12]
 8015794:	061f      	lsls	r7, r3, #24
 8015796:	b09d      	sub	sp, #116	; 0x74
 8015798:	4680      	mov	r8, r0
 801579a:	460c      	mov	r4, r1
 801579c:	4616      	mov	r6, r2
 801579e:	d50f      	bpl.n	80157c0 <_svfiprintf_r+0x34>
 80157a0:	690b      	ldr	r3, [r1, #16]
 80157a2:	b96b      	cbnz	r3, 80157c0 <_svfiprintf_r+0x34>
 80157a4:	2140      	movs	r1, #64	; 0x40
 80157a6:	f7fc fdcb 	bl	8012340 <_malloc_r>
 80157aa:	6020      	str	r0, [r4, #0]
 80157ac:	6120      	str	r0, [r4, #16]
 80157ae:	b928      	cbnz	r0, 80157bc <_svfiprintf_r+0x30>
 80157b0:	230c      	movs	r3, #12
 80157b2:	f8c8 3000 	str.w	r3, [r8]
 80157b6:	f04f 30ff 	mov.w	r0, #4294967295
 80157ba:	e0c8      	b.n	801594e <_svfiprintf_r+0x1c2>
 80157bc:	2340      	movs	r3, #64	; 0x40
 80157be:	6163      	str	r3, [r4, #20]
 80157c0:	2300      	movs	r3, #0
 80157c2:	9309      	str	r3, [sp, #36]	; 0x24
 80157c4:	2320      	movs	r3, #32
 80157c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80157ca:	2330      	movs	r3, #48	; 0x30
 80157cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80157d0:	9503      	str	r5, [sp, #12]
 80157d2:	f04f 0b01 	mov.w	fp, #1
 80157d6:	4637      	mov	r7, r6
 80157d8:	463d      	mov	r5, r7
 80157da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80157de:	b10b      	cbz	r3, 80157e4 <_svfiprintf_r+0x58>
 80157e0:	2b25      	cmp	r3, #37	; 0x25
 80157e2:	d13e      	bne.n	8015862 <_svfiprintf_r+0xd6>
 80157e4:	ebb7 0a06 	subs.w	sl, r7, r6
 80157e8:	d00b      	beq.n	8015802 <_svfiprintf_r+0x76>
 80157ea:	4653      	mov	r3, sl
 80157ec:	4632      	mov	r2, r6
 80157ee:	4621      	mov	r1, r4
 80157f0:	4640      	mov	r0, r8
 80157f2:	f7ff ff70 	bl	80156d6 <__ssputs_r>
 80157f6:	3001      	adds	r0, #1
 80157f8:	f000 80a4 	beq.w	8015944 <_svfiprintf_r+0x1b8>
 80157fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80157fe:	4453      	add	r3, sl
 8015800:	9309      	str	r3, [sp, #36]	; 0x24
 8015802:	783b      	ldrb	r3, [r7, #0]
 8015804:	2b00      	cmp	r3, #0
 8015806:	f000 809d 	beq.w	8015944 <_svfiprintf_r+0x1b8>
 801580a:	2300      	movs	r3, #0
 801580c:	f04f 32ff 	mov.w	r2, #4294967295
 8015810:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015814:	9304      	str	r3, [sp, #16]
 8015816:	9307      	str	r3, [sp, #28]
 8015818:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801581c:	931a      	str	r3, [sp, #104]	; 0x68
 801581e:	462f      	mov	r7, r5
 8015820:	2205      	movs	r2, #5
 8015822:	f817 1b01 	ldrb.w	r1, [r7], #1
 8015826:	4850      	ldr	r0, [pc, #320]	; (8015968 <_svfiprintf_r+0x1dc>)
 8015828:	f7ea fcf2 	bl	8000210 <memchr>
 801582c:	9b04      	ldr	r3, [sp, #16]
 801582e:	b9d0      	cbnz	r0, 8015866 <_svfiprintf_r+0xda>
 8015830:	06d9      	lsls	r1, r3, #27
 8015832:	bf44      	itt	mi
 8015834:	2220      	movmi	r2, #32
 8015836:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801583a:	071a      	lsls	r2, r3, #28
 801583c:	bf44      	itt	mi
 801583e:	222b      	movmi	r2, #43	; 0x2b
 8015840:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015844:	782a      	ldrb	r2, [r5, #0]
 8015846:	2a2a      	cmp	r2, #42	; 0x2a
 8015848:	d015      	beq.n	8015876 <_svfiprintf_r+0xea>
 801584a:	9a07      	ldr	r2, [sp, #28]
 801584c:	462f      	mov	r7, r5
 801584e:	2000      	movs	r0, #0
 8015850:	250a      	movs	r5, #10
 8015852:	4639      	mov	r1, r7
 8015854:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015858:	3b30      	subs	r3, #48	; 0x30
 801585a:	2b09      	cmp	r3, #9
 801585c:	d94d      	bls.n	80158fa <_svfiprintf_r+0x16e>
 801585e:	b1b8      	cbz	r0, 8015890 <_svfiprintf_r+0x104>
 8015860:	e00f      	b.n	8015882 <_svfiprintf_r+0xf6>
 8015862:	462f      	mov	r7, r5
 8015864:	e7b8      	b.n	80157d8 <_svfiprintf_r+0x4c>
 8015866:	4a40      	ldr	r2, [pc, #256]	; (8015968 <_svfiprintf_r+0x1dc>)
 8015868:	1a80      	subs	r0, r0, r2
 801586a:	fa0b f000 	lsl.w	r0, fp, r0
 801586e:	4318      	orrs	r0, r3
 8015870:	9004      	str	r0, [sp, #16]
 8015872:	463d      	mov	r5, r7
 8015874:	e7d3      	b.n	801581e <_svfiprintf_r+0x92>
 8015876:	9a03      	ldr	r2, [sp, #12]
 8015878:	1d11      	adds	r1, r2, #4
 801587a:	6812      	ldr	r2, [r2, #0]
 801587c:	9103      	str	r1, [sp, #12]
 801587e:	2a00      	cmp	r2, #0
 8015880:	db01      	blt.n	8015886 <_svfiprintf_r+0xfa>
 8015882:	9207      	str	r2, [sp, #28]
 8015884:	e004      	b.n	8015890 <_svfiprintf_r+0x104>
 8015886:	4252      	negs	r2, r2
 8015888:	f043 0302 	orr.w	r3, r3, #2
 801588c:	9207      	str	r2, [sp, #28]
 801588e:	9304      	str	r3, [sp, #16]
 8015890:	783b      	ldrb	r3, [r7, #0]
 8015892:	2b2e      	cmp	r3, #46	; 0x2e
 8015894:	d10c      	bne.n	80158b0 <_svfiprintf_r+0x124>
 8015896:	787b      	ldrb	r3, [r7, #1]
 8015898:	2b2a      	cmp	r3, #42	; 0x2a
 801589a:	d133      	bne.n	8015904 <_svfiprintf_r+0x178>
 801589c:	9b03      	ldr	r3, [sp, #12]
 801589e:	1d1a      	adds	r2, r3, #4
 80158a0:	681b      	ldr	r3, [r3, #0]
 80158a2:	9203      	str	r2, [sp, #12]
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	bfb8      	it	lt
 80158a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80158ac:	3702      	adds	r7, #2
 80158ae:	9305      	str	r3, [sp, #20]
 80158b0:	4d2e      	ldr	r5, [pc, #184]	; (801596c <_svfiprintf_r+0x1e0>)
 80158b2:	7839      	ldrb	r1, [r7, #0]
 80158b4:	2203      	movs	r2, #3
 80158b6:	4628      	mov	r0, r5
 80158b8:	f7ea fcaa 	bl	8000210 <memchr>
 80158bc:	b138      	cbz	r0, 80158ce <_svfiprintf_r+0x142>
 80158be:	2340      	movs	r3, #64	; 0x40
 80158c0:	1b40      	subs	r0, r0, r5
 80158c2:	fa03 f000 	lsl.w	r0, r3, r0
 80158c6:	9b04      	ldr	r3, [sp, #16]
 80158c8:	4303      	orrs	r3, r0
 80158ca:	3701      	adds	r7, #1
 80158cc:	9304      	str	r3, [sp, #16]
 80158ce:	7839      	ldrb	r1, [r7, #0]
 80158d0:	4827      	ldr	r0, [pc, #156]	; (8015970 <_svfiprintf_r+0x1e4>)
 80158d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80158d6:	2206      	movs	r2, #6
 80158d8:	1c7e      	adds	r6, r7, #1
 80158da:	f7ea fc99 	bl	8000210 <memchr>
 80158de:	2800      	cmp	r0, #0
 80158e0:	d038      	beq.n	8015954 <_svfiprintf_r+0x1c8>
 80158e2:	4b24      	ldr	r3, [pc, #144]	; (8015974 <_svfiprintf_r+0x1e8>)
 80158e4:	bb13      	cbnz	r3, 801592c <_svfiprintf_r+0x1a0>
 80158e6:	9b03      	ldr	r3, [sp, #12]
 80158e8:	3307      	adds	r3, #7
 80158ea:	f023 0307 	bic.w	r3, r3, #7
 80158ee:	3308      	adds	r3, #8
 80158f0:	9303      	str	r3, [sp, #12]
 80158f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80158f4:	444b      	add	r3, r9
 80158f6:	9309      	str	r3, [sp, #36]	; 0x24
 80158f8:	e76d      	b.n	80157d6 <_svfiprintf_r+0x4a>
 80158fa:	fb05 3202 	mla	r2, r5, r2, r3
 80158fe:	2001      	movs	r0, #1
 8015900:	460f      	mov	r7, r1
 8015902:	e7a6      	b.n	8015852 <_svfiprintf_r+0xc6>
 8015904:	2300      	movs	r3, #0
 8015906:	3701      	adds	r7, #1
 8015908:	9305      	str	r3, [sp, #20]
 801590a:	4619      	mov	r1, r3
 801590c:	250a      	movs	r5, #10
 801590e:	4638      	mov	r0, r7
 8015910:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015914:	3a30      	subs	r2, #48	; 0x30
 8015916:	2a09      	cmp	r2, #9
 8015918:	d903      	bls.n	8015922 <_svfiprintf_r+0x196>
 801591a:	2b00      	cmp	r3, #0
 801591c:	d0c8      	beq.n	80158b0 <_svfiprintf_r+0x124>
 801591e:	9105      	str	r1, [sp, #20]
 8015920:	e7c6      	b.n	80158b0 <_svfiprintf_r+0x124>
 8015922:	fb05 2101 	mla	r1, r5, r1, r2
 8015926:	2301      	movs	r3, #1
 8015928:	4607      	mov	r7, r0
 801592a:	e7f0      	b.n	801590e <_svfiprintf_r+0x182>
 801592c:	ab03      	add	r3, sp, #12
 801592e:	9300      	str	r3, [sp, #0]
 8015930:	4622      	mov	r2, r4
 8015932:	4b11      	ldr	r3, [pc, #68]	; (8015978 <_svfiprintf_r+0x1ec>)
 8015934:	a904      	add	r1, sp, #16
 8015936:	4640      	mov	r0, r8
 8015938:	f7fc fdf0 	bl	801251c <_printf_float>
 801593c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8015940:	4681      	mov	r9, r0
 8015942:	d1d6      	bne.n	80158f2 <_svfiprintf_r+0x166>
 8015944:	89a3      	ldrh	r3, [r4, #12]
 8015946:	065b      	lsls	r3, r3, #25
 8015948:	f53f af35 	bmi.w	80157b6 <_svfiprintf_r+0x2a>
 801594c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801594e:	b01d      	add	sp, #116	; 0x74
 8015950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015954:	ab03      	add	r3, sp, #12
 8015956:	9300      	str	r3, [sp, #0]
 8015958:	4622      	mov	r2, r4
 801595a:	4b07      	ldr	r3, [pc, #28]	; (8015978 <_svfiprintf_r+0x1ec>)
 801595c:	a904      	add	r1, sp, #16
 801595e:	4640      	mov	r0, r8
 8015960:	f7fd f892 	bl	8012a88 <_printf_i>
 8015964:	e7ea      	b.n	801593c <_svfiprintf_r+0x1b0>
 8015966:	bf00      	nop
 8015968:	08023b24 	.word	0x08023b24
 801596c:	08023b2a 	.word	0x08023b2a
 8015970:	08023b2e 	.word	0x08023b2e
 8015974:	0801251d 	.word	0x0801251d
 8015978:	080156d7 	.word	0x080156d7

0801597c <nanf>:
 801597c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015984 <nanf+0x8>
 8015980:	4770      	bx	lr
 8015982:	bf00      	nop
 8015984:	7fc00000 	.word	0x7fc00000

08015988 <strncmp>:
 8015988:	b510      	push	{r4, lr}
 801598a:	b16a      	cbz	r2, 80159a8 <strncmp+0x20>
 801598c:	3901      	subs	r1, #1
 801598e:	1884      	adds	r4, r0, r2
 8015990:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015994:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015998:	4293      	cmp	r3, r2
 801599a:	d103      	bne.n	80159a4 <strncmp+0x1c>
 801599c:	42a0      	cmp	r0, r4
 801599e:	d001      	beq.n	80159a4 <strncmp+0x1c>
 80159a0:	2b00      	cmp	r3, #0
 80159a2:	d1f5      	bne.n	8015990 <strncmp+0x8>
 80159a4:	1a98      	subs	r0, r3, r2
 80159a6:	bd10      	pop	{r4, pc}
 80159a8:	4610      	mov	r0, r2
 80159aa:	e7fc      	b.n	80159a6 <strncmp+0x1e>

080159ac <__ascii_wctomb>:
 80159ac:	b149      	cbz	r1, 80159c2 <__ascii_wctomb+0x16>
 80159ae:	2aff      	cmp	r2, #255	; 0xff
 80159b0:	bf85      	ittet	hi
 80159b2:	238a      	movhi	r3, #138	; 0x8a
 80159b4:	6003      	strhi	r3, [r0, #0]
 80159b6:	700a      	strbls	r2, [r1, #0]
 80159b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80159bc:	bf98      	it	ls
 80159be:	2001      	movls	r0, #1
 80159c0:	4770      	bx	lr
 80159c2:	4608      	mov	r0, r1
 80159c4:	4770      	bx	lr

080159c6 <memmove>:
 80159c6:	4288      	cmp	r0, r1
 80159c8:	b510      	push	{r4, lr}
 80159ca:	eb01 0302 	add.w	r3, r1, r2
 80159ce:	d807      	bhi.n	80159e0 <memmove+0x1a>
 80159d0:	1e42      	subs	r2, r0, #1
 80159d2:	4299      	cmp	r1, r3
 80159d4:	d00a      	beq.n	80159ec <memmove+0x26>
 80159d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80159da:	f802 4f01 	strb.w	r4, [r2, #1]!
 80159de:	e7f8      	b.n	80159d2 <memmove+0xc>
 80159e0:	4283      	cmp	r3, r0
 80159e2:	d9f5      	bls.n	80159d0 <memmove+0xa>
 80159e4:	1881      	adds	r1, r0, r2
 80159e6:	1ad2      	subs	r2, r2, r3
 80159e8:	42d3      	cmn	r3, r2
 80159ea:	d100      	bne.n	80159ee <memmove+0x28>
 80159ec:	bd10      	pop	{r4, pc}
 80159ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80159f2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80159f6:	e7f7      	b.n	80159e8 <memmove+0x22>

080159f8 <_realloc_r>:
 80159f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80159fa:	4607      	mov	r7, r0
 80159fc:	4614      	mov	r4, r2
 80159fe:	460e      	mov	r6, r1
 8015a00:	b921      	cbnz	r1, 8015a0c <_realloc_r+0x14>
 8015a02:	4611      	mov	r1, r2
 8015a04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015a08:	f7fc bc9a 	b.w	8012340 <_malloc_r>
 8015a0c:	b922      	cbnz	r2, 8015a18 <_realloc_r+0x20>
 8015a0e:	f7fc fc49 	bl	80122a4 <_free_r>
 8015a12:	4625      	mov	r5, r4
 8015a14:	4628      	mov	r0, r5
 8015a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015a18:	f000 f814 	bl	8015a44 <_malloc_usable_size_r>
 8015a1c:	42a0      	cmp	r0, r4
 8015a1e:	d20f      	bcs.n	8015a40 <_realloc_r+0x48>
 8015a20:	4621      	mov	r1, r4
 8015a22:	4638      	mov	r0, r7
 8015a24:	f7fc fc8c 	bl	8012340 <_malloc_r>
 8015a28:	4605      	mov	r5, r0
 8015a2a:	2800      	cmp	r0, #0
 8015a2c:	d0f2      	beq.n	8015a14 <_realloc_r+0x1c>
 8015a2e:	4631      	mov	r1, r6
 8015a30:	4622      	mov	r2, r4
 8015a32:	f7fc fc23 	bl	801227c <memcpy>
 8015a36:	4631      	mov	r1, r6
 8015a38:	4638      	mov	r0, r7
 8015a3a:	f7fc fc33 	bl	80122a4 <_free_r>
 8015a3e:	e7e9      	b.n	8015a14 <_realloc_r+0x1c>
 8015a40:	4635      	mov	r5, r6
 8015a42:	e7e7      	b.n	8015a14 <_realloc_r+0x1c>

08015a44 <_malloc_usable_size_r>:
 8015a44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015a48:	1f18      	subs	r0, r3, #4
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	bfbc      	itt	lt
 8015a4e:	580b      	ldrlt	r3, [r1, r0]
 8015a50:	18c0      	addlt	r0, r0, r3
 8015a52:	4770      	bx	lr

08015a54 <_init>:
 8015a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a56:	bf00      	nop
 8015a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015a5a:	bc08      	pop	{r3}
 8015a5c:	469e      	mov	lr, r3
 8015a5e:	4770      	bx	lr

08015a60 <_fini>:
 8015a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a62:	bf00      	nop
 8015a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015a66:	bc08      	pop	{r3}
 8015a68:	469e      	mov	lr, r3
 8015a6a:	4770      	bx	lr
