<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Acc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_acc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Acc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___a_c_c.xhtml">Analog Comparator Controller</a> &#124; <a class="el" href="group___s_a_m_s70___a_c_c.xhtml">Analog Comparator Controller</a> &#124; <a class="el" href="group___s_a_m_v71___a_c_c.xhtml">Analog Comparator Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> hardware registers.  
 <a href="struct_acc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__acc_8h_source.xhtml">component_acc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a15f43052e7ad844b6b0cf04e207c3457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#a15f43052e7ad844b6b0cf04e207c3457">ACC_CR</a></td></tr>
<tr class="memdesc:a15f43052e7ad844b6b0cf04e207c3457"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x00) Control Register  <a href="#a15f43052e7ad844b6b0cf04e207c3457">More...</a><br /></td></tr>
<tr class="separator:a15f43052e7ad844b6b0cf04e207c3457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6aa044eed10deae1a49b99c52b0ad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#abe6aa044eed10deae1a49b99c52b0ad6">ACC_MR</a></td></tr>
<tr class="memdesc:abe6aa044eed10deae1a49b99c52b0ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x04) Mode Register  <a href="#abe6aa044eed10deae1a49b99c52b0ad6">More...</a><br /></td></tr>
<tr class="separator:abe6aa044eed10deae1a49b99c52b0ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33e9a864f15096c80957718933e69ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#ab33e9a864f15096c80957718933e69ea">Reserved1</a> [7]</td></tr>
<tr class="separator:ab33e9a864f15096c80957718933e69ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc98949aa6025cbf765d0fcc92cf435c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#abc98949aa6025cbf765d0fcc92cf435c">ACC_IER</a></td></tr>
<tr class="memdesc:abc98949aa6025cbf765d0fcc92cf435c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x24) Interrupt Enable Register  <a href="#abc98949aa6025cbf765d0fcc92cf435c">More...</a><br /></td></tr>
<tr class="separator:abc98949aa6025cbf765d0fcc92cf435c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2193fec48fc5a95f63f72adfbca8cc65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#a2193fec48fc5a95f63f72adfbca8cc65">ACC_IDR</a></td></tr>
<tr class="memdesc:a2193fec48fc5a95f63f72adfbca8cc65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x28) Interrupt Disable Register  <a href="#a2193fec48fc5a95f63f72adfbca8cc65">More...</a><br /></td></tr>
<tr class="separator:a2193fec48fc5a95f63f72adfbca8cc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c7e107bd598bdb2cf9848f7b00e573"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#a76c7e107bd598bdb2cf9848f7b00e573">ACC_IMR</a></td></tr>
<tr class="memdesc:a76c7e107bd598bdb2cf9848f7b00e573"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x2C) Interrupt Mask Register  <a href="#a76c7e107bd598bdb2cf9848f7b00e573">More...</a><br /></td></tr>
<tr class="separator:a76c7e107bd598bdb2cf9848f7b00e573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bc91df71dd6a0fba6e0288642e4334"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#a63bc91df71dd6a0fba6e0288642e4334">ACC_ISR</a></td></tr>
<tr class="memdesc:a63bc91df71dd6a0fba6e0288642e4334"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x30) Interrupt Status Register  <a href="#a63bc91df71dd6a0fba6e0288642e4334">More...</a><br /></td></tr>
<tr class="separator:a63bc91df71dd6a0fba6e0288642e4334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c24136aa3295f874dfcf25783bb75b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#af0c24136aa3295f874dfcf25783bb75b">Reserved2</a> [24]</td></tr>
<tr class="separator:af0c24136aa3295f874dfcf25783bb75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e25f1611aa3b6cb931b0984078e1e76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#a5e25f1611aa3b6cb931b0984078e1e76">ACC_ACR</a></td></tr>
<tr class="memdesc:a5e25f1611aa3b6cb931b0984078e1e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x94) Analog Control Register  <a href="#a5e25f1611aa3b6cb931b0984078e1e76">More...</a><br /></td></tr>
<tr class="separator:a5e25f1611aa3b6cb931b0984078e1e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8b59fab8ea00f3cc1a5804c6095ba9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#aac8b59fab8ea00f3cc1a5804c6095ba9">Reserved3</a> [19]</td></tr>
<tr class="separator:aac8b59fab8ea00f3cc1a5804c6095ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b299418a8f4a93fece2b135f6189643"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#a1b299418a8f4a93fece2b135f6189643">ACC_WPMR</a></td></tr>
<tr class="memdesc:a1b299418a8f4a93fece2b135f6189643"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0xE4) Write Protection Mode Register  <a href="#a1b299418a8f4a93fece2b135f6189643">More...</a><br /></td></tr>
<tr class="separator:a1b299418a8f4a93fece2b135f6189643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb6d743bccef2068b3107283c8d1b0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#a1bb6d743bccef2068b3107283c8d1b0c">ACC_WPSR</a></td></tr>
<tr class="memdesc:a1bb6d743bccef2068b3107283c8d1b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0xE8) Write Protection Status Register  <a href="#a1bb6d743bccef2068b3107283c8d1b0c">More...</a><br /></td></tr>
<tr class="separator:a1bb6d743bccef2068b3107283c8d1b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1f49581909e7f1d34168a8f24e38f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#a2b1f49581909e7f1d34168a8f24e38f4">Reserved4</a> [4]</td></tr>
<tr class="separator:a2b1f49581909e7f1d34168a8f24e38f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ccdcff0886f7663c4f8a0437913bf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_acc.xhtml#a89ccdcff0886f7663c4f8a0437913bf5">ACC_VER</a></td></tr>
<tr class="memdesc:a89ccdcff0886f7663c4f8a0437913bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0xFC) Version Register  <a href="#a89ccdcff0886f7663c4f8a0437913bf5">More...</a><br /></td></tr>
<tr class="separator:a89ccdcff0886f7663c4f8a0437913bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a5e25f1611aa3b6cb931b0984078e1e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e25f1611aa3b6cb931b0984078e1e76">&sect;&nbsp;</a></span>ACC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Acc::ACC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x94) Analog Control Register </p>

</div>
</div>
<a id="a15f43052e7ad844b6b0cf04e207c3457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f43052e7ad844b6b0cf04e207c3457">&sect;&nbsp;</a></span>ACC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Acc::ACC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x00) Control Register </p>

</div>
</div>
<a id="a2193fec48fc5a95f63f72adfbca8cc65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2193fec48fc5a95f63f72adfbca8cc65">&sect;&nbsp;</a></span>ACC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Acc::ACC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x28) Interrupt Disable Register </p>

</div>
</div>
<a id="abc98949aa6025cbf765d0fcc92cf435c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc98949aa6025cbf765d0fcc92cf435c">&sect;&nbsp;</a></span>ACC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Acc::ACC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x24) Interrupt Enable Register </p>

</div>
</div>
<a id="a76c7e107bd598bdb2cf9848f7b00e573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c7e107bd598bdb2cf9848f7b00e573">&sect;&nbsp;</a></span>ACC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Acc::ACC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x2C) Interrupt Mask Register </p>

</div>
</div>
<a id="a63bc91df71dd6a0fba6e0288642e4334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63bc91df71dd6a0fba6e0288642e4334">&sect;&nbsp;</a></span>ACC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Acc::ACC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x30) Interrupt Status Register </p>

</div>
</div>
<a id="abe6aa044eed10deae1a49b99c52b0ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6aa044eed10deae1a49b99c52b0ad6">&sect;&nbsp;</a></span>ACC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Acc::ACC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0x04) Mode Register </p>

</div>
</div>
<a id="a89ccdcff0886f7663c4f8a0437913bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ccdcff0886f7663c4f8a0437913bf5">&sect;&nbsp;</a></span>ACC_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Acc::ACC_VER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0xFC) Version Register </p>

</div>
</div>
<a id="a1b299418a8f4a93fece2b135f6189643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b299418a8f4a93fece2b135f6189643">&sect;&nbsp;</a></span>ACC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Acc::ACC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0xE4) Write Protection Mode Register </p>

</div>
</div>
<a id="a1bb6d743bccef2068b3107283c8d1b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb6d743bccef2068b3107283c8d1b0c">&sect;&nbsp;</a></span>ACC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Acc::ACC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_acc.xhtml" title="Acc hardware registers. ">Acc</a> Offset: 0xE8) Write Protection Status Register </p>

</div>
</div>
<a id="ab33e9a864f15096c80957718933e69ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33e9a864f15096c80957718933e69ea">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Acc::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0c24136aa3295f874dfcf25783bb75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c24136aa3295f874dfcf25783bb75b">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Acc::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac8b59fab8ea00f3cc1a5804c6095ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8b59fab8ea00f3cc1a5804c6095ba9">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Acc::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b1f49581909e7f1d34168a8f24e38f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1f49581909e7f1d34168a8f24e38f4">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Acc::Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__acc_8h_source.xhtml">component_acc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
