ğŸŸ¢ Gate-Level Simulation (GLS) â€“ An Overview

â— Definition
Gate-Level Simulation (GLS) is a verification stage in the VLSI design process where the synthesized gate-level netlist is simulated. It ensures the design behaves correctly after RTL is transformed into logic gates.

ğŸŸ¢ Why GLS is Important

â— Checks synthesis correctness â€“ Confirms that the RTL is translated into gates without altering functionality.
â— Verifies timing behavior â€“ By using SDF (Standard Delay Format) files, real delays are introduced to detect setup/hold violations.
â— Assesses power behavior â€“ Provides realistic switching activity for power estimation.
â— Validates test features â€“ Ensures scan chains and DFT (Design for Testability) structures work as expected.

ğŸŸ¢ When Do We Run GLS?

â— Post-Synthesis â€“ Right after converting RTL to a gate-level netlist.
â— Pre-Physical Design â€“ Before floorplanning and placement, so bugs can be fixed early.

ğŸŸ¢ Different Modes of GLS

â— Functional Gate Simulation â€“ Focuses on logical correctness with zero or unit delays.
â— Timing-Aware Gate Simulation â€“ Uses back-annotated delays (from SDF) to reflect real hardware timing behavior.
