[03/04 17:02:35      0s] 
[03/04 17:02:35      0s] Cadence Innovus(TM) Implementation System.
[03/04 17:02:35      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/04 17:02:35      0s] 
[03/04 17:02:35      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[03/04 17:02:35      0s] Options:	
[03/04 17:02:35      0s] Date:		Thu Mar  4 17:02:35 2021
[03/04 17:02:35      0s] Host:		vlsi-38 (x86_64 w/Linux 2.6.32-696.20.1.el6.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz 9216KB)
[03/04 17:02:35      0s] OS:		Red Hat Enterprise Linux Server release 6.9 (Santiago)
[03/04 17:02:35      0s] 
[03/04 17:02:35      0s] License:
[03/04 17:02:35      0s] 		invs	Innovus Implementation System	18.1	Denied
[03/04 17:02:35      0s] 		invsb	Innovus Implementation System Basic	18.1	checkout succeeded
[03/04 17:02:35      0s] 		4 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/04 17:02:44      8s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[03/04 17:02:44      8s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[03/04 17:02:44      8s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[03/04 17:02:44      8s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[03/04 17:02:44      8s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[03/04 17:02:44      8s] @(#)CDS: CPE v18.10-p005
[03/04 17:02:44      8s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[03/04 17:02:44      8s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[03/04 17:02:44      8s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/04 17:02:44      8s] @(#)CDS: RCDB 11.13
[03/04 17:02:44      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7141_vlsi-38_root_dqmVsm.

[03/04 17:02:44      8s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[03/04 17:02:44      9s] 
[03/04 17:02:44      9s] **INFO:  MMMC transition support version v31-84 
[03/04 17:02:44      9s] 
[03/04 17:02:44      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/04 17:02:44      9s] <CMD> suppressMessage ENCEXT-2799
[03/04 17:02:44      9s] <CMD> getVersion
[03/04 17:02:44      9s] [INFO] Loading fill procedures release ... 2017_02_14_15_15 for PVS build 15.23
[03/04 17:02:45      9s] <CMD> win
[03/04 17:12:36    160s] <CMD> save_global Default.globals
[03/04 17:12:39    160s] <CMD> set init_gnd_net VSS
[03/04 17:12:39    160s] <CMD> set init_lef_file lef/gsclib090_tech.lef
[03/04 17:12:39    160s] <CMD> set init_verilog PDout/ADC_SAR1_m.v
[03/04 17:12:39    160s] <CMD> set init_mmmc_file Default.view
[03/04 17:12:39    160s] <CMD> set init_pwr_net VDD
[03/04 17:12:39    160s] <CMD> init_design
[03/04 17:12:39    160s] #% Begin Load MMMC data ... (date=03/04 17:12:39, mem=498.5M)
[03/04 17:12:39    160s] #% End Load MMMC data ... (date=03/04 17:12:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=498.6M, current mem=498.6M)
[03/04 17:12:40    160s] 
[03/04 17:12:40    160s] Loading LEF file lef/gsclib090_tech.lef ...
[03/04 17:12:40    160s] **ERROR: (IMPLF-111):	Layer 'Metal1' is not defined
**ERROR: (IMPLF-224):	Failed to create via 'VIA1X'.
**ERROR: (IMPLF-3):	Error found when processing LEF file 'lef/gsclib090_tech.lef'. The subsequent file content is ignored. Refer to error messages above for details. Fix the errors, and restart 'Innovus' again.
Type 'man IMPLF-3' for more detail.
[03/04 17:12:40    160s] **ERROR: (IMPLF-26):	No technology information is defined in the first LEF file.
Please rearrange the LEF file order and make sure the technology LEF file is the
first one, exit and restart Innovus.
**ERROR: (IMPLF-26):	No technology information is defined in the first LEF file.
Please rearrange the LEF file order and make sure the technology LEF file is the
first one, exit and restart Innovus.
**ERROR: **ERROR: (IMPSYT-16013):	Loading LEF file(s) failed, and has aborted. Refer to error messages above for details. Please exit the tools and fix the errors first, then re-load design again.
[03/04 17:13:24    188s] 
[03/04 17:13:49    200s] <CMD> save_global Default.globals
[03/04 17:13:50    200s] <CMD> set init_gnd_net VSS
[03/04 17:13:50    200s] <CMD> set init_lef_file lef/gsclib090_translated.lef
[03/04 17:13:50    200s] <CMD> set init_verilog PDout/ADC_SAR1_m.v
[03/04 17:13:50    200s] <CMD> set init_mmmc_file Default.view
[03/04 17:13:50    200s] <CMD> set init_pwr_net VDD
[03/04 17:13:50    200s] <CMD> init_design
[03/04 17:13:50    200s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:13:50    200s] #% Begin Load MMMC data ... (date=03/04 17:13:50, mem=505.6M)
[03/04 17:13:50    200s] The existing analysis_view 'worst_case' has been replaced with new attributes.
[03/04 17:13:50    200s] The existing analysis_view 'best_case' has been replaced with new attributes.
[03/04 17:13:50    200s] INFO: New setup and hold views overwrite old settings during design initialization
[03/04 17:13:50    200s] #% End Load MMMC data ... (date=03/04 17:13:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=505.7M, current mem=505.7M)
[03/04 17:13:50    200s] 
[03/04 17:13:50    200s] Loading LEF file lef/gsclib090_translated.lef ...
[03/04 17:13:50    200s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
[03/04 17:13:50    200s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[03/04 17:13:50    200s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[03/04 17:13:50    200s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[03/04 17:13:50    200s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[03/04 17:13:50    200s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[03/04 17:13:50    200s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[03/04 17:13:50    200s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
[03/04 17:13:50    200s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
[03/04 17:13:50    200s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[03/04 17:13:50    200s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/04 17:13:50    200s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[03/04 17:13:50    200s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/04 17:13:50    200s] Set DBUPerIGU to M2 pitch 580.
[03/04 17:13:50    201s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 17:13:50    201s] Type 'man IMPLF-200' for more detail.
[03/04 17:13:50    201s] 
[03/04 17:13:50    201s] viaInitial starts at Thu Mar  4 17:13:50 2021
viaInitial ends at Thu Mar  4 17:13:50 2021
Loading view definition file from Default.view
[03/04 17:13:50    201s] Reading max_timing timing library '/root/201038012/First_Sem/project/innousPD/lib/slow.lib' ...
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ACHCONX2' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ACHCONX2' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ACHCONX2' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX4' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX4' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX4' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHXL' is not defined in the library. (File /root/201038012/First_Sem/project/innousPD/lib/slow.lib)
[03/04 17:13:50    201s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[03/04 17:13:50    201s] Read 479 cells in library 'slow' 
[03/04 17:13:50    201s] Reading min_timing timing library '/root/201038012/First_Sem/project/innousPD/lib/fast.lib' ...
[03/04 17:13:51    201s] Read 479 cells in library 'fast' 
[03/04 17:13:51    201s] *** End library_loading (cpu=0.01min, real=0.02min, mem=21.9M, fe_cpu=3.36min, fe_real=11.27min, fe_mem=650.0M) ***
[03/04 17:13:51    201s] #% Begin Load netlist data ... (date=03/04 17:13:51, mem=520.8M)
[03/04 17:13:51    201s] *** Begin netlist parsing (mem=650.0M) ***
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/04 17:13:51    201s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/04 17:13:51    201s] To increase the message display limit, refer to the product command reference manual.
[03/04 17:13:51    201s] Created 479 new cells from 2 timing libraries.
[03/04 17:13:51    201s] Reading netlist ...
[03/04 17:13:51    201s] Backslashed names will retain backslash and a trailing blank character.
[03/04 17:13:51    201s] Reading verilog netlist 'PDout/ADC_SAR1_m.v'
[03/04 17:13:51    201s] 
[03/04 17:13:51    201s] *** Memory Usage v#1 (Current mem = 649.973M, initial mem = 259.215M) ***
[03/04 17:13:51    201s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=650.0M) ***
[03/04 17:13:51    201s] #% End Load netlist data ... (date=03/04 17:13:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=529.7M, current mem=529.7M)
[03/04 17:13:51    201s] Top level cell is ADC_SAR1.
[03/04 17:13:51    201s] Hooked 958 DB cells to tlib cells.
[03/04 17:13:51    201s] Starting recursive module instantiation check.
[03/04 17:13:51    201s] No recursion found.
[03/04 17:13:51    201s] Building hierarchical netlist for Cell ADC_SAR1 ...
[03/04 17:13:51    201s] *** Netlist is unique.
[03/04 17:13:51    201s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[03/04 17:13:51    201s] ** info: there are 967 modules.
[03/04 17:13:51    201s] ** info: there are 64 stdCell insts.
[03/04 17:13:51    201s] 
[03/04 17:13:51    201s] *** Memory Usage v#1 (Current mem = 677.391M, initial mem = 259.215M) ***
[03/04 17:13:51    201s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/04 17:13:51    201s] Type 'man IMPFP-3961' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/04 17:13:51    201s] Type 'man IMPFP-3961' for more detail.
[03/04 17:13:51    201s] Horizontal Layer M1 offset = 290 (derived)
[03/04 17:13:51    201s] Vertical Layer M2 offset = 290 (derived)
[03/04 17:13:51    201s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/04 17:13:51    201s] Set Default Net Delay as 1000 ps.
[03/04 17:13:51    201s] Set Default Net Load as 0.5 pF. 
[03/04 17:13:51    201s] Set Default Input Pin Transition as 0.1 ps.
[03/04 17:13:51    201s] Extraction setup Started 
[03/04 17:13:51    201s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/04 17:13:51    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/04 17:13:51    201s] Type 'man IMPEXT-2773' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/04 17:13:51    201s] Type 'man IMPEXT-2776' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/04 17:13:51    201s] Type 'man IMPEXT-2776' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/04 17:13:51    201s] Type 'man IMPEXT-2776' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/04 17:13:51    201s] Type 'man IMPEXT-2776' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/04 17:13:51    201s] Type 'man IMPEXT-2776' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/04 17:13:51    201s] Type 'man IMPEXT-2776' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/04 17:13:51    201s] Type 'man IMPEXT-2776' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/04 17:13:51    201s] Type 'man IMPEXT-2776' for more detail.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/04 17:13:51    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/04 17:13:51    201s] Summary of Active RC-Corners : 
[03/04 17:13:51    201s]  
[03/04 17:13:51    201s]  Analysis View: worst_case
[03/04 17:13:51    201s]     RC-Corner Name        : default_rc_corner
[03/04 17:13:51    201s]     RC-Corner Index       : 0
[03/04 17:13:51    201s]     RC-Corner Temperature : 25 Celsius
[03/04 17:13:51    201s]     RC-Corner Cap Table   : ''
[03/04 17:13:51    201s]     RC-Corner PreRoute Res Factor         : 1
[03/04 17:13:51    201s]     RC-Corner PreRoute Cap Factor         : 1
[03/04 17:13:51    201s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/04 17:13:51    201s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/04 17:13:51    201s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/04 17:13:51    201s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[03/04 17:13:51    201s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[03/04 17:13:51    201s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/04 17:13:51    201s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/04 17:13:51    201s]  
[03/04 17:13:51    201s]  Analysis View: best_case
[03/04 17:13:51    201s]     RC-Corner Name        : default_rc_corner
[03/04 17:13:51    201s]     RC-Corner Index       : 0
[03/04 17:13:51    201s]     RC-Corner Temperature : 25 Celsius
[03/04 17:13:51    201s]     RC-Corner Cap Table   : ''
[03/04 17:13:51    201s]     RC-Corner PreRoute Res Factor         : 1
[03/04 17:13:51    201s]     RC-Corner PreRoute Cap Factor         : 1
[03/04 17:13:51    201s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/04 17:13:51    201s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/04 17:13:51    201s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/04 17:13:51    201s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[03/04 17:13:51    201s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[03/04 17:13:51    201s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/04 17:13:51    201s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/04 17:13:51    201s] Updating RC grid for preRoute extraction ...
[03/04 17:13:51    201s] Initializing multi-corner resistance tables ...
[03/04 17:13:51    201s] *Info: initialize multi-corner CTS.
[03/04 17:13:52    201s] Reading timing constraints file 'PDout/ADC_SAR1_m.sdc' ...
[03/04 17:13:52    201s] Current (total cpu=0:03:22, real=0:11:17, peak res=671.1M, current mem=671.1M)
[03/04 17:13:52    201s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File PDout/ADC_SAR1_m.sdc, Line 9).
[03/04 17:13:52    201s] 
[03/04 17:13:52    201s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File PDout/ADC_SAR1_m.sdc, Line 10).
[03/04 17:13:52    201s] 
[03/04 17:13:52    201s] **WARN: (TCLCMD-1142):	Virtual clock 'VCLK' is being created with no source objects. (File PDout/ADC_SAR1_m.sdc, Line 16).
[03/04 17:13:52    201s] 
[03/04 17:13:52    201s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File PDout/ADC_SAR1_m.sdc, Line 37).
[03/04 17:13:52    201s] 
[03/04 17:13:52    202s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File PDout/ADC_SAR1_m.sdc, Line 58).
[03/04 17:13:52    202s] 
[03/04 17:13:52    202s] INFO (CTE): Reading of timing constraints file PDout/ADC_SAR1_m.sdc completed, with 5 WARNING
[03/04 17:13:52    202s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=688.3M, current mem=688.3M)
[03/04 17:13:52    202s] Current (total cpu=0:03:22, real=0:11:17, peak res=688.3M, current mem=688.3M)
[03/04 17:13:52    202s] Creating Cell Server ...(0, 1, 1, 1)
[03/04 17:13:52    202s] Summary for sequential cells identification: 
[03/04 17:13:52    202s]   Identified SBFF number: 112
[03/04 17:13:52    202s]   Identified MBFF number: 0
[03/04 17:13:52    202s]   Identified SB Latch number: 0
[03/04 17:13:52    202s]   Identified MB Latch number: 0
[03/04 17:13:52    202s]   Not identified SBFF number: 8
[03/04 17:13:52    202s]   Not identified MBFF number: 0
[03/04 17:13:52    202s]   Not identified SB Latch number: 0
[03/04 17:13:52    202s]   Not identified MB Latch number: 0
[03/04 17:13:52    202s]   Number of sequential cells which are not FFs: 32
[03/04 17:13:52    202s] Total number of combinational cells: 317
[03/04 17:13:52    202s] Total number of sequential cells: 152
[03/04 17:13:52    202s] Total number of tristate cells: 10
[03/04 17:13:52    202s] Total number of level shifter cells: 0
[03/04 17:13:52    202s] Total number of power gating cells: 0
[03/04 17:13:52    202s] Total number of isolation cells: 0
[03/04 17:13:52    202s] Total number of power switch cells: 0
[03/04 17:13:52    202s] Total number of pulse generator cells: 0
[03/04 17:13:52    202s] Total number of always on buffers: 0
[03/04 17:13:52    202s] Total number of retention cells: 0
[03/04 17:13:52    202s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[03/04 17:13:52    202s] Total number of usable buffers: 16
[03/04 17:13:52    202s] List of unusable buffers:
[03/04 17:13:52    202s] Total number of unusable buffers: 0
[03/04 17:13:52    202s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[03/04 17:13:52    202s] Total number of usable inverters: 19
[03/04 17:13:52    202s] List of unusable inverters:
[03/04 17:13:52    202s] Total number of unusable inverters: 0
[03/04 17:13:52    202s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[03/04 17:13:52    202s] Total number of identified usable delay cells: 8
[03/04 17:13:52    202s] List of identified unusable delay cells:
[03/04 17:13:52    202s] Total number of identified unusable delay cells: 0
[03/04 17:13:52    202s] Creating Cell Server, finished. 
[03/04 17:13:52    202s] 
[03/04 17:13:52    202s] Deleting Cell Server ...
[03/04 17:13:52    202s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:14:16    211s] <CMD> save_global ADC_SAR1.globals
[03/04 17:14:17    211s] <CMD> set init_lef_file lef/gsclib090_macro.lef
[03/04 17:14:17    211s] <CMD> init_design
[03/04 17:14:17    211s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:14:17    211s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[03/04 17:14:17    211s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:14:38    220s] <CMD> save_global ADC_SAR1.globals
[03/04 17:14:39    220s] <CMD> set init_lef_file lef/gsclib090_macro.lef
[03/04 17:14:39    220s] <CMD> init_design
[03/04 17:14:39    220s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:14:39    220s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[03/04 17:14:39    220s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:15:09    229s] <CMD> set init_lef_file lef/gsclib090_macro.lef
[03/04 17:15:09    229s] <CMD> init_design
[03/04 17:15:09    229s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:15:09    229s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[03/04 17:15:09    229s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:15:10    230s] <CMD> zoomBox 5.277 27.198 14.146 18.198
[03/04 17:15:12    230s] <CMD> fit
[03/04 17:15:28    234s] <CMD> fit
[03/04 17:15:41    235s] <CMD> fit
[03/04 17:15:44    236s] <CMD> gui_select -next -point {0.188 35.5765}
[03/04 17:15:48    236s] <CMD> getIoFlowFlag
[03/04 17:16:16    239s] <CMD> setIoFlowFlag 0
[03/04 17:16:16    239s] <CMD> floorPlan -site gsclib090site -r 0.885291396855 0.699941 10 10 10 10
[03/04 17:16:16    239s] Horizontal Layer M1 offset = 290 (derived)
[03/04 17:16:16    239s] Vertical Layer M2 offset = 290 (derived)
[03/04 17:16:16    239s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/04 17:16:16    239s] <CMD> uiSetTool select
[03/04 17:16:16    239s] <CMD> getIoFlowFlag
[03/04 17:16:16    239s] <CMD> fit
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingOffset 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingThreshold 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingLayers {}
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingOffset 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingThreshold 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingLayers {}
[03/04 17:16:49    242s] <CMD> set sprCreateIeStripeWidth 10.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeStripeWidth 10.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingOffset 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingThreshold 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeRingLayers {}
[03/04 17:16:49    242s] <CMD> set sprCreateIeStripeWidth 10.0
[03/04 17:16:49    242s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/04 17:18:41    254s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/04 17:18:41    254s] The ring targets are set to core/block ring wires.
[03/04 17:18:41    254s] addRing command will consider rows while creating rings.
[03/04 17:18:41    254s] addRing command will disallow rings to go over rows.
[03/04 17:18:41    254s] addRing command will ignore shorts while creating rings.
[03/04 17:18:41    254s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 2 bottom 2 left 2 right 2} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/04 17:18:41    254s] 
[03/04 17:18:41    254s] Ring generation is complete.
[03/04 17:18:41    254s] vias are now being generated.
[03/04 17:18:41    254s] addRing created 8 wires.
[03/04 17:18:41    254s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/04 17:18:41    254s] +--------+----------------+----------------+
[03/04 17:18:41    254s] |  Layer |     Created    |     Deleted    |
[03/04 17:18:41    254s] +--------+----------------+----------------+
[03/04 17:18:41    254s] | Metal8 |        4       |       NA       |
[03/04 17:18:41    254s] |  Via8  |        8       |        0       |
[03/04 17:18:41    254s] | Metal9 |        4       |       NA       |
[03/04 17:18:41    254s] +--------+----------------+----------------+
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingOffset 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingThreshold 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingLayers {}
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingOffset 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingThreshold 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingLayers {}
[03/04 17:19:13    257s] <CMD> set sprCreateIeStripeWidth 10.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeStripeWidth 10.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingOffset 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingThreshold 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeRingLayers {}
[03/04 17:19:13    257s] <CMD> set sprCreateIeStripeWidth 10.0
[03/04 17:19:13    257s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/04 17:20:08    263s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/04 17:20:08    263s] addStripe will allow jog to connect padcore ring and block ring.
[03/04 17:20:08    263s] 
[03/04 17:20:08    263s] Stripes will stop at the boundary of the specified area.
[03/04 17:20:08    263s] When breaking rings, the power planner will consider the existence of blocks.
[03/04 17:20:08    263s] Stripes will not extend to closest target.
[03/04 17:20:08    263s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/04 17:20:08    263s] Stripes will not be created over regions without power planning wires.
[03/04 17:20:08    263s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/04 17:20:08    263s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/04 17:20:08    263s] Offset for stripe breaking is set to 0.
[03/04 17:20:08    263s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 2 -spacing 2 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/04 17:20:08    263s] 
[03/04 17:20:08    263s] Starting stripe generation ...
[03/04 17:20:08    263s] Non-Default Mode Option Settings :
[03/04 17:20:08    263s]   NONE
[03/04 17:20:08    263s] Stripe generation is complete.
[03/04 17:20:08    263s] vias are now being generated.
[03/04 17:20:08    263s] addStripe created 8 wires.
[03/04 17:20:08    263s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[03/04 17:20:08    263s] +--------+----------------+----------------+
[03/04 17:20:08    263s] |  Layer |     Created    |     Deleted    |
[03/04 17:20:08    263s] +--------+----------------+----------------+
[03/04 17:20:08    263s] |  Via8  |       16       |        0       |
[03/04 17:20:08    263s] | Metal9 |        8       |       NA       |
[03/04 17:20:08    263s] +--------+----------------+----------------+
[03/04 17:20:29    265s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/04 17:20:29    265s] addStripe will allow jog to connect padcore ring and block ring.
[03/04 17:20:29    265s] 
[03/04 17:20:29    265s] Stripes will stop at the boundary of the specified area.
[03/04 17:20:29    265s] When breaking rings, the power planner will consider the existence of blocks.
[03/04 17:20:29    265s] Stripes will not extend to closest target.
[03/04 17:20:29    265s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/04 17:20:29    265s] Stripes will not be created over regions without power planning wires.
[03/04 17:20:29    265s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/04 17:20:29    265s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/04 17:20:29    265s] Offset for stripe breaking is set to 0.
[03/04 17:20:29    265s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 2 -spacing 2 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/04 17:20:29    265s] 
[03/04 17:20:29    265s] Starting stripe generation ...
[03/04 17:20:29    265s] Non-Default Mode Option Settings :
[03/04 17:20:29    265s]   -trim_antenna_max_distance  0.00
[03/04 17:20:29    265s] Stripe generation is complete.
[03/04 17:20:29    265s] vias are now being generated.
[03/04 17:20:29    265s] addStripe created 8 wires.
[03/04 17:20:29    265s] ViaGen created 48 vias, deleted 0 via to avoid violation.
[03/04 17:20:29    265s] +--------+----------------+----------------+
[03/04 17:20:29    265s] |  Layer |     Created    |     Deleted    |
[03/04 17:20:29    265s] +--------+----------------+----------------+
[03/04 17:20:29    265s] | Metal8 |        8       |       NA       |
[03/04 17:20:29    265s] |  Via8  |       48       |        0       |
[03/04 17:20:29    265s] +--------+----------------+----------------+
[03/04 17:20:30    265s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/04 17:20:30    265s] addStripe will allow jog to connect padcore ring and block ring.
[03/04 17:20:30    265s] 
[03/04 17:20:30    265s] Stripes will stop at the boundary of the specified area.
[03/04 17:20:30    265s] When breaking rings, the power planner will consider the existence of blocks.
[03/04 17:20:30    265s] Stripes will not extend to closest target.
[03/04 17:20:30    265s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/04 17:20:30    265s] Stripes will not be created over regions without power planning wires.
[03/04 17:20:30    265s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/04 17:20:30    265s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/04 17:20:30    265s] Offset for stripe breaking is set to 0.
[03/04 17:20:30    265s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 2 -spacing 2 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/04 17:20:30    265s] 
[03/04 17:20:30    265s] Starting stripe generation ...
[03/04 17:20:30    265s] Non-Default Mode Option Settings :
[03/04 17:20:30    265s]   -trim_antenna_max_distance  0.00
[03/04 17:20:30    265s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (11.15, 6.35) (11.15, 42.66) because same wire already exists.
[03/04 17:20:30    265s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (19.98, 6.35) (19.98, 42.66) because same wire already exists.
[03/04 17:20:30    265s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (28.80, 6.35) (28.80, 42.66) because same wire already exists.
[03/04 17:20:30    265s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (37.62, 6.35) (37.62, 42.66) because same wire already exists.
[03/04 17:20:30    265s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.15, 2.35) (15.15, 46.66) because same wire already exists.
[03/04 17:20:30    265s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (23.98, 2.35) (23.98, 46.66) because same wire already exists.
[03/04 17:20:30    265s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (32.80, 2.35) (32.80, 46.66) because same wire already exists.
[03/04 17:20:30    265s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (41.62, 2.35) (41.62, 46.66) because same wire already exists.
[03/04 17:20:30    265s] Stripe generation is complete.
[03/04 17:21:02    269s] <CMD> selectWire 2.3500 21.7200 50.4300 23.7200 9 VSS
[03/04 17:21:40    273s] <CMD> setAddStripeMode -reset
[03/04 17:21:41    273s] <CMD> setAddStripeMode -reset
[03/04 17:21:49    274s] <CMD> panPage -1 0
[03/04 17:21:50    274s] <CMD> panPage 1 0
[03/04 17:21:51    275s] <CMD> fit
[03/04 17:22:53    281s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/04 17:22:53    281s] addStripe will allow jog to connect padcore ring and block ring.
[03/04 17:22:53    281s] 
[03/04 17:22:53    281s] Stripes will stop at the boundary of the specified area.
[03/04 17:22:53    281s] When breaking rings, the power planner will consider the existence of blocks.
[03/04 17:22:53    281s] Stripes will not extend to closest target.
[03/04 17:22:53    281s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/04 17:22:53    281s] Stripes will not be created over regions without power planning wires.
[03/04 17:22:53    281s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/04 17:22:53    281s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/04 17:22:53    281s] Offset for stripe breaking is set to 0.
[03/04 17:22:53    281s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/04 17:22:53    281s] 
[03/04 17:22:53    281s] Starting stripe generation ...
[03/04 17:22:53    281s] Non-Default Mode Option Settings :
[03/04 17:22:53    281s]   NONE
[03/04 17:22:53    281s] Stripe generation is complete.
[03/04 17:22:53    281s] vias are now being generated.
[03/04 17:22:53    281s] addStripe created 2 wires.
[03/04 17:22:53    281s] ViaGen created 6 vias, deleted 6 vias to avoid violation.
[03/04 17:22:53    281s] +--------+----------------+----------------+
[03/04 17:22:53    281s] |  Layer |     Created    |     Deleted    |
[03/04 17:22:53    281s] +--------+----------------+----------------+
[03/04 17:22:53    281s] |  Via8  |        6       |        6       |
[03/04 17:22:53    281s] | Metal9 |        2       |       NA       |
[03/04 17:22:53    281s] +--------+----------------+----------------+
[03/04 17:23:03    282s] <CMD> deselectAll
[03/04 17:23:03    282s] <CMD> selectWire 2.3500 14.1500 50.4300 16.1500 9 VSS
[03/04 17:23:04    283s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:05    283s] <CMD> selectWire 2.3500 13.7500 50.4300 15.5500 9 VSS
[03/04 17:23:05    283s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:06    283s] <CMD> selectWire 6.3500 10.1500 46.4300 12.1500 9 VDD
[03/04 17:23:06    283s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:07    283s] <CMD> selectWire 6.3500 6.3500 46.4300 8.3500 9 VDD
[03/04 17:23:07    283s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:08    283s] <CMD> selectWire 6.3500 10.1500 46.4300 11.9500 9 VDD
[03/04 17:23:08    283s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:09    283s] <CMD> selectWire 6.3500 17.7200 46.4300 19.7200 9 VDD
[03/04 17:23:09    283s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:09    283s] <CMD> selectWire 2.3500 21.7200 50.4300 23.7200 9 VSS
[03/04 17:23:10    283s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:11    283s] <CMD> selectWire 6.3500 25.2900 46.4300 27.2900 9 VDD
[03/04 17:23:11    283s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:11    284s] <CMD> selectWire 2.3500 29.2900 50.4300 31.2900 9 VSS
[03/04 17:23:11    284s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:12    284s] <CMD> selectWire 6.3500 32.8600 46.4300 34.8600 9 VDD
[03/04 17:23:12    284s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:13    284s] <CMD> selectWire 2.3500 36.8600 50.4300 38.8600 9 VSS
[03/04 17:23:13    284s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:13    284s] <CMD> selectWire 6.3500 40.6600 46.4300 42.6600 9 VDD
[03/04 17:23:14    284s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:15    284s] <CMD> selectWire 2.3500 44.6600 50.4300 46.6600 9 VSS
[03/04 17:23:18    285s] <CMD> gui_select -rect {1.248 48.941 59.895 -0.435}
[03/04 17:23:19    285s] <CMD> deleteSelectedFromFPlan
[03/04 17:23:39    287s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/04 17:23:39    287s] The ring targets are set to core/block ring wires.
[03/04 17:23:39    287s] addRing command will consider rows while creating rings.
[03/04 17:23:39    287s] addRing command will disallow rings to go over rows.
[03/04 17:23:39    287s] addRing command will ignore shorts while creating rings.
[03/04 17:23:39    287s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 2 bottom 2 left 2 right 2} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/04 17:23:39    287s] 
[03/04 17:23:39    287s] Ring generation is complete.
[03/04 17:23:39    287s] vias are now being generated.
[03/04 17:23:39    287s] addRing created 8 wires.
[03/04 17:23:39    287s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/04 17:23:39    287s] +--------+----------------+----------------+
[03/04 17:23:39    287s] |  Layer |     Created    |     Deleted    |
[03/04 17:23:39    287s] +--------+----------------+----------------+
[03/04 17:23:39    287s] | Metal8 |        4       |       NA       |
[03/04 17:23:39    287s] |  Via8  |        8       |        0       |
[03/04 17:23:39    287s] | Metal9 |        4       |       NA       |
[03/04 17:23:39    287s] +--------+----------------+----------------+
[03/04 17:24:21    292s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/04 17:24:21    292s] addStripe will allow jog to connect padcore ring and block ring.
[03/04 17:24:21    292s] 
[03/04 17:24:21    292s] Stripes will stop at the boundary of the specified area.
[03/04 17:24:21    292s] When breaking rings, the power planner will consider the existence of blocks.
[03/04 17:24:21    292s] Stripes will not extend to closest target.
[03/04 17:24:21    292s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/04 17:24:21    292s] Stripes will not be created over regions without power planning wires.
[03/04 17:24:21    292s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/04 17:24:21    292s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/04 17:24:21    292s] Offset for stripe breaking is set to 0.
[03/04 17:24:21    292s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 2 -spacing 2 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/04 17:24:21    292s] 
[03/04 17:24:21    292s] Starting stripe generation ...
[03/04 17:24:21    292s] Non-Default Mode Option Settings :
[03/04 17:24:21    292s]   -trim_antenna_max_distance  0.00
[03/04 17:24:21    292s] Stripe generation is complete.
[03/04 17:24:21    292s] vias are now being generated.
[03/04 17:24:21    292s] addStripe created 6 wires.
[03/04 17:24:21    292s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[03/04 17:24:21    292s] +--------+----------------+----------------+
[03/04 17:24:21    292s] |  Layer |     Created    |     Deleted    |
[03/04 17:24:21    292s] +--------+----------------+----------------+
[03/04 17:24:21    292s] | Metal8 |        6       |       NA       |
[03/04 17:24:21    292s] |  Via8  |       12       |        0       |
[03/04 17:24:21    292s] +--------+----------------+----------------+
[03/04 17:24:23    292s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/04 17:24:23    292s] addStripe will allow jog to connect padcore ring and block ring.
[03/04 17:24:23    292s] 
[03/04 17:24:23    292s] Stripes will stop at the boundary of the specified area.
[03/04 17:24:23    292s] When breaking rings, the power planner will consider the existence of blocks.
[03/04 17:24:23    292s] Stripes will not extend to closest target.
[03/04 17:24:23    292s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/04 17:24:23    292s] Stripes will not be created over regions without power planning wires.
[03/04 17:24:23    292s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/04 17:24:23    292s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/04 17:24:23    292s] Offset for stripe breaking is set to 0.
[03/04 17:24:23    292s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 2 -spacing 2 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/04 17:24:23    292s] 
[03/04 17:24:23    292s] Starting stripe generation ...
[03/04 17:24:23    292s] Non-Default Mode Option Settings :
[03/04 17:24:23    292s]   -trim_antenna_max_distance  0.00
[03/04 17:24:23    292s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (11.15, 6.35) (11.15, 42.66) because same wire already exists.
[03/04 17:24:23    292s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (24.39, 6.35) (24.39, 42.66) because same wire already exists.
[03/04 17:24:23    292s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (37.63, 6.35) (37.63, 42.66) because same wire already exists.
[03/04 17:24:23    292s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.15, 2.35) (15.15, 46.66) because same wire already exists.
[03/04 17:24:23    292s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (28.39, 2.35) (28.39, 46.66) because same wire already exists.
[03/04 17:24:23    292s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (41.63, 2.35) (41.63, 46.66) because same wire already exists.
[03/04 17:24:23    292s] Stripe generation is complete.
[03/04 17:24:50    295s] <CMD> selectWire 10.1500 6.3500 12.1500 42.6600 8 VDD
[03/04 17:24:51    295s] <CMD> deleteSelectedFromFPlan
[03/04 17:24:56    296s] <CMD> undo
[03/04 17:25:00    296s] <CMD> selectWire 44.4300 6.3500 46.4300 42.6600 8 VDD
[03/04 17:26:05    303s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/04 17:26:05    303s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[03/04 17:26:05    303s] *** Begin SPECIAL ROUTE on Thu Mar  4 17:26:05 2021 ***
[03/04 17:26:05    303s] SPECIAL ROUTE ran on directory: /root/201038012/First_Sem/project/innousPD
[03/04 17:26:05    303s] SPECIAL ROUTE ran on machine: vlsi-38 (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 800Mhz)
[03/04 17:26:05    303s] 
[03/04 17:26:05    303s] Begin option processing ...
[03/04 17:26:05    303s] srouteConnectPowerBump set to false
[03/04 17:26:05    303s] routeSelectNet set to "VDD VSS"
[03/04 17:26:05    303s] routeSpecial set to true
[03/04 17:26:05    303s] srouteBlockPin set to "useLef"
[03/04 17:26:05    303s] srouteBottomLayerLimit set to 1
[03/04 17:26:05    303s] srouteBottomTargetLayerLimit set to 1
[03/04 17:26:05    303s] srouteConnectConverterPin set to false
[03/04 17:26:05    303s] srouteCrossoverViaBottomLayer set to 1
[03/04 17:26:05    303s] srouteCrossoverViaTopLayer set to 9
[03/04 17:26:05    303s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/04 17:26:05    303s] srouteFollowCorePinEnd set to 3
[03/04 17:26:05    303s] srouteJogControl set to "preferWithChanges differentLayer"
[03/04 17:26:05    303s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/04 17:26:05    303s] sroutePadPinAllPorts set to true
[03/04 17:26:05    303s] sroutePreserveExistingRoutes set to true
[03/04 17:26:05    303s] srouteRoutePowerBarPortOnBothDir set to true
[03/04 17:26:05    303s] srouteStopBlockPin set to "nearestTarget"
[03/04 17:26:05    303s] srouteTopLayerLimit set to 9
[03/04 17:26:05    303s] srouteTopTargetLayerLimit set to 9
[03/04 17:26:05    303s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1744.00 megs.
[03/04 17:26:05    303s] 
[03/04 17:26:05    303s] Reading DB technology information...
[03/04 17:26:05    303s] Finished reading DB technology information.
[03/04 17:26:05    303s] Reading floorplan and netlist information...
[03/04 17:26:05    303s] Finished reading floorplan and netlist information.
[03/04 17:26:05    303s] Read in 19 layers, 9 routing layers, 1 overlap layer
[03/04 17:26:05    303s] Read in 2 nondefault rules, 0 used
[03/04 17:26:05    303s] Read in 487 macros, 14 used
[03/04 17:26:05    303s] Read in 13 components
[03/04 17:26:05    303s]   13 core components: 13 unplaced, 0 placed, 0 fixed
[03/04 17:26:05    303s] Read in 21 logical pins
[03/04 17:26:05    303s] Read in 21 nets
[03/04 17:26:05    303s] Read in 2 special nets, 2 routed
[03/04 17:26:05    303s] 2 nets selected.
[03/04 17:26:05    303s] 
[03/04 17:26:05    303s] Begin power routing ...
[03/04 17:26:05    303s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[03/04 17:26:05    303s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/04 17:26:05    303s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/04 17:26:05    303s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/04 17:26:05    303s] Type 'man IMPSR-1256' for more detail.
[03/04 17:26:05    303s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/04 17:26:05    303s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[03/04 17:26:05    303s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/04 17:26:05    303s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/04 17:26:05    303s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/04 17:26:05    303s] Type 'man IMPSR-1256' for more detail.
[03/04 17:26:05    303s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/04 17:26:05    303s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[03/04 17:26:05    303s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/04 17:26:05    303s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[03/04 17:26:05    303s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/04 17:26:05    303s] CPU time for FollowPin 0 seconds
[03/04 17:26:05    303s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[03/04 17:26:05    303s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/04 17:26:05    303s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[03/04 17:26:05    303s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/04 17:26:05    303s] CPU time for FollowPin 0 seconds
[03/04 17:26:05    303s]   Number of IO ports routed: 0
[03/04 17:26:05    303s]   Number of Block ports routed: 0
[03/04 17:26:05    303s]   Number of Stripe ports routed: 0
[03/04 17:26:05    303s]   Number of Core ports routed: 24
[03/04 17:26:05    303s]   Number of Pad ports routed: 0
[03/04 17:26:05    303s]   Number of Power Bump ports routed: 0
[03/04 17:26:05    303s]   Number of Followpin connections: 12
[03/04 17:26:05    303s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1761.00 megs.
[03/04 17:26:05    303s] 
[03/04 17:26:05    303s] 
[03/04 17:26:05    303s] 
[03/04 17:26:05    303s]  Begin updating DB with routing results ...
[03/04 17:26:05    303s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/04 17:26:05    303s] Pin and blockage extraction finished
[03/04 17:26:05    303s] 
[03/04 17:26:05    303s] sroute created 36 wires.
[03/04 17:26:05    303s] ViaGen created 168 vias, deleted 0 via to avoid violation.
[03/04 17:26:05    303s] +--------+----------------+----------------+
[03/04 17:26:05    303s] |  Layer |     Created    |     Deleted    |
[03/04 17:26:05    303s] +--------+----------------+----------------+
[03/04 17:26:05    303s] | Metal1 |       36       |       NA       |
[03/04 17:26:05    303s] |  Via1  |       24       |        0       |
[03/04 17:26:05    303s] |  Via2  |       24       |        0       |
[03/04 17:26:05    303s] |  Via3  |       24       |        0       |
[03/04 17:26:05    303s] |  Via4  |       24       |        0       |
[03/04 17:26:05    303s] |  Via5  |       24       |        0       |
[03/04 17:26:05    303s] |  Via6  |       24       |        0       |
[03/04 17:26:05    303s] |  Via7  |       24       |        0       |
[03/04 17:26:05    303s] +--------+----------------+----------------+
[03/04 17:26:28    306s] <CMD> setPlaceMode -fp false
[03/04 17:26:28    306s] <CMD> place_design
[03/04 17:26:28    306s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:26:28    306s] [check_scan_connected]: number of scan connected with missing definition = 8, number of scan = 8, number of sequential = 26, percentage of missing scan cell = 30.77% (8 / 26)
[03/04 17:26:28    306s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 30.77% flops. Placement and timing QoR can be severely impacted in this case!
[03/04 17:26:28    306s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[03/04 17:26:28    306s] *** Starting placeDesign default flow ***
[03/04 17:26:28    306s] *** Start deleteBufferTree ***
[03/04 17:26:28    306s] Info: Detect buffers to remove automatically.
[03/04 17:26:28    306s] Analyzing netlist ...
[03/04 17:26:28    306s] Updating netlist
[03/04 17:26:28    306s] 
[03/04 17:26:28    306s] *summary: 0 instances (buffers/inverters) removed
[03/04 17:26:28    306s] *** Finish deleteBufferTree (0:00:00.0) ***
[03/04 17:26:28    306s] **INFO: Enable pre-place timing setting for timing analysis
[03/04 17:26:28    306s] Set Using Default Delay Limit as 101.
[03/04 17:26:28    306s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/04 17:26:28    306s] Set Default Net Delay as 0 ps.
[03/04 17:26:28    306s] Set Default Net Load as 0 pF. 
[03/04 17:26:28    306s] **INFO: Analyzing IO path groups for slack adjustment
[03/04 17:26:28    306s] Effort level <high> specified for reg2reg_tmp.7141 path_group
[03/04 17:26:28    306s] AAE DB initialization (MEM=956.684 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/04 17:26:28    306s] #################################################################################
[03/04 17:26:28    306s] # Design Stage: PreRoute
[03/04 17:26:28    306s] # Design Name: ADC_SAR1
[03/04 17:26:28    306s] # Design Mode: 90nm
[03/04 17:26:28    306s] # Analysis Mode: MMMC Non-OCV 
[03/04 17:26:28    306s] # Parasitics Mode: No SPEF/RCDB
[03/04 17:26:28    306s] # Signoff Settings: SI Off 
[03/04 17:26:28    306s] #################################################################################
[03/04 17:26:28    306s] Calculate delays in BcWc mode...
[03/04 17:26:28    306s] Topological Sorting (REAL = 0:00:00.0, MEM = 972.8M, InitMEM = 972.8M)
[03/04 17:26:28    306s] Start delay calculation (fullDC) (1 T). (MEM=972.816)
[03/04 17:26:28    306s] Start AAE Lib Loading. (MEM=972.816)
[03/04 17:26:28    306s] End AAE Lib Loading. (MEM=991.895 CPU=0:00:00.0 Real=0:00:00.0)
[03/04 17:26:28    306s] End AAE Lib Interpolated Model. (MEM=991.895 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:26:28    306s] First Iteration Infinite Tw... 
[03/04 17:26:29    306s] Total number of fetched objects 67
[03/04 17:26:29    306s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:26:29    306s] End delay calculation. (MEM=1031.12 CPU=0:00:00.0 REAL=0:00:01.0)
[03/04 17:26:29    306s] End delay calculation (fullDC). (MEM=1019.58 CPU=0:00:00.1 REAL=0:00:01.0)
[03/04 17:26:29    306s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1019.6M) ***
[03/04 17:26:29    306s] **INFO: Disable pre-place timing setting for timing analysis
[03/04 17:26:29    306s] Set Using Default Delay Limit as 1000.
[03/04 17:26:29    306s] Set Default Net Delay as 1000 ps.
[03/04 17:26:29    306s] Set Default Net Load as 0.5 pF. 
[03/04 17:26:29    306s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/04 17:26:29    306s] Deleted 0 physical inst  (cell - / prefix -).
[03/04 17:26:29    306s] *** Starting "NanoPlace(TM) placement v#1 (mem=1005.4M)" ...
[03/04 17:26:29    306s] Wait...
[03/04 17:26:30    308s] *** Build Buffered Sizing Timing Model
[03/04 17:26:30    308s] (cpu=0:00:01.8 mem=1015.5M) ***
[03/04 17:26:31    308s] *** Build Virtual Sizing Timing Model
[03/04 17:26:31    308s] (cpu=0:00:01.9 mem=1015.5M) ***
[03/04 17:26:31    308s] No user-set net weight.
[03/04 17:26:31    308s] no activity file in design. spp won't run.
[03/04 17:26:31    308s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/04 17:26:31    308s] Scan chains were not defined.
[03/04 17:26:31    308s] #std cell=64 (0 fixed + 64 movable) #block=0 (0 floating + 0 preplaced)
[03/04 17:26:31    308s] #ioInst=0 #net=67 #term=258 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=21
[03/04 17:26:31    308s] stdCell: 64 single + 0 double + 0 multi
[03/04 17:26:31    308s] Total standard cell length = 0.2497 (mm), area = 0.0007 (mm^2)
[03/04 17:26:31    308s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1015.5M
[03/04 17:26:31    308s] Core basic site is gsclib090site
[03/04 17:26:31    308s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1015.5M
[03/04 17:26:31    308s] SiteArray: one-level site array dimensions = 11 x 112
[03/04 17:26:31    308s] SiteArray: use 4,928 bytes
[03/04 17:26:31    308s] SiteArray: current memory after site array memory allocatiion 1015.5M
[03/04 17:26:31    308s] SiteArray: FP blocked sites are writable
[03/04 17:26:31    308s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1015.5M
[03/04 17:26:31    308s] Estimated cell power/ground rail width = 0.408 um
[03/04 17:26:31    308s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 17:26:31    308s] Mark StBox On SiteArr starts
[03/04 17:26:31    308s] Mark StBox On SiteArr ends
[03/04 17:26:31    308s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] spiAuditVddOnBottomForRows for llg="default" starts
[03/04 17:26:31    308s] spiAuditVddOnBottomForRows ends
[03/04 17:26:31    308s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.017, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.080, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.080, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Starting pre-place ADS at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] ADSU 0.699 -> 0.716
[03/04 17:26:31    308s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] Average module density = 0.716.
[03/04 17:26:31    308s] Density for the design = 0.716.
[03/04 17:26:31    308s]        = stdcell_area 861 sites (652 um^2) / alloc_area 1203 sites (911 um^2).
[03/04 17:26:31    308s] Pin Density = 0.2094.
[03/04 17:26:31    308s]             = total # of pins 258 / total area 1232.
[03/04 17:26:31    308s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] Initial padding reaches pin density 0.364 for top
[03/04 17:26:31    308s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.020
[03/04 17:26:31    308s] InitPadU 0.716 -> 0.833 for top
[03/04 17:26:31    308s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1015.5M
[03/04 17:26:31    308s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1015.5M
[03/04 17:26:31    308s] === lastAutoLevel = 5 
[03/04 17:26:31    308s] 0 delay mode for cte enabled initNetWt.
[03/04 17:26:31    308s] no activity file in design. spp won't run.
[03/04 17:26:31    308s] [spp] 0
[03/04 17:26:31    308s] [adp] 0:1:0:1
[03/04 17:26:31    308s] 0 delay mode for cte disabled initNetWt.
[03/04 17:26:31    308s] Clock gating cells determined by native netlist tracing.
[03/04 17:26:31    308s] no activity file in design. spp won't run.
[03/04 17:26:31    308s] no activity file in design. spp won't run.
[03/04 17:26:32    308s] Iteration  1: Total net bbox = 2.983e-13 (2.91e-14 2.69e-13)
[03/04 17:26:32    308s]               Est.  stn bbox = 3.178e-13 (3.20e-14 2.86e-13)
[03/04 17:26:32    308s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1002.6M
[03/04 17:26:32    308s] Iteration  2: Total net bbox = 2.983e-13 (2.91e-14 2.69e-13)
[03/04 17:26:32    308s]               Est.  stn bbox = 3.178e-13 (3.20e-14 2.86e-13)
[03/04 17:26:32    308s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1002.6M
[03/04 17:26:32    308s] exp_mt_sequential is set from setPlaceMode option to 1
[03/04 17:26:32    308s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[03/04 17:26:32    308s] place_exp_mt_interval set to default 32
[03/04 17:26:32    308s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/04 17:26:32    308s] Iteration  3: Total net bbox = 1.376e+00 (4.90e-01 8.86e-01)
[03/04 17:26:32    308s]               Est.  stn bbox = 1.689e+00 (5.90e-01 1.10e+00)
[03/04 17:26:32    308s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1002.6M
[03/04 17:26:32    308s] Total number of setup views is 1.
[03/04 17:26:32    308s] Total number of active setup views is 1.
[03/04 17:26:32    308s] Active setup views:
[03/04 17:26:32    308s]     worst_case
[03/04 17:26:32    308s] Iteration  4: Total net bbox = 3.323e+02 (1.81e+02 1.51e+02)
[03/04 17:26:32    308s]               Est.  stn bbox = 4.240e+02 (2.32e+02 1.92e+02)
[03/04 17:26:32    308s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1002.6M
[03/04 17:26:32    308s] Iteration  5: Total net bbox = 4.788e+02 (2.44e+02 2.35e+02)
[03/04 17:26:32    308s]               Est.  stn bbox = 5.979e+02 (3.04e+02 2.94e+02)
[03/04 17:26:32    308s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1002.6M
[03/04 17:26:32    308s] Iteration  6: Total net bbox = 1.608e+03 (8.63e+02 7.45e+02)
[03/04 17:26:32    308s]               Est.  stn bbox = 1.758e+03 (9.40e+02 8.19e+02)
[03/04 17:26:32    308s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1002.6M
[03/04 17:26:32    308s] *** cost = 1.608e+03 (8.63e+02 7.45e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
[03/04 17:26:32    308s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[03/04 17:26:32    308s] net ignore based on current view = 0
[03/04 17:26:32    308s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[03/04 17:26:32    308s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[03/04 17:26:32    308s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/04 17:26:32    308s] Type 'man IMPSP-9025' for more detail.
[03/04 17:26:32    308s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1002.6M
[03/04 17:26:32    308s] #spOpts: mergeVia=F 
[03/04 17:26:32    308s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1002.6M
[03/04 17:26:32    308s] Core basic site is gsclib090site
[03/04 17:26:32    308s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1002.6M
[03/04 17:26:32    308s] SiteArray: one-level site array dimensions = 11 x 112
[03/04 17:26:32    308s] SiteArray: use 4,928 bytes
[03/04 17:26:32    308s] SiteArray: current memory after site array memory allocatiion 1002.6M
[03/04 17:26:32    308s] SiteArray: FP blocked sites are writable
[03/04 17:26:32    308s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1002.6M
[03/04 17:26:32    308s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 17:26:32    308s] Mark StBox On SiteArr starts
[03/04 17:26:32    308s] Mark StBox On SiteArr ends
[03/04 17:26:32    308s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.010, REAL:0.008, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Starting CMU at level 5, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.009, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.009, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1002.6MB).
[03/04 17:26:32    308s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Starting RefinePlace at level 1, MEM:1002.6M
[03/04 17:26:32    308s] *** Starting refinePlace (0:05:09 mem=1002.6M) ***
[03/04 17:26:32    308s] Total net bbox length = 1.608e+03 (8.628e+02 7.451e+02) (ext = 1.008e+03)
[03/04 17:26:32    308s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:26:32    308s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1002.6M
[03/04 17:26:32    308s] Starting refinePlace ...
[03/04 17:26:32    308s]   Spread Effort: high, standalone mode, useDDP on.
[03/04 17:26:32    308s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1002.6MB) @(0:05:09 - 0:05:09).
[03/04 17:26:32    308s] Move report: preRPlace moves 64 insts, mean move: 1.40 um, max move: 3.64 um
[03/04 17:26:32    308s] 	Max move on inst (g1204__7118): (20.68, 26.04) --> (19.43, 28.42)
[03/04 17:26:32    308s] 	Length: 10 sites, height: 1 rows, site name: gsclib090site, cell type: AO22XL
[03/04 17:26:32    308s] wireLenOptFixPriorityInst 0 inst fixed
[03/04 17:26:32    308s] Placement tweakage begins.
[03/04 17:26:32    308s] wire length = 9.186e+02
[03/04 17:26:32    308s] wire length = 8.711e+02
[03/04 17:26:32    308s] Placement tweakage ends.
[03/04 17:26:32    308s] Move report: tweak moves 17 insts, mean move: 3.99 um, max move: 11.02 um
[03/04 17:26:32    308s] 	Max move on inst (g1202__1474): (28.71, 12.76) --> (39.73, 12.76)
[03/04 17:26:32    308s] 
[03/04 17:26:32    308s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/04 17:26:32    308s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:26:32    308s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1002.6MB) @(0:05:09 - 0:05:09).
[03/04 17:26:32    308s] Move report: Detail placement moves 64 insts, mean move: 2.15 um, max move: 10.43 um
[03/04 17:26:32    308s] 	Max move on inst (g1202__1474): (29.97, 12.08) --> (39.73, 12.76)
[03/04 17:26:32    308s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1002.6MB
[03/04 17:26:32    308s] Statistics of distance of Instance movement in refine placement:
[03/04 17:26:32    308s]   maximum (X+Y) =        10.43 um
[03/04 17:26:32    308s]   inst (g1202__1474) with max move: (29.971, 12.0845) -> (39.73, 12.76)
[03/04 17:26:32    308s]   mean    (X+Y) =         2.15 um
[03/04 17:26:32    308s] Summary Report:
[03/04 17:26:32    308s] Instances move: 64 (out of 64 movable)
[03/04 17:26:32    308s] Instances flipped: 0
[03/04 17:26:32    308s] Mean displacement: 2.15 um
[03/04 17:26:32    308s] Max displacement: 10.43 um (Instance: g1202__1474) (29.971, 12.0845) -> (39.73, 12.76)
[03/04 17:26:32    308s] 	Length: 10 sites, height: 1 rows, site name: gsclib090site, cell type: AO22XL
[03/04 17:26:32    308s] Total instances moved : 64
[03/04 17:26:32    308s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.051, MEM:1002.6M
[03/04 17:26:32    308s] Total net bbox length = 1.605e+03 (8.058e+02 7.993e+02) (ext = 9.758e+02)
[03/04 17:26:32    308s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1002.6MB
[03/04 17:26:32    308s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1002.6MB) @(0:05:09 - 0:05:09).
[03/04 17:26:32    308s] *** Finished refinePlace (0:05:09 mem=1002.6M) ***
[03/04 17:26:32    308s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.056, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] *** End of Placement (cpu=0:00:02.1, real=0:00:03.0, mem=1002.6M) ***
[03/04 17:26:32    308s] #spOpts: mergeVia=F 
[03/04 17:26:32    308s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1002.6M
[03/04 17:26:32    308s] Core basic site is gsclib090site
[03/04 17:26:32    308s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1002.6M
[03/04 17:26:32    308s] SiteArray: one-level site array dimensions = 11 x 112
[03/04 17:26:32    308s] SiteArray: use 4,928 bytes
[03/04 17:26:32    308s] SiteArray: current memory after site array memory allocatiion 1002.6M
[03/04 17:26:32    308s] SiteArray: FP blocked sites are writable
[03/04 17:26:32    308s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1002.6M
[03/04 17:26:32    308s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 17:26:32    308s] Mark StBox On SiteArr starts
[03/04 17:26:32    308s] Mark StBox On SiteArr ends
[03/04 17:26:32    308s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.008, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[03/04 17:26:32    308s] Density distribution unevenness ratio = 0.000%
[03/04 17:26:32    308s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1002.6M
[03/04 17:26:32    308s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1002.6M
[03/04 17:26:32    308s] *** Free Virtual Timing Model ...(mem=1002.6M)
[03/04 17:26:32    308s] 
[03/04 17:26:32    308s] Starting congestion repair ...
[03/04 17:26:32    308s] User Input Parameters:
[03/04 17:26:32    308s] - Congestion Driven    : On
[03/04 17:26:32    308s] - Timing Driven        : Off
[03/04 17:26:32    308s] - Area-Violation Based : On
[03/04 17:26:32    308s] - Start Rollback Level : -5
[03/04 17:26:32    308s] - Legalized            : On
[03/04 17:26:32    308s] - Window Based         : Off
[03/04 17:26:32    308s] 
[03/04 17:26:32    308s] Starting Early Global Route congestion estimation: mem = 1003.6M
[03/04 17:26:32    308s] (I)       Reading DB...
[03/04 17:26:32    308s] (I)       Read data from FE... (mem=1003.6M)
[03/04 17:26:32    308s] (I)       Read nodes and places... (mem=1003.6M)
[03/04 17:26:32    308s] (I)       Done Read nodes and places (cpu=0.000s, mem=1003.6M)
[03/04 17:26:32    308s] (I)       Read nets... (mem=1003.6M)
[03/04 17:26:32    308s] (I)       Done Read nets (cpu=0.010s, mem=1003.6M)
[03/04 17:26:32    308s] (I)       Done Read data from FE (cpu=0.010s, mem=1003.6M)
[03/04 17:26:32    308s] (I)       before initializing RouteDB syMemory usage = 1003.6 MB
[03/04 17:26:32    308s] (I)       congestionReportName   : 
[03/04 17:26:32    308s] (I)       layerRangeFor2DCongestion : 
[03/04 17:26:32    308s] (I)       buildTerm2TermWires    : 1
[03/04 17:26:32    308s] (I)       doTrackAssignment      : 1
[03/04 17:26:32    308s] (I)       dumpBookshelfFiles     : 0
[03/04 17:26:32    308s] (I)       numThreads             : 1
[03/04 17:26:32    308s] (I)       bufferingAwareRouting  : false
[03/04 17:26:32    308s] [NR-eGR] honorMsvRouteConstraint: false
[03/04 17:26:32    308s] (I)       honorPin               : false
[03/04 17:26:32    308s] (I)       honorPinGuide          : true
[03/04 17:26:32    308s] (I)       honorPartition         : false
[03/04 17:26:32    308s] (I)       honorPartitionAllowFeedthru: false
[03/04 17:26:32    308s] (I)       allowPartitionCrossover: false
[03/04 17:26:32    308s] (I)       honorSingleEntry       : true
[03/04 17:26:32    308s] (I)       honorSingleEntryStrong : true
[03/04 17:26:32    308s] (I)       handleViaSpacingRule   : false
[03/04 17:26:32    308s] (I)       handleEolSpacingRule   : false
[03/04 17:26:32    308s] (I)       PDConstraint           : none
[03/04 17:26:32    308s] (I)       expBetterNDRHandling   : false
[03/04 17:26:32    308s] [NR-eGR] honorClockSpecNDR      : 0
[03/04 17:26:32    308s] (I)       routingEffortLevel     : 3
[03/04 17:26:32    308s] (I)       effortLevel            : standard
[03/04 17:26:32    308s] [NR-eGR] minRouteLayer          : 2
[03/04 17:26:32    308s] [NR-eGR] maxRouteLayer          : 127
[03/04 17:26:32    308s] (I)       relaxedTopLayerCeiling : 127
[03/04 17:26:32    308s] (I)       relaxedBottomLayerFloor: 2
[03/04 17:26:32    308s] (I)       numRowsPerGCell        : 1
[03/04 17:26:32    308s] (I)       speedUpLargeDesign     : 0
[03/04 17:26:32    308s] (I)       multiThreadingTA       : 1
[03/04 17:26:32    308s] (I)       optimizationMode       : false
[03/04 17:26:32    308s] (I)       routeSecondPG          : false
[03/04 17:26:32    308s] (I)       scenicRatioForLayerRelax: 0.00
[03/04 17:26:32    308s] (I)       detourLimitForLayerRelax: 0.00
[03/04 17:26:32    308s] (I)       punchThroughDistance   : 500.00
[03/04 17:26:32    308s] (I)       scenicBound            : 1.15
[03/04 17:26:32    308s] (I)       maxScenicToAvoidBlk    : 100.00
[03/04 17:26:32    308s] (I)       source-to-sink ratio   : 0.00
[03/04 17:26:32    308s] (I)       targetCongestionRatioH : 1.00
[03/04 17:26:32    308s] (I)       targetCongestionRatioV : 1.00
[03/04 17:26:32    308s] (I)       layerCongestionRatio   : 0.70
[03/04 17:26:32    308s] (I)       m1CongestionRatio      : 0.10
[03/04 17:26:32    308s] (I)       m2m3CongestionRatio    : 0.70
[03/04 17:26:32    308s] (I)       localRouteEffort       : 1.00
[03/04 17:26:32    308s] (I)       numSitesBlockedByOneVia: 8.00
[03/04 17:26:32    308s] (I)       supplyScaleFactorH     : 1.00
[03/04 17:26:32    308s] (I)       supplyScaleFactorV     : 1.00
[03/04 17:26:32    308s] (I)       highlight3DOverflowFactor: 0.00
[03/04 17:26:32    308s] (I)       routeVias              : 
[03/04 17:26:32    308s] (I)       readTROption           : true
[03/04 17:26:32    308s] (I)       extraSpacingFactor     : 1.00
[03/04 17:26:32    308s] [NR-eGR] numTracksPerClockWire  : 0
[03/04 17:26:32    308s] (I)       routeSelectedNetsOnly  : false
[03/04 17:26:32    308s] (I)       clkNetUseMaxDemand     : false
[03/04 17:26:32    308s] (I)       extraDemandForClocks   : 0
[03/04 17:26:32    308s] (I)       steinerRemoveLayers    : false
[03/04 17:26:32    308s] (I)       demoteLayerScenicScale : 1.00
[03/04 17:26:32    308s] (I)       nonpreferLayerCostScale : 100.00
[03/04 17:26:32    308s] (I)       similarTopologyRoutingFast : false
[03/04 17:26:32    308s] (I)       spanningTreeRefinement : false
[03/04 17:26:32    308s] (I)       spanningTreeRefinementAlpha : -1.00
[03/04 17:26:32    308s] (I)       starting read tracks
[03/04 17:26:32    308s] (I)       build grid graph
[03/04 17:26:32    308s] (I)       build grid graph start
[03/04 17:26:32    308s] [NR-eGR] Metal1 has no routable track
[03/04 17:26:32    308s] [NR-eGR] Metal2 has single uniform track structure
[03/04 17:26:32    308s] [NR-eGR] Metal3 has single uniform track structure
[03/04 17:26:32    308s] [NR-eGR] Metal4 has single uniform track structure
[03/04 17:26:32    308s] [NR-eGR] Metal5 has single uniform track structure
[03/04 17:26:32    308s] [NR-eGR] Metal6 has single uniform track structure
[03/04 17:26:32    308s] [NR-eGR] Metal7 has single uniform track structure
[03/04 17:26:32    308s] [NR-eGR] Metal8 has single uniform track structure
[03/04 17:26:32    308s] [NR-eGR] Metal9 has single uniform track structure
[03/04 17:26:32    308s] (I)       build grid graph end
[03/04 17:26:32    308s] (I)       merge level 0
[03/04 17:26:32    308s] (I)       numViaLayers=9
[03/04 17:26:32    308s] (I)       Reading via VIA1V for layer: 0 
[03/04 17:26:32    308s] (I)       Reading via VIA2X for layer: 1 
[03/04 17:26:32    308s] (I)       Reading via VIA3X for layer: 2 
[03/04 17:26:32    308s] (I)       Reading via VIA4X for layer: 3 
[03/04 17:26:32    308s] (I)       Reading via VIA5X for layer: 4 
[03/04 17:26:32    308s] (I)       Reading via VIA6X for layer: 5 
[03/04 17:26:32    308s] (I)       Reading via VIA7V for layer: 6 
[03/04 17:26:32    308s] (I)       Reading via VIA8X for layer: 7 
[03/04 17:26:32    308s] (I)       end build via table
[03/04 17:26:32    308s] [NR-eGR] Read 366 PG shapes in 0.000 seconds
[03/04 17:26:32    308s] 
[03/04 17:26:32    308s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=366 numBumpBlks=0 numBoundaryFakeBlks=0
[03/04 17:26:32    308s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 17:26:32    308s] (I)       readDataFromPlaceDB
[03/04 17:26:32    308s] (I)       Read net information..
[03/04 17:26:32    308s] [NR-eGR] Read numTotalNets=57  numIgnoredNets=0
[03/04 17:26:32    308s] (I)       Read testcase time = 0.000 seconds
[03/04 17:26:32    308s] 
[03/04 17:26:32    308s] (I)       read default dcut vias
[03/04 17:26:32    308s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[03/04 17:26:32    308s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[03/04 17:26:32    308s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[03/04 17:26:32    308s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[03/04 17:26:32    308s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[03/04 17:26:32    308s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[03/04 17:26:32    308s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[03/04 17:26:32    308s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[03/04 17:26:32    308s] (I)       early_global_route_priority property id does not exist.
[03/04 17:26:32    308s] (I)       build grid graph start
[03/04 17:26:32    308s] (I)       build grid graph end
[03/04 17:26:32    308s] (I)       Model blockage into capacity
[03/04 17:26:32    308s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[03/04 17:26:32    308s] (I)       Modeling time = 0.000 seconds
[03/04 17:26:32    308s] 
[03/04 17:26:32    308s] (I)       Number of ignored nets = 0
[03/04 17:26:32    308s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 17:26:32    308s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 17:26:32    308s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 17:26:32    308s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 17:26:32    308s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 17:26:32    308s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 17:26:32    308s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 17:26:32    308s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 17:26:32    308s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 17:26:32    308s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 17:26:32    308s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1003.6 MB
[03/04 17:26:32    308s] (I)       Ndr track 0 does not exist
[03/04 17:26:32    308s] (I)       Layer1  viaCost=300.00
[03/04 17:26:32    308s] (I)       Layer2  viaCost=100.00
[03/04 17:26:32    308s] (I)       Layer3  viaCost=100.00
[03/04 17:26:32    308s] (I)       Layer4  viaCost=100.00
[03/04 17:26:32    308s] (I)       Layer5  viaCost=100.00
[03/04 17:26:32    308s] (I)       Layer6  viaCost=100.00
[03/04 17:26:32    308s] (I)       Layer7  viaCost=200.00
[03/04 17:26:32    308s] (I)       Layer8  viaCost=100.00
[03/04 17:26:32    308s] (I)       ---------------------Grid Graph Info--------------------
[03/04 17:26:32    308s] (I)       Routing area        : (4640, 4640) - (105560, 98020)
[03/04 17:26:32    308s] (I)       Core area           : (20300, 20300) - (85260, 77720)
[03/04 17:26:32    308s] (I)       Site width          :   580  (dbu)
[03/04 17:26:32    308s] (I)       Row height          :  5220  (dbu)
[03/04 17:26:32    308s] (I)       GCell width         :  5220  (dbu)
[03/04 17:26:32    308s] (I)       GCell height        :  5220  (dbu)
[03/04 17:26:32    308s] (I)       Grid                :    20    18     9
[03/04 17:26:32    308s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/04 17:26:32    308s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/04 17:26:32    308s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[03/04 17:26:32    308s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[03/04 17:26:32    308s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[03/04 17:26:32    308s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/04 17:26:32    308s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/04 17:26:32    308s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[03/04 17:26:32    308s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/04 17:26:32    308s] (I)       Total num of tracks :     0   182   169   182   169   182   169    60    55
[03/04 17:26:32    308s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[03/04 17:26:32    308s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/04 17:26:32    308s] (I)       --------------------------------------------------------
[03/04 17:26:32    308s] 
[03/04 17:26:32    308s] [NR-eGR] ============ Routing rule table ============
[03/04 17:26:32    308s] [NR-eGR] Rule id: 0  Nets: 57 
[03/04 17:26:32    308s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/04 17:26:32    308s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[03/04 17:26:32    308s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:26:32    308s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:26:32    308s] [NR-eGR] ========================================
[03/04 17:26:32    308s] [NR-eGR] 
[03/04 17:26:32    308s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 17:26:32    308s] (I)       blocked tracks on layer2 : = 432 / 3276 (13.19%)
[03/04 17:26:32    308s] (I)       blocked tracks on layer3 : = 144 / 3380 (4.26%)
[03/04 17:26:32    308s] (I)       blocked tracks on layer4 : = 432 / 3276 (13.19%)
[03/04 17:26:32    308s] (I)       blocked tracks on layer5 : = 144 / 3380 (4.26%)
[03/04 17:26:32    308s] (I)       blocked tracks on layer6 : = 432 / 3276 (13.19%)
[03/04 17:26:32    308s] (I)       blocked tracks on layer7 : = 144 / 3380 (4.26%)
[03/04 17:26:32    308s] (I)       blocked tracks on layer8 : = 660 / 1080 (61.11%)
[03/04 17:26:32    308s] (I)       blocked tracks on layer9 : = 288 / 1100 (26.18%)
[03/04 17:26:32    308s] (I)       After initializing earlyGlobalRoute syMemory usage = 1003.6 MB
[03/04 17:26:32    308s] (I)       Loading and dumping file time : 0.01 seconds
[03/04 17:26:32    308s] (I)       ============= Initialization =============
[03/04 17:26:32    308s] (I)       totalPins=227  totalGlobalPin=214 (94.27%)
[03/04 17:26:32    308s] (I)       total 2D Cap : 20374 = (10548 H, 9826 V)
[03/04 17:26:32    308s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 9]
[03/04 17:26:32    308s] (I)       ============  Phase 1a Route ============
[03/04 17:26:32    308s] (I)       Phase 1a runs 0.00 seconds
[03/04 17:26:32    308s] (I)       Usage: 317 = (166 H, 151 V) = (1.57% H, 1.54% V) = (4.333e+02um H, 3.941e+02um V)
[03/04 17:26:32    308s] (I)       
[03/04 17:26:32    308s] (I)       ============  Phase 1b Route ============
[03/04 17:26:32    308s] (I)       Usage: 317 = (166 H, 151 V) = (1.57% H, 1.54% V) = (4.333e+02um H, 3.941e+02um V)
[03/04 17:26:32    308s] (I)       
[03/04 17:26:32    308s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.273700e+02um
[03/04 17:26:32    308s] (I)       ============  Phase 1c Route ============
[03/04 17:26:32    308s] (I)       Usage: 317 = (166 H, 151 V) = (1.57% H, 1.54% V) = (4.333e+02um H, 3.941e+02um V)
[03/04 17:26:32    308s] (I)       
[03/04 17:26:32    308s] (I)       ============  Phase 1d Route ============
[03/04 17:26:32    308s] (I)       Usage: 317 = (166 H, 151 V) = (1.57% H, 1.54% V) = (4.333e+02um H, 3.941e+02um V)
[03/04 17:26:32    308s] (I)       
[03/04 17:26:32    308s] (I)       ============  Phase 1e Route ============
[03/04 17:26:32    308s] (I)       Phase 1e runs 0.00 seconds
[03/04 17:26:32    308s] (I)       Usage: 317 = (166 H, 151 V) = (1.57% H, 1.54% V) = (4.333e+02um H, 3.941e+02um V)
[03/04 17:26:32    308s] (I)       
[03/04 17:26:32    308s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.273700e+02um
[03/04 17:26:32    308s] [NR-eGR] 
[03/04 17:26:32    308s] (I)       ============  Phase 1l Route ============
[03/04 17:26:32    308s] (I)       Phase 1l runs 0.00 seconds
[03/04 17:26:32    308s] (I)       
[03/04 17:26:32    308s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 17:26:32    308s] [NR-eGR]                        OverCon            
[03/04 17:26:32    308s] [NR-eGR]                         #Gcell     %Gcell
[03/04 17:26:32    308s] [NR-eGR]       Layer                (0)    OverCon 
[03/04 17:26:32    308s] [NR-eGR] ----------------------------------------------
[03/04 17:26:32    308s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR] ----------------------------------------------
[03/04 17:26:32    308s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/04 17:26:32    308s] [NR-eGR] 
[03/04 17:26:32    308s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/04 17:26:32    308s] (I)       total 2D Cap : 20388 = (10561 H, 9827 V)
[03/04 17:26:32    308s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 17:26:32    308s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 17:26:32    308s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1003.6M
[03/04 17:26:32    308s] [hotspot] +------------+---------------+---------------+
[03/04 17:26:32    308s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 17:26:32    308s] [hotspot] +------------+---------------+---------------+
[03/04 17:26:32    308s] [hotspot] | normalized |          0.00 |          0.00 |
[03/04 17:26:32    308s] [hotspot] +------------+---------------+---------------+
[03/04 17:26:32    308s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/04 17:26:32    308s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 17:26:32    308s] 
[03/04 17:26:32    308s] === incrementalPlace Internal Loop 1 ===
[03/04 17:26:32    308s] Skipped repairing congestion.
[03/04 17:26:32    308s] Starting Early Global Route wiring: mem = 1019.6M
[03/04 17:26:32    308s] (I)       ============= track Assignment ============
[03/04 17:26:32    308s] (I)       extract Global 3D Wires
[03/04 17:26:32    308s] (I)       Extract Global WL : time=0.00
[03/04 17:26:32    308s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[03/04 17:26:32    308s] (I)       Initialization real time=0.00 seconds
[03/04 17:26:32    308s] (I)       Run Multi-thread track assignment
[03/04 17:26:32    308s] (I)       Kernel real time=0.00 seconds
[03/04 17:26:32    308s] (I)       End Greedy Track Assignment
[03/04 17:26:32    308s] [NR-eGR] --------------------------------------------------------------------------
[03/04 17:26:32    308s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 227
[03/04 17:26:32    308s] [NR-eGR] Metal2  (2V) length: 4.321975e+02um, number of vias: 332
[03/04 17:26:32    308s] [NR-eGR] Metal3  (3H) length: 4.399300e+02um, number of vias: 2
[03/04 17:26:32    308s] [NR-eGR] Metal4  (4V) length: 8.700000e-01um, number of vias: 0
[03/04 17:26:32    308s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[03/04 17:26:32    308s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[03/04 17:26:32    308s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[03/04 17:26:32    308s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[03/04 17:26:32    308s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[03/04 17:26:32    308s] [NR-eGR] Total length: 8.729975e+02um, number of vias: 561
[03/04 17:26:32    308s] [NR-eGR] --------------------------------------------------------------------------
[03/04 17:26:32    308s] [NR-eGR] Total eGR-routed clock nets wire length: 1.467400e+02um 
[03/04 17:26:32    308s] [NR-eGR] --------------------------------------------------------------------------
[03/04 17:26:32    308s] Early Global Route wiring runtime: 0.00 seconds, mem = 1019.6M
[03/04 17:26:32    308s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[03/04 17:26:32    308s] *** Finishing placeDesign default flow ***
[03/04 17:26:32    308s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 30.77% flops. Placement and timing QoR can be severely impacted in this case!
[03/04 17:26:32    308s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[03/04 17:26:32    308s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 4, mem = 1019.6M **
[03/04 17:26:32    308s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:26:55    311s] <CMD> setLayerPreference stdCell -isVisible 0
[03/04 17:26:55    311s] <CMD> setLayerPreference stdCell -isVisible 1
[03/04 17:27:05    312s] <CMD> fit
[03/04 17:27:38    317s] <CMD> fit
[03/04 17:27:48    318s] <CMD> panPage 1 0
[03/04 17:27:48    318s] <CMD> panPage 1 0
[03/04 17:27:50    318s] <CMD> panPage 0 1
[03/04 17:27:54    319s] <CMD> panPage -1 0
[03/04 17:27:56    319s] <CMD> panPage -1 0
[03/04 17:27:56    319s] <CMD> panPage -1 0
[03/04 17:27:57    319s] <CMD> panPage -1 0
[03/04 17:27:58    319s] <CMD> panPage -1 0
[03/04 17:27:58    319s] <CMD> panPage -1 0
[03/04 17:27:58    320s] <CMD> panPage -1 0
[03/04 17:27:59    320s] <CMD> panPage -1 0
[03/04 17:27:59    320s] <CMD> panPage -1 0
[03/04 17:27:59    320s] <CMD> panPage -1 0
[03/04 17:28:00    320s] <CMD> panPage -1 0
[03/04 17:28:00    320s] <CMD> panPage 0 -1
[03/04 17:28:01    320s] <CMD> panPage -1 0
[03/04 17:28:02    320s] <CMD> panPage 1 0
[03/04 17:28:02    320s] <CMD> panPage 1 0
[03/04 17:28:02    320s] <CMD> panPage 0 -1
[03/04 17:28:03    320s] <CMD> panPage 1 0
[03/04 17:28:03    320s] <CMD> panPage 0 -1
[03/04 17:28:04    320s] <CMD> panPage 1 0
[03/04 17:28:05    320s] <CMD> panPage 0 -1
[03/04 17:28:05    320s] <CMD> panPage 0 -1
[03/04 17:28:06    320s] <CMD> panPage 0 -1
[03/04 17:28:06    320s] <CMD> panPage 1 0
[03/04 17:28:06    320s] <CMD> panPage 0 -1
[03/04 17:28:07    320s] <CMD> panPage -1 0
[03/04 17:28:07    321s] <CMD> panPage -1 0
[03/04 17:28:08    321s] <CMD> panPage 0 -1
[03/04 17:28:08    321s] <CMD> panPage 0 -1
[03/04 17:28:09    321s] <CMD> panPage -1 0
[03/04 17:28:10    321s] <CMD> panPage 0 1
[03/04 17:28:10    321s] <CMD> panPage 0 1
[03/04 17:28:11    321s] <CMD> panPage -1 0
[03/04 17:28:11    321s] <CMD> panPage -1 0
[03/04 17:28:12    321s] <CMD> panPage 0 -1
[03/04 17:28:13    321s] <CMD> panPage 0 -1
[03/04 17:28:13    321s] <CMD> panPage 1 0
[03/04 17:28:14    321s] <CMD> panPage 0 -1
[03/04 17:28:14    321s] <CMD> panPage 1 0
[03/04 17:28:15    321s] <CMD> panPage 0 -1
[03/04 17:28:16    321s] <CMD> panPage 0 -1
[03/04 17:28:16    321s] <CMD> panPage 1 0
[03/04 17:28:17    322s] <CMD> panPage 1 0
[03/04 17:28:17    322s] <CMD> panPage 1 0
[03/04 17:28:18    322s] <CMD> panPage 0 -1
[03/04 17:28:19    322s] <CMD> panPage -1 0
[03/04 17:28:19    322s] <CMD> panPage 1 0
[03/04 17:28:20    322s] <CMD> panPage 1 0
[03/04 17:28:20    322s] <CMD> panPage 1 0
[03/04 17:28:20    322s] <CMD> panPage -1 0
[03/04 17:28:21    322s] <CMD> panPage -1 0
[03/04 17:28:22    322s] <CMD> panPage -1 0
[03/04 17:28:23    322s] <CMD> panPage 1 0
[03/04 17:28:23    322s] <CMD> panPage 1 0
[03/04 17:28:24    322s] <CMD> panPage 1 0
[03/04 17:28:24    322s] <CMD> panPage 1 0
[03/04 17:28:24    322s] <CMD> panPage 1 0
[03/04 17:28:24    322s] <CMD> panPage 1 0
[03/04 17:28:25    322s] <CMD> panPage 1 0
[03/04 17:28:26    322s] <CMD> panPage 0 1
[03/04 17:28:27    323s] <CMD> panPage 0 -1
[03/04 17:28:27    323s] <CMD> panPage 1 0
[03/04 17:28:28    323s] <CMD> panPage 1 0
[03/04 17:28:28    323s] <CMD> panPage 1 0
[03/04 17:28:29    323s] <CMD> panPage 1 0
[03/04 17:28:29    323s] <CMD> panPage 1 0
[03/04 17:28:30    323s] <CMD> panPage 0 1
[03/04 17:28:30    323s] <CMD> panPage 0 1
[03/04 17:28:30    323s] <CMD> panPage 0 -1
[03/04 17:28:31    323s] <CMD> panPage 0 -1
[03/04 17:28:31    323s] <CMD> panPage 0 -1
[03/04 17:28:31    323s] <CMD> panPage 0 -1
[03/04 17:28:31    323s] <CMD> panPage 0 -1
[03/04 17:28:31    323s] <CMD> panPage 0 -1
[03/04 17:28:31    323s] <CMD> panPage 0 -1
[03/04 17:28:31    323s] <CMD> panPage 0 -1
[03/04 17:28:31    323s] <CMD> panPage 0 -1
[03/04 17:28:32    323s] <CMD> panPage 0 1
[03/04 17:28:32    323s] <CMD> panPage 0 1
[03/04 17:28:33    323s] <CMD> panPage -1 0
[03/04 17:28:33    323s] <CMD> panPage -1 0
[03/04 17:28:33    323s] <CMD> panPage -1 0
[03/04 17:28:34    323s] <CMD> panPage -1 0
[03/04 17:28:34    323s] <CMD> panPage -1 0
[03/04 17:28:34    323s] <CMD> panPage -1 0
[03/04 17:28:34    323s] <CMD> panPage -1 0
[03/04 17:28:35    323s] <CMD> panPage -1 0
[03/04 17:28:35    323s] <CMD> panPage -1 0
[03/04 17:28:35    323s] <CMD> panPage -1 0
[03/04 17:28:35    323s] <CMD> panPage -1 0
[03/04 17:28:35    323s] <CMD> panPage -1 0
[03/04 17:28:35    324s] <CMD> panPage -1 0
[03/04 17:28:35    324s] <CMD> panPage -1 0
[03/04 17:28:35    324s] <CMD> panPage -1 0
[03/04 17:28:35    324s] <CMD> panPage -1 0
[03/04 17:28:36    324s] <CMD> panPage -1 0
[03/04 17:28:36    324s] <CMD> panPage -1 0
[03/04 17:28:36    324s] <CMD> panPage -1 0
[03/04 17:28:36    324s] <CMD> panPage 1 0
[03/04 17:28:36    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:37    324s] <CMD> panPage 0 1
[03/04 17:28:38    324s] <CMD> panPage 0 1
[03/04 17:28:38    324s] <CMD> panPage 0 1
[03/04 17:28:38    324s] <CMD> panPage 0 1
[03/04 17:28:38    324s] <CMD> panPage 0 1
[03/04 17:28:38    324s] <CMD> panPage 0 1
[03/04 17:28:39    324s] <CMD> panPage 0 1
[03/04 17:28:39    324s] <CMD> panPage 0 1
[03/04 17:28:39    324s] <CMD> panPage 0 1
[03/04 17:28:39    324s] <CMD> panPage 0 1
[03/04 17:28:40    324s] <CMD> panPage 0 1
[03/04 17:28:40    324s] <CMD> panPage 0 1
[03/04 17:28:41    324s] <CMD> panPage 1 0
[03/04 17:28:41    324s] <CMD> panPage 1 0
[03/04 17:28:42    324s] <CMD> panPage 1 0
[03/04 17:28:42    324s] <CMD> panPage 1 0
[03/04 17:28:42    324s] <CMD> panPage 1 0
[03/04 17:28:42    324s] <CMD> panPage 1 0
[03/04 17:28:42    324s] <CMD> panPage 1 0
[03/04 17:28:43    325s] <CMD> panPage 1 0
[03/04 17:28:45    325s] <CMD> fit
[03/04 17:29:00    327s] <CMD> panPage -1 0
[03/04 17:29:00    327s] <CMD> panPage -1 0
[03/04 17:29:00    327s] <CMD> panPage -1 0
[03/04 17:29:01    327s] <CMD> panPage -1 0
[03/04 17:29:01    327s] <CMD> panPage -1 0
[03/04 17:29:01    327s] <CMD> panPage -1 0
[03/04 17:29:01    327s] <CMD> panPage -1 0
[03/04 17:29:02    327s] <CMD> panPage -1 0
[03/04 17:29:02    327s] <CMD> panPage -1 0
[03/04 17:29:02    327s] <CMD> panPage -1 0
[03/04 17:29:03    327s] <CMD> panPage -1 0
[03/04 17:29:03    327s] <CMD> panPage 1 0
[03/04 17:29:04    327s] <CMD> panPage 0 -1
[03/04 17:29:04    327s] <CMD> panPage 0 -1
[03/04 17:29:05    327s] <CMD> panPage 0 -1
[03/04 17:29:05    327s] <CMD> panPage 0 -1
[03/04 17:29:06    328s] <CMD> panPage 1 0
[03/04 17:29:07    328s] <CMD> panPage 1 0
[03/04 17:29:07    328s] <CMD> panPage 0 -1
[03/04 17:29:13    328s] <CMD> panPage 0 -1
[03/04 17:29:14    328s] <CMD> panPage 0 -1
[03/04 17:29:14    328s] <CMD> panPage 0 -1
[03/04 17:29:14    328s] <CMD> panPage 1 0
[03/04 17:29:14    328s] <CMD> panPage 1 0
[03/04 17:29:15    329s] <CMD> panPage 1 0
[03/04 17:29:22    329s] <CMD> panPage 1 0
[03/04 17:29:22    329s] <CMD> panPage 1 0
[03/04 17:29:23    329s] <CMD> panPage 1 0
[03/04 17:29:23    329s] <CMD> panPage 1 0
[03/04 17:29:23    330s] <CMD> panPage 1 0
[03/04 17:29:24    330s] <CMD> panPage 0 1
[03/04 17:29:24    330s] <CMD> panPage 0 1
[03/04 17:29:24    330s] <CMD> panPage 0 1
[03/04 17:29:24    330s] <CMD> panPage 0 1
[03/04 17:29:25    330s] <CMD> panPage 0 1
[03/04 17:29:25    330s] <CMD> panPage 0 1
[03/04 17:29:25    330s] <CMD> panPage 0 1
[03/04 17:29:26    330s] <CMD> panPage -1 0
[03/04 17:29:26    330s] <CMD> panPage -1 0
[03/04 17:29:27    330s] <CMD> panPage -1 0
[03/04 17:29:27    330s] <CMD> panPage -1 0
[03/04 17:29:27    330s] <CMD> panPage 1 0
[03/04 17:29:28    330s] <CMD> fit
[03/04 17:32:40    352s] <CMD> getIoFlowFlag
[03/04 17:33:32    358s] <CMD> fit
[03/04 17:33:35    359s] <CMD> gui_select -rect {-3.690 1.580 2.155 -2.349}
[03/04 17:33:37    359s] <CMD> gui_select -rect {-4.899 2.185 2.458 -2.047}
[03/04 17:33:38    360s] <CMD> gui_select -rect {1.853 -1.443 -7.821 3.696}
[03/04 17:33:40    360s] <CMD> fit
[03/04 17:33:42    360s] <CMD> deselectAll
[03/04 17:33:49    361s] <CMD> panPage 1 0
[03/04 17:34:15    364s] <CMD> fit
[03/04 17:34:34    366s] <CMD> gui_select -rect {-4.193 1.580 1.248 -1.947}
[03/04 17:34:35    366s] <CMD> gui_select -rect {-3.690 2.487 1.853 -1.745}
[03/04 17:34:38    366s] <CMD> zoomIn
[03/04 17:34:39    366s] <CMD> zoomIn
[03/04 17:34:39    366s] <CMD> zoomIn
[03/04 17:34:40    367s] <CMD> fit
[03/04 17:34:43    367s] <CMD> deselectAll
[03/04 17:34:45    367s] <CMD> zoomIn
[03/04 17:34:48    368s] <CMD> fit
[03/04 17:34:51    368s] <CMD> zoomIn
[03/04 17:34:53    368s] <CMD> zoomIn
[03/04 17:34:58    369s] <CMD> fit
[03/04 17:35:00    369s] <CMD> zoomIn
[03/04 17:35:06    370s] <CMD> fit
[03/04 17:35:10    371s] <CMD> zoomIn
[03/04 17:35:12    371s] <CMD> zoomIn
[03/04 17:35:13    371s] <CMD> zoomIn
[03/04 17:35:14    371s] <CMD> fit
[03/04 17:35:24    372s] <CMD> fit
[03/04 17:36:01    377s] <CMD> selectWire 10.1500 25.6300 42.6300 25.9900 1 VDD
[03/04 17:36:13    378s] <CMD> panPage 0 1
[03/04 17:36:13    378s] <CMD> panPage 0 1
[03/04 17:36:15    378s] <CMD> fit
[03/04 17:36:18    379s] <CMD> deselectAll
[03/04 17:36:42    381s] <CMD> checkPlace ADC_SAR1.checkPlace
[03/04 17:36:42    381s] OPERPROF: Starting checkPlace at level 1, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1021.7M
[03/04 17:36:42    381s] Core basic site is gsclib090site
[03/04 17:36:42    381s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1021.7M
[03/04 17:36:42    381s] SiteArray: one-level site array dimensions = 11 x 112
[03/04 17:36:42    381s] SiteArray: use 4,928 bytes
[03/04 17:36:42    381s] SiteArray: current memory after site array memory allocatiion 1021.7M
[03/04 17:36:42    381s] SiteArray: FP blocked sites are writable
[03/04 17:36:42    381s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1021.7M
[03/04 17:36:42    381s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 17:36:42    381s] Mark StBox On SiteArr starts
[03/04 17:36:42    381s] Mark StBox On SiteArr ends
[03/04 17:36:42    381s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.010, REAL:0.009, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.009, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.009, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] Begin checking placement ... (start mem=1021.7M, init mem=1021.7M)
[03/04 17:36:42    381s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.017, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] *info: Placed = 64            
[03/04 17:36:42    381s] *info: Unplaced = 0           
[03/04 17:36:42    381s] Placement Density:69.89%(652/933)
[03/04 17:36:42    381s] Placement Density (including fixed std cells):69.89%(652/933)
[03/04 17:36:42    381s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.000, REAL:0.001, MEM:1021.7M
[03/04 17:36:42    381s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1021.7M)
[03/04 17:36:42    381s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1021.7M
[03/04 17:36:42    381s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.042, MEM:1021.7M
[03/04 17:36:42    381s] <CMD> setDrawView place
[03/04 17:36:42    381s] <CMD> fit
[03/04 17:38:07    390s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/04 17:38:07    390s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix ADC_SAR1_preCTS -outDir timingReports
[03/04 17:38:07    390s] #optDebug: fT-S <1 1 0 0 0>
[03/04 17:38:07    390s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/04 17:38:07    390s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/04 17:38:07    390s] Start to check current routing status for nets...
[03/04 17:38:07    390s] All nets are already routed correctly.
[03/04 17:38:07    390s] End to check current routing status for nets (mem=1021.7M)
[03/04 17:38:07    390s] Extraction called for design 'ADC_SAR1' of instances=64 and nets=69 using extraction engine 'preRoute' .
[03/04 17:38:07    390s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 17:38:07    390s] Type 'man IMPEXT-3530' for more detail.
[03/04 17:38:07    390s] PreRoute RC Extraction called for design ADC_SAR1.
[03/04 17:38:07    390s] RC Extraction called in multi-corner(1) mode.
[03/04 17:38:07    390s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/04 17:38:07    390s] Type 'man IMPEXT-6197' for more detail.
[03/04 17:38:07    390s] RCMode: PreRoute
[03/04 17:38:07    390s]       RC Corner Indexes            0   
[03/04 17:38:07    390s] Capacitance Scaling Factor   : 1.00000 
[03/04 17:38:07    390s] Resistance Scaling Factor    : 1.00000 
[03/04 17:38:07    390s] Clock Cap. Scaling Factor    : 1.00000 
[03/04 17:38:07    390s] Clock Res. Scaling Factor    : 1.00000 
[03/04 17:38:07    390s] Shrink Factor                : 1.00000
[03/04 17:38:07    390s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/04 17:38:07    390s] Updating RC grid for preRoute extraction ...
[03/04 17:38:07    390s] Initializing multi-corner resistance tables ...
[03/04 17:38:07    390s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1021.680M)
[03/04 17:38:07    390s] Effort level <high> specified for reg2reg path_group
[03/04 17:38:07    390s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.009, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1039.5M
[03/04 17:38:07    390s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1039.5M
[03/04 17:38:07    390s] #################################################################################
[03/04 17:38:07    390s] # Design Stage: PreRoute
[03/04 17:38:07    390s] # Design Name: ADC_SAR1
[03/04 17:38:07    390s] # Design Mode: 90nm
[03/04 17:38:07    390s] # Analysis Mode: MMMC Non-OCV 
[03/04 17:38:07    390s] # Parasitics Mode: No SPEF/RCDB
[03/04 17:38:07    390s] # Signoff Settings: SI Off 
[03/04 17:38:07    390s] #################################################################################
[03/04 17:38:07    390s] AAE_INFO: 1 threads acquired from CTE.
[03/04 17:38:07    390s] Calculate delays in BcWc mode...
[03/04 17:38:07    390s] Topological Sorting (REAL = 0:00:00.0, MEM = 1053.7M, InitMEM = 1053.7M)
[03/04 17:38:07    390s] Start delay calculation (fullDC) (1 T). (MEM=1053.65)
[03/04 17:38:07    390s] End AAE Lib Interpolated Model. (MEM=1053.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:38:07    390s] Total number of fetched objects 67
[03/04 17:38:07    390s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:38:07    390s] End delay calculation. (MEM=1085.34 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 17:38:07    390s] End delay calculation (fullDC). (MEM=1085.34 CPU=0:00:00.1 REAL=0:00:00.0)
[03/04 17:38:07    390s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1085.3M) ***
[03/04 17:38:07    390s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:30 mem=1085.3M)
[03/04 17:38:08    390s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.150  | -1.150  | -0.575  |
|           TNS (ns):| -24.053 | -23.819 | -6.876  |
|    Violating Paths:|   35    |   33    |   19    |
|          All Paths:|   60    |   42    |   44    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.886%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[03/04 17:38:08    390s] Total CPU time: 0.22 sec
[03/04 17:38:08    390s] Total Real time: 1.0 sec
[03/04 17:38:08    390s] Total Memory Usage: 1039.644531 Mbytes
[03/04 17:38:08    390s] #optDebug: fT-R <0 1 0 0 0>
[03/04 17:40:13    402s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[03/04 17:40:13    402s] <CMD> optDesign -preCTS
[03/04 17:40:13    402s] Executing: place_opt_design -opt
[03/04 17:40:13    402s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:40:13    402s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/04 17:40:13    402s] *** Starting GigaPlace ***
[03/04 17:40:13    402s] **INFO: user set placement options
[03/04 17:40:13    402s] setPlaceMode -place_design_floorplan_mode false
[03/04 17:40:13    402s] **INFO: user set opt options
[03/04 17:40:13    402s] setOptMode -fixCap true -fixFanoutLoad false -fixTran true
[03/04 17:40:13    402s] #optDebug: fT-E <X 2 3 1 0>
[03/04 17:40:13    402s] #optDebug: fT-S <1 2 3 1 0>
[03/04 17:40:13    402s] OPERPROF: Starting DPlace-Init at level 1, MEM:1039.6M
[03/04 17:40:13    402s] #spOpts: mergeVia=F 
[03/04 17:40:13    402s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1039.6M
[03/04 17:40:13    402s] Core basic site is gsclib090site
[03/04 17:40:13    402s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1039.6M
[03/04 17:40:13    402s] SiteArray: one-level site array dimensions = 11 x 112
[03/04 17:40:13    402s] SiteArray: use 4,928 bytes
[03/04 17:40:13    402s] SiteArray: current memory after site array memory allocatiion 1039.6M
[03/04 17:40:13    402s] SiteArray: FP blocked sites are writable
[03/04 17:40:13    402s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1039.6M
[03/04 17:40:13    402s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 17:40:13    402s] Mark StBox On SiteArr starts
[03/04 17:40:13    402s] Mark StBox On SiteArr ends
[03/04 17:40:13    402s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.010, REAL:0.008, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting CMU at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.009, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.009, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1039.6MB).
[03/04 17:40:13    402s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] **WARN: (IMPOPT-576):	21 nets have unplaced terms. 
[03/04 17:40:13    402s] Type 'man IMPOPT-576' for more detail.
[03/04 17:40:13    402s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/04 17:40:13    402s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:13    402s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1039.6M
[03/04 17:40:13    402s] Core basic site is gsclib090site
[03/04 17:40:13    402s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1039.6M
[03/04 17:40:13    402s] SiteArray: one-level site array dimensions = 11 x 112
[03/04 17:40:13    402s] SiteArray: use 4,928 bytes
[03/04 17:40:13    402s] SiteArray: current memory after site array memory allocatiion 1039.6M
[03/04 17:40:13    402s] SiteArray: FP blocked sites are writable
[03/04 17:40:13    402s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1039.6M
[03/04 17:40:13    402s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 17:40:13    402s] Mark StBox On SiteArr starts
[03/04 17:40:13    402s] Mark StBox On SiteArr ends
[03/04 17:40:13    402s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.009, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:13    402s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.008, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] GigaOpt running with 1 threads.
[03/04 17:40:13    402s] Info: 1 threads available for lower-level modules during optimization.
[03/04 17:40:13    402s] OPERPROF: Starting DPlace-Init at level 1, MEM:1039.6M
[03/04 17:40:13    402s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:13    402s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Starting CMU at level 4, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1039.6MB).
[03/04 17:40:13    402s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1039.6M
[03/04 17:40:13    402s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1039.6M
[03/04 17:40:13    402s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:40:13    402s] Summary for sequential cells identification: 
[03/04 17:40:13    402s]   Identified SBFF number: 112
[03/04 17:40:13    402s]   Identified MBFF number: 0
[03/04 17:40:13    402s]   Identified SB Latch number: 0
[03/04 17:40:13    402s]   Identified MB Latch number: 0
[03/04 17:40:13    402s]   Not identified SBFF number: 8
[03/04 17:40:13    402s]   Not identified MBFF number: 0
[03/04 17:40:13    402s]   Not identified SB Latch number: 0
[03/04 17:40:13    402s]   Not identified MB Latch number: 0
[03/04 17:40:13    402s]   Number of sequential cells which are not FFs: 32
[03/04 17:40:13    402s]  Visiting view : worst_case
[03/04 17:40:13    402s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:40:13    402s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:40:13    402s]  Visiting view : best_case
[03/04 17:40:13    402s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:40:13    402s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:40:13    402s]  Setting StdDelay to 35.80
[03/04 17:40:13    402s] Creating Cell Server, finished. 
[03/04 17:40:13    402s] 
[03/04 17:40:13    402s] 
[03/04 17:40:13    402s] Creating Lib Analyzer ...
[03/04 17:40:13    402s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/04 17:40:13    402s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/04 17:40:13    402s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/04 17:40:13    402s] 
[03/04 17:40:14    403s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:43 mem=1063.7M
[03/04 17:40:14    403s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:43 mem=1063.7M
[03/04 17:40:14    403s] Creating Lib Analyzer, finished. 
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	cmp : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	enable : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	digital_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	digital_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	digital_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	digital_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	digital_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	digital_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	digital_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	digital_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	value[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	value[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	value[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	value[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	value[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	value[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	value[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	value[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (IMPOPT-665):	out_flag : Net has unplaced terms or is connected to uplaced instances in design. 
[03/04 17:40:14    403s] Type 'man IMPOPT-665' for more detail.
[03/04 17:40:14    403s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[03/04 17:40:14    403s] To increase the message display limit, refer to the product command reference manual.
[03/04 17:40:14    403s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 879.9M, totSessionCpu=0:06:43 **
[03/04 17:40:14    403s] *** optDesign -preCTS ***
[03/04 17:40:14    403s] DRC Margin: user margin 0.0; extra margin 0.2
[03/04 17:40:14    403s] Setup Target Slack: user slack 0; extra slack 0.0
[03/04 17:40:14    403s] Hold Target Slack: user slack 0
[03/04 17:40:14    403s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.008, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1063.7M
[03/04 17:40:14    403s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1063.7M
[03/04 17:40:14    403s] Deleting Cell Server ...
[03/04 17:40:14    403s] Deleting Lib Analyzer.
[03/04 17:40:14    403s] Multi-VT timing optimization disabled based on library information.
[03/04 17:40:14    403s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:40:14    403s] Summary for sequential cells identification: 
[03/04 17:40:14    403s]   Identified SBFF number: 112
[03/04 17:40:14    403s]   Identified MBFF number: 0
[03/04 17:40:14    403s]   Identified SB Latch number: 0
[03/04 17:40:14    403s]   Identified MB Latch number: 0
[03/04 17:40:14    403s]   Not identified SBFF number: 8
[03/04 17:40:14    403s]   Not identified MBFF number: 0
[03/04 17:40:14    403s]   Not identified SB Latch number: 0
[03/04 17:40:14    403s]   Not identified MB Latch number: 0
[03/04 17:40:14    403s]   Number of sequential cells which are not FFs: 32
[03/04 17:40:14    403s]  Visiting view : worst_case
[03/04 17:40:14    403s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:40:14    403s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:40:14    403s]  Visiting view : best_case
[03/04 17:40:14    403s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:40:14    403s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:40:14    403s]  Setting StdDelay to 35.80
[03/04 17:40:14    403s] Creating Cell Server, finished. 
[03/04 17:40:14    403s] 
[03/04 17:40:14    403s] Deleting Cell Server ...
[03/04 17:40:14    403s] 
[03/04 17:40:14    403s] Creating Lib Analyzer ...
[03/04 17:40:14    403s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:40:14    403s] Summary for sequential cells identification: 
[03/04 17:40:14    403s]   Identified SBFF number: 112
[03/04 17:40:14    403s]   Identified MBFF number: 0
[03/04 17:40:14    403s]   Identified SB Latch number: 0
[03/04 17:40:14    403s]   Identified MB Latch number: 0
[03/04 17:40:14    403s]   Not identified SBFF number: 8
[03/04 17:40:14    403s]   Not identified MBFF number: 0
[03/04 17:40:14    403s]   Not identified SB Latch number: 0
[03/04 17:40:14    403s]   Not identified MB Latch number: 0
[03/04 17:40:14    403s]   Number of sequential cells which are not FFs: 32
[03/04 17:40:14    403s]  Visiting view : worst_case
[03/04 17:40:14    403s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:40:14    403s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:40:14    403s]  Visiting view : best_case
[03/04 17:40:14    403s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:40:14    403s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:40:14    403s]  Setting StdDelay to 35.80
[03/04 17:40:14    403s] Creating Cell Server, finished. 
[03/04 17:40:14    403s] 
[03/04 17:40:14    403s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/04 17:40:14    403s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/04 17:40:14    403s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/04 17:40:14    403s] 
[03/04 17:40:14    403s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:44 mem=1063.7M
[03/04 17:40:14    403s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:44 mem=1063.7M
[03/04 17:40:14    403s] Creating Lib Analyzer, finished. 
[03/04 17:40:14    403s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1063.7M
[03/04 17:40:14    403s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=1063.7M
[03/04 17:40:14    403s] [NR-eGR] Started earlyGlobalRoute kernel
[03/04 17:40:14    403s] [NR-eGR] Initial Peak syMemory usage = 1063.7 MB
[03/04 17:40:14    403s] (I)       Reading DB...
[03/04 17:40:14    403s] (I)       Read data from FE... (mem=1063.7M)
[03/04 17:40:14    403s] (I)       Read nodes and places... (mem=1063.7M)
[03/04 17:40:14    403s] (I)       Done Read nodes and places (cpu=0.000s, mem=1063.7M)
[03/04 17:40:14    403s] (I)       Read nets... (mem=1063.7M)
[03/04 17:40:14    403s] (I)       Done Read nets (cpu=0.000s, mem=1063.7M)
[03/04 17:40:14    403s] (I)       Done Read data from FE (cpu=0.000s, mem=1063.7M)
[03/04 17:40:14    403s] (I)       before initializing RouteDB syMemory usage = 1063.7 MB
[03/04 17:40:14    403s] (I)       congestionReportName   : 
[03/04 17:40:14    403s] (I)       layerRangeFor2DCongestion : 
[03/04 17:40:14    403s] (I)       buildTerm2TermWires    : 1
[03/04 17:40:14    403s] (I)       doTrackAssignment      : 1
[03/04 17:40:14    403s] (I)       dumpBookshelfFiles     : 0
[03/04 17:40:14    403s] (I)       numThreads             : 1
[03/04 17:40:14    403s] (I)       bufferingAwareRouting  : false
[03/04 17:40:14    403s] [NR-eGR] honorMsvRouteConstraint: false
[03/04 17:40:14    403s] (I)       honorPin               : false
[03/04 17:40:14    403s] (I)       honorPinGuide          : true
[03/04 17:40:14    403s] (I)       honorPartition         : false
[03/04 17:40:14    403s] (I)       honorPartitionAllowFeedthru: false
[03/04 17:40:14    403s] (I)       allowPartitionCrossover: false
[03/04 17:40:14    403s] (I)       honorSingleEntry       : true
[03/04 17:40:14    403s] (I)       honorSingleEntryStrong : true
[03/04 17:40:14    403s] (I)       handleViaSpacingRule   : false
[03/04 17:40:14    403s] (I)       handleEolSpacingRule   : false
[03/04 17:40:14    403s] (I)       PDConstraint           : none
[03/04 17:40:14    403s] (I)       expBetterNDRHandling   : false
[03/04 17:40:14    403s] [NR-eGR] honorClockSpecNDR      : 0
[03/04 17:40:14    403s] (I)       routingEffortLevel     : 3
[03/04 17:40:14    403s] (I)       effortLevel            : standard
[03/04 17:40:14    403s] [NR-eGR] minRouteLayer          : 2
[03/04 17:40:14    403s] [NR-eGR] maxRouteLayer          : 127
[03/04 17:40:14    403s] (I)       relaxedTopLayerCeiling : 127
[03/04 17:40:14    403s] (I)       relaxedBottomLayerFloor: 2
[03/04 17:40:14    403s] (I)       numRowsPerGCell        : 1
[03/04 17:40:14    403s] (I)       speedUpLargeDesign     : 0
[03/04 17:40:14    403s] (I)       multiThreadingTA       : 1
[03/04 17:40:14    403s] (I)       optimizationMode       : false
[03/04 17:40:14    403s] (I)       routeSecondPG          : false
[03/04 17:40:14    403s] (I)       scenicRatioForLayerRelax: 0.00
[03/04 17:40:14    403s] (I)       detourLimitForLayerRelax: 0.00
[03/04 17:40:14    403s] (I)       punchThroughDistance   : 500.00
[03/04 17:40:14    403s] (I)       scenicBound            : 1.15
[03/04 17:40:14    403s] (I)       maxScenicToAvoidBlk    : 100.00
[03/04 17:40:14    403s] (I)       source-to-sink ratio   : 0.30
[03/04 17:40:14    403s] (I)       targetCongestionRatioH : 1.00
[03/04 17:40:14    403s] (I)       targetCongestionRatioV : 1.00
[03/04 17:40:14    403s] (I)       layerCongestionRatio   : 0.70
[03/04 17:40:14    403s] (I)       m1CongestionRatio      : 0.10
[03/04 17:40:14    403s] (I)       m2m3CongestionRatio    : 0.70
[03/04 17:40:14    403s] (I)       localRouteEffort       : 1.00
[03/04 17:40:14    403s] (I)       numSitesBlockedByOneVia: 8.00
[03/04 17:40:14    403s] (I)       supplyScaleFactorH     : 1.00
[03/04 17:40:14    403s] (I)       supplyScaleFactorV     : 1.00
[03/04 17:40:14    403s] (I)       highlight3DOverflowFactor: 0.00
[03/04 17:40:14    403s] (I)       routeVias              : 
[03/04 17:40:14    403s] (I)       readTROption           : true
[03/04 17:40:14    403s] (I)       extraSpacingFactor     : 1.00
[03/04 17:40:14    403s] [NR-eGR] numTracksPerClockWire  : 0
[03/04 17:40:14    403s] (I)       routeSelectedNetsOnly  : false
[03/04 17:40:14    403s] (I)       clkNetUseMaxDemand     : false
[03/04 17:40:14    403s] (I)       extraDemandForClocks   : 0
[03/04 17:40:14    403s] (I)       steinerRemoveLayers    : false
[03/04 17:40:14    403s] (I)       demoteLayerScenicScale : 1.00
[03/04 17:40:14    403s] (I)       nonpreferLayerCostScale : 100.00
[03/04 17:40:14    403s] (I)       similarTopologyRoutingFast : false
[03/04 17:40:14    403s] (I)       spanningTreeRefinement : false
[03/04 17:40:14    403s] (I)       spanningTreeRefinementAlpha : -1.00
[03/04 17:40:14    403s] (I)       starting read tracks
[03/04 17:40:14    403s] (I)       build grid graph
[03/04 17:40:14    403s] (I)       build grid graph start
[03/04 17:40:14    403s] [NR-eGR] Metal1 has no routable track
[03/04 17:40:14    403s] [NR-eGR] Metal2 has single uniform track structure
[03/04 17:40:14    403s] [NR-eGR] Metal3 has single uniform track structure
[03/04 17:40:14    403s] [NR-eGR] Metal4 has single uniform track structure
[03/04 17:40:14    403s] [NR-eGR] Metal5 has single uniform track structure
[03/04 17:40:14    403s] [NR-eGR] Metal6 has single uniform track structure
[03/04 17:40:14    403s] [NR-eGR] Metal7 has single uniform track structure
[03/04 17:40:14    403s] [NR-eGR] Metal8 has single uniform track structure
[03/04 17:40:14    403s] [NR-eGR] Metal9 has single uniform track structure
[03/04 17:40:14    403s] (I)       build grid graph end
[03/04 17:40:14    403s] (I)       merge level 0
[03/04 17:40:14    403s] (I)       numViaLayers=9
[03/04 17:40:14    403s] (I)       Reading via VIA1V for layer: 0 
[03/04 17:40:14    403s] (I)       Reading via VIA2X for layer: 1 
[03/04 17:40:14    403s] (I)       Reading via VIA3X for layer: 2 
[03/04 17:40:14    403s] (I)       Reading via VIA4X for layer: 3 
[03/04 17:40:14    403s] (I)       Reading via VIA5X for layer: 4 
[03/04 17:40:14    403s] (I)       Reading via VIA6X for layer: 5 
[03/04 17:40:14    403s] (I)       Reading via VIA7V for layer: 6 
[03/04 17:40:14    403s] (I)       Reading via VIA8X for layer: 7 
[03/04 17:40:14    403s] (I)       end build via table
[03/04 17:40:14    403s] [NR-eGR] Read 366 PG shapes in 0.000 seconds
[03/04 17:40:14    403s] 
[03/04 17:40:14    403s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=366 numBumpBlks=0 numBoundaryFakeBlks=0
[03/04 17:40:14    403s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 17:40:14    403s] (I)       readDataFromPlaceDB
[03/04 17:40:14    403s] (I)       Read net information..
[03/04 17:40:14    403s] [NR-eGR] Read numTotalNets=57  numIgnoredNets=0
[03/04 17:40:14    403s] (I)       Read testcase time = 0.000 seconds
[03/04 17:40:14    403s] 
[03/04 17:40:14    403s] (I)       read default dcut vias
[03/04 17:40:14    403s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[03/04 17:40:14    403s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[03/04 17:40:14    403s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[03/04 17:40:14    403s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[03/04 17:40:14    403s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[03/04 17:40:14    403s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[03/04 17:40:14    403s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[03/04 17:40:14    403s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[03/04 17:40:14    403s] (I)       early_global_route_priority property id does not exist.
[03/04 17:40:14    403s] (I)       build grid graph start
[03/04 17:40:14    403s] (I)       build grid graph end
[03/04 17:40:14    403s] (I)       Model blockage into capacity
[03/04 17:40:14    403s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[03/04 17:40:14    403s] (I)       Modeling time = 0.000 seconds
[03/04 17:40:14    403s] 
[03/04 17:40:14    403s] (I)       Number of ignored nets = 0
[03/04 17:40:14    403s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 17:40:14    403s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 17:40:14    403s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 17:40:14    403s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 17:40:14    403s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 17:40:14    403s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 17:40:14    403s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 17:40:14    403s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 17:40:14    403s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 17:40:14    403s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 17:40:14    403s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1063.7 MB
[03/04 17:40:14    403s] (I)       Ndr track 0 does not exist
[03/04 17:40:14    403s] (I)       Layer1  viaCost=300.00
[03/04 17:40:14    403s] (I)       Layer2  viaCost=100.00
[03/04 17:40:14    403s] (I)       Layer3  viaCost=100.00
[03/04 17:40:14    403s] (I)       Layer4  viaCost=100.00
[03/04 17:40:14    403s] (I)       Layer5  viaCost=100.00
[03/04 17:40:14    403s] (I)       Layer6  viaCost=100.00
[03/04 17:40:14    403s] (I)       Layer7  viaCost=200.00
[03/04 17:40:14    403s] (I)       Layer8  viaCost=100.00
[03/04 17:40:14    403s] (I)       ---------------------Grid Graph Info--------------------
[03/04 17:40:14    403s] (I)       Routing area        : (4640, 4640) - (105560, 98020)
[03/04 17:40:14    403s] (I)       Core area           : (20300, 20300) - (85260, 77720)
[03/04 17:40:14    403s] (I)       Site width          :   580  (dbu)
[03/04 17:40:14    403s] (I)       Row height          :  5220  (dbu)
[03/04 17:40:14    403s] (I)       GCell width         :  5220  (dbu)
[03/04 17:40:14    403s] (I)       GCell height        :  5220  (dbu)
[03/04 17:40:14    403s] (I)       Grid                :    20    18     9
[03/04 17:40:14    403s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/04 17:40:14    403s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/04 17:40:14    403s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[03/04 17:40:14    403s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[03/04 17:40:14    403s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[03/04 17:40:14    403s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/04 17:40:14    403s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/04 17:40:14    403s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[03/04 17:40:14    403s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/04 17:40:14    403s] (I)       Total num of tracks :     0   182   169   182   169   182   169    60    55
[03/04 17:40:14    403s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[03/04 17:40:14    403s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/04 17:40:14    403s] (I)       --------------------------------------------------------
[03/04 17:40:14    403s] 
[03/04 17:40:14    403s] [NR-eGR] ============ Routing rule table ============
[03/04 17:40:14    403s] [NR-eGR] Rule id: 0  Nets: 57 
[03/04 17:40:14    403s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/04 17:40:14    403s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[03/04 17:40:14    403s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:40:14    403s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:40:14    403s] [NR-eGR] ========================================
[03/04 17:40:14    403s] [NR-eGR] 
[03/04 17:40:14    403s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 17:40:14    403s] (I)       blocked tracks on layer2 : = 432 / 3276 (13.19%)
[03/04 17:40:14    403s] (I)       blocked tracks on layer3 : = 144 / 3380 (4.26%)
[03/04 17:40:14    403s] (I)       blocked tracks on layer4 : = 432 / 3276 (13.19%)
[03/04 17:40:14    403s] (I)       blocked tracks on layer5 : = 144 / 3380 (4.26%)
[03/04 17:40:14    403s] (I)       blocked tracks on layer6 : = 432 / 3276 (13.19%)
[03/04 17:40:14    403s] (I)       blocked tracks on layer7 : = 144 / 3380 (4.26%)
[03/04 17:40:14    403s] (I)       blocked tracks on layer8 : = 660 / 1080 (61.11%)
[03/04 17:40:14    403s] (I)       blocked tracks on layer9 : = 288 / 1100 (26.18%)
[03/04 17:40:14    403s] (I)       After initializing earlyGlobalRoute syMemory usage = 1063.7 MB
[03/04 17:40:14    403s] (I)       Loading and dumping file time : 0.01 seconds
[03/04 17:40:14    403s] (I)       ============= Initialization =============
[03/04 17:40:14    403s] (I)       totalPins=227  totalGlobalPin=214 (94.27%)
[03/04 17:40:14    403s] (I)       total 2D Cap : 20374 = (10548 H, 9826 V)
[03/04 17:40:14    403s] (I)       #blocked areas for congestion spreading : 0
[03/04 17:40:14    403s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 9]
[03/04 17:40:14    403s] (I)       ============  Phase 1a Route ============
[03/04 17:40:14    403s] (I)       Phase 1a runs 0.00 seconds
[03/04 17:40:14    403s] (I)       Usage: 320 = (165 H, 155 V) = (1.56% H, 1.58% V) = (4.307e+02um H, 4.046e+02um V)
[03/04 17:40:14    403s] (I)       
[03/04 17:40:14    403s] (I)       ============  Phase 1b Route ============
[03/04 17:40:14    403s] (I)       Usage: 320 = (165 H, 155 V) = (1.56% H, 1.58% V) = (4.307e+02um H, 4.046e+02um V)
[03/04 17:40:14    403s] (I)       
[03/04 17:40:14    403s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.352000e+02um
[03/04 17:40:14    403s] (I)       ============  Phase 1c Route ============
[03/04 17:40:14    403s] (I)       Usage: 320 = (165 H, 155 V) = (1.56% H, 1.58% V) = (4.307e+02um H, 4.046e+02um V)
[03/04 17:40:14    403s] (I)       
[03/04 17:40:14    403s] (I)       ============  Phase 1d Route ============
[03/04 17:40:14    403s] (I)       Usage: 320 = (165 H, 155 V) = (1.56% H, 1.58% V) = (4.307e+02um H, 4.046e+02um V)
[03/04 17:40:14    403s] (I)       
[03/04 17:40:14    403s] (I)       ============  Phase 1e Route ============
[03/04 17:40:14    403s] (I)       Phase 1e runs 0.00 seconds
[03/04 17:40:14    403s] (I)       Usage: 320 = (165 H, 155 V) = (1.56% H, 1.58% V) = (4.307e+02um H, 4.046e+02um V)
[03/04 17:40:14    403s] (I)       
[03/04 17:40:14    403s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.352000e+02um
[03/04 17:40:14    403s] [NR-eGR] 
[03/04 17:40:14    403s] (I)       ============  Phase 1l Route ============
[03/04 17:40:14    403s] (I)       Phase 1l runs 0.00 seconds
[03/04 17:40:14    403s] (I)       
[03/04 17:40:14    403s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 17:40:14    403s] [NR-eGR]                        OverCon            
[03/04 17:40:14    403s] [NR-eGR]                         #Gcell     %Gcell
[03/04 17:40:14    403s] [NR-eGR]       Layer                (0)    OverCon 
[03/04 17:40:14    403s] [NR-eGR] ----------------------------------------------
[03/04 17:40:14    403s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR] ----------------------------------------------
[03/04 17:40:14    403s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/04 17:40:14    403s] [NR-eGR] 
[03/04 17:40:14    403s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/04 17:40:14    403s] (I)       total 2D Cap : 20388 = (10561 H, 9827 V)
[03/04 17:40:14    403s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 17:40:14    403s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 17:40:14    403s] (I)       ============= track Assignment ============
[03/04 17:40:14    403s] (I)       extract Global 3D Wires
[03/04 17:40:14    403s] (I)       Extract Global WL : time=0.00
[03/04 17:40:14    403s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[03/04 17:40:14    403s] (I)       Initialization real time=0.00 seconds
[03/04 17:40:14    403s] (I)       Run Multi-thread track assignment
[03/04 17:40:14    403s] (I)       Kernel real time=0.00 seconds
[03/04 17:40:14    403s] (I)       End Greedy Track Assignment
[03/04 17:40:14    403s] [NR-eGR] --------------------------------------------------------------------------
[03/04 17:40:14    403s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 227
[03/04 17:40:14    403s] [NR-eGR] Metal2  (2V) length: 4.455375e+02um, number of vias: 340
[03/04 17:40:14    403s] [NR-eGR] Metal3  (3H) length: 4.425400e+02um, number of vias: 2
[03/04 17:40:14    403s] [NR-eGR] Metal4  (4V) length: 8.700000e-01um, number of vias: 0
[03/04 17:40:14    403s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:14    403s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:14    403s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:14    403s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:14    403s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:14    403s] [NR-eGR] Total length: 8.889475e+02um, number of vias: 569
[03/04 17:40:14    403s] [NR-eGR] --------------------------------------------------------------------------
[03/04 17:40:14    403s] [NR-eGR] Total eGR-routed clock nets wire length: 1.566000e+02um 
[03/04 17:40:14    403s] [NR-eGR] --------------------------------------------------------------------------
[03/04 17:40:14    403s] [NR-eGR] End Peak syMemory usage = 1049.5 MB
[03/04 17:40:14    403s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[03/04 17:40:14    403s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1049.5M
[03/04 17:40:14    403s] Updating RC grid for preRoute extraction ...
[03/04 17:40:14    403s] Initializing multi-corner resistance tables ...
[03/04 17:40:14    403s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=1049.5M
[03/04 17:40:14    403s] Extraction called for design 'ADC_SAR1' of instances=64 and nets=69 using extraction engine 'preRoute' .
[03/04 17:40:14    403s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 17:40:14    403s] Type 'man IMPEXT-3530' for more detail.
[03/04 17:40:14    403s] PreRoute RC Extraction called for design ADC_SAR1.
[03/04 17:40:14    403s] RC Extraction called in multi-corner(1) mode.
[03/04 17:40:14    403s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/04 17:40:14    403s] Type 'man IMPEXT-6197' for more detail.
[03/04 17:40:14    403s] RCMode: PreRoute
[03/04 17:40:14    403s]       RC Corner Indexes            0   
[03/04 17:40:14    403s] Capacitance Scaling Factor   : 1.00000 
[03/04 17:40:14    403s] Resistance Scaling Factor    : 1.00000 
[03/04 17:40:14    403s] Clock Cap. Scaling Factor    : 1.00000 
[03/04 17:40:14    403s] Clock Res. Scaling Factor    : 1.00000 
[03/04 17:40:14    403s] Shrink Factor                : 1.00000
[03/04 17:40:14    403s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/04 17:40:14    403s] Updating RC grid for preRoute extraction ...
[03/04 17:40:14    403s] Initializing multi-corner resistance tables ...
[03/04 17:40:14    403s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1049.523M)
[03/04 17:40:14    403s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1049.5M
[03/04 17:40:14    403s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1049.5M
[03/04 17:40:14    403s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    403s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1049.5M
[03/04 17:40:14    403s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.009, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1049.5M
[03/04 17:40:14    404s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1049.5M
[03/04 17:40:14    404s] #################################################################################
[03/04 17:40:14    404s] # Design Stage: PreRoute
[03/04 17:40:14    404s] # Design Name: ADC_SAR1
[03/04 17:40:14    404s] # Design Mode: 90nm
[03/04 17:40:14    404s] # Analysis Mode: MMMC Non-OCV 
[03/04 17:40:14    404s] # Parasitics Mode: No SPEF/RCDB
[03/04 17:40:14    404s] # Signoff Settings: SI Off 
[03/04 17:40:14    404s] #################################################################################
[03/04 17:40:14    404s] AAE_INFO: 1 threads acquired from CTE.
[03/04 17:40:14    404s] Calculate delays in BcWc mode...
[03/04 17:40:14    404s] Topological Sorting (REAL = 0:00:00.0, MEM = 1063.7M, InitMEM = 1063.7M)
[03/04 17:40:14    404s] Start delay calculation (fullDC) (1 T). (MEM=1063.66)
[03/04 17:40:14    404s] End AAE Lib Interpolated Model. (MEM=1063.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:40:14    404s] Total number of fetched objects 67
[03/04 17:40:14    404s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:40:14    404s] End delay calculation. (MEM=1095.35 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 17:40:14    404s] End delay calculation (fullDC). (MEM=1095.35 CPU=0:00:00.1 REAL=0:00:00.0)
[03/04 17:40:14    404s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1095.3M) ***
[03/04 17:40:14    404s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:44 mem=1095.3M)
[03/04 17:40:14    404s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.154  |
|           TNS (ns):| -24.167 |
|    Violating Paths:|   35    |
|          All Paths:|   60    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.886%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 879.8M, totSessionCpu=0:06:44 **
[03/04 17:40:14    404s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/04 17:40:14    404s] PhyDesignGrid: maxLocalDensity 0.98
[03/04 17:40:14    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1047.7M
[03/04 17:40:14    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1047.7M
[03/04 17:40:14    404s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:14    404s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.010, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting CMU at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1047.7MB).
[03/04 17:40:14    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1047.7M
[03/04 17:40:14    404s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=1047.7M
[03/04 17:40:14    404s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] PhyDesignGrid: maxLocalDensity 0.98
[03/04 17:40:14    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1047.7M
[03/04 17:40:14    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1047.7M
[03/04 17:40:14    404s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:14    404s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Starting CMU at level 4, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1047.7MB).
[03/04 17:40:14    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1047.7M
[03/04 17:40:14    404s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=1047.7M
[03/04 17:40:14    404s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1047.7M
[03/04 17:40:14    404s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1047.7M
[03/04 17:40:14    404s] *** Starting optimizing excluded clock nets MEM= 1047.7M) ***
[03/04 17:40:14    404s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1047.7M) ***
[03/04 17:40:15    404s] The useful skew maximum allowed delay is: 0.18
[03/04 17:40:15    404s] Deleting Lib Analyzer.
[03/04 17:40:15    404s] Info: 1 clock net  excluded from IPO operation.
[03/04 17:40:15    404s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1047.7M
[03/04 17:40:15    404s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=1047.7M
[03/04 17:40:15    404s] PhyDesignGrid: maxLocalDensity 0.98
[03/04 17:40:15    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1055.7M
[03/04 17:40:15    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1055.7M
[03/04 17:40:15    404s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:15    404s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Starting CMU at level 4, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1055.7M
[03/04 17:40:15    404s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1055.7M
[03/04 17:40:15    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1055.7MB).
[03/04 17:40:15    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1055.7M
[03/04 17:40:15    404s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=1055.7M
[03/04 17:40:15    404s] 
[03/04 17:40:15    404s] Footprint cell information for calculating maxBufDist
[03/04 17:40:15    404s] *info: There are 16 candidate Buffer cells
[03/04 17:40:15    404s] *info: There are 19 candidate Inverter cells
[03/04 17:40:15    404s] 
[03/04 17:40:15    404s] 
[03/04 17:40:15    404s] Creating Lib Analyzer ...
[03/04 17:40:15    404s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/04 17:40:15    404s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/04 17:40:15    404s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/04 17:40:15    404s] 
[03/04 17:40:16    405s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:45 mem=1209.2M
[03/04 17:40:16    405s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:45 mem=1209.2M
[03/04 17:40:16    405s] Creating Lib Analyzer, finished. 
[03/04 17:40:16    405s] 
[03/04 17:40:16    405s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/04 17:40:16    405s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1228.2M
[03/04 17:40:16    405s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1228.2M
[03/04 17:40:16    405s] 
[03/04 17:40:16    405s] Netlist preparation processing... 
[03/04 17:40:16    405s] Removed 0 instance
[03/04 17:40:16    405s] *info: Marking 0 isolation instances dont touch
[03/04 17:40:16    405s] *info: Marking 0 level shifter instances dont touch
[03/04 17:40:16    405s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1224.4M
[03/04 17:40:16    405s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1224.4M
[03/04 17:40:16    405s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1224.4M
[03/04 17:40:16    405s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1224.4M
[03/04 17:40:16    405s] 
[03/04 17:40:16    405s] Active setup views:
[03/04 17:40:16    405s]  worst_case
[03/04 17:40:16    405s]   Dominating endpoints: 0
[03/04 17:40:16    405s]   Dominating TNS: -0.000
[03/04 17:40:16    405s] 
[03/04 17:40:16    405s] Deleting Lib Analyzer.
[03/04 17:40:16    405s] Begin: GigaOpt Global Optimization
[03/04 17:40:16    405s] *info: use new DP (enabled)
[03/04 17:40:16    405s] Info: 1 clock net  excluded from IPO operation.
[03/04 17:40:16    405s] PhyDesignGrid: maxLocalDensity 1.20
[03/04 17:40:16    405s] ### Creating PhyDesignMc. totSessionCpu=0:06:45 mem=1150.3M
[03/04 17:40:16    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:1150.3M
[03/04 17:40:16    405s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:16    405s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Starting CMU at level 4, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1150.3M
[03/04 17:40:16    405s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:16    405s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1150.3MB).
[03/04 17:40:16    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1150.3M
[03/04 17:40:16    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:45 mem=1150.3M
[03/04 17:40:16    405s] 
[03/04 17:40:16    405s] Creating Lib Analyzer ...
[03/04 17:40:16    405s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/04 17:40:16    405s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/04 17:40:16    405s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/04 17:40:16    405s] 
[03/04 17:40:16    405s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:46 mem=1150.3M
[03/04 17:40:16    405s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:46 mem=1150.3M
[03/04 17:40:16    405s] Creating Lib Analyzer, finished. 
[03/04 17:40:16    405s] 
[03/04 17:40:16    405s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/04 17:40:19    408s] *info: 1 clock net excluded
[03/04 17:40:19    408s] *info: 2 special nets excluded.
[03/04 17:40:19    408s] *info: 2 no-driver nets excluded.
[03/04 17:40:20    409s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1169.4M
[03/04 17:40:20    409s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1169.4M
[03/04 17:40:20    409s] ** GigaOpt Global Opt WNS Slack -1.154  TNS Slack -24.167 
[03/04 17:40:20    409s] +--------+--------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:20    409s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:20    409s] +--------+--------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:20    409s] |  -1.154| -24.167|    69.89%|   0:00:00.0| 1169.4M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:20    409s] |  -1.154| -24.167|    69.89%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    409s] |  -0.861| -17.814|    75.97%|   0:00:01.0| 1211.0M|worst_case|  default| digital_out_reg[4]/SE |
[03/04 17:40:21    409s] |  -0.861| -17.814|    75.97%|   0:00:00.0| 1211.0M|worst_case|  default| digital_out_reg[4]/SE |
[03/04 17:40:21    409s] |  -0.554| -11.920|    76.62%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    409s] |  -0.554| -11.921|    77.11%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    409s] |  -0.398|  -8.833|    77.60%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    409s] |  -0.398|  -8.833|    77.60%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    409s] |  -0.392|  -7.122|    77.76%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    410s] |  -0.392|  -7.122|    77.76%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    410s] |  -0.392|  -7.122|    77.76%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    410s] |  -0.392|  -7.122|    77.76%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    410s] |  -0.365|  -6.138|    78.81%|   0:00:00.0| 1211.0M|worst_case|  default| temp_reg[3]/D         |
[03/04 17:40:21    410s] |  -0.365|  -6.138|    78.81%|   0:00:00.0| 1211.0M|worst_case|  default| temp_reg[3]/D         |
[03/04 17:40:21    410s] |  -0.365|  -6.069|    79.55%|   0:00:00.0| 1211.0M|worst_case|  default| temp_reg[3]/D         |
[03/04 17:40:21    410s] |  -0.365|  -6.069|    79.55%|   0:00:00.0| 1211.0M|worst_case|  default| temp_reg[3]/D         |
[03/04 17:40:21    410s] |  -0.357|  -6.163|    79.30%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    410s] |  -0.357|  -6.163|    79.30%|   0:00:00.0| 1211.0M|worst_case|  default| result_reg[2]/D       |
[03/04 17:40:21    410s] +--------+--------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1211.0M) ***
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1211.0M) ***
[03/04 17:40:21    410s] **** Begin NDR-Layer Usage Statistics ****
[03/04 17:40:21    410s] 0 Ndr or Layer constraints added by optimization 
[03/04 17:40:21    410s] **** End NDR-Layer Usage Statistics ****
[03/04 17:40:21    410s] ** GigaOpt Global Opt End WNS Slack -0.357  TNS Slack -6.163 
[03/04 17:40:21    410s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] End: GigaOpt Global Optimization
[03/04 17:40:21    410s] *** Timing NOT met, worst failing slack is -0.357
[03/04 17:40:21    410s] *** Check timing (0:00:00.0)
[03/04 17:40:21    410s] Deleting Lib Analyzer.
[03/04 17:40:21    410s] Info: 1 clock net  excluded from IPO operation.
[03/04 17:40:21    410s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=1150.3M
[03/04 17:40:21    410s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=1150.3M
[03/04 17:40:21    410s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.008, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1150.3M
[03/04 17:40:21    410s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1150.3M
[03/04 17:40:21    410s] PhyDesignGrid: maxLocalDensity 0.98
[03/04 17:40:21    410s] ### Creating PhyDesignMc. totSessionCpu=0:06:50 mem=1169.4M
[03/04 17:40:21    410s] OPERPROF: Starting DPlace-Init at level 1, MEM:1169.4M
[03/04 17:40:21    410s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Starting CMU at level 4, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1169.4M
[03/04 17:40:21    410s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1169.4M
[03/04 17:40:21    410s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1169.4MB).
[03/04 17:40:21    410s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1169.4M
[03/04 17:40:21    410s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:50 mem=1169.4M
[03/04 17:40:21    410s] Begin: Area Reclaim Optimization
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] Creating Lib Analyzer ...
[03/04 17:40:21    410s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/04 17:40:21    410s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/04 17:40:21    410s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:51 mem=1171.4M
[03/04 17:40:21    410s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:51 mem=1171.4M
[03/04 17:40:21    410s] Creating Lib Analyzer, finished. 
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/04 17:40:21    410s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1171.4M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1171.4M
[03/04 17:40:21    410s] Reclaim Optimization WNS Slack -0.357  TNS Slack -6.163 Density 79.30
[03/04 17:40:21    410s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:21    410s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/04 17:40:21    410s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:21    410s] |    79.30%|        -|  -0.357|  -6.163|   0:00:00.0| 1171.4M|
[03/04 17:40:21    410s] |    79.30%|        0|  -0.357|  -6.163|   0:00:00.0| 1190.5M|
[03/04 17:40:21    410s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[03/04 17:40:21    410s] |    79.30%|        0|  -0.357|  -6.163|   0:00:00.0| 1190.5M|
[03/04 17:40:21    410s] |    72.00%|       10|  -0.937| -16.142|   0:00:00.0| 1209.5M|
[03/04 17:40:21    410s] |    72.00%|        0|  -0.937| -16.142|   0:00:00.0| 1209.5M|
[03/04 17:40:21    410s] |    72.00%|        0|  -0.937| -16.142|   0:00:00.0| 1209.5M|
[03/04 17:40:21    410s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[03/04 17:40:21    410s] |    72.00%|        0|  -0.937| -16.142|   0:00:00.0| 1209.5M|
[03/04 17:40:21    410s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:21    410s] Reclaim Optimization End WNS Slack -0.937  TNS Slack -16.142 Density 72.00
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] ** Summary: Restruct = 0 Buffer Deletion = 10 Declone = 0 Resize = 0 **
[03/04 17:40:21    410s] --------------------------------------------------------------
[03/04 17:40:21    410s] |                                   | Total     | Sequential |
[03/04 17:40:21    410s] --------------------------------------------------------------
[03/04 17:40:21    410s] | Num insts resized                 |       0  |       0    |
[03/04 17:40:21    410s] | Num insts undone                  |       0  |       0    |
[03/04 17:40:21    410s] | Num insts Downsized               |       0  |       0    |
[03/04 17:40:21    410s] | Num insts Samesized               |       0  |       0    |
[03/04 17:40:21    410s] | Num insts Upsized                 |       0  |       0    |
[03/04 17:40:21    410s] | Num multiple commits+uncommits    |       0  |       -    |
[03/04 17:40:21    410s] --------------------------------------------------------------
[03/04 17:40:21    410s] **** Begin NDR-Layer Usage Statistics ****
[03/04 17:40:21    410s] 0 Ndr or Layer constraints added by optimization 
[03/04 17:40:21    410s] **** End NDR-Layer Usage Statistics ****
[03/04 17:40:21    410s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:00.0) **
[03/04 17:40:21    410s] Executing incremental physical updates
[03/04 17:40:21    410s] Executing incremental physical updates
[03/04 17:40:21    410s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1190.5M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1190.5M
[03/04 17:40:21    410s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1190.5M
[03/04 17:40:21    410s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1190.5M
[03/04 17:40:21    410s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1152.31M, totSessionCpu=0:06:51).
[03/04 17:40:21    410s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.000, REAL:0.008, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.008, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] **INFO: Flow update: Design is easy to close.
[03/04 17:40:21    410s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/04 17:40:21    410s] Type 'man IMPSP-9025' for more detail.
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] *** Start incrementalPlace ***
[03/04 17:40:21    410s] User Input Parameters:
[03/04 17:40:21    410s] - Congestion Driven    : On
[03/04 17:40:21    410s] - Timing Driven        : On
[03/04 17:40:21    410s] - Area-Violation Based : On
[03/04 17:40:21    410s] - Start Rollback Level : -5
[03/04 17:40:21    410s] - Legalized            : On
[03/04 17:40:21    410s] - Window Based         : Off
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] no activity file in design. spp won't run.
[03/04 17:40:21    410s] Starting Early Global Route congestion estimation: mem = 1152.3M
[03/04 17:40:21    410s] (I)       Reading DB...
[03/04 17:40:21    410s] (I)       Read data from FE... (mem=1152.3M)
[03/04 17:40:21    410s] (I)       Read nodes and places... (mem=1152.3M)
[03/04 17:40:21    410s] (I)       Done Read nodes and places (cpu=0.000s, mem=1152.3M)
[03/04 17:40:21    410s] (I)       Read nets... (mem=1152.3M)
[03/04 17:40:21    410s] (I)       Done Read nets (cpu=0.000s, mem=1152.3M)
[03/04 17:40:21    410s] (I)       Done Read data from FE (cpu=0.000s, mem=1152.3M)
[03/04 17:40:21    410s] (I)       before initializing RouteDB syMemory usage = 1152.3 MB
[03/04 17:40:21    410s] (I)       congestionReportName   : 
[03/04 17:40:21    410s] (I)       layerRangeFor2DCongestion : 
[03/04 17:40:21    410s] (I)       buildTerm2TermWires    : 1
[03/04 17:40:21    410s] (I)       doTrackAssignment      : 1
[03/04 17:40:21    410s] (I)       dumpBookshelfFiles     : 0
[03/04 17:40:21    410s] (I)       numThreads             : 1
[03/04 17:40:21    410s] (I)       bufferingAwareRouting  : false
[03/04 17:40:21    410s] [NR-eGR] honorMsvRouteConstraint: false
[03/04 17:40:21    410s] (I)       honorPin               : false
[03/04 17:40:21    410s] (I)       honorPinGuide          : true
[03/04 17:40:21    410s] (I)       honorPartition         : false
[03/04 17:40:21    410s] (I)       honorPartitionAllowFeedthru: false
[03/04 17:40:21    410s] (I)       allowPartitionCrossover: false
[03/04 17:40:21    410s] (I)       honorSingleEntry       : true
[03/04 17:40:21    410s] (I)       honorSingleEntryStrong : true
[03/04 17:40:21    410s] (I)       handleViaSpacingRule   : false
[03/04 17:40:21    410s] (I)       handleEolSpacingRule   : false
[03/04 17:40:21    410s] (I)       PDConstraint           : none
[03/04 17:40:21    410s] (I)       expBetterNDRHandling   : false
[03/04 17:40:21    410s] [NR-eGR] honorClockSpecNDR      : 0
[03/04 17:40:21    410s] (I)       routingEffortLevel     : 3
[03/04 17:40:21    410s] (I)       effortLevel            : standard
[03/04 17:40:21    410s] [NR-eGR] minRouteLayer          : 2
[03/04 17:40:21    410s] [NR-eGR] maxRouteLayer          : 127
[03/04 17:40:21    410s] (I)       relaxedTopLayerCeiling : 127
[03/04 17:40:21    410s] (I)       relaxedBottomLayerFloor: 2
[03/04 17:40:21    410s] (I)       numRowsPerGCell        : 1
[03/04 17:40:21    410s] (I)       speedUpLargeDesign     : 0
[03/04 17:40:21    410s] (I)       multiThreadingTA       : 1
[03/04 17:40:21    410s] (I)       optimizationMode       : false
[03/04 17:40:21    410s] (I)       routeSecondPG          : false
[03/04 17:40:21    410s] (I)       scenicRatioForLayerRelax: 0.00
[03/04 17:40:21    410s] (I)       detourLimitForLayerRelax: 0.00
[03/04 17:40:21    410s] (I)       punchThroughDistance   : 500.00
[03/04 17:40:21    410s] (I)       scenicBound            : 1.15
[03/04 17:40:21    410s] (I)       maxScenicToAvoidBlk    : 100.00
[03/04 17:40:21    410s] (I)       source-to-sink ratio   : 0.00
[03/04 17:40:21    410s] (I)       targetCongestionRatioH : 1.00
[03/04 17:40:21    410s] (I)       targetCongestionRatioV : 1.00
[03/04 17:40:21    410s] (I)       layerCongestionRatio   : 0.70
[03/04 17:40:21    410s] (I)       m1CongestionRatio      : 0.10
[03/04 17:40:21    410s] (I)       m2m3CongestionRatio    : 0.70
[03/04 17:40:21    410s] (I)       localRouteEffort       : 1.00
[03/04 17:40:21    410s] (I)       numSitesBlockedByOneVia: 8.00
[03/04 17:40:21    410s] (I)       supplyScaleFactorH     : 1.00
[03/04 17:40:21    410s] (I)       supplyScaleFactorV     : 1.00
[03/04 17:40:21    410s] (I)       highlight3DOverflowFactor: 0.00
[03/04 17:40:21    410s] (I)       routeVias              : 
[03/04 17:40:21    410s] (I)       readTROption           : true
[03/04 17:40:21    410s] (I)       extraSpacingFactor     : 1.00
[03/04 17:40:21    410s] [NR-eGR] numTracksPerClockWire  : 0
[03/04 17:40:21    410s] (I)       routeSelectedNetsOnly  : false
[03/04 17:40:21    410s] (I)       clkNetUseMaxDemand     : false
[03/04 17:40:21    410s] (I)       extraDemandForClocks   : 0
[03/04 17:40:21    410s] (I)       steinerRemoveLayers    : false
[03/04 17:40:21    410s] (I)       demoteLayerScenicScale : 1.00
[03/04 17:40:21    410s] (I)       nonpreferLayerCostScale : 100.00
[03/04 17:40:21    410s] (I)       similarTopologyRoutingFast : false
[03/04 17:40:21    410s] (I)       spanningTreeRefinement : false
[03/04 17:40:21    410s] (I)       spanningTreeRefinementAlpha : -1.00
[03/04 17:40:21    410s] (I)       starting read tracks
[03/04 17:40:21    410s] (I)       build grid graph
[03/04 17:40:21    410s] (I)       build grid graph start
[03/04 17:40:21    410s] [NR-eGR] Metal1 has no routable track
[03/04 17:40:21    410s] [NR-eGR] Metal2 has single uniform track structure
[03/04 17:40:21    410s] [NR-eGR] Metal3 has single uniform track structure
[03/04 17:40:21    410s] [NR-eGR] Metal4 has single uniform track structure
[03/04 17:40:21    410s] [NR-eGR] Metal5 has single uniform track structure
[03/04 17:40:21    410s] [NR-eGR] Metal6 has single uniform track structure
[03/04 17:40:21    410s] [NR-eGR] Metal7 has single uniform track structure
[03/04 17:40:21    410s] [NR-eGR] Metal8 has single uniform track structure
[03/04 17:40:21    410s] [NR-eGR] Metal9 has single uniform track structure
[03/04 17:40:21    410s] (I)       build grid graph end
[03/04 17:40:21    410s] (I)       merge level 0
[03/04 17:40:21    410s] (I)       numViaLayers=9
[03/04 17:40:21    410s] (I)       Reading via VIA1V for layer: 0 
[03/04 17:40:21    410s] (I)       Reading via VIA2X for layer: 1 
[03/04 17:40:21    410s] (I)       Reading via VIA3X for layer: 2 
[03/04 17:40:21    410s] (I)       Reading via VIA4X for layer: 3 
[03/04 17:40:21    410s] (I)       Reading via VIA5X for layer: 4 
[03/04 17:40:21    410s] (I)       Reading via VIA6X for layer: 5 
[03/04 17:40:21    410s] (I)       Reading via VIA7V for layer: 6 
[03/04 17:40:21    410s] (I)       Reading via VIA8X for layer: 7 
[03/04 17:40:21    410s] (I)       end build via table
[03/04 17:40:21    410s] [NR-eGR] Read 366 PG shapes in 0.000 seconds
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=366 numBumpBlks=0 numBoundaryFakeBlks=0
[03/04 17:40:21    410s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 17:40:21    410s] (I)       readDataFromPlaceDB
[03/04 17:40:21    410s] (I)       Read net information..
[03/04 17:40:21    410s] [NR-eGR] Read numTotalNets=57  numIgnoredNets=0
[03/04 17:40:21    410s] (I)       Read testcase time = 0.000 seconds
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] (I)       read default dcut vias
[03/04 17:40:21    410s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[03/04 17:40:21    410s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[03/04 17:40:21    410s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[03/04 17:40:21    410s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[03/04 17:40:21    410s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[03/04 17:40:21    410s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[03/04 17:40:21    410s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[03/04 17:40:21    410s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[03/04 17:40:21    410s] (I)       early_global_route_priority property id does not exist.
[03/04 17:40:21    410s] (I)       build grid graph start
[03/04 17:40:21    410s] (I)       build grid graph end
[03/04 17:40:21    410s] (I)       Model blockage into capacity
[03/04 17:40:21    410s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[03/04 17:40:21    410s] (I)       Modeling time = 0.000 seconds
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] (I)       Number of ignored nets = 0
[03/04 17:40:21    410s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 17:40:21    410s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 17:40:21    410s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 17:40:21    410s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 17:40:21    410s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 17:40:21    410s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 17:40:21    410s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 17:40:21    410s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 17:40:21    410s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 17:40:21    410s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 17:40:21    410s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1152.3 MB
[03/04 17:40:21    410s] (I)       Ndr track 0 does not exist
[03/04 17:40:21    410s] (I)       Layer1  viaCost=300.00
[03/04 17:40:21    410s] (I)       Layer2  viaCost=100.00
[03/04 17:40:21    410s] (I)       Layer3  viaCost=100.00
[03/04 17:40:21    410s] (I)       Layer4  viaCost=100.00
[03/04 17:40:21    410s] (I)       Layer5  viaCost=100.00
[03/04 17:40:21    410s] (I)       Layer6  viaCost=100.00
[03/04 17:40:21    410s] (I)       Layer7  viaCost=200.00
[03/04 17:40:21    410s] (I)       Layer8  viaCost=100.00
[03/04 17:40:21    410s] (I)       ---------------------Grid Graph Info--------------------
[03/04 17:40:21    410s] (I)       Routing area        : (4640, 4640) - (105560, 98020)
[03/04 17:40:21    410s] (I)       Core area           : (20300, 20300) - (85260, 77720)
[03/04 17:40:21    410s] (I)       Site width          :   580  (dbu)
[03/04 17:40:21    410s] (I)       Row height          :  5220  (dbu)
[03/04 17:40:21    410s] (I)       GCell width         :  5220  (dbu)
[03/04 17:40:21    410s] (I)       GCell height        :  5220  (dbu)
[03/04 17:40:21    410s] (I)       Grid                :    20    18     9
[03/04 17:40:21    410s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/04 17:40:21    410s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/04 17:40:21    410s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[03/04 17:40:21    410s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[03/04 17:40:21    410s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[03/04 17:40:21    410s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/04 17:40:21    410s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/04 17:40:21    410s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[03/04 17:40:21    410s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/04 17:40:21    410s] (I)       Total num of tracks :     0   182   169   182   169   182   169    60    55
[03/04 17:40:21    410s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[03/04 17:40:21    410s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/04 17:40:21    410s] (I)       --------------------------------------------------------
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] [NR-eGR] ============ Routing rule table ============
[03/04 17:40:21    410s] [NR-eGR] Rule id: 0  Nets: 57 
[03/04 17:40:21    410s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/04 17:40:21    410s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[03/04 17:40:21    410s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:40:21    410s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:40:21    410s] [NR-eGR] ========================================
[03/04 17:40:21    410s] [NR-eGR] 
[03/04 17:40:21    410s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 17:40:21    410s] (I)       blocked tracks on layer2 : = 432 / 3276 (13.19%)
[03/04 17:40:21    410s] (I)       blocked tracks on layer3 : = 144 / 3380 (4.26%)
[03/04 17:40:21    410s] (I)       blocked tracks on layer4 : = 432 / 3276 (13.19%)
[03/04 17:40:21    410s] (I)       blocked tracks on layer5 : = 144 / 3380 (4.26%)
[03/04 17:40:21    410s] (I)       blocked tracks on layer6 : = 432 / 3276 (13.19%)
[03/04 17:40:21    410s] (I)       blocked tracks on layer7 : = 144 / 3380 (4.26%)
[03/04 17:40:21    410s] (I)       blocked tracks on layer8 : = 660 / 1080 (61.11%)
[03/04 17:40:21    410s] (I)       blocked tracks on layer9 : = 288 / 1100 (26.18%)
[03/04 17:40:21    410s] (I)       After initializing earlyGlobalRoute syMemory usage = 1152.3 MB
[03/04 17:40:21    410s] (I)       Loading and dumping file time : 0.00 seconds
[03/04 17:40:21    410s] (I)       ============= Initialization =============
[03/04 17:40:21    410s] (I)       totalPins=227  totalGlobalPin=213 (93.83%)
[03/04 17:40:21    410s] (I)       total 2D Cap : 20374 = (10548 H, 9826 V)
[03/04 17:40:21    410s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 9]
[03/04 17:40:21    410s] (I)       ============  Phase 1a Route ============
[03/04 17:40:21    410s] (I)       Phase 1a runs 0.00 seconds
[03/04 17:40:21    410s] (I)       Usage: 318 = (167 H, 151 V) = (1.58% H, 1.54% V) = (4.359e+02um H, 3.941e+02um V)
[03/04 17:40:21    410s] (I)       
[03/04 17:40:21    410s] (I)       ============  Phase 1b Route ============
[03/04 17:40:21    410s] (I)       Usage: 318 = (167 H, 151 V) = (1.58% H, 1.54% V) = (4.359e+02um H, 3.941e+02um V)
[03/04 17:40:21    410s] (I)       
[03/04 17:40:21    410s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.299800e+02um
[03/04 17:40:21    410s] (I)       ============  Phase 1c Route ============
[03/04 17:40:21    410s] (I)       Usage: 318 = (167 H, 151 V) = (1.58% H, 1.54% V) = (4.359e+02um H, 3.941e+02um V)
[03/04 17:40:21    410s] (I)       
[03/04 17:40:21    410s] (I)       ============  Phase 1d Route ============
[03/04 17:40:21    410s] (I)       Usage: 318 = (167 H, 151 V) = (1.58% H, 1.54% V) = (4.359e+02um H, 3.941e+02um V)
[03/04 17:40:21    410s] (I)       
[03/04 17:40:21    410s] (I)       ============  Phase 1e Route ============
[03/04 17:40:21    410s] (I)       Phase 1e runs 0.00 seconds
[03/04 17:40:21    410s] (I)       Usage: 318 = (167 H, 151 V) = (1.58% H, 1.54% V) = (4.359e+02um H, 3.941e+02um V)
[03/04 17:40:21    410s] (I)       
[03/04 17:40:21    410s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.299800e+02um
[03/04 17:40:21    410s] [NR-eGR] 
[03/04 17:40:21    410s] (I)       ============  Phase 1l Route ============
[03/04 17:40:21    410s] (I)       Phase 1l runs 0.00 seconds
[03/04 17:40:21    410s] (I)       
[03/04 17:40:21    410s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 17:40:21    410s] [NR-eGR]                        OverCon            
[03/04 17:40:21    410s] [NR-eGR]                         #Gcell     %Gcell
[03/04 17:40:21    410s] [NR-eGR]       Layer                (0)    OverCon 
[03/04 17:40:21    410s] [NR-eGR] ----------------------------------------------
[03/04 17:40:21    410s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR] ----------------------------------------------
[03/04 17:40:21    410s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/04 17:40:21    410s] [NR-eGR] 
[03/04 17:40:21    410s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/04 17:40:21    410s] (I)       total 2D Cap : 20388 = (10561 H, 9827 V)
[03/04 17:40:21    410s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 17:40:21    410s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 17:40:21    410s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1152.3M
[03/04 17:40:21    410s] [hotspot] +------------+---------------+---------------+
[03/04 17:40:21    410s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 17:40:21    410s] [hotspot] +------------+---------------+---------------+
[03/04 17:40:21    410s] [hotspot] | normalized |          0.00 |          0.00 |
[03/04 17:40:21    410s] [hotspot] +------------+---------------+---------------+
[03/04 17:40:21    410s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/04 17:40:21    410s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 17:40:21    410s] 
[03/04 17:40:21    410s] === incrementalPlace Internal Loop 1 ===
[03/04 17:40:21    410s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/04 17:40:21    410s] OPERPROF: Starting InitPlacementData at level 1, MEM:1152.3M
[03/04 17:40:21    410s] #spOpts: minPadR=1.1 
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Starting SiteCapAdjustOnNarrowBlockage at level 4, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:         Starting PlacementInitFenceForDensity at level 5, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:           Starting SiteArrayInitFenceEdgeBit at level 6, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:           Finished SiteArrayInitFenceEdgeBit at level 6, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:           Starting SiteArrayInitObstEdgeBit at level 6, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:           Finished SiteArrayInitObstEdgeBit at level 6, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:         Finished PlacementInitFenceForDensity at level 5, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:         Starting PlacementCleanupFence at level 5, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:         Finished PlacementCleanupFence at level 5, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Finished SiteCapAdjustOnNarrowBlockage at level 4, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Starting post-place ADS at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] ADSU 0.720 -> 0.720
[03/04 17:40:21    410s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished InitPlacementData at level 1, CPU:0.010, REAL:0.011, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:21    410s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.000, MEM:1152.3M
[03/04 17:40:22    410s] 0 delay mode for cte enabled initNetWt.
[03/04 17:40:22    410s] no activity file in design. spp won't run.
[03/04 17:40:22    410s] [spp] 0
[03/04 17:40:22    410s] [adp] 0:1:0:1
[03/04 17:40:22    410s] 0 delay mode for cte disabled initNetWt.
[03/04 17:40:22    410s] SP #FI/SF FL/PI 0/0 64/0
[03/04 17:40:22    410s] PP off. flexM 0
[03/04 17:40:22    410s] OPERPROF: Starting CDPad at level 1, MEM:1138.2M
[03/04 17:40:22    410s] 3DP is on.
[03/04 17:40:22    410s] 3DP OF M2 0.000, M4 0.000. Diff 0
[03/04 17:40:22    410s] design sh 0.128.
[03/04 17:40:22    410s] CDPadU 0.920 -> 0.799
[03/04 17:40:22    410s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:1138.2M
[03/04 17:40:22    410s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] Clock Slew Asserted: Yes.
[03/04 17:40:22    411s] 0 delay mode for cte enabled.
[03/04 17:40:22    411s] #################################################################################
[03/04 17:40:22    411s] # Design Stage: PreRoute
[03/04 17:40:22    411s] # Design Name: ADC_SAR1
[03/04 17:40:22    411s] # Design Mode: 90nm
[03/04 17:40:22    411s] # Analysis Mode: MMMC Non-OCV 
[03/04 17:40:22    411s] # Parasitics Mode: No SPEF/RCDB
[03/04 17:40:22    411s] # Signoff Settings: SI Off 
[03/04 17:40:22    411s] #################################################################################
[03/04 17:40:22    411s] AAE_INFO: 1 threads acquired from CTE.
[03/04 17:40:22    411s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1157.8M) ***
[03/04 17:40:22    411s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] SKP inited!
[03/04 17:40:22    411s] NP #FI/FS/SF FL/PI: 0/0/0 64/0
[03/04 17:40:22    411s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[03/04 17:40:22    411s] No instances found in the vector
[03/04 17:40:22    411s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1158.8M, DRC: 0)
[03/04 17:40:22    411s] 0 (out of 0) MH cells were successfully legalized.
[03/04 17:40:22    411s] Iteration  4: Total net bbox = 3.552e+02 (1.88e+02 1.67e+02)
[03/04 17:40:22    411s]               Est.  stn bbox = 4.490e+02 (2.39e+02 2.10e+02)
[03/04 17:40:22    411s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1159.8M
[03/04 17:40:22    411s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] NP #FI/FS/SF FL/PI: 0/0/0 64/0
[03/04 17:40:22    411s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[03/04 17:40:22    411s] No instances found in the vector
[03/04 17:40:22    411s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1159.8M, DRC: 0)
[03/04 17:40:22    411s] 0 (out of 0) MH cells were successfully legalized.
[03/04 17:40:22    411s] Iteration  5: Total net bbox = 4.695e+02 (2.46e+02 2.24e+02)
[03/04 17:40:22    411s]               Est.  stn bbox = 5.835e+02 (3.04e+02 2.79e+02)
[03/04 17:40:22    411s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1159.8M
[03/04 17:40:22    411s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] NP #FI/FS/SF FL/PI: 0/0/0 64/0
[03/04 17:40:22    411s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[03/04 17:40:22    411s] No instances found in the vector
[03/04 17:40:22    411s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1159.8M, DRC: 0)
[03/04 17:40:22    411s] 0 (out of 0) MH cells were successfully legalized.
[03/04 17:40:22    411s] Iteration  6: Total net bbox = 5.778e+02 (2.95e+02 2.83e+02)
[03/04 17:40:22    411s]               Est.  stn bbox = 6.959e+02 (3.60e+02 3.36e+02)
[03/04 17:40:22    411s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1159.8M
[03/04 17:40:22    411s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] NP #FI/FS/SF FL/PI: 0/0/0 64/0
[03/04 17:40:22    411s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/04 17:40:22    411s] No instances found in the vector
[03/04 17:40:22    411s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1159.8M, DRC: 0)
[03/04 17:40:22    411s] 0 (out of 0) MH cells were successfully legalized.
[03/04 17:40:22    411s] Iteration  7: Total net bbox = 5.864e+02 (2.96e+02 2.90e+02)
[03/04 17:40:22    411s]               Est.  stn bbox = 7.040e+02 (3.59e+02 3.45e+02)
[03/04 17:40:22    411s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1159.8M
[03/04 17:40:22    411s] no activity file in design. spp won't run.
[03/04 17:40:22    411s] 0 delay mode for cte disabled.
[03/04 17:40:22    411s] *** Free Virtual Timing Model ...(mem=1145.7M)
[03/04 17:40:22    411s] SKP cleared!
[03/04 17:40:22    411s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] 
[03/04 17:40:22    411s] CongRepair sets shifter mode to gplace
[03/04 17:40:22    411s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1130.5M
[03/04 17:40:22    411s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:22    411s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Starting SiteArrayFPInit_V17 at level 6, MEM:1130.5M
[03/04 17:40:22    411s] Core basic site is gsclib090site
[03/04 17:40:22    411s] OPERPROF:             Starting Placement-Init-Site-Array-V17 at level 7, MEM:1130.5M
[03/04 17:40:22    411s] SiteArray: one-level site array dimensions = 11 x 112
[03/04 17:40:22    411s] SiteArray: use 4,928 bytes
[03/04 17:40:22    411s] SiteArray: current memory after site array memory allocatiion 1130.5M
[03/04 17:40:22    411s] SiteArray: FP blocked sites are writable
[03/04 17:40:22    411s] OPERPROF:               Starting SiteArray/Init-VDDOnBottom at level 8, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:               Finished SiteArray/Init-VDDOnBottom at level 8, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:               Starting InitTechSitePattern at level 8, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:               Finished InitTechSitePattern at level 8, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:               Starting SiteArr/FP-Init-2 at level 8, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:               Finished SiteArr/FP-Init-2 at level 8, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:               Starting SiteArr/FP-Blockage at level 8, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:               Finished SiteArr/FP-Blockage at level 8, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:             Finished Placement-Init-Site-Array-V17 at level 7, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:             Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:             Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:             Starting Placement-Build-Follow-Pin at level 7, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:               Starting RoutingBlockageAnalysis at level 8, MEM:1130.5M
[03/04 17:40:22    411s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 17:40:22    411s] Mark StBox On SiteArr starts
[03/04 17:40:22    411s] Mark StBox On SiteArr ends
[03/04 17:40:22    411s] OPERPROF:               Finished RoutingBlockageAnalysis at level 8, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:             Finished Placement-Build-Follow-Pin at level 7, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:             Starting SiteArary/SetupFPBlocked at level 7, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:             Finished SiteArary/SetupFPBlocked at level 7, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Finished SiteArrayFPInit_V17 at level 6, CPU:0.010, REAL:0.009, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Starting CMU at level 6, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:           Finished CMU at level 6, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.010, REAL:0.009, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.010, REAL:0.009, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1130.5MB).
[03/04 17:40:22    411s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:   Starting RefinePlace at level 2, MEM:1130.5M
[03/04 17:40:22    411s] *** Starting refinePlace (0:06:52 mem=1130.5M) ***
[03/04 17:40:22    411s] Total net bbox length = 1.678e+03 (8.741e+02 8.041e+02) (ext = 1.007e+03)
[03/04 17:40:22    411s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:22    411s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/04 17:40:22    411s] Type 'man IMPSP-5140' for more detail.
[03/04 17:40:22    411s] **WARN: (IMPSP-315):	Found 64 instances insts with no PG Term connections.
[03/04 17:40:22    411s] Type 'man IMPSP-315' for more detail.
[03/04 17:40:22    411s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1130.5M
[03/04 17:40:22    411s] Starting refinePlace ...
[03/04 17:40:22    411s]   Spread Effort: high, pre-route mode, useDDP on.
[03/04 17:40:22    411s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1130.5MB) @(0:06:52 - 0:06:52).
[03/04 17:40:22    411s] Move report: preRPlace moves 64 insts, mean move: 0.69 um, max move: 1.55 um
[03/04 17:40:22    411s] 	Max move on inst (g1206__7675): (26.53, 24.60) --> (26.39, 23.20)
[03/04 17:40:22    411s] 	Length: 10 sites, height: 1 rows, site name: gsclib090site, cell type: AO22XL
[03/04 17:40:22    411s] wireLenOptFixPriorityInst 0 inst fixed
[03/04 17:40:22    411s] Placement tweakage begins.
[03/04 17:40:22    411s] wire length = 9.466e+02
[03/04 17:40:22    411s] wire length = 8.884e+02
[03/04 17:40:22    411s] Placement tweakage ends.
[03/04 17:40:22    411s] Move report: tweak moves 14 insts, mean move: 4.60 um, max move: 9.57 um
[03/04 17:40:22    411s] 	Max move on inst (g1202__1474): (29.58, 12.76) --> (39.15, 12.76)
[03/04 17:40:22    411s] 
[03/04 17:40:22    411s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/04 17:40:22    411s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:22    411s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1130.5MB) @(0:06:52 - 0:06:52).
[03/04 17:40:22    411s] Move report: Detail placement moves 64 insts, mean move: 1.69 um, max move: 10.13 um
[03/04 17:40:22    411s] 	Max move on inst (g1202__1474): (29.54, 13.28) --> (39.15, 12.76)
[03/04 17:40:22    411s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1130.5MB
[03/04 17:40:22    411s] Statistics of distance of Instance movement in refine placement:
[03/04 17:40:22    411s]   maximum (X+Y) =        10.13 um
[03/04 17:40:22    411s]   inst (g1202__1474) with max move: (29.541, 13.278) -> (39.15, 12.76)
[03/04 17:40:22    411s]   mean    (X+Y) =         1.69 um
[03/04 17:40:22    411s] Summary Report:
[03/04 17:40:22    411s] Instances move: 64 (out of 64 movable)
[03/04 17:40:22    411s] Instances flipped: 0
[03/04 17:40:22    411s] Mean displacement: 1.69 um
[03/04 17:40:22    411s] Max displacement: 10.13 um (Instance: g1202__1474) (29.541, 13.278) -> (39.15, 12.76)
[03/04 17:40:22    411s] 	Length: 10 sites, height: 1 rows, site name: gsclib090site, cell type: AO22XL
[03/04 17:40:22    411s] Total instances moved : 64
[03/04 17:40:22    411s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.005, MEM:1130.5M
[03/04 17:40:22    411s] Total net bbox length = 1.623e+03 (8.087e+02 8.144e+02) (ext = 9.827e+02)
[03/04 17:40:22    411s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1130.5MB
[03/04 17:40:22    411s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1130.5MB) @(0:06:52 - 0:06:52).
[03/04 17:40:22    411s] *** Finished refinePlace (0:06:52 mem=1130.5M) ***
[03/04 17:40:22    411s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.006, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1130.5M
[03/04 17:40:22    411s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.018, MEM:1130.5M
[03/04 17:40:22    411s] Starting Early Global Route congestion estimation: mem = 1130.5M
[03/04 17:40:22    411s] (I)       Reading DB...
[03/04 17:40:22    411s] (I)       Read data from FE... (mem=1130.5M)
[03/04 17:40:22    411s] (I)       Read nodes and places... (mem=1130.5M)
[03/04 17:40:22    411s] (I)       Done Read nodes and places (cpu=0.000s, mem=1130.5M)
[03/04 17:40:22    411s] (I)       Read nets... (mem=1130.5M)
[03/04 17:40:22    411s] (I)       Done Read nets (cpu=0.000s, mem=1130.5M)
[03/04 17:40:22    411s] (I)       Done Read data from FE (cpu=0.000s, mem=1130.5M)
[03/04 17:40:22    411s] (I)       before initializing RouteDB syMemory usage = 1130.5 MB
[03/04 17:40:22    411s] (I)       congestionReportName   : 
[03/04 17:40:22    411s] (I)       layerRangeFor2DCongestion : 
[03/04 17:40:22    411s] (I)       buildTerm2TermWires    : 1
[03/04 17:40:22    411s] (I)       doTrackAssignment      : 1
[03/04 17:40:22    411s] (I)       dumpBookshelfFiles     : 0
[03/04 17:40:22    411s] (I)       numThreads             : 1
[03/04 17:40:22    411s] (I)       bufferingAwareRouting  : false
[03/04 17:40:22    411s] [NR-eGR] honorMsvRouteConstraint: false
[03/04 17:40:22    411s] (I)       honorPin               : false
[03/04 17:40:22    411s] (I)       honorPinGuide          : true
[03/04 17:40:22    411s] (I)       honorPartition         : false
[03/04 17:40:22    411s] (I)       honorPartitionAllowFeedthru: false
[03/04 17:40:22    411s] (I)       allowPartitionCrossover: false
[03/04 17:40:22    411s] (I)       honorSingleEntry       : true
[03/04 17:40:22    411s] (I)       honorSingleEntryStrong : true
[03/04 17:40:22    411s] (I)       handleViaSpacingRule   : false
[03/04 17:40:22    411s] (I)       handleEolSpacingRule   : false
[03/04 17:40:22    411s] (I)       PDConstraint           : none
[03/04 17:40:22    411s] (I)       expBetterNDRHandling   : false
[03/04 17:40:22    411s] [NR-eGR] honorClockSpecNDR      : 0
[03/04 17:40:22    411s] (I)       routingEffortLevel     : 3
[03/04 17:40:22    411s] (I)       effortLevel            : standard
[03/04 17:40:22    411s] [NR-eGR] minRouteLayer          : 2
[03/04 17:40:22    411s] [NR-eGR] maxRouteLayer          : 127
[03/04 17:40:22    411s] (I)       relaxedTopLayerCeiling : 127
[03/04 17:40:22    411s] (I)       relaxedBottomLayerFloor: 2
[03/04 17:40:22    411s] (I)       numRowsPerGCell        : 1
[03/04 17:40:22    411s] (I)       speedUpLargeDesign     : 0
[03/04 17:40:22    411s] (I)       multiThreadingTA       : 1
[03/04 17:40:22    411s] (I)       optimizationMode       : false
[03/04 17:40:22    411s] (I)       routeSecondPG          : false
[03/04 17:40:22    411s] (I)       scenicRatioForLayerRelax: 0.00
[03/04 17:40:22    411s] (I)       detourLimitForLayerRelax: 0.00
[03/04 17:40:22    411s] (I)       punchThroughDistance   : 500.00
[03/04 17:40:22    411s] (I)       scenicBound            : 1.15
[03/04 17:40:22    411s] (I)       maxScenicToAvoidBlk    : 100.00
[03/04 17:40:22    411s] (I)       source-to-sink ratio   : 0.00
[03/04 17:40:22    411s] (I)       targetCongestionRatioH : 1.00
[03/04 17:40:22    411s] (I)       targetCongestionRatioV : 1.00
[03/04 17:40:22    411s] (I)       layerCongestionRatio   : 0.70
[03/04 17:40:22    411s] (I)       m1CongestionRatio      : 0.10
[03/04 17:40:22    411s] (I)       m2m3CongestionRatio    : 0.70
[03/04 17:40:22    411s] (I)       localRouteEffort       : 1.00
[03/04 17:40:22    411s] (I)       numSitesBlockedByOneVia: 8.00
[03/04 17:40:22    411s] (I)       supplyScaleFactorH     : 1.00
[03/04 17:40:22    411s] (I)       supplyScaleFactorV     : 1.00
[03/04 17:40:22    411s] (I)       highlight3DOverflowFactor: 0.00
[03/04 17:40:22    411s] (I)       routeVias              : 
[03/04 17:40:22    411s] (I)       readTROption           : true
[03/04 17:40:22    411s] (I)       extraSpacingFactor     : 1.00
[03/04 17:40:22    411s] [NR-eGR] numTracksPerClockWire  : 0
[03/04 17:40:22    411s] (I)       routeSelectedNetsOnly  : false
[03/04 17:40:22    411s] (I)       clkNetUseMaxDemand     : false
[03/04 17:40:22    411s] (I)       extraDemandForClocks   : 0
[03/04 17:40:22    411s] (I)       steinerRemoveLayers    : false
[03/04 17:40:22    411s] (I)       demoteLayerScenicScale : 1.00
[03/04 17:40:22    411s] (I)       nonpreferLayerCostScale : 100.00
[03/04 17:40:22    411s] (I)       similarTopologyRoutingFast : false
[03/04 17:40:22    411s] (I)       spanningTreeRefinement : false
[03/04 17:40:22    411s] (I)       spanningTreeRefinementAlpha : -1.00
[03/04 17:40:22    411s] (I)       starting read tracks
[03/04 17:40:22    411s] (I)       build grid graph
[03/04 17:40:22    411s] (I)       build grid graph start
[03/04 17:40:22    411s] [NR-eGR] Metal1 has no routable track
[03/04 17:40:22    411s] [NR-eGR] Metal2 has single uniform track structure
[03/04 17:40:22    411s] [NR-eGR] Metal3 has single uniform track structure
[03/04 17:40:22    411s] [NR-eGR] Metal4 has single uniform track structure
[03/04 17:40:22    411s] [NR-eGR] Metal5 has single uniform track structure
[03/04 17:40:22    411s] [NR-eGR] Metal6 has single uniform track structure
[03/04 17:40:22    411s] [NR-eGR] Metal7 has single uniform track structure
[03/04 17:40:22    411s] [NR-eGR] Metal8 has single uniform track structure
[03/04 17:40:22    411s] [NR-eGR] Metal9 has single uniform track structure
[03/04 17:40:22    411s] (I)       build grid graph end
[03/04 17:40:22    411s] (I)       merge level 0
[03/04 17:40:22    411s] (I)       numViaLayers=9
[03/04 17:40:22    411s] (I)       Reading via VIA1V for layer: 0 
[03/04 17:40:22    411s] (I)       Reading via VIA2X for layer: 1 
[03/04 17:40:22    411s] (I)       Reading via VIA3X for layer: 2 
[03/04 17:40:22    411s] (I)       Reading via VIA4X for layer: 3 
[03/04 17:40:22    411s] (I)       Reading via VIA5X for layer: 4 
[03/04 17:40:22    411s] (I)       Reading via VIA6X for layer: 5 
[03/04 17:40:22    411s] (I)       Reading via VIA7V for layer: 6 
[03/04 17:40:22    411s] (I)       Reading via VIA8X for layer: 7 
[03/04 17:40:22    411s] (I)       end build via table
[03/04 17:40:22    411s] [NR-eGR] Read 366 PG shapes in 0.000 seconds
[03/04 17:40:22    411s] 
[03/04 17:40:22    411s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=366 numBumpBlks=0 numBoundaryFakeBlks=0
[03/04 17:40:22    411s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 17:40:22    411s] (I)       readDataFromPlaceDB
[03/04 17:40:22    411s] (I)       Read net information..
[03/04 17:40:22    411s] [NR-eGR] Read numTotalNets=57  numIgnoredNets=0
[03/04 17:40:22    411s] (I)       Read testcase time = 0.000 seconds
[03/04 17:40:22    411s] 
[03/04 17:40:22    411s] (I)       read default dcut vias
[03/04 17:40:22    411s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[03/04 17:40:22    411s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[03/04 17:40:22    411s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[03/04 17:40:22    411s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[03/04 17:40:22    411s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[03/04 17:40:22    411s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[03/04 17:40:22    411s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[03/04 17:40:22    411s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[03/04 17:40:22    411s] (I)       early_global_route_priority property id does not exist.
[03/04 17:40:22    411s] (I)       build grid graph start
[03/04 17:40:22    411s] (I)       build grid graph end
[03/04 17:40:22    411s] (I)       Model blockage into capacity
[03/04 17:40:22    411s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[03/04 17:40:22    411s] (I)       Modeling time = 0.000 seconds
[03/04 17:40:22    411s] 
[03/04 17:40:22    411s] (I)       Number of ignored nets = 0
[03/04 17:40:22    411s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 17:40:22    411s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 17:40:22    411s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 17:40:22    411s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 17:40:22    411s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 17:40:22    411s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 17:40:22    411s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 17:40:22    411s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 17:40:22    411s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 17:40:22    411s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 17:40:22    411s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1130.5 MB
[03/04 17:40:22    411s] (I)       Ndr track 0 does not exist
[03/04 17:40:22    411s] (I)       Layer1  viaCost=300.00
[03/04 17:40:22    411s] (I)       Layer2  viaCost=100.00
[03/04 17:40:22    411s] (I)       Layer3  viaCost=100.00
[03/04 17:40:22    411s] (I)       Layer4  viaCost=100.00
[03/04 17:40:22    411s] (I)       Layer5  viaCost=100.00
[03/04 17:40:22    411s] (I)       Layer6  viaCost=100.00
[03/04 17:40:22    411s] (I)       Layer7  viaCost=200.00
[03/04 17:40:22    411s] (I)       Layer8  viaCost=100.00
[03/04 17:40:22    411s] (I)       ---------------------Grid Graph Info--------------------
[03/04 17:40:22    411s] (I)       Routing area        : (4640, 4640) - (105560, 98020)
[03/04 17:40:22    411s] (I)       Core area           : (20300, 20300) - (85260, 77720)
[03/04 17:40:22    411s] (I)       Site width          :   580  (dbu)
[03/04 17:40:22    411s] (I)       Row height          :  5220  (dbu)
[03/04 17:40:22    411s] (I)       GCell width         :  5220  (dbu)
[03/04 17:40:22    411s] (I)       GCell height        :  5220  (dbu)
[03/04 17:40:22    411s] (I)       Grid                :    20    18     9
[03/04 17:40:22    411s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/04 17:40:22    411s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/04 17:40:22    411s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[03/04 17:40:22    411s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[03/04 17:40:22    411s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[03/04 17:40:22    411s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/04 17:40:22    411s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/04 17:40:22    411s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[03/04 17:40:22    411s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/04 17:40:22    411s] (I)       Total num of tracks :     0   182   169   182   169   182   169    60    55
[03/04 17:40:22    411s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[03/04 17:40:22    411s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/04 17:40:22    411s] (I)       --------------------------------------------------------
[03/04 17:40:22    411s] 
[03/04 17:40:22    411s] [NR-eGR] ============ Routing rule table ============
[03/04 17:40:22    411s] [NR-eGR] Rule id: 0  Nets: 57 
[03/04 17:40:22    411s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/04 17:40:22    411s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[03/04 17:40:22    411s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:40:22    411s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:40:22    411s] [NR-eGR] ========================================
[03/04 17:40:22    411s] [NR-eGR] 
[03/04 17:40:22    411s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 17:40:22    411s] (I)       blocked tracks on layer2 : = 432 / 3276 (13.19%)
[03/04 17:40:22    411s] (I)       blocked tracks on layer3 : = 144 / 3380 (4.26%)
[03/04 17:40:22    411s] (I)       blocked tracks on layer4 : = 432 / 3276 (13.19%)
[03/04 17:40:22    411s] (I)       blocked tracks on layer5 : = 144 / 3380 (4.26%)
[03/04 17:40:22    411s] (I)       blocked tracks on layer6 : = 432 / 3276 (13.19%)
[03/04 17:40:22    411s] (I)       blocked tracks on layer7 : = 144 / 3380 (4.26%)
[03/04 17:40:22    411s] (I)       blocked tracks on layer8 : = 660 / 1080 (61.11%)
[03/04 17:40:22    411s] (I)       blocked tracks on layer9 : = 288 / 1100 (26.18%)
[03/04 17:40:22    411s] (I)       After initializing earlyGlobalRoute syMemory usage = 1130.5 MB
[03/04 17:40:22    411s] (I)       Loading and dumping file time : 0.00 seconds
[03/04 17:40:22    411s] (I)       ============= Initialization =============
[03/04 17:40:22    411s] (I)       totalPins=227  totalGlobalPin=224 (98.68%)
[03/04 17:40:22    411s] (I)       total 2D Cap : 20374 = (10548 H, 9826 V)
[03/04 17:40:22    411s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 9]
[03/04 17:40:22    411s] (I)       ============  Phase 1a Route ============
[03/04 17:40:22    411s] (I)       Phase 1a runs 0.00 seconds
[03/04 17:40:22    411s] (I)       Usage: 322 = (160 H, 162 V) = (1.52% H, 1.65% V) = (4.176e+02um H, 4.228e+02um V)
[03/04 17:40:22    411s] (I)       
[03/04 17:40:22    411s] (I)       ============  Phase 1b Route ============
[03/04 17:40:22    411s] (I)       Usage: 322 = (160 H, 162 V) = (1.52% H, 1.65% V) = (4.176e+02um H, 4.228e+02um V)
[03/04 17:40:22    411s] (I)       
[03/04 17:40:22    411s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.404200e+02um
[03/04 17:40:22    411s] (I)       ============  Phase 1c Route ============
[03/04 17:40:22    411s] (I)       Usage: 322 = (160 H, 162 V) = (1.52% H, 1.65% V) = (4.176e+02um H, 4.228e+02um V)
[03/04 17:40:22    411s] (I)       
[03/04 17:40:22    411s] (I)       ============  Phase 1d Route ============
[03/04 17:40:22    411s] (I)       Usage: 322 = (160 H, 162 V) = (1.52% H, 1.65% V) = (4.176e+02um H, 4.228e+02um V)
[03/04 17:40:22    411s] (I)       
[03/04 17:40:22    411s] (I)       ============  Phase 1e Route ============
[03/04 17:40:22    411s] (I)       Phase 1e runs 0.00 seconds
[03/04 17:40:22    411s] (I)       Usage: 322 = (160 H, 162 V) = (1.52% H, 1.65% V) = (4.176e+02um H, 4.228e+02um V)
[03/04 17:40:22    411s] (I)       
[03/04 17:40:22    411s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.404200e+02um
[03/04 17:40:22    411s] [NR-eGR] 
[03/04 17:40:22    411s] (I)       ============  Phase 1l Route ============
[03/04 17:40:22    411s] (I)       Phase 1l runs 0.00 seconds
[03/04 17:40:22    411s] (I)       
[03/04 17:40:22    411s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 17:40:22    411s] [NR-eGR]                        OverCon            
[03/04 17:40:22    411s] [NR-eGR]                         #Gcell     %Gcell
[03/04 17:40:22    411s] [NR-eGR]       Layer                (0)    OverCon 
[03/04 17:40:22    411s] [NR-eGR] ----------------------------------------------
[03/04 17:40:22    411s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR] ----------------------------------------------
[03/04 17:40:22    411s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/04 17:40:22    411s] [NR-eGR] 
[03/04 17:40:22    411s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/04 17:40:22    411s] (I)       total 2D Cap : 20388 = (10561 H, 9827 V)
[03/04 17:40:22    411s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 17:40:22    411s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 17:40:22    411s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1130.5M
[03/04 17:40:22    411s] [hotspot] +------------+---------------+---------------+
[03/04 17:40:22    411s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 17:40:22    411s] [hotspot] +------------+---------------+---------------+
[03/04 17:40:22    411s] [hotspot] | normalized |          0.00 |          0.00 |
[03/04 17:40:22    411s] [hotspot] +------------+---------------+---------------+
[03/04 17:40:22    411s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/04 17:40:22    411s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 17:40:22    411s] 
[03/04 17:40:22    411s] === incrementalPlace Internal Loop 2 ===
[03/04 17:40:22    411s] Starting Early Global Route wiring: mem = 1130.5M
[03/04 17:40:22    411s] (I)       ============= track Assignment ============
[03/04 17:40:22    411s] (I)       extract Global 3D Wires
[03/04 17:40:22    411s] (I)       Extract Global WL : time=0.00
[03/04 17:40:22    411s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[03/04 17:40:22    411s] (I)       Initialization real time=0.00 seconds
[03/04 17:40:22    411s] (I)       Run Multi-thread track assignment
[03/04 17:40:22    411s] (I)       Kernel real time=0.00 seconds
[03/04 17:40:22    411s] (I)       End Greedy Track Assignment
[03/04 17:40:22    411s] [NR-eGR] --------------------------------------------------------------------------
[03/04 17:40:22    411s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 227
[03/04 17:40:22    411s] [NR-eGR] Metal2  (2V) length: 4.477450e+02um, number of vias: 319
[03/04 17:40:22    411s] [NR-eGR] Metal3  (3H) length: 4.329700e+02um, number of vias: 4
[03/04 17:40:22    411s] [NR-eGR] Metal4  (4V) length: 5.800000e-01um, number of vias: 0
[03/04 17:40:22    411s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:22    411s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:22    411s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:22    411s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:22    411s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[03/04 17:40:22    411s] [NR-eGR] Total length: 8.812950e+02um, number of vias: 550
[03/04 17:40:22    411s] [NR-eGR] --------------------------------------------------------------------------
[03/04 17:40:22    411s] [NR-eGR] Total eGR-routed clock nets wire length: 1.441300e+02um 
[03/04 17:40:22    411s] [NR-eGR] --------------------------------------------------------------------------
[03/04 17:40:22    411s] Early Global Route wiring runtime: 0.01 seconds, mem = 1130.5M
[03/04 17:40:22    411s] 
[03/04 17:40:22    411s] *** Finished incrementalPlace (cpu=0:00:01.0, real=0:00:01.0)***
[03/04 17:40:23    411s] Start to check current routing status for nets...
[03/04 17:40:23    411s] All nets are already routed correctly.
[03/04 17:40:23    411s] End to check current routing status for nets (mem=1130.5M)
[03/04 17:40:23    411s] Extraction called for design 'ADC_SAR1' of instances=64 and nets=69 using extraction engine 'preRoute' .
[03/04 17:40:23    411s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 17:40:23    411s] Type 'man IMPEXT-3530' for more detail.
[03/04 17:40:23    411s] PreRoute RC Extraction called for design ADC_SAR1.
[03/04 17:40:23    411s] RC Extraction called in multi-corner(1) mode.
[03/04 17:40:23    411s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/04 17:40:23    411s] Type 'man IMPEXT-6197' for more detail.
[03/04 17:40:23    411s] RCMode: PreRoute
[03/04 17:40:23    411s]       RC Corner Indexes            0   
[03/04 17:40:23    411s] Capacitance Scaling Factor   : 1.00000 
[03/04 17:40:23    411s] Resistance Scaling Factor    : 1.00000 
[03/04 17:40:23    411s] Clock Cap. Scaling Factor    : 1.00000 
[03/04 17:40:23    411s] Clock Res. Scaling Factor    : 1.00000 
[03/04 17:40:23    411s] Shrink Factor                : 1.00000
[03/04 17:40:23    411s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/04 17:40:23    411s] Updating RC grid for preRoute extraction ...
[03/04 17:40:23    411s] Initializing multi-corner resistance tables ...
[03/04 17:40:23    411s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1130.453M)
[03/04 17:40:23    411s] Compute RC Scale Done ...
[03/04 17:40:23    411s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 931.2M, totSessionCpu=0:06:52 **
[03/04 17:40:23    411s] #################################################################################
[03/04 17:40:23    411s] # Design Stage: PreRoute
[03/04 17:40:23    411s] # Design Name: ADC_SAR1
[03/04 17:40:23    411s] # Design Mode: 90nm
[03/04 17:40:23    411s] # Analysis Mode: MMMC Non-OCV 
[03/04 17:40:23    411s] # Parasitics Mode: No SPEF/RCDB
[03/04 17:40:23    411s] # Signoff Settings: SI Off 
[03/04 17:40:23    411s] #################################################################################
[03/04 17:40:23    411s] AAE_INFO: 1 threads acquired from CTE.
[03/04 17:40:23    411s] Calculate delays in BcWc mode...
[03/04 17:40:23    411s] Topological Sorting (REAL = 0:00:00.0, MEM = 1143.9M, InitMEM = 1143.9M)
[03/04 17:40:23    411s] Start delay calculation (fullDC) (1 T). (MEM=1143.88)
[03/04 17:40:23    411s] End AAE Lib Interpolated Model. (MEM=1143.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:40:23    411s] Total number of fetched objects 67
[03/04 17:40:23    411s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:40:23    411s] End delay calculation. (MEM=1166.57 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 17:40:23    411s] End delay calculation (fullDC). (MEM=1166.57 CPU=0:00:00.1 REAL=0:00:00.0)
[03/04 17:40:23    411s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1166.6M) ***
[03/04 17:40:23    412s] *** Timing NOT met, worst failing slack is -0.929
[03/04 17:40:23    412s] *** Check timing (0:00:00.0)
[03/04 17:40:23    412s] Deleting Lib Analyzer.
[03/04 17:40:23    412s] Begin: GigaOpt Optimization in WNS mode
[03/04 17:40:23    412s] Info: 1 clock net  excluded from IPO operation.
[03/04 17:40:23    412s] PhyDesignGrid: maxLocalDensity 1.00
[03/04 17:40:23    412s] ### Creating PhyDesignMc. totSessionCpu=0:06:52 mem=1182.6M
[03/04 17:40:23    412s] OPERPROF: Starting DPlace-Init at level 1, MEM:1182.6M
[03/04 17:40:23    412s] #spOpts: minPadR=1.1 
[03/04 17:40:23    412s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1182.6M
[03/04 17:40:23    412s] Core basic site is gsclib090site
[03/04 17:40:23    412s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1182.6M
[03/04 17:40:23    412s] SiteArray: one-level site array dimensions = 11 x 112
[03/04 17:40:23    412s] SiteArray: use 4,928 bytes
[03/04 17:40:23    412s] SiteArray: current memory after site array memory allocatiion 1182.6M
[03/04 17:40:23    412s] SiteArray: FP blocked sites are writable
[03/04 17:40:23    412s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1182.6M
[03/04 17:40:23    412s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 17:40:23    412s] Mark StBox On SiteArr starts
[03/04 17:40:23    412s] Mark StBox On SiteArr ends
[03/04 17:40:23    412s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.000, REAL:0.008, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Starting CMU at level 4, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.000, REAL:0.009, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.009, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1182.6M
[03/04 17:40:23    412s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1182.6M
[03/04 17:40:23    412s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1182.6MB).
[03/04 17:40:23    412s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1182.6M
[03/04 17:40:23    412s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:52 mem=1182.6M
[03/04 17:40:23    412s] 
[03/04 17:40:23    412s] Creating Lib Analyzer ...
[03/04 17:40:23    412s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/04 17:40:23    412s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/04 17:40:23    412s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/04 17:40:23    412s] 
[03/04 17:40:23    412s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:52 mem=1182.6M
[03/04 17:40:23    412s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:52 mem=1182.6M
[03/04 17:40:23    412s] Creating Lib Analyzer, finished. 
[03/04 17:40:23    412s] 
[03/04 17:40:23    412s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[03/04 17:40:23    412s] ### Creating LA Mngr. totSessionCpu=0:06:52 mem=1182.6M
[03/04 17:40:23    412s] ### Creating LA Mngr, finished. totSessionCpu=0:06:52 mem=1182.6M
[03/04 17:40:26    415s] *info: 1 clock net excluded
[03/04 17:40:26    415s] *info: 2 special nets excluded.
[03/04 17:40:26    415s] *info: 2 no-driver nets excluded.
[03/04 17:40:27    416s] Effort level <high> specified for reg2reg path_group
[03/04 17:40:27    416s] PathGroup :  reg2reg  TargetSlack : 0.0358 
[03/04 17:40:27    416s] ** GigaOpt Optimizer WNS Slack -0.929 TNS Slack -16.005 Density 72.00
[03/04 17:40:27    416s] Optimizer WNS Pass 0
[03/04 17:40:27    416s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1201.7M
[03/04 17:40:27    416s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1201.7M
[03/04 17:40:27    416s] Active Path Group: reg2reg  
[03/04 17:40:27    416s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:27    416s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:27    416s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:27    416s] |  -0.929|   -0.929| -15.711|  -16.005|    72.00%|   0:00:00.0| 1217.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:27    416s] |  -0.556|   -0.556|  -9.495|   -9.555|    72.24%|   0:00:00.0| 1217.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:27    416s] |  -0.476|   -0.476|  -8.074|   -8.155|    72.73%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:27    416s] |  -0.379|   -0.379|  -6.778|   -6.859|    73.46%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:27    416s] |  -0.341|   -0.341|  -5.777|   -5.835|    73.13%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:27    416s] |  -0.319|   -0.319|  -5.584|   -5.642|    73.38%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[4]/D         |
[03/04 17:40:27    416s] |  -0.315|   -0.315|  -5.532|   -5.593|    73.78%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[3]/D         |
[03/04 17:40:27    416s] |  -0.308|   -0.308|  -5.262|   -5.323|    74.35%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[5]/D         |
[03/04 17:40:27    416s] |  -0.292|   -0.292|  -5.126|   -5.187|    74.51%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[4]/D       |
[03/04 17:40:27    416s] |  -0.276|   -0.276|  -4.996|   -5.057|    75.16%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[4]/D       |
[03/04 17:40:27    416s] |  -0.268|   -0.268|  -5.003|   -5.064|    75.49%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:28    416s] |  -0.258|   -0.258|  -4.745|   -4.805|    76.22%|   0:00:01.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:28    416s] |  -0.236|   -0.236|  -4.549|   -4.610|    76.95%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:28    416s] |  -0.220|   -0.220|  -4.186|   -4.254|    77.35%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:28    416s] |  -0.214|   -0.214|  -4.192|   -4.259|    77.03%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:28    417s] |  -0.198|   -0.198|  -4.000|   -4.066|    77.44%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:28    417s] |  -0.192|   -0.192|  -3.788|   -3.853|    78.25%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:28    417s] |  -0.185|   -0.185|  -3.691|   -3.752|    78.00%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:28    417s] |  -0.181|   -0.181|  -3.620|   -3.696|    78.65%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:28    417s] |  -0.147|   -0.147|  -3.174|   -3.256|    79.06%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:28    417s] |  -0.145|   -0.145|  -3.099|   -3.181|    79.87%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:28    417s] |  -0.126|   -0.126|  -2.609|   -2.709|    81.17%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| digital_out_reg[4]/SE |
[03/04 17:40:28    417s] |  -0.119|   -0.119|  -1.944|   -1.954|    81.57%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:28    417s] |  -0.101|   -0.101|  -1.952|   -1.967|    81.82%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:29    418s] |  -0.097|   -0.097|  -1.872|   -1.900|    82.47%|   0:00:01.0| 1219.7M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:29    418s] |  -0.095|   -0.095|  -1.835|   -1.859|    82.79%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:30    418s] |  -0.095|   -0.095|  -1.697|   -1.758|    83.12%|   0:00:01.0| 1219.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:30    418s] |  -0.095|   -0.095|  -1.697|   -1.758|    83.12%|   0:00:00.0| 1219.7M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:30    418s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:30    418s] 
[03/04 17:40:30    418s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=1219.7M) ***
[03/04 17:40:30    418s] Active Path Group: default 
[03/04 17:40:30    418s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:30    418s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:30    418s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:30    418s] |  -0.053|   -0.095|  -0.061|   -1.758|    83.12%|   0:00:00.0| 1219.7M|worst_case|  default| out_flag              |
[03/04 17:40:30    419s] |  -0.053|   -0.095|  -0.061|   -1.758|    83.12%|   0:00:00.0| 1219.7M|worst_case|  default| out_flag              |
[03/04 17:40:30    419s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:30    419s] 
[03/04 17:40:30    419s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1219.7M) ***
[03/04 17:40:30    419s] 
[03/04 17:40:30    419s] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=1219.7M) ***
[03/04 17:40:30    419s] ** GigaOpt Optimizer WNS Slack -0.095 TNS Slack -1.758 Density 83.12
[03/04 17:40:30    419s] Placement Snapshot: Density distribution:
[03/04 17:40:30    419s] [1.00 -  +++]: 0 (0.00%)
[03/04 17:40:30    419s] [0.95 - 1.00]: 0 (0.00%)
[03/04 17:40:30    419s] [0.90 - 0.95]: 0 (0.00%)
[03/04 17:40:30    419s] [0.85 - 0.90]: 0 (0.00%)
[03/04 17:40:30    419s] [0.80 - 0.85]: 0 (0.00%)
[03/04 17:40:30    419s] [0.75 - 0.80]: 0 (0.00%)
[03/04 17:40:30    419s] [0.70 - 0.75]: 0 (0.00%)
[03/04 17:40:30    419s] [0.65 - 0.70]: 0 (0.00%)
[03/04 17:40:30    419s] [0.60 - 0.65]: 0 (0.00%)
[03/04 17:40:30    419s] [0.55 - 0.60]: 0 (0.00%)
[03/04 17:40:30    419s] [0.50 - 0.55]: 0 (0.00%)
[03/04 17:40:30    419s] [0.45 - 0.50]: 0 (0.00%)
[03/04 17:40:30    419s] [0.40 - 0.45]: 0 (0.00%)
[03/04 17:40:30    419s] [0.35 - 0.40]: 0 (0.00%)
[03/04 17:40:30    419s] [0.30 - 0.35]: 0 (0.00%)
[03/04 17:40:30    419s] [0.25 - 0.30]: 0 (0.00%)
[03/04 17:40:30    419s] [0.20 - 0.25]: 1 (100.00%)
[03/04 17:40:30    419s] [0.15 - 0.20]: 0 (0.00%)
[03/04 17:40:30    419s] [0.10 - 0.15]: 0 (0.00%)
[03/04 17:40:30    419s] [0.05 - 0.10]: 0 (0.00%)
[03/04 17:40:30    419s] [0.00 - 0.05]: 0 (0.00%)
[03/04 17:40:30    419s] Begin: Area Reclaim Optimization
[03/04 17:40:30    419s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1219.7M
[03/04 17:40:30    419s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1219.7M
[03/04 17:40:30    419s] Reclaim Optimization WNS Slack -0.095  TNS Slack -1.758 Density 83.12
[03/04 17:40:30    419s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:30    419s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/04 17:40:30    419s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:30    419s] |    83.12%|        -|  -0.095|  -1.758|   0:00:00.0| 1219.7M|
[03/04 17:40:30    419s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[03/04 17:40:30    419s] |    82.39%|        1|  -0.250|  -3.090|   0:00:00.0| 1219.7M|
[03/04 17:40:30    419s] |    82.39%|        0|  -0.250|  -3.090|   0:00:00.0| 1219.7M|
[03/04 17:40:30    419s] |    82.39%|        0|  -0.250|  -3.090|   0:00:00.0| 1219.7M|
[03/04 17:40:30    419s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:30    419s] Reclaim Optimization End WNS Slack -0.251  TNS Slack -3.090 Density 82.39
[03/04 17:40:30    419s] 
[03/04 17:40:30    419s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 0 **
[03/04 17:40:30    419s] --------------------------------------------------------------
[03/04 17:40:30    419s] |                                   | Total     | Sequential |
[03/04 17:40:30    419s] --------------------------------------------------------------
[03/04 17:40:30    419s] | Num insts resized                 |       0  |       0    |
[03/04 17:40:30    419s] | Num insts undone                  |       0  |       0    |
[03/04 17:40:30    419s] | Num insts Downsized               |       0  |       0    |
[03/04 17:40:30    419s] | Num insts Samesized               |       0  |       0    |
[03/04 17:40:30    419s] | Num insts Upsized                 |       0  |       0    |
[03/04 17:40:30    419s] | Num multiple commits+uncommits    |       0  |       -    |
[03/04 17:40:30    419s] --------------------------------------------------------------
[03/04 17:40:30    419s] **** Begin NDR-Layer Usage Statistics ****
[03/04 17:40:30    419s] 0 Ndr or Layer constraints added by optimization 
[03/04 17:40:30    419s] **** End NDR-Layer Usage Statistics ****
[03/04 17:40:30    419s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[03/04 17:40:30    419s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1214.88M, totSessionCpu=0:06:59).
[03/04 17:40:30    419s] Placement Snapshot: Density distribution:
[03/04 17:40:30    419s] [1.00 -  +++]: 0 (0.00%)
[03/04 17:40:30    419s] [0.95 - 1.00]: 0 (0.00%)
[03/04 17:40:30    419s] [0.90 - 0.95]: 0 (0.00%)
[03/04 17:40:30    419s] [0.85 - 0.90]: 0 (0.00%)
[03/04 17:40:30    419s] [0.80 - 0.85]: 0 (0.00%)
[03/04 17:40:30    419s] [0.75 - 0.80]: 0 (0.00%)
[03/04 17:40:30    419s] [0.70 - 0.75]: 0 (0.00%)
[03/04 17:40:30    419s] [0.65 - 0.70]: 0 (0.00%)
[03/04 17:40:30    419s] [0.60 - 0.65]: 0 (0.00%)
[03/04 17:40:30    419s] [0.55 - 0.60]: 0 (0.00%)
[03/04 17:40:30    419s] [0.50 - 0.55]: 0 (0.00%)
[03/04 17:40:30    419s] [0.45 - 0.50]: 0 (0.00%)
[03/04 17:40:30    419s] [0.40 - 0.45]: 0 (0.00%)
[03/04 17:40:30    419s] [0.35 - 0.40]: 0 (0.00%)
[03/04 17:40:30    419s] [0.30 - 0.35]: 0 (0.00%)
[03/04 17:40:30    419s] [0.25 - 0.30]: 0 (0.00%)
[03/04 17:40:30    419s] [0.20 - 0.25]: 1 (100.00%)
[03/04 17:40:30    419s] [0.15 - 0.20]: 0 (0.00%)
[03/04 17:40:30    419s] [0.10 - 0.15]: 0 (0.00%)
[03/04 17:40:30    419s] [0.05 - 0.10]: 0 (0.00%)
[03/04 17:40:30    419s] [0.00 - 0.05]: 0 (0.00%)
[03/04 17:40:30    419s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Starting CMU at level 5, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.008, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.008, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF: Starting RefinePlace at level 1, MEM:1214.9M
[03/04 17:40:30    419s] *** Starting refinePlace (0:06:59 mem=1214.9M) ***
[03/04 17:40:30    419s] Total net bbox length = 1.750e+03 (8.805e+02 8.692e+02) (ext = 9.740e+02)
[03/04 17:40:30    419s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:30    419s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/04 17:40:30    419s] Type 'man IMPSP-5140' for more detail.
[03/04 17:40:30    419s] **WARN: (IMPSP-315):	Found 72 instances insts with no PG Term connections.
[03/04 17:40:30    419s] Type 'man IMPSP-315' for more detail.
[03/04 17:40:30    419s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] default core: bins with density > 0.750 = 75.00 % ( 3 / 4 )
[03/04 17:40:30    419s] Density distribution unevenness ratio = 2.601%
[03/04 17:40:30    419s] RPlace IncrNP Skipped
[03/04 17:40:30    419s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1214.9MB) @(0:06:59 - 0:06:59).
[03/04 17:40:30    419s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1214.9M
[03/04 17:40:30    419s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1214.9M
[03/04 17:40:30    419s] Starting refinePlace ...
[03/04 17:40:30    419s]   Spread Effort: high, pre-route mode, useDDP on.
[03/04 17:40:30    419s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1216.9MB) @(0:06:59 - 0:06:59).
[03/04 17:40:30    419s] Move report: preRPlace moves 36 insts, mean move: 2.38 um, max move: 7.54 um
[03/04 17:40:30    419s] 	Max move on inst (digital_out_reg[7]): (12.47, 10.15) --> (17.40, 12.76)
[03/04 17:40:30    419s] 	Length: 27 sites, height: 1 rows, site name: gsclib090site, cell type: SDFFQX1
[03/04 17:40:30    419s] Move report: Detail placement moves 36 insts, mean move: 2.38 um, max move: 7.54 um
[03/04 17:40:30    419s] 	Max move on inst (digital_out_reg[7]): (12.47, 10.15) --> (17.40, 12.76)
[03/04 17:40:30    419s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1216.9MB
[03/04 17:40:30    419s] Statistics of distance of Instance movement in refine placement:
[03/04 17:40:30    419s]   maximum (X+Y) =         7.54 um
[03/04 17:40:30    419s]   inst (digital_out_reg[7]) with max move: (12.47, 10.15) -> (17.4, 12.76)
[03/04 17:40:30    419s]   mean    (X+Y) =         2.38 um
[03/04 17:40:30    419s] Summary Report:
[03/04 17:40:30    419s] Instances move: 36 (out of 72 movable)
[03/04 17:40:30    419s] Instances flipped: 0
[03/04 17:40:30    419s] Mean displacement: 2.38 um
[03/04 17:40:30    419s] Max displacement: 7.54 um (Instance: digital_out_reg[7]) (12.47, 10.15) -> (17.4, 12.76)
[03/04 17:40:30    419s] 	Length: 27 sites, height: 1 rows, site name: gsclib090site, cell type: SDFFQX1
[03/04 17:40:30    419s] Total instances moved : 36
[03/04 17:40:30    419s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1216.9M
[03/04 17:40:30    419s] Total net bbox length = 1.796e+03 (9.027e+02 8.933e+02) (ext = 9.819e+02)
[03/04 17:40:30    419s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1216.9MB
[03/04 17:40:30    419s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1216.9MB) @(0:06:59 - 0:06:59).
[03/04 17:40:30    419s] *** Finished refinePlace (0:06:59 mem=1216.9M) ***
[03/04 17:40:30    419s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] *** maximum move = 7.54 um ***
[03/04 17:40:30    419s] *** Finished re-routing un-routed nets (1216.9M) ***
[03/04 17:40:30    419s] OPERPROF: Starting DPlace-Init at level 1, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Starting CMU at level 4, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1216.9M
[03/04 17:40:30    419s] 
[03/04 17:40:30    419s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1216.9M) ***
[03/04 17:40:30    419s] ** GigaOpt Optimizer WNS Slack -0.251 TNS Slack -3.090 Density 82.39
[03/04 17:40:30    419s] Skipped Place ECO bump recovery (WNS opt)
[03/04 17:40:30    419s] Optimizer WNS Pass 1
[03/04 17:40:30    419s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1216.9M
[03/04 17:40:30    419s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1216.9M
[03/04 17:40:30    419s] Active Path Group: reg2reg  
[03/04 17:40:30    419s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:30    419s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:30    419s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:30    419s] |  -0.251|   -0.251|  -3.037|   -3.090|    82.39%|   0:00:00.0| 1216.9M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:30    419s] |  -0.190|   -0.190|  -2.565|   -2.618|    82.47%|   0:00:00.0| 1216.9M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:30    419s] |  -0.163|   -0.163|  -2.726|   -2.778|    82.71%|   0:00:00.0| 1216.9M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:30    419s] |  -0.106|   -0.106|  -1.950|   -2.014|    83.12%|   0:00:00.0| 1216.9M|worst_case|  reg2reg| temp_reg[2]/D         |
[03/04 17:40:31    420s] |  -0.104|   -0.113|  -2.386|   -2.498|    84.50%|   0:00:01.0| 1218.4M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:32    421s] |  -0.104|   -0.113|  -2.380|   -2.492|    84.82%|   0:00:01.0| 1218.4M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:32    421s] |  -0.104|   -0.113|  -2.380|   -2.492|    84.82%|   0:00:00.0| 1218.4M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:32    421s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:32    421s] 
[03/04 17:40:32    421s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1218.4M) ***
[03/04 17:40:32    421s] Active Path Group: default 
[03/04 17:40:32    421s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:32    421s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:32    421s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:32    421s] |  -0.113|   -0.113|  -0.113|   -2.492|    84.82%|   0:00:00.0| 1218.4M|worst_case|  default| out_flag              |
[03/04 17:40:32    421s] |  -0.064|   -0.104|  -0.064|   -1.934|    83.85%|   0:00:00.0| 1218.4M|worst_case|  default| out_flag              |
[03/04 17:40:32    421s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:32    421s] 
[03/04 17:40:32    421s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1218.4M) ***
[03/04 17:40:32    421s] 
[03/04 17:40:32    421s] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1218.4M) ***
[03/04 17:40:32    421s] ** GigaOpt Optimizer WNS Slack -0.104 TNS Slack -1.934 Density 83.85
[03/04 17:40:32    421s] Placement Snapshot: Density distribution:
[03/04 17:40:32    421s] [1.00 -  +++]: 0 (0.00%)
[03/04 17:40:32    421s] [0.95 - 1.00]: 0 (0.00%)
[03/04 17:40:32    421s] [0.90 - 0.95]: 0 (0.00%)
[03/04 17:40:32    421s] [0.85 - 0.90]: 0 (0.00%)
[03/04 17:40:32    421s] [0.80 - 0.85]: 0 (0.00%)
[03/04 17:40:32    421s] [0.75 - 0.80]: 0 (0.00%)
[03/04 17:40:32    421s] [0.70 - 0.75]: 0 (0.00%)
[03/04 17:40:32    421s] [0.65 - 0.70]: 0 (0.00%)
[03/04 17:40:32    421s] [0.60 - 0.65]: 0 (0.00%)
[03/04 17:40:32    421s] [0.55 - 0.60]: 0 (0.00%)
[03/04 17:40:32    421s] [0.50 - 0.55]: 0 (0.00%)
[03/04 17:40:32    421s] [0.45 - 0.50]: 0 (0.00%)
[03/04 17:40:32    421s] [0.40 - 0.45]: 0 (0.00%)
[03/04 17:40:32    421s] [0.35 - 0.40]: 0 (0.00%)
[03/04 17:40:32    421s] [0.30 - 0.35]: 0 (0.00%)
[03/04 17:40:32    421s] [0.25 - 0.30]: 0 (0.00%)
[03/04 17:40:32    421s] [0.20 - 0.25]: 1 (100.00%)
[03/04 17:40:32    421s] [0.15 - 0.20]: 0 (0.00%)
[03/04 17:40:32    421s] [0.10 - 0.15]: 0 (0.00%)
[03/04 17:40:32    421s] [0.05 - 0.10]: 0 (0.00%)
[03/04 17:40:32    421s] [0.00 - 0.05]: 0 (0.00%)
[03/04 17:40:32    421s] Begin: Area Reclaim Optimization
[03/04 17:40:32    421s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] Reclaim Optimization WNS Slack -0.104  TNS Slack -1.934 Density 83.85
[03/04 17:40:32    421s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:32    421s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/04 17:40:32    421s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:32    421s] |    83.85%|        -|  -0.104|  -1.934|   0:00:00.0| 1218.4M|
[03/04 17:40:32    421s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[03/04 17:40:32    421s] |    82.63%|        2|  -0.141|  -2.313|   0:00:00.0| 1218.4M|
[03/04 17:40:32    421s] |    82.63%|        0|  -0.141|  -2.313|   0:00:00.0| 1218.4M|
[03/04 17:40:32    421s] |    82.63%|        0|  -0.141|  -2.313|   0:00:00.0| 1218.4M|
[03/04 17:40:32    421s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:32    421s] Reclaim Optimization End WNS Slack -0.141  TNS Slack -2.313 Density 82.63
[03/04 17:40:32    421s] 
[03/04 17:40:32    421s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 0 **
[03/04 17:40:32    421s] --------------------------------------------------------------
[03/04 17:40:32    421s] |                                   | Total     | Sequential |
[03/04 17:40:32    421s] --------------------------------------------------------------
[03/04 17:40:32    421s] | Num insts resized                 |       0  |       0    |
[03/04 17:40:32    421s] | Num insts undone                  |       0  |       0    |
[03/04 17:40:32    421s] | Num insts Downsized               |       0  |       0    |
[03/04 17:40:32    421s] | Num insts Samesized               |       0  |       0    |
[03/04 17:40:32    421s] | Num insts Upsized                 |       0  |       0    |
[03/04 17:40:32    421s] | Num multiple commits+uncommits    |       0  |       -    |
[03/04 17:40:32    421s] --------------------------------------------------------------
[03/04 17:40:32    421s] **** Begin NDR-Layer Usage Statistics ****
[03/04 17:40:32    421s] 0 Ndr or Layer constraints added by optimization 
[03/04 17:40:32    421s] **** End NDR-Layer Usage Statistics ****
[03/04 17:40:32    421s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[03/04 17:40:32    421s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1218.38M, totSessionCpu=0:07:01).
[03/04 17:40:32    421s] Placement Snapshot: Density distribution:
[03/04 17:40:32    421s] [1.00 -  +++]: 0 (0.00%)
[03/04 17:40:32    421s] [0.95 - 1.00]: 0 (0.00%)
[03/04 17:40:32    421s] [0.90 - 0.95]: 0 (0.00%)
[03/04 17:40:32    421s] [0.85 - 0.90]: 0 (0.00%)
[03/04 17:40:32    421s] [0.80 - 0.85]: 0 (0.00%)
[03/04 17:40:32    421s] [0.75 - 0.80]: 0 (0.00%)
[03/04 17:40:32    421s] [0.70 - 0.75]: 0 (0.00%)
[03/04 17:40:32    421s] [0.65 - 0.70]: 0 (0.00%)
[03/04 17:40:32    421s] [0.60 - 0.65]: 0 (0.00%)
[03/04 17:40:32    421s] [0.55 - 0.60]: 0 (0.00%)
[03/04 17:40:32    421s] [0.50 - 0.55]: 0 (0.00%)
[03/04 17:40:32    421s] [0.45 - 0.50]: 0 (0.00%)
[03/04 17:40:32    421s] [0.40 - 0.45]: 0 (0.00%)
[03/04 17:40:32    421s] [0.35 - 0.40]: 0 (0.00%)
[03/04 17:40:32    421s] [0.30 - 0.35]: 0 (0.00%)
[03/04 17:40:32    421s] [0.25 - 0.30]: 0 (0.00%)
[03/04 17:40:32    421s] [0.20 - 0.25]: 1 (100.00%)
[03/04 17:40:32    421s] [0.15 - 0.20]: 0 (0.00%)
[03/04 17:40:32    421s] [0.10 - 0.15]: 0 (0.00%)
[03/04 17:40:32    421s] [0.05 - 0.10]: 0 (0.00%)
[03/04 17:40:32    421s] [0.00 - 0.05]: 0 (0.00%)
[03/04 17:40:32    421s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Starting CMU at level 5, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.000, REAL:0.008, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.000, REAL:0.008, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Starting RefinePlace at level 1, MEM:1218.4M
[03/04 17:40:32    421s] *** Starting refinePlace (0:07:01 mem=1218.4M) ***
[03/04 17:40:32    421s] Total net bbox length = 1.789e+03 (9.009e+02 8.878e+02) (ext = 9.752e+02)
[03/04 17:40:32    421s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:32    421s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/04 17:40:32    421s] Type 'man IMPSP-5140' for more detail.
[03/04 17:40:32    421s] **WARN: (IMPSP-315):	Found 71 instances insts with no PG Term connections.
[03/04 17:40:32    421s] Type 'man IMPSP-315' for more detail.
[03/04 17:40:32    421s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] default core: bins with density > 0.750 = 75.00 % ( 3 / 4 )
[03/04 17:40:32    421s] Density distribution unevenness ratio = 2.541%
[03/04 17:40:32    421s] RPlace IncrNP Skipped
[03/04 17:40:32    421s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1218.4MB) @(0:07:01 - 0:07:01).
[03/04 17:40:32    421s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1218.4M
[03/04 17:40:32    421s] Starting refinePlace ...
[03/04 17:40:32    421s]   Spread Effort: high, pre-route mode, useDDP on.
[03/04 17:40:32    421s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1218.4MB) @(0:07:01 - 0:07:01).
[03/04 17:40:32    421s] Move report: preRPlace moves 9 insts, mean move: 0.52 um, max move: 1.45 um
[03/04 17:40:32    421s] 	Max move on inst (g1208__5953): (20.01, 20.59) --> (21.46, 20.59)
[03/04 17:40:32    421s] 	Length: 7 sites, height: 1 rows, site name: gsclib090site, cell type: OAI2BB1XL
[03/04 17:40:32    421s] Move report: Detail placement moves 9 insts, mean move: 0.52 um, max move: 1.45 um
[03/04 17:40:32    421s] 	Max move on inst (g1208__5953): (20.01, 20.59) --> (21.46, 20.59)
[03/04 17:40:32    421s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1218.4MB
[03/04 17:40:32    421s] Statistics of distance of Instance movement in refine placement:
[03/04 17:40:32    421s]   maximum (X+Y) =         1.45 um
[03/04 17:40:32    421s]   inst (g1208__5953) with max move: (20.01, 20.59) -> (21.46, 20.59)
[03/04 17:40:32    421s]   mean    (X+Y) =         0.52 um
[03/04 17:40:32    421s] Summary Report:
[03/04 17:40:32    421s] Instances move: 9 (out of 71 movable)
[03/04 17:40:32    421s] Instances flipped: 0
[03/04 17:40:32    421s] Mean displacement: 0.52 um
[03/04 17:40:32    421s] Max displacement: 1.45 um (Instance: g1208__5953) (20.01, 20.59) -> (21.46, 20.59)
[03/04 17:40:32    421s] 	Length: 7 sites, height: 1 rows, site name: gsclib090site, cell type: OAI2BB1XL
[03/04 17:40:32    421s] Total instances moved : 9
[03/04 17:40:32    421s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:1218.4M
[03/04 17:40:32    421s] Total net bbox length = 1.787e+03 (8.991e+02 8.878e+02) (ext = 9.755e+02)
[03/04 17:40:32    421s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1218.4MB
[03/04 17:40:32    421s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1218.4MB) @(0:07:01 - 0:07:01).
[03/04 17:40:32    421s] *** Finished refinePlace (0:07:01 mem=1218.4M) ***
[03/04 17:40:32    421s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.003, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] *** maximum move = 1.45 um ***
[03/04 17:40:32    421s] *** Finished re-routing un-routed nets (1218.4M) ***
[03/04 17:40:32    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Starting CMU at level 4, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1218.4M
[03/04 17:40:32    421s] 
[03/04 17:40:32    421s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1218.4M) ***
[03/04 17:40:32    421s] ** GigaOpt Optimizer WNS Slack -0.141 TNS Slack -2.314 Density 83.60
[03/04 17:40:32    421s] Skipped Place ECO bump recovery (WNS opt)
[03/04 17:40:32    421s] Optimizer WNS Pass 2
[03/04 17:40:32    421s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1218.4M
[03/04 17:40:32    421s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1218.4M
[03/04 17:40:32    421s] Active Path Group: reg2reg  
[03/04 17:40:32    421s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:32    421s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:32    421s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:32    421s] |  -0.141|   -0.141|  -2.249|   -2.314|    83.60%|   0:00:00.0| 1218.4M|worst_case|  reg2reg| temp_reg[3]/D         |
[03/04 17:40:32    421s] |  -0.104|   -0.104|  -1.866|   -1.930|    85.23%|   0:00:00.0| 1218.4M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:33    422s] |  -0.103|   -0.103|  -1.875|   -1.939|    85.47%|   0:00:01.0| 1218.4M|worst_case|  reg2reg| temp_reg[5]/D         |
[03/04 17:40:34    423s] |  -0.101|   -0.101|  -1.843|   -1.907|    85.39%|   0:00:01.0| 1218.4M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:34    423s] Analyzing useful skew in preCTS mode ...
[03/04 17:40:34    423s] The view delay ratios are: (worst_case 1) (best_case 0.270815)
[03/04 17:40:34    423s] skewClock is  advancing: -34.2ps, state_reg[1]/CK
[03/04 17:40:34    423s] skewClock is  advancing: -17.1ps, state_reg[1]/CK
[03/04 17:40:34    423s] Finish useful skew analysis
[03/04 17:40:34    423s] |  -0.095|   -0.095|  -1.829|   -1.904|    85.88%|   0:00:00.0| 1223.4M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:34    423s] Analyzing useful skew in preCTS mode ...
[03/04 17:40:34    423s] skewClock is  advancing: -147.5ps, state_reg[0]/CK
[03/04 17:40:34    423s] Finish useful skew analysis
[03/04 17:40:34    423s] |  -0.050|   -0.050|  -0.790|   -0.790|    85.88%|   0:00:00.0| 1223.4M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:34    423s] Analyzing useful skew in preCTS mode ...
[03/04 17:40:34    423s] skewClock did not found any end points to delay or to advance
[03/04 17:40:34    423s] skewClock did not found any end points to delay or to advance
[03/04 17:40:34    423s] skewClock did not found any end points to delay or to advance
[03/04 17:40:34    423s] skewClock did not found any end points to delay or to advance
[03/04 17:40:34    423s] Finish useful skew analysis
[03/04 17:40:34    423s] |  -0.050|   -0.050|  -0.790|   -0.790|    85.88%|   0:00:00.0| 1223.4M|worst_case|  reg2reg| result_reg[3]/D       |
[03/04 17:40:34    423s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:34    423s] 
[03/04 17:40:34    423s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1223.4M) ***
[03/04 17:40:34    423s] Active Path Group: default 
[03/04 17:40:34    423s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:34    423s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:34    423s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:34    423s] |   0.008|   -0.050|   0.000|   -0.790|    85.88%|   0:00:00.0| 1223.4M|worst_case|  default| out_flag              |
[03/04 17:40:35    423s] |   0.008|   -0.050|   0.000|   -0.790|    85.88%|   0:00:01.0| 1223.4M|worst_case|  default| out_flag              |
[03/04 17:40:35    423s] Analyzing useful skew in preCTS mode ...
[03/04 17:40:35    423s] skewClock is  advancing: -17.2ps, state_reg[1]/CK
[03/04 17:40:35    423s] Finish useful skew analysis
[03/04 17:40:35    423s] |   0.025|   -0.033|   0.000|   -0.532|    86.28%|   0:00:00.0| 1223.4M|worst_case|  default| out_flag              |
[03/04 17:40:35    423s] Analyzing useful skew in preCTS mode ...
[03/04 17:40:35    423s] skewClock did not found any end points to delay or to advance
[03/04 17:40:35    423s] skewClock did not found any end points to delay or to advance
[03/04 17:40:35    423s] skewClock did not found any end points to delay or to advance
[03/04 17:40:35    423s] skewClock did not found any end points to delay or to advance
[03/04 17:40:35    423s] Finish useful skew analysis
[03/04 17:40:35    423s] |   0.025|   -0.033|   0.000|   -0.532|    86.28%|   0:00:00.0| 1223.4M|worst_case|  default| out_flag              |
[03/04 17:40:35    423s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:35    423s] 
[03/04 17:40:35    423s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1223.4M) ***
[03/04 17:40:35    423s] 
[03/04 17:40:35    423s] *** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:03.0 mem=1223.4M) ***
[03/04 17:40:35    423s] ** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -0.532 Density 86.28
[03/04 17:40:35    423s] Placement Snapshot: Density distribution:
[03/04 17:40:35    423s] [1.00 -  +++]: 0 (0.00%)
[03/04 17:40:35    423s] [0.95 - 1.00]: 0 (0.00%)
[03/04 17:40:35    423s] [0.90 - 0.95]: 0 (0.00%)
[03/04 17:40:35    423s] [0.85 - 0.90]: 0 (0.00%)
[03/04 17:40:35    423s] [0.80 - 0.85]: 0 (0.00%)
[03/04 17:40:35    423s] [0.75 - 0.80]: 0 (0.00%)
[03/04 17:40:35    423s] [0.70 - 0.75]: 0 (0.00%)
[03/04 17:40:35    423s] [0.65 - 0.70]: 0 (0.00%)
[03/04 17:40:35    423s] [0.60 - 0.65]: 0 (0.00%)
[03/04 17:40:35    423s] [0.55 - 0.60]: 0 (0.00%)
[03/04 17:40:35    423s] [0.50 - 0.55]: 0 (0.00%)
[03/04 17:40:35    423s] [0.45 - 0.50]: 0 (0.00%)
[03/04 17:40:35    423s] [0.40 - 0.45]: 0 (0.00%)
[03/04 17:40:35    423s] [0.35 - 0.40]: 0 (0.00%)
[03/04 17:40:35    423s] [0.30 - 0.35]: 0 (0.00%)
[03/04 17:40:35    423s] [0.25 - 0.30]: 0 (0.00%)
[03/04 17:40:35    423s] [0.20 - 0.25]: 0 (0.00%)
[03/04 17:40:35    423s] [0.15 - 0.20]: 1 (100.00%)
[03/04 17:40:35    423s] [0.10 - 0.15]: 0 (0.00%)
[03/04 17:40:35    423s] [0.05 - 0.10]: 0 (0.00%)
[03/04 17:40:35    423s] [0.00 - 0.05]: 0 (0.00%)
[03/04 17:40:35    423s] Begin: Area Reclaim Optimization
[03/04 17:40:35    423s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1223.4M
[03/04 17:40:35    423s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1223.4M
[03/04 17:40:35    423s] Reclaim Optimization WNS Slack -0.033  TNS Slack -0.532 Density 86.28
[03/04 17:40:35    423s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:35    423s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/04 17:40:35    423s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:35    423s] |    86.28%|        -|  -0.033|  -0.532|   0:00:00.0| 1223.4M|
[03/04 17:40:35    423s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[03/04 17:40:35    423s] |    85.15%|        2|  -0.080|  -0.846|   0:00:00.0| 1223.4M|
[03/04 17:40:35    423s] |    85.15%|        0|  -0.080|  -0.846|   0:00:00.0| 1223.4M|
[03/04 17:40:35    423s] |    85.15%|        0|  -0.080|  -0.846|   0:00:00.0| 1223.4M|
[03/04 17:40:35    423s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:35    423s] Reclaim Optimization End WNS Slack -0.080  TNS Slack -0.846 Density 85.15
[03/04 17:40:35    423s] 
[03/04 17:40:35    423s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 0 **
[03/04 17:40:35    423s] --------------------------------------------------------------
[03/04 17:40:35    423s] |                                   | Total     | Sequential |
[03/04 17:40:35    423s] --------------------------------------------------------------
[03/04 17:40:35    423s] | Num insts resized                 |       0  |       0    |
[03/04 17:40:35    423s] | Num insts undone                  |       0  |       0    |
[03/04 17:40:35    423s] | Num insts Downsized               |       0  |       0    |
[03/04 17:40:35    423s] | Num insts Samesized               |       0  |       0    |
[03/04 17:40:35    423s] | Num insts Upsized                 |       0  |       0    |
[03/04 17:40:35    423s] | Num multiple commits+uncommits    |       0  |       -    |
[03/04 17:40:35    423s] --------------------------------------------------------------
[03/04 17:40:35    423s] **** Begin NDR-Layer Usage Statistics ****
[03/04 17:40:35    423s] 0 Ndr or Layer constraints added by optimization 
[03/04 17:40:35    423s] **** End NDR-Layer Usage Statistics ****
[03/04 17:40:35    423s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[03/04 17:40:35    423s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1215.13M, totSessionCpu=0:07:04).
[03/04 17:40:35    423s] Placement Snapshot: Density distribution:
[03/04 17:40:35    423s] [1.00 -  +++]: 0 (0.00%)
[03/04 17:40:35    423s] [0.95 - 1.00]: 0 (0.00%)
[03/04 17:40:35    423s] [0.90 - 0.95]: 0 (0.00%)
[03/04 17:40:35    423s] [0.85 - 0.90]: 0 (0.00%)
[03/04 17:40:35    423s] [0.80 - 0.85]: 0 (0.00%)
[03/04 17:40:35    423s] [0.75 - 0.80]: 0 (0.00%)
[03/04 17:40:35    423s] [0.70 - 0.75]: 0 (0.00%)
[03/04 17:40:35    423s] [0.65 - 0.70]: 0 (0.00%)
[03/04 17:40:35    423s] [0.60 - 0.65]: 0 (0.00%)
[03/04 17:40:35    423s] [0.55 - 0.60]: 0 (0.00%)
[03/04 17:40:35    423s] [0.50 - 0.55]: 0 (0.00%)
[03/04 17:40:35    423s] [0.45 - 0.50]: 0 (0.00%)
[03/04 17:40:35    423s] [0.40 - 0.45]: 0 (0.00%)
[03/04 17:40:35    423s] [0.35 - 0.40]: 0 (0.00%)
[03/04 17:40:35    423s] [0.30 - 0.35]: 0 (0.00%)
[03/04 17:40:35    423s] [0.25 - 0.30]: 0 (0.00%)
[03/04 17:40:35    423s] [0.20 - 0.25]: 0 (0.00%)
[03/04 17:40:35    423s] [0.15 - 0.20]: 1 (100.00%)
[03/04 17:40:35    423s] [0.10 - 0.15]: 0 (0.00%)
[03/04 17:40:35    423s] [0.05 - 0.10]: 0 (0.00%)
[03/04 17:40:35    423s] [0.00 - 0.05]: 0 (0.00%)
[03/04 17:40:35    423s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Starting CMU at level 5, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.008, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.008, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF: Starting RefinePlace at level 1, MEM:1216.1M
[03/04 17:40:35    423s] *** Starting refinePlace (0:07:04 mem=1216.1M) ***
[03/04 17:40:35    423s] Total net bbox length = 1.776e+03 (9.005e+02 8.756e+02) (ext = 9.761e+02)
[03/04 17:40:35    423s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:35    423s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/04 17:40:35    423s] Type 'man IMPSP-5140' for more detail.
[03/04 17:40:35    423s] **WARN: (IMPSP-315):	Found 70 instances insts with no PG Term connections.
[03/04 17:40:35    423s] Type 'man IMPSP-315' for more detail.
[03/04 17:40:35    423s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] default core: bins with density > 0.750 = 75.00 % ( 3 / 4 )
[03/04 17:40:35    423s] Density distribution unevenness ratio = 2.569%
[03/04 17:40:35    423s] RPlace IncrNP Skipped
[03/04 17:40:35    423s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1216.1MB) @(0:07:04 - 0:07:04).
[03/04 17:40:35    423s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:35    423s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1216.1M
[03/04 17:40:35    423s] Starting refinePlace ...
[03/04 17:40:35    423s]   Spread Effort: high, pre-route mode, useDDP on.
[03/04 17:40:35    423s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1217.1MB) @(0:07:04 - 0:07:04).
[03/04 17:40:35    423s] Move report: preRPlace moves 9 insts, mean move: 1.45 um, max move: 3.48 um
[03/04 17:40:35    423s] 	Max move on inst (g1208__5953): (21.46, 20.59) --> (20.59, 23.20)
[03/04 17:40:35    423s] 	Length: 7 sites, height: 1 rows, site name: gsclib090site, cell type: OAI2BB1XL
[03/04 17:40:35    423s] Move report: Detail placement moves 9 insts, mean move: 1.45 um, max move: 3.48 um
[03/04 17:40:35    423s] 	Max move on inst (g1208__5953): (21.46, 20.59) --> (20.59, 23.20)
[03/04 17:40:35    423s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1217.1MB
[03/04 17:40:35    423s] Statistics of distance of Instance movement in refine placement:
[03/04 17:40:35    423s]   maximum (X+Y) =         3.48 um
[03/04 17:40:35    423s]   inst (g1208__5953) with max move: (21.46, 20.59) -> (20.59, 23.2)
[03/04 17:40:35    423s]   mean    (X+Y) =         1.45 um
[03/04 17:40:35    423s] Summary Report:
[03/04 17:40:35    423s] Instances move: 9 (out of 70 movable)
[03/04 17:40:35    423s] Instances flipped: 0
[03/04 17:40:35    423s] Mean displacement: 1.45 um
[03/04 17:40:35    423s] Max displacement: 3.48 um (Instance: g1208__5953) (21.46, 20.59) -> (20.59, 23.2)
[03/04 17:40:35    423s] 	Length: 7 sites, height: 1 rows, site name: gsclib090site, cell type: OAI2BB1XL
[03/04 17:40:35    423s] Total instances moved : 9
[03/04 17:40:35    423s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.001, MEM:1217.1M
[03/04 17:40:35    423s] Total net bbox length = 1.788e+03 (8.971e+02 8.912e+02) (ext = 9.769e+02)
[03/04 17:40:35    423s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1217.1MB
[03/04 17:40:35    423s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1217.1MB) @(0:07:04 - 0:07:04).
[03/04 17:40:35    423s] *** Finished refinePlace (0:07:04 mem=1217.1M) ***
[03/04 17:40:35    423s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.003, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    423s] *** maximum move = 3.48 um ***
[03/04 17:40:35    423s] *** Finished re-routing un-routed nets (1217.1M) ***
[03/04 17:40:35    423s] OPERPROF: Starting DPlace-Init at level 1, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Starting CMU at level 4, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1217.1M
[03/04 17:40:35    423s] 
[03/04 17:40:35    423s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1217.1M) ***
[03/04 17:40:35    423s] ** GigaOpt Optimizer WNS Slack -0.080 TNS Slack -0.846 Density 85.15
[03/04 17:40:35    423s] Skipped Place ECO bump recovery (WNS opt)
[03/04 17:40:35    423s] Optimizer WNS Pass 3
[03/04 17:40:35    423s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1217.1M
[03/04 17:40:35    423s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:35    424s] Active Path Group: reg2reg  
[03/04 17:40:35    424s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:35    424s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:35    424s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:35    424s] |  -0.080|   -0.080|  -0.846|   -0.846|    85.15%|   0:00:00.0| 1217.1M|worst_case|  reg2reg| state_reg[1]/D        |
[03/04 17:40:37    426s] |  -0.013|   -0.013|  -0.143|   -0.143|    92.05%|   0:00:02.0| 1218.6M|worst_case|  reg2reg| state_reg[1]/D        |
[03/04 17:40:37    426s] Analyzing useful skew in preCTS mode ...
[03/04 17:40:37    426s] skewClock did not found any end points to delay or to advance
[03/04 17:40:37    426s] skewClock did not found any end points to delay or to advance
[03/04 17:40:37    426s] skewClock did not found any end points to delay or to advance
[03/04 17:40:37    426s] skewClock did not found any end points to delay or to advance
[03/04 17:40:37    426s] Finish useful skew analysis
[03/04 17:40:37    426s] |  -0.013|   -0.013|  -0.143|   -0.143|    92.05%|   0:00:00.0| 1218.6M|worst_case|  reg2reg| state_reg[1]/D        |
[03/04 17:40:37    426s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:37    426s] 
[03/04 17:40:37    426s] *** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=1218.6M) ***
[03/04 17:40:37    426s] Active Path Group: default 
[03/04 17:40:37    426s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:37    426s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:37    426s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:37    426s] |   0.012|   -0.013|   0.000|   -0.143|    92.05%|   0:00:00.0| 1218.6M|worst_case|  default| out_flag              |
[03/04 17:40:37    426s] |   0.012|   -0.013|   0.000|   -0.143|    92.05%|   0:00:00.0| 1218.6M|worst_case|  default| out_flag              |
[03/04 17:40:37    426s] Analyzing useful skew in preCTS mode ...
[03/04 17:40:37    426s] skewClock did not found any end points to delay or to advance
[03/04 17:40:37    426s] skewClock did not found any end points to delay or to advance
[03/04 17:40:37    426s] skewClock did not found any end points to delay or to advance
[03/04 17:40:37    426s] skewClock did not found any end points to delay or to advance
[03/04 17:40:37    426s] Finish useful skew analysis
[03/04 17:40:37    426s] |   0.012|   -0.013|   0.000|   -0.143|    92.05%|   0:00:00.0| 1218.6M|worst_case|  default| out_flag              |
[03/04 17:40:37    426s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:37    426s] 
[03/04 17:40:37    426s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1218.6M) ***
[03/04 17:40:37    426s] 
[03/04 17:40:37    426s] *** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:02.0 mem=1218.6M) ***
[03/04 17:40:37    426s] ** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.143 Density 92.05
[03/04 17:40:37    426s] Placement Snapshot: Density distribution:
[03/04 17:40:37    426s] [1.00 -  +++]: 0 (0.00%)
[03/04 17:40:37    426s] [0.95 - 1.00]: 0 (0.00%)
[03/04 17:40:37    426s] [0.90 - 0.95]: 0 (0.00%)
[03/04 17:40:37    426s] [0.85 - 0.90]: 0 (0.00%)
[03/04 17:40:37    426s] [0.80 - 0.85]: 0 (0.00%)
[03/04 17:40:37    426s] [0.75 - 0.80]: 0 (0.00%)
[03/04 17:40:37    426s] [0.70 - 0.75]: 0 (0.00%)
[03/04 17:40:37    426s] [0.65 - 0.70]: 0 (0.00%)
[03/04 17:40:37    426s] [0.60 - 0.65]: 0 (0.00%)
[03/04 17:40:37    426s] [0.55 - 0.60]: 0 (0.00%)
[03/04 17:40:37    426s] [0.50 - 0.55]: 0 (0.00%)
[03/04 17:40:37    426s] [0.45 - 0.50]: 0 (0.00%)
[03/04 17:40:37    426s] [0.40 - 0.45]: 0 (0.00%)
[03/04 17:40:37    426s] [0.35 - 0.40]: 0 (0.00%)
[03/04 17:40:37    426s] [0.30 - 0.35]: 0 (0.00%)
[03/04 17:40:37    426s] [0.25 - 0.30]: 0 (0.00%)
[03/04 17:40:37    426s] [0.20 - 0.25]: 0 (0.00%)
[03/04 17:40:37    426s] [0.15 - 0.20]: 0 (0.00%)
[03/04 17:40:37    426s] [0.10 - 0.15]: 1 (100.00%)
[03/04 17:40:37    426s] [0.05 - 0.10]: 0 (0.00%)
[03/04 17:40:37    426s] [0.00 - 0.05]: 0 (0.00%)
[03/04 17:40:37    426s] Begin: Area Reclaim Optimization
[03/04 17:40:38    426s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1218.6M
[03/04 17:40:38    426s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1218.6M
[03/04 17:40:38    426s] Reclaim Optimization WNS Slack -0.013  TNS Slack -0.143 Density 92.05
[03/04 17:40:38    426s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:38    426s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/04 17:40:38    426s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:38    426s] |    92.05%|        -|  -0.013|  -0.143|   0:00:00.0| 1218.6M|
[03/04 17:40:38    426s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[03/04 17:40:38    426s] |    91.31%|        1|  -0.054|  -0.442|   0:00:00.0| 1218.6M|
[03/04 17:40:38    426s] |    91.31%|        0|  -0.054|  -0.442|   0:00:00.0| 1218.6M|
[03/04 17:40:38    426s] |    90.26%|        5|  -0.049|  -0.502|   0:00:00.0| 1218.6M|
[03/04 17:40:38    426s] |    90.18%|        1|  -0.049|  -0.502|   0:00:00.0| 1218.6M|
[03/04 17:40:38    426s] |    90.18%|        0|  -0.049|  -0.502|   0:00:00.0| 1218.6M|
[03/04 17:40:38    426s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:38    426s] Reclaim Optimization End WNS Slack -0.049  TNS Slack -0.502 Density 90.18
[03/04 17:40:38    426s] 
[03/04 17:40:38    426s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 6 **
[03/04 17:40:38    426s] --------------------------------------------------------------
[03/04 17:40:38    426s] |                                   | Total     | Sequential |
[03/04 17:40:38    426s] --------------------------------------------------------------
[03/04 17:40:38    426s] | Num insts resized                 |       5  |       1    |
[03/04 17:40:38    426s] | Num insts undone                  |       0  |       0    |
[03/04 17:40:38    426s] | Num insts Downsized               |       5  |       1    |
[03/04 17:40:38    426s] | Num insts Samesized               |       0  |       0    |
[03/04 17:40:38    426s] | Num insts Upsized                 |       0  |       0    |
[03/04 17:40:38    426s] | Num multiple commits+uncommits    |       1  |       -    |
[03/04 17:40:38    426s] --------------------------------------------------------------
[03/04 17:40:38    426s] **** Begin NDR-Layer Usage Statistics ****
[03/04 17:40:38    426s] 0 Ndr or Layer constraints added by optimization 
[03/04 17:40:38    426s] **** End NDR-Layer Usage Statistics ****
[03/04 17:40:38    426s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[03/04 17:40:38    426s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1215.13M, totSessionCpu=0:07:07).
[03/04 17:40:38    426s] Placement Snapshot: Density distribution:
[03/04 17:40:38    426s] [1.00 -  +++]: 0 (0.00%)
[03/04 17:40:38    426s] [0.95 - 1.00]: 0 (0.00%)
[03/04 17:40:38    426s] [0.90 - 0.95]: 0 (0.00%)
[03/04 17:40:38    426s] [0.85 - 0.90]: 0 (0.00%)
[03/04 17:40:38    426s] [0.80 - 0.85]: 0 (0.00%)
[03/04 17:40:38    426s] [0.75 - 0.80]: 0 (0.00%)
[03/04 17:40:38    426s] [0.70 - 0.75]: 0 (0.00%)
[03/04 17:40:38    426s] [0.65 - 0.70]: 0 (0.00%)
[03/04 17:40:38    426s] [0.60 - 0.65]: 0 (0.00%)
[03/04 17:40:38    426s] [0.55 - 0.60]: 0 (0.00%)
[03/04 17:40:38    426s] [0.50 - 0.55]: 0 (0.00%)
[03/04 17:40:38    426s] [0.45 - 0.50]: 0 (0.00%)
[03/04 17:40:38    426s] [0.40 - 0.45]: 0 (0.00%)
[03/04 17:40:38    426s] [0.35 - 0.40]: 0 (0.00%)
[03/04 17:40:38    426s] [0.30 - 0.35]: 0 (0.00%)
[03/04 17:40:38    426s] [0.25 - 0.30]: 0 (0.00%)
[03/04 17:40:38    426s] [0.20 - 0.25]: 0 (0.00%)
[03/04 17:40:38    426s] [0.15 - 0.20]: 0 (0.00%)
[03/04 17:40:38    426s] [0.10 - 0.15]: 1 (100.00%)
[03/04 17:40:38    426s] [0.05 - 0.10]: 0 (0.00%)
[03/04 17:40:38    426s] [0.00 - 0.05]: 0 (0.00%)
[03/04 17:40:38    426s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Starting CMU at level 5, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.008, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.008, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF: Starting RefinePlace at level 1, MEM:1216.1M
[03/04 17:40:38    426s] *** Starting refinePlace (0:07:07 mem=1216.1M) ***
[03/04 17:40:38    426s] Total net bbox length = 1.825e+03 (9.209e+02 9.043e+02) (ext = 9.795e+02)
[03/04 17:40:38    426s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:38    426s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/04 17:40:38    426s] Type 'man IMPSP-5140' for more detail.
[03/04 17:40:38    426s] **WARN: (IMPSP-315):	Found 72 instances insts with no PG Term connections.
[03/04 17:40:38    426s] Type 'man IMPSP-315' for more detail.
[03/04 17:40:38    426s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] default core: bins with density > 0.750 = 75.00 % ( 3 / 4 )
[03/04 17:40:38    426s] Density distribution unevenness ratio = 3.110%
[03/04 17:40:38    426s] RPlace IncrNP Skipped
[03/04 17:40:38    426s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1216.1MB) @(0:07:07 - 0:07:07).
[03/04 17:40:38    426s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1216.1M
[03/04 17:40:38    426s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1216.1M
[03/04 17:40:38    426s] Starting refinePlace ...
[03/04 17:40:38    426s]   Spread Effort: high, pre-route mode, useDDP on.
[03/04 17:40:38    426s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1217.1MB) @(0:07:07 - 0:07:07).
[03/04 17:40:38    426s] Move report: preRPlace moves 48 insts, mean move: 2.54 um, max move: 6.96 um
[03/04 17:40:38    426s] 	Max move on inst (g1224__7344): (33.93, 15.37) --> (40.89, 15.37)
[03/04 17:40:38    426s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: OR2X1
[03/04 17:40:38    426s] wireLenOptFixPriorityInst 0 inst fixed
[03/04 17:40:38    426s] 
[03/04 17:40:38    426s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/04 17:40:38    426s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:38    426s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1217.1MB) @(0:07:07 - 0:07:07).
[03/04 17:40:38    426s] Move report: Detail placement moves 48 insts, mean move: 2.54 um, max move: 6.96 um
[03/04 17:40:38    426s] 	Max move on inst (g1224__7344): (33.93, 15.37) --> (40.89, 15.37)
[03/04 17:40:38    426s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1217.1MB
[03/04 17:40:38    426s] Statistics of distance of Instance movement in refine placement:
[03/04 17:40:38    426s]   maximum (X+Y) =         6.96 um
[03/04 17:40:38    426s]   inst (g1224__7344) with max move: (33.93, 15.37) -> (40.89, 15.37)
[03/04 17:40:38    426s]   mean    (X+Y) =         2.54 um
[03/04 17:40:38    426s] Total instances flipped for legalization: 1
[03/04 17:40:38    426s] Summary Report:
[03/04 17:40:38    426s] Instances move: 48 (out of 72 movable)
[03/04 17:40:38    426s] Instances flipped: 1
[03/04 17:40:38    426s] Mean displacement: 2.54 um
[03/04 17:40:38    426s] Max displacement: 6.96 um (Instance: g1224__7344) (33.93, 15.37) -> (40.89, 15.37)
[03/04 17:40:38    426s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: OR2X1
[03/04 17:40:38    426s] Total instances moved : 48
[03/04 17:40:38    426s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1217.1M
[03/04 17:40:38    426s] Total net bbox length = 1.923e+03 (9.853e+02 9.372e+02) (ext = 1.010e+03)
[03/04 17:40:38    426s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1217.1MB
[03/04 17:40:38    426s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1217.1MB) @(0:07:07 - 0:07:07).
[03/04 17:40:38    426s] *** Finished refinePlace (0:07:07 mem=1217.1M) ***
[03/04 17:40:38    426s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.004, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] *** maximum move = 6.96 um ***
[03/04 17:40:38    426s] *** Finished re-routing un-routed nets (1217.1M) ***
[03/04 17:40:38    426s] OPERPROF: Starting DPlace-Init at level 1, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Starting CMU at level 4, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.000, REAL:0.008, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.008, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1217.1M
[03/04 17:40:38    426s] 
[03/04 17:40:38    426s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1217.1M) ***
[03/04 17:40:38    426s] ** GigaOpt Optimizer WNS Slack -0.049 TNS Slack -0.502 Density 90.18
[03/04 17:40:38    426s] Recovering Place ECO bump
[03/04 17:40:38    426s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1217.1M
[03/04 17:40:38    426s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1217.1M
[03/04 17:40:38    426s] Active Path Group: reg2reg  
[03/04 17:40:38    426s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:38    426s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:38    426s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:38    426s] |  -0.049|   -0.049|  -0.502|   -0.502|    90.18%|   0:00:00.0| 1217.1M|worst_case|  reg2reg| state_reg[1]/D        |
[03/04 17:40:39    427s] |  -0.013|   -0.013|  -0.140|   -0.140|    90.99%|   0:00:01.0| 1224.2M|worst_case|  reg2reg| temp_reg[0]/D         |
[03/04 17:40:39    427s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:39    427s] 
[03/04 17:40:39    427s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1224.2M) ***
[03/04 17:40:39    427s] 
[03/04 17:40:39    427s] *** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=1224.2M) ***
[03/04 17:40:39    427s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Starting CMU at level 5, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.008, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.008, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Starting RefinePlace at level 1, MEM:1224.2M
[03/04 17:40:39    427s] *** Starting refinePlace (0:07:08 mem=1224.2M) ***
[03/04 17:40:39    427s] Total net bbox length = 1.956e+03 (1.006e+03 9.500e+02) (ext = 1.038e+03)
[03/04 17:40:39    427s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:39    427s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/04 17:40:39    427s] Type 'man IMPSP-5140' for more detail.
[03/04 17:40:39    427s] **WARN: (IMPSP-315):	Found 73 instances insts with no PG Term connections.
[03/04 17:40:39    427s] Type 'man IMPSP-315' for more detail.
[03/04 17:40:39    427s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1224.2M
[03/04 17:40:39    427s] Starting refinePlace ...
[03/04 17:40:39    427s] 
[03/04 17:40:39    427s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/04 17:40:39    427s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:39    427s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1224.2MB) @(0:07:08 - 0:07:08).
[03/04 17:40:39    427s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:39    427s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1224.2MB
[03/04 17:40:39    427s] Statistics of distance of Instance movement in refine placement:
[03/04 17:40:39    427s]   maximum (X+Y) =         0.00 um
[03/04 17:40:39    427s]   mean    (X+Y) =         0.00 um
[03/04 17:40:39    427s] Summary Report:
[03/04 17:40:39    427s] Instances move: 0 (out of 73 movable)
[03/04 17:40:39    427s] Instances flipped: 0
[03/04 17:40:39    427s] Mean displacement: 0.00 um
[03/04 17:40:39    427s] Max displacement: 0.00 um 
[03/04 17:40:39    427s] Total instances moved : 0
[03/04 17:40:39    427s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:1224.2M
[03/04 17:40:39    427s] Total net bbox length = 1.956e+03 (1.006e+03 9.500e+02) (ext = 1.038e+03)
[03/04 17:40:39    427s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1224.2MB
[03/04 17:40:39    427s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1224.2MB) @(0:07:08 - 0:07:08).
[03/04 17:40:39    427s] *** Finished refinePlace (0:07:08 mem=1224.2M) ***
[03/04 17:40:39    427s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] *** maximum move = 0.00 um ***
[03/04 17:40:39    427s] *** Finished re-routing un-routed nets (1224.2M) ***
[03/04 17:40:39    427s] OPERPROF: Starting DPlace-Init at level 1, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Starting CMU at level 4, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1224.2M
[03/04 17:40:39    427s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1224.2M
[03/04 17:40:39    427s] 
[03/04 17:40:39    427s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1224.2M) ***
[03/04 17:40:39    427s] ** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.140 Density 90.99
[03/04 17:40:39    427s] **** Begin NDR-Layer Usage Statistics ****
[03/04 17:40:39    427s] 0 Ndr or Layer constraints added by optimization 
[03/04 17:40:39    427s] **** End NDR-Layer Usage Statistics ****
[03/04 17:40:39    427s] 
[03/04 17:40:39    427s] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.4 real=0:00:12.0 mem=1224.2M) ***
[03/04 17:40:39    427s] 
[03/04 17:40:39    427s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1205.1M
[03/04 17:40:39    427s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1205.1M
[03/04 17:40:39    427s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1205.1M
[03/04 17:40:39    427s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1205.1M
[03/04 17:40:39    427s] End: GigaOpt Optimization in WNS mode
[03/04 17:40:39    427s] *** Timing NOT met, worst failing slack is -0.013
[03/04 17:40:39    427s] *** Check timing (0:00:00.0)
[03/04 17:40:39    427s] Deleting Lib Analyzer.
[03/04 17:40:39    427s] Begin: GigaOpt Optimization in TNS mode
[03/04 17:40:39    427s] Info: 1 clock net  excluded from IPO operation.
[03/04 17:40:39    427s] PhyDesignGrid: maxLocalDensity 0.95
[03/04 17:40:39    427s] ### Creating PhyDesignMc. totSessionCpu=0:07:08 mem=1158.4M
[03/04 17:40:39    427s] OPERPROF: Starting DPlace-Init at level 1, MEM:1158.4M
[03/04 17:40:39    427s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:39    427s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Starting CMU at level 4, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.000, REAL:0.008, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.008, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1158.4M
[03/04 17:40:39    427s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1158.4M
[03/04 17:40:39    427s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1158.4MB).
[03/04 17:40:39    427s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.010, MEM:1158.4M
[03/04 17:40:39    427s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:08 mem=1158.4M
[03/04 17:40:39    427s] 
[03/04 17:40:39    427s] Creating Lib Analyzer ...
[03/04 17:40:39    427s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/04 17:40:39    427s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/04 17:40:39    427s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/04 17:40:39    427s] 
[03/04 17:40:39    428s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:08 mem=1158.4M
[03/04 17:40:39    428s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:08 mem=1158.4M
[03/04 17:40:39    428s] Creating Lib Analyzer, finished. 
[03/04 17:40:39    428s] 
[03/04 17:40:39    428s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[03/04 17:40:39    428s] ### Creating LA Mngr. totSessionCpu=0:07:08 mem=1158.4M
[03/04 17:40:39    428s] ### Creating LA Mngr, finished. totSessionCpu=0:07:08 mem=1158.4M
[03/04 17:40:42    431s] *info: 1 clock net excluded
[03/04 17:40:42    431s] *info: 2 special nets excluded.
[03/04 17:40:42    431s] *info: 2 no-driver nets excluded.
[03/04 17:40:43    432s] PathGroup :  reg2reg  TargetSlack : 0.0358 
[03/04 17:40:43    432s] ** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.140 Density 90.99
[03/04 17:40:43    432s] Optimizer TNS Opt
[03/04 17:40:43    432s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1177.4M
[03/04 17:40:43    432s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1177.4M
[03/04 17:40:43    432s] Active Path Group: reg2reg  
[03/04 17:40:43    432s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:43    432s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
[03/04 17:40:43    432s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:43    432s] |  -0.013|   -0.013|  -0.140|   -0.140|    90.99%|   0:00:00.0| 1177.4M|worst_case|  reg2reg| temp_reg[0]/D         |
[03/04 17:40:45    433s] |  -0.013|   -0.013|  -0.140|   -0.140|    90.99%|   0:00:02.0| 1220.0M|worst_case|  reg2reg| temp_reg[0]/D         |
[03/04 17:40:45    433s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
[03/04 17:40:45    433s] 
[03/04 17:40:45    433s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1220.0M) ***
[03/04 17:40:45    433s] 
[03/04 17:40:45    433s] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=1220.0M) ***
[03/04 17:40:45    433s] **** Begin NDR-Layer Usage Statistics ****
[03/04 17:40:45    433s] 0 Ndr or Layer constraints added by optimization 
[03/04 17:40:45    433s] **** End NDR-Layer Usage Statistics ****
[03/04 17:40:45    433s] 
[03/04 17:40:45    433s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1220.0M) ***
[03/04 17:40:45    433s] 
[03/04 17:40:45    433s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1200.9M
[03/04 17:40:45    433s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1200.9M
[03/04 17:40:45    433s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1200.9M
[03/04 17:40:45    433s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1200.9M
[03/04 17:40:45    433s] End: GigaOpt Optimization in TNS mode
[03/04 17:40:45    433s] Info: 1 clock net  excluded from IPO operation.
[03/04 17:40:45    433s] ### Creating LA Mngr. totSessionCpu=0:07:14 mem=1160.7M
[03/04 17:40:45    433s] ### Creating LA Mngr, finished. totSessionCpu=0:07:14 mem=1160.7M
[03/04 17:40:45    433s] PhyDesignGrid: maxLocalDensity 0.98
[03/04 17:40:45    433s] ### Creating PhyDesignMc. totSessionCpu=0:07:14 mem=1179.8M
[03/04 17:40:45    433s] OPERPROF: Starting DPlace-Init at level 1, MEM:1179.8M
[03/04 17:40:45    433s] #spOpts: minPadR=1.1 mergeVia=F 
[03/04 17:40:45    433s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Starting CMU at level 4, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1179.8M
[03/04 17:40:45    433s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1179.8M
[03/04 17:40:45    433s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1179.8MB).
[03/04 17:40:45    433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1179.8M
[03/04 17:40:45    433s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:14 mem=1179.8M
[03/04 17:40:45    433s] Begin: Area Reclaim Optimization
[03/04 17:40:45    433s] 
[03/04 17:40:45    433s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/04 17:40:45    433s] ### Creating LA Mngr. totSessionCpu=0:07:14 mem=1179.8M
[03/04 17:40:45    433s] ### Creating LA Mngr, finished. totSessionCpu=0:07:14 mem=1179.8M
[03/04 17:40:45    434s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1179.8M
[03/04 17:40:45    434s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1179.8M
[03/04 17:40:45    434s] Reclaim Optimization WNS Slack -0.013  TNS Slack -0.140 Density 90.99
[03/04 17:40:45    434s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:45    434s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/04 17:40:45    434s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:45    434s] |    90.99%|        -|  -0.013|  -0.140|   0:00:00.0| 1179.8M|
[03/04 17:40:45    434s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[03/04 17:40:45    434s] |    90.99%|        0|  -0.013|  -0.140|   0:00:00.0| 1179.8M|
[03/04 17:40:45    434s] |    90.26%|        1|  -0.065|  -0.750|   0:00:00.0| 1218.0M|
[03/04 17:40:45    434s] |    90.26%|        0|  -0.065|  -0.750|   0:00:00.0| 1218.0M|
[03/04 17:40:45    434s] |    90.26%|        0|  -0.065|  -0.750|   0:00:00.0| 1218.0M|
[03/04 17:40:45    434s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[03/04 17:40:45    434s] |    90.26%|        0|  -0.065|  -0.750|   0:00:00.0| 1218.0M|
[03/04 17:40:45    434s] +----------+---------+--------+--------+------------+--------+
[03/04 17:40:45    434s] Reclaim Optimization End WNS Slack -0.065  TNS Slack -0.750 Density 90.26
[03/04 17:40:45    434s] 
[03/04 17:40:45    434s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 0 **
[03/04 17:40:45    434s] --------------------------------------------------------------
[03/04 17:40:45    434s] |                                   | Total     | Sequential |
[03/04 17:40:45    434s] --------------------------------------------------------------
[03/04 17:40:45    434s] | Num insts resized                 |       0  |       0    |
[03/04 17:40:45    434s] | Num insts undone                  |       0  |       0    |
[03/04 17:40:45    434s] | Num insts Downsized               |       0  |       0    |
[03/04 17:40:45    434s] | Num insts Samesized               |       0  |       0    |
[03/04 17:40:45    434s] | Num insts Upsized                 |       0  |       0    |
[03/04 17:40:45    434s] | Num multiple commits+uncommits    |       0  |       -    |
[03/04 17:40:45    434s] --------------------------------------------------------------
[03/04 17:40:45    434s] **** Begin NDR-Layer Usage Statistics ****
[03/04 17:40:45    434s] 0 Ndr or Layer constraints added by optimization 
[03/04 17:40:45    434s] **** End NDR-Layer Usage Statistics ****
[03/04 17:40:45    434s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[03/04 17:40:45    434s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Starting CMU at level 5, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.008, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.009, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Starting RefinePlace at level 1, MEM:1218.0M
[03/04 17:40:45    434s] *** Starting refinePlace (0:07:14 mem=1218.0M) ***
[03/04 17:40:45    434s] Total net bbox length = 1.922e+03 (9.844e+02 9.372e+02) (ext = 1.011e+03)
[03/04 17:40:45    434s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:45    434s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/04 17:40:45    434s] Type 'man IMPSP-5140' for more detail.
[03/04 17:40:45    434s] **WARN: (IMPSP-315):	Found 72 instances insts with no PG Term connections.
[03/04 17:40:45    434s] Type 'man IMPSP-315' for more detail.
[03/04 17:40:45    434s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1218.0M
[03/04 17:40:45    434s] Starting refinePlace ...
[03/04 17:40:45    434s] 
[03/04 17:40:45    434s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/04 17:40:45    434s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:45    434s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1218.0MB) @(0:07:14 - 0:07:14).
[03/04 17:40:45    434s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 17:40:45    434s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1218.0MB
[03/04 17:40:45    434s] Statistics of distance of Instance movement in refine placement:
[03/04 17:40:45    434s]   maximum (X+Y) =         0.00 um
[03/04 17:40:45    434s]   mean    (X+Y) =         0.00 um
[03/04 17:40:45    434s] Summary Report:
[03/04 17:40:45    434s] Instances move: 0 (out of 72 movable)
[03/04 17:40:45    434s] Instances flipped: 0
[03/04 17:40:45    434s] Mean displacement: 0.00 um
[03/04 17:40:45    434s] Max displacement: 0.00 um 
[03/04 17:40:45    434s] Total instances moved : 0
[03/04 17:40:45    434s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:1218.0M
[03/04 17:40:45    434s] Total net bbox length = 1.922e+03 (9.844e+02 9.372e+02) (ext = 1.011e+03)
[03/04 17:40:45    434s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1218.0MB
[03/04 17:40:45    434s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1218.0MB) @(0:07:14 - 0:07:14).
[03/04 17:40:45    434s] *** Finished refinePlace (0:07:14 mem=1218.0M) ***
[03/04 17:40:45    434s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] *** maximum move = 0.00 um ***
[03/04 17:40:45    434s] *** Finished re-routing un-routed nets (1218.0M) ***
[03/04 17:40:45    434s] OPERPROF: Starting DPlace-Init at level 1, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Starting CMU at level 4, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1218.0M
[03/04 17:40:45    434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1218.0M
[03/04 17:40:45    434s] 
[03/04 17:40:45    434s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1218.0M) ***
[03/04 17:40:45    434s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1198.9M
[03/04 17:40:45    434s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1198.9M
[03/04 17:40:45    434s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1198.9M
[03/04 17:40:45    434s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1198.9M
[03/04 17:40:45    434s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1160.73M, totSessionCpu=0:07:14).
[03/04 17:40:45    434s] 
[03/04 17:40:45    434s] Active setup views:
[03/04 17:40:45    434s]  worst_case
[03/04 17:40:45    434s]   Dominating endpoints: 0
[03/04 17:40:45    434s]   Dominating TNS: -0.000
[03/04 17:40:45    434s] 
[03/04 17:40:45    434s] Extraction called for design 'ADC_SAR1' of instances=72 and nets=77 using extraction engine 'preRoute' .
[03/04 17:40:45    434s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 17:40:45    434s] Type 'man IMPEXT-3530' for more detail.
[03/04 17:40:45    434s] PreRoute RC Extraction called for design ADC_SAR1.
[03/04 17:40:45    434s] RC Extraction called in multi-corner(1) mode.
[03/04 17:40:45    434s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/04 17:40:45    434s] Type 'man IMPEXT-6197' for more detail.
[03/04 17:40:45    434s] RCMode: PreRoute
[03/04 17:40:45    434s]       RC Corner Indexes            0   
[03/04 17:40:45    434s] Capacitance Scaling Factor   : 1.00000 
[03/04 17:40:45    434s] Resistance Scaling Factor    : 1.00000 
[03/04 17:40:45    434s] Clock Cap. Scaling Factor    : 1.00000 
[03/04 17:40:45    434s] Clock Res. Scaling Factor    : 1.00000 
[03/04 17:40:45    434s] Shrink Factor                : 1.00000
[03/04 17:40:45    434s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/04 17:40:45    434s] Initializing multi-corner resistance tables ...
[03/04 17:40:45    434s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1146.602M)
[03/04 17:40:45    434s] Skewing Data Summary (End_of_FINAL)
[03/04 17:40:45    434s] --------------------------------------------------
[03/04 17:40:45    434s]  Total skewed count:2   (Analysis view: worst_case)
[03/04 17:40:45    434s]  Advancing count:2, Max:-147.5(ps) Min:-68.5(ps) Total:-216.0(ps)
[03/04 17:40:45    434s]  Delaying  count:0
[03/04 17:40:45    434s] --------------------------------------------------
[03/04 17:40:45    434s] [PSP]    Started earlyGlobalRoute kernel
[03/04 17:40:45    434s] [PSP]    Initial Peak syMemory usage = 1146.6 MB
[03/04 17:40:45    434s] (I)       Reading DB...
[03/04 17:40:45    434s] (I)       Read data from FE... (mem=1146.6M)
[03/04 17:40:45    434s] (I)       Read nodes and places... (mem=1146.6M)
[03/04 17:40:45    434s] (I)       Done Read nodes and places (cpu=0.000s, mem=1146.6M)
[03/04 17:40:45    434s] (I)       Read nets... (mem=1146.6M)
[03/04 17:40:45    434s] (I)       Done Read nets (cpu=0.000s, mem=1146.6M)
[03/04 17:40:45    434s] (I)       Done Read data from FE (cpu=0.000s, mem=1146.6M)
[03/04 17:40:45    434s] (I)       before initializing RouteDB syMemory usage = 1146.6 MB
[03/04 17:40:45    434s] (I)       congestionReportName   : 
[03/04 17:40:45    434s] (I)       layerRangeFor2DCongestion : 
[03/04 17:40:45    434s] (I)       buildTerm2TermWires    : 0
[03/04 17:40:45    434s] (I)       doTrackAssignment      : 1
[03/04 17:40:45    434s] (I)       dumpBookshelfFiles     : 0
[03/04 17:40:45    434s] (I)       numThreads             : 1
[03/04 17:40:45    434s] (I)       bufferingAwareRouting  : false
[03/04 17:40:45    434s] [NR-eGR] honorMsvRouteConstraint: false
[03/04 17:40:45    434s] (I)       honorPin               : false
[03/04 17:40:45    434s] (I)       honorPinGuide          : true
[03/04 17:40:45    434s] (I)       honorPartition         : false
[03/04 17:40:45    434s] (I)       honorPartitionAllowFeedthru: false
[03/04 17:40:45    434s] (I)       allowPartitionCrossover: false
[03/04 17:40:45    434s] (I)       honorSingleEntry       : true
[03/04 17:40:45    434s] (I)       honorSingleEntryStrong : true
[03/04 17:40:45    434s] (I)       handleViaSpacingRule   : false
[03/04 17:40:45    434s] (I)       handleEolSpacingRule   : false
[03/04 17:40:45    434s] (I)       PDConstraint           : none
[03/04 17:40:45    434s] (I)       expBetterNDRHandling   : false
[03/04 17:40:45    434s] [NR-eGR] honorClockSpecNDR      : 0
[03/04 17:40:45    434s] (I)       routingEffortLevel     : 3
[03/04 17:40:45    434s] (I)       effortLevel            : standard
[03/04 17:40:45    434s] [NR-eGR] minRouteLayer          : 2
[03/04 17:40:45    434s] [NR-eGR] maxRouteLayer          : 127
[03/04 17:40:45    434s] (I)       relaxedTopLayerCeiling : 127
[03/04 17:40:45    434s] (I)       relaxedBottomLayerFloor: 2
[03/04 17:40:45    434s] (I)       numRowsPerGCell        : 1
[03/04 17:40:45    434s] (I)       speedUpLargeDesign     : 0
[03/04 17:40:45    434s] (I)       multiThreadingTA       : 1
[03/04 17:40:45    434s] (I)       optimizationMode       : false
[03/04 17:40:45    434s] (I)       routeSecondPG          : false
[03/04 17:40:45    434s] (I)       scenicRatioForLayerRelax: 0.00
[03/04 17:40:45    434s] (I)       detourLimitForLayerRelax: 0.00
[03/04 17:40:45    434s] (I)       punchThroughDistance   : 500.00
[03/04 17:40:45    434s] (I)       scenicBound            : 1.15
[03/04 17:40:45    434s] (I)       maxScenicToAvoidBlk    : 100.00
[03/04 17:40:45    434s] (I)       source-to-sink ratio   : 0.00
[03/04 17:40:45    434s] (I)       targetCongestionRatioH : 1.00
[03/04 17:40:45    434s] (I)       targetCongestionRatioV : 1.00
[03/04 17:40:45    434s] (I)       layerCongestionRatio   : 0.70
[03/04 17:40:45    434s] (I)       m1CongestionRatio      : 0.10
[03/04 17:40:45    434s] (I)       m2m3CongestionRatio    : 0.70
[03/04 17:40:45    434s] (I)       localRouteEffort       : 1.00
[03/04 17:40:45    434s] (I)       numSitesBlockedByOneVia: 8.00
[03/04 17:40:45    434s] (I)       supplyScaleFactorH     : 1.00
[03/04 17:40:45    434s] (I)       supplyScaleFactorV     : 1.00
[03/04 17:40:45    434s] (I)       highlight3DOverflowFactor: 0.00
[03/04 17:40:45    434s] (I)       routeVias              : 
[03/04 17:40:45    434s] (I)       readTROption           : true
[03/04 17:40:45    434s] (I)       extraSpacingFactor     : 1.00
[03/04 17:40:45    434s] [NR-eGR] numTracksPerClockWire  : 0
[03/04 17:40:45    434s] (I)       routeSelectedNetsOnly  : false
[03/04 17:40:45    434s] (I)       clkNetUseMaxDemand     : false
[03/04 17:40:45    434s] (I)       extraDemandForClocks   : 0
[03/04 17:40:45    434s] (I)       steinerRemoveLayers    : false
[03/04 17:40:45    434s] (I)       demoteLayerScenicScale : 1.00
[03/04 17:40:45    434s] (I)       nonpreferLayerCostScale : 100.00
[03/04 17:40:45    434s] (I)       similarTopologyRoutingFast : false
[03/04 17:40:45    434s] (I)       spanningTreeRefinement : false
[03/04 17:40:45    434s] (I)       spanningTreeRefinementAlpha : -1.00
[03/04 17:40:45    434s] (I)       starting read tracks
[03/04 17:40:45    434s] (I)       build grid graph
[03/04 17:40:45    434s] (I)       build grid graph start
[03/04 17:40:45    434s] [NR-eGR] Metal1 has no routable track
[03/04 17:40:45    434s] [NR-eGR] Metal2 has single uniform track structure
[03/04 17:40:45    434s] [NR-eGR] Metal3 has single uniform track structure
[03/04 17:40:45    434s] [NR-eGR] Metal4 has single uniform track structure
[03/04 17:40:45    434s] [NR-eGR] Metal5 has single uniform track structure
[03/04 17:40:45    434s] [NR-eGR] Metal6 has single uniform track structure
[03/04 17:40:45    434s] [NR-eGR] Metal7 has single uniform track structure
[03/04 17:40:45    434s] [NR-eGR] Metal8 has single uniform track structure
[03/04 17:40:45    434s] [NR-eGR] Metal9 has single uniform track structure
[03/04 17:40:45    434s] (I)       build grid graph end
[03/04 17:40:45    434s] (I)       merge level 0
[03/04 17:40:45    434s] (I)       numViaLayers=9
[03/04 17:40:45    434s] (I)       Reading via VIA1V for layer: 0 
[03/04 17:40:45    434s] (I)       Reading via VIA2X for layer: 1 
[03/04 17:40:45    434s] (I)       Reading via VIA3X for layer: 2 
[03/04 17:40:45    434s] (I)       Reading via VIA4X for layer: 3 
[03/04 17:40:45    434s] (I)       Reading via VIA5X for layer: 4 
[03/04 17:40:45    434s] (I)       Reading via VIA6X for layer: 5 
[03/04 17:40:45    434s] (I)       Reading via VIA7V for layer: 6 
[03/04 17:40:45    434s] (I)       Reading via VIA8X for layer: 7 
[03/04 17:40:45    434s] (I)       end build via table
[03/04 17:40:45    434s] [NR-eGR] Read 366 PG shapes in 0.000 seconds
[03/04 17:40:45    434s] 
[03/04 17:40:45    434s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=366 numBumpBlks=0 numBoundaryFakeBlks=0
[03/04 17:40:45    434s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 17:40:45    434s] (I)       readDataFromPlaceDB
[03/04 17:40:45    434s] (I)       Read net information..
[03/04 17:40:45    434s] [NR-eGR] Read numTotalNets=65  numIgnoredNets=0
[03/04 17:40:45    434s] (I)       Read testcase time = 0.000 seconds
[03/04 17:40:45    434s] 
[03/04 17:40:45    434s] (I)       read default dcut vias
[03/04 17:40:45    434s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[03/04 17:40:45    434s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[03/04 17:40:45    434s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[03/04 17:40:45    434s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[03/04 17:40:45    434s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[03/04 17:40:45    434s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[03/04 17:40:45    434s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[03/04 17:40:45    434s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[03/04 17:40:45    434s] (I)       early_global_route_priority property id does not exist.
[03/04 17:40:45    434s] (I)       build grid graph start
[03/04 17:40:45    434s] (I)       build grid graph end
[03/04 17:40:45    434s] (I)       Model blockage into capacity
[03/04 17:40:45    434s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[03/04 17:40:45    434s] (I)       Modeling time = 0.000 seconds
[03/04 17:40:45    434s] 
[03/04 17:40:45    434s] (I)       Number of ignored nets = 0
[03/04 17:40:45    434s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 17:40:45    434s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 17:40:45    434s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 17:40:45    434s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 17:40:45    434s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 17:40:45    434s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 17:40:45    434s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 17:40:45    434s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 17:40:45    434s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 17:40:45    434s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 17:40:45    434s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1146.6 MB
[03/04 17:40:45    434s] (I)       Ndr track 0 does not exist
[03/04 17:40:45    434s] (I)       Layer1  viaCost=300.00
[03/04 17:40:45    434s] (I)       Layer2  viaCost=100.00
[03/04 17:40:45    434s] (I)       Layer3  viaCost=100.00
[03/04 17:40:45    434s] (I)       Layer4  viaCost=100.00
[03/04 17:40:45    434s] (I)       Layer5  viaCost=100.00
[03/04 17:40:45    434s] (I)       Layer6  viaCost=100.00
[03/04 17:40:45    434s] (I)       Layer7  viaCost=200.00
[03/04 17:40:45    434s] (I)       Layer8  viaCost=100.00
[03/04 17:40:45    434s] (I)       ---------------------Grid Graph Info--------------------
[03/04 17:40:45    434s] (I)       Routing area        : (4640, 4640) - (105560, 98020)
[03/04 17:40:45    434s] (I)       Core area           : (20300, 20300) - (85260, 77720)
[03/04 17:40:45    434s] (I)       Site width          :   580  (dbu)
[03/04 17:40:45    434s] (I)       Row height          :  5220  (dbu)
[03/04 17:40:45    434s] (I)       GCell width         :  5220  (dbu)
[03/04 17:40:45    434s] (I)       GCell height        :  5220  (dbu)
[03/04 17:40:45    434s] (I)       Grid                :    20    18     9
[03/04 17:40:45    434s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/04 17:40:45    434s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/04 17:40:45    434s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[03/04 17:40:45    434s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[03/04 17:40:45    434s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[03/04 17:40:45    434s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/04 17:40:45    434s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/04 17:40:45    434s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[03/04 17:40:45    434s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/04 17:40:45    434s] (I)       Total num of tracks :     0   182   169   182   169   182   169    60    55
[03/04 17:40:45    434s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[03/04 17:40:45    434s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/04 17:40:45    434s] (I)       --------------------------------------------------------
[03/04 17:40:45    434s] 
[03/04 17:40:45    434s] [NR-eGR] ============ Routing rule table ============
[03/04 17:40:45    434s] [NR-eGR] Rule id: 0  Nets: 65 
[03/04 17:40:45    434s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/04 17:40:45    434s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[03/04 17:40:45    434s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:40:45    434s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[03/04 17:40:45    434s] [NR-eGR] ========================================
[03/04 17:40:45    434s] [NR-eGR] 
[03/04 17:40:45    434s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 17:40:45    434s] (I)       blocked tracks on layer2 : = 432 / 3276 (13.19%)
[03/04 17:40:45    434s] (I)       blocked tracks on layer3 : = 144 / 3380 (4.26%)
[03/04 17:40:45    434s] (I)       blocked tracks on layer4 : = 432 / 3276 (13.19%)
[03/04 17:40:45    434s] (I)       blocked tracks on layer5 : = 144 / 3380 (4.26%)
[03/04 17:40:45    434s] (I)       blocked tracks on layer6 : = 432 / 3276 (13.19%)
[03/04 17:40:45    434s] (I)       blocked tracks on layer7 : = 144 / 3380 (4.26%)
[03/04 17:40:45    434s] (I)       blocked tracks on layer8 : = 660 / 1080 (61.11%)
[03/04 17:40:45    434s] (I)       blocked tracks on layer9 : = 288 / 1100 (26.18%)
[03/04 17:40:45    434s] (I)       After initializing earlyGlobalRoute syMemory usage = 1146.6 MB
[03/04 17:40:45    434s] (I)       Loading and dumping file time : 0.00 seconds
[03/04 17:40:45    434s] (I)       ============= Initialization =============
[03/04 17:40:45    434s] (I)       totalPins=248  totalGlobalPin=245 (98.79%)
[03/04 17:40:45    434s] (I)       total 2D Cap : 20374 = (10548 H, 9826 V)
[03/04 17:40:45    434s] [NR-eGR] Layer group 1: route 65 net(s) in layer range [2, 9]
[03/04 17:40:45    434s] (I)       ============  Phase 1a Route ============
[03/04 17:40:45    434s] (I)       Phase 1a runs 0.00 seconds
[03/04 17:40:45    434s] (I)       Usage: 414 = (208 H, 206 V) = (1.97% H, 2.10% V) = (5.429e+02um H, 5.377e+02um V)
[03/04 17:40:45    434s] (I)       
[03/04 17:40:45    434s] (I)       ============  Phase 1b Route ============
[03/04 17:40:45    434s] (I)       Usage: 414 = (208 H, 206 V) = (1.97% H, 2.10% V) = (5.429e+02um H, 5.377e+02um V)
[03/04 17:40:45    434s] (I)       
[03/04 17:40:45    434s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.080540e+03um
[03/04 17:40:45    434s] (I)       ============  Phase 1c Route ============
[03/04 17:40:45    434s] (I)       Usage: 414 = (208 H, 206 V) = (1.97% H, 2.10% V) = (5.429e+02um H, 5.377e+02um V)
[03/04 17:40:45    434s] (I)       
[03/04 17:40:45    434s] (I)       ============  Phase 1d Route ============
[03/04 17:40:45    434s] (I)       Usage: 414 = (208 H, 206 V) = (1.97% H, 2.10% V) = (5.429e+02um H, 5.377e+02um V)
[03/04 17:40:45    434s] (I)       
[03/04 17:40:45    434s] (I)       ============  Phase 1e Route ============
[03/04 17:40:45    434s] (I)       Phase 1e runs 0.00 seconds
[03/04 17:40:45    434s] (I)       Usage: 414 = (208 H, 206 V) = (1.97% H, 2.10% V) = (5.429e+02um H, 5.377e+02um V)
[03/04 17:40:45    434s] (I)       
[03/04 17:40:45    434s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.080540e+03um
[03/04 17:40:45    434s] [NR-eGR] 
[03/04 17:40:45    434s] (I)       ============  Phase 1l Route ============
[03/04 17:40:45    434s] (I)       Phase 1l runs 0.00 seconds
[03/04 17:40:45    434s] (I)       
[03/04 17:40:45    434s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 17:40:45    434s] [NR-eGR]                        OverCon            
[03/04 17:40:45    434s] [NR-eGR]                         #Gcell     %Gcell
[03/04 17:40:45    434s] [NR-eGR]       Layer                (0)    OverCon 
[03/04 17:40:45    434s] [NR-eGR] ----------------------------------------------
[03/04 17:40:45    434s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR] ----------------------------------------------
[03/04 17:40:45    434s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/04 17:40:45    434s] [NR-eGR] 
[03/04 17:40:45    434s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/04 17:40:45    434s] (I)       total 2D Cap : 20388 = (10561 H, 9827 V)
[03/04 17:40:45    434s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 17:40:45    434s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 17:40:45    434s] [NR-eGR] End Peak syMemory usage = 1146.6 MB
[03/04 17:40:45    434s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
[03/04 17:40:45    434s] [hotspot] +------------+---------------+---------------+
[03/04 17:40:45    434s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 17:40:45    434s] [hotspot] +------------+---------------+---------------+
[03/04 17:40:45    434s] [hotspot] | normalized |          0.00 |          0.00 |
[03/04 17:40:45    434s] [hotspot] +------------+---------------+---------------+
[03/04 17:40:45    434s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/04 17:40:45    434s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 17:40:45    434s] #################################################################################
[03/04 17:40:45    434s] # Design Stage: PreRoute
[03/04 17:40:45    434s] # Design Name: ADC_SAR1
[03/04 17:40:45    434s] # Design Mode: 90nm
[03/04 17:40:45    434s] # Analysis Mode: MMMC Non-OCV 
[03/04 17:40:45    434s] # Parasitics Mode: No SPEF/RCDB
[03/04 17:40:45    434s] # Signoff Settings: SI Off 
[03/04 17:40:45    434s] #################################################################################
[03/04 17:40:45    434s] AAE_INFO: 1 threads acquired from CTE.
[03/04 17:40:45    434s] Calculate delays in BcWc mode...
[03/04 17:40:45    434s] Topological Sorting (REAL = 0:00:00.0, MEM = 1158.7M, InitMEM = 1158.7M)
[03/04 17:40:45    434s] Start delay calculation (fullDC) (1 T). (MEM=1158.73)
[03/04 17:40:45    434s] End AAE Lib Interpolated Model. (MEM=1158.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:40:45    434s] Total number of fetched objects 75
[03/04 17:40:45    434s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 17:40:45    434s] End delay calculation. (MEM=1174.42 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 17:40:45    434s] End delay calculation (fullDC). (MEM=1174.42 CPU=0:00:00.1 REAL=0:00:00.0)
[03/04 17:40:45    434s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1174.4M) ***
[03/04 17:40:45    434s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:14 mem=1174.4M)
[03/04 17:40:45    434s] Reported timing to dir ./timingReports
[03/04 17:40:45    434s] **optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 974.0M, totSessionCpu=0:07:14 **
[03/04 17:40:45    434s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.010, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.010, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1124.7M
[03/04 17:40:45    434s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1124.7M
[03/04 17:40:46    434s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.064  | -0.064  |  0.042  |
|           TNS (ns):| -0.776  | -0.776  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|   60    |   42    |   44    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.260%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 974.1M, totSessionCpu=0:07:14 **
[03/04 17:40:46    434s] *** Finished optDesign ***
[03/04 17:40:46    434s] 
[03/04 17:40:46    434s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:32.1 real=0:00:33.4)
[03/04 17:40:46    434s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.3)
[03/04 17:40:46    434s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.7 real=0:00:04.8)
[03/04 17:40:46    434s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.9 real=0:00:00.9)
[03/04 17:40:46    434s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[03/04 17:40:46    434s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:15.8 real=0:00:16.0)
[03/04 17:40:46    434s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:06.0 real=0:00:05.9)
[03/04 17:40:46    434s] #optDebug: fT-R <0 2 3 1 0>
[03/04 17:40:46    434s] Info: pop threads available for lower-level modules during optimization.
[03/04 17:40:46    434s] Deleting Lib Analyzer.
[03/04 17:40:46    434s]  *** Writing scheduling file: 'scheduling_file.cts.7141' ***
[03/04 17:40:46    434s] #optDebug: fT-D <X 1 0 0 0>
[03/04 17:40:46    434s] **place_opt_design ... cpu = 0:00:32, real = 0:00:33, mem = 1057.1M **
[03/04 17:40:46    434s] *** Finished GigaPlace ***
[03/04 17:40:46    434s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 17:42:09    442s] <CMD> gui_select -next -point {14.7515 38.0585}
[03/04 17:42:18    443s] <CMD> panPage -1 0
[03/04 17:42:19    443s] <CMD> panPage -1 0
[03/04 17:42:20    443s] <CMD> gui_select -next -point {-18.039 32.617}
[03/04 17:42:29    444s] <CMD> fit
[03/04 17:42:46    446s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/04 17:42:46    446s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix ADC_SAR1_preCTS -outDir timingReports
[03/04 17:42:46    446s] #optDebug: fT-S <1 1 0 0 0>
[03/04 17:42:46    446s] Start to check current routing status for nets...
[03/04 17:42:46    446s] All nets are already routed correctly.
[03/04 17:42:46    446s] End to check current routing status for nets (mem=1057.1M)
[03/04 17:42:46    446s] Effort level <high> specified for reg2reg path_group
[03/04 17:42:46    446s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.008, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.009, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1059.1M
[03/04 17:42:46    446s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1059.1M
[03/04 17:42:47    446s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.064  | -0.064  |  0.042  |
|           TNS (ns):| -0.776  | -0.776  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|   60    |   42    |   44    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.260%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[03/04 17:42:47    446s] Total CPU time: 0.09 sec
[03/04 17:42:47    446s] Total Real time: 1.0 sec
[03/04 17:42:47    446s] Total Memory Usage: 1057.09375 Mbytes
[03/04 17:42:47    446s] #optDebug: fT-R <0 1 0 0 0>
[03/04 17:46:34    471s] Loading  (ADC_SAR1)
[03/04 17:46:34    471s] Traverse HInst (ADC_SAR1)
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] <CMD> get_power_analysis_mode -leakage_power_view -quiet
[03/04 17:46:34    471s] <CMD> get_power_analysis_mode -analysis_view -quiet
[03/04 17:46:34    471s] <CMD> get_power_analysis_mode -state_dependent_leakage -quiet
[03/04 17:46:34    471s] <CMD> get_power_analysis_mode -dynamic_power_view -quiet
[03/04 17:46:34    471s] <CMD> get_power_analysis_mode -analysis_view -quiet
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 17:46:34    471s] Summary for sequential cells identification: 
[03/04 17:46:34    471s]   Identified SBFF number: 112
[03/04 17:46:34    471s]   Identified MBFF number: 0
[03/04 17:46:34    471s]   Identified SB Latch number: 0
[03/04 17:46:34    471s]   Identified MB Latch number: 0
[03/04 17:46:34    471s]   Not identified SBFF number: 8
[03/04 17:46:34    471s]   Not identified MBFF number: 0
[03/04 17:46:34    471s]   Not identified SB Latch number: 0
[03/04 17:46:34    471s]   Not identified MB Latch number: 0
[03/04 17:46:34    471s]   Number of sequential cells which are not FFs: 32
[03/04 17:46:34    471s]  Visiting view : worst_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Visiting view : best_case
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 17:46:34    471s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 17:46:34    471s]  Setting StdDelay to 35.80
[03/04 17:46:34    471s] Creating Cell Server, finished. 
[03/04 17:46:34    471s] 
[03/04 17:46:34    471s] Deleting Cell Server ...
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port valu 0.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port valu 1.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port valu 2.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port valu 3.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port valu 4.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port valu 5.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port valu 6.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port valu 7.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port digital_ou 0.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port digital_ou 1.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port digital_ou 2.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port digital_ou 3.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port digital_ou 4.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port digital_ou 5.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port digital_ou 6.
[03/04 17:46:34    471s] **WARN: (IMPSGN-2007):	Failed to open Port digital_ou 7.
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {digital_out[0]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {digital_out[1]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {digital_out[2]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {digital_out[3]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {digital_out[4]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {digital_out[5]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {digital_out[6]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {digital_out[7]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {value[0]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {value[1]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {value[2]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {value[3]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {value[4]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {value[5]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {value[6]}
[03/04 17:46:41    472s] <CMD> selectObject IO_Pin {value[7]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {digital_out[0]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {digital_out[1]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {digital_out[2]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {digital_out[3]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {digital_out[4]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {digital_out[5]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {digital_out[6]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {digital_out[7]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {value[0]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {value[1]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {value[2]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {value[3]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {value[4]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {value[5]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {value[6]}
[03/04 17:46:49    473s] <CMD> deselectObject IO_Pin {value[7]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {digital_out[0]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {digital_out[1]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {digital_out[2]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {digital_out[3]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {digital_out[4]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {digital_out[5]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {digital_out[6]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {digital_out[7]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {value[0]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {value[1]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {value[2]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {value[3]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {value[4]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {value[5]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {value[6]}
[03/04 17:46:50    473s] <CMD> selectObject IO_Pin {value[7]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {digital_out[0]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {digital_out[1]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {digital_out[2]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {digital_out[3]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {digital_out[4]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {digital_out[5]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {digital_out[6]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {digital_out[7]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {value[0]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {value[1]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {value[2]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {value[3]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {value[4]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {value[5]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {value[6]}
[03/04 17:46:50    473s] <CMD> deselectObject IO_Pin {value[7]}
[03/04 17:46:54    474s] <CMD> selectObject IO_Pin {digital_out[0]}
[03/04 17:46:54    474s] <CMD> selectObject IO_Pin {digital_out[1]}
[03/04 17:46:54    474s] <CMD> selectObject IO_Pin {digital_out[2]}
[03/04 17:46:54    474s] <CMD> selectObject IO_Pin {digital_out[3]}
[03/04 17:46:54    474s] <CMD> selectObject IO_Pin {digital_out[4]}
[03/04 17:46:54    474s] <CMD> selectObject IO_Pin {digital_out[5]}
[03/04 17:46:54    474s] <CMD> selectObject IO_Pin {digital_out[6]}
[03/04 17:46:54    474s] <CMD> selectObject IO_Pin {digital_out[7]}
[03/04 17:46:58    474s] <CMD> deselectObject IO_Pin {digital_out[0]}
[03/04 17:46:58    474s] <CMD> deselectObject IO_Pin {digital_out[1]}
[03/04 17:46:58    474s] <CMD> deselectObject IO_Pin {digital_out[2]}
[03/04 17:46:58    474s] <CMD> deselectObject IO_Pin {digital_out[3]}
[03/04 17:46:58    474s] <CMD> deselectObject IO_Pin {digital_out[4]}
[03/04 17:46:58    474s] <CMD> deselectObject IO_Pin {digital_out[5]}
[03/04 17:46:58    474s] <CMD> deselectObject IO_Pin {digital_out[6]}
[03/04 17:46:58    474s] <CMD> deselectObject IO_Pin {digital_out[7]}
[03/04 17:46:58    474s] <CMD> selectInst g1219__1857
[03/04 17:46:58    474s] <CMD> selectInst g1228__5019
[03/04 17:46:58    474s] <CMD> selectInst g1220__1840
[03/04 17:46:58    474s] <CMD> selectInst g1224__7344
[03/04 17:46:58    474s] <CMD> selectInst g1221__5795
[03/04 17:46:58    474s] <CMD> selectInst {digital_out_reg[7]}
[03/04 17:46:58    474s] <CMD> selectInst {digital_out_reg[6]}
[03/04 17:46:58    474s] <CMD> selectInst {digital_out_reg[2]}
[03/04 17:47:20    477s] Loading  (ADC_SAR1)
[03/04 17:47:20    477s] Traverse HInst (ADC_SAR1)
[03/04 17:47:20    477s] **WARN: (IMPSGN-2007):	Failed to open Port valu 0.
[03/04 17:47:20    477s] **WARN: (IMPSGN-2007):	Failed to open Port valu 1.
[03/04 17:47:20    477s] **WARN: (IMPSGN-2007):	Failed to open Port valu 2.
[03/04 17:47:20    477s] **WARN: (IMPSGN-2007):	Failed to open Port valu 3.
[03/04 17:47:20    477s] **WARN: (EMS-27):	Message (IMPSGN-2007) has exceeded the current message display limit of 20.
[03/04 17:47:20    477s] To increase the message display limit, refer to the product command reference manual.
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {digital_out[0]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {digital_out[1]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {digital_out[2]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {digital_out[3]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {digital_out[4]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {digital_out[5]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {digital_out[6]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {digital_out[7]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {value[0]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {value[1]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {value[2]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {value[3]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {value[4]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {value[5]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {value[6]}
[03/04 17:47:23    478s] <CMD> selectObject IO_Pin {value[7]}
[03/04 17:48:33    489s] <CMD> deselectAll
[03/04 17:49:20    494s] <CMD> gui_select -next -point {-13.777 63.6705}
[03/04 17:53:00    515s] <CMD> selectObject IO_Pin {digital_out[0]}
[03/04 17:53:00    515s] <CMD> selectObject IO_Pin {digital_out[1]}
[03/04 17:53:00    515s] <CMD> selectObject IO_Pin {digital_out[2]}
[03/04 17:53:00    515s] <CMD> selectObject IO_Pin {digital_out[3]}
[03/04 17:53:00    515s] <CMD> selectObject IO_Pin {digital_out[4]}
[03/04 17:53:00    515s] <CMD> selectObject IO_Pin {digital_out[5]}
[03/04 17:53:00    515s] <CMD> selectObject IO_Pin {digital_out[6]}
[03/04 17:53:00    515s] <CMD> selectObject IO_Pin {digital_out[7]}
[03/04 17:53:09    516s] <CMD> deselectAll
[03/04 17:53:09    516s] <CMD> selectWire 20.9550 11.3850 21.0950 13.8450 2 clk
[03/04 17:53:23    519s] <CMD> gui_select -rect {-0.150 -0.002 -0.136 -0.004}
[03/04 17:53:24    519s] <CMD> gui_select -rect {-0.189 0.011 -0.087 -0.017}
[03/04 17:53:25    519s] <CMD> deselectAll
[03/04 17:53:25    519s] <CMD> selectObject IO_Pin {digital_out[7]}
[03/04 17:53:26    519s] <CMD> deselectAll
[03/04 17:53:26    519s] <CMD> selectObject IO_Pin cmp
[03/04 17:53:27    519s] <CMD> deselectAll
[03/04 17:53:27    519s] <CMD> selectObject IO_Pin {digital_out[7]}
[03/04 17:53:28    520s] <CMD> deselectAll
[03/04 17:53:28    520s] <CMD> selectObject IO_Pin cmp
[03/04 17:53:29    520s] <CMD> deselectAll
[03/04 17:53:29    520s] <CMD> selectObject IO_Pin {digital_out[7]}
[03/04 17:53:32    520s] <CMD> gui_select -rect {-0.095 -0.013 -0.112 0.166}
[03/04 17:53:32    520s] <CMD> deselectAll
[03/04 17:53:32    520s] <CMD> selectObject IO_Pin cmp
[03/04 17:53:33    520s] <CMD> gui_select -rect {-0.276 0.031 -0.270 0.279}
[03/04 17:53:35    521s] <CMD> gui_select -rect {-0.206 -0.022 0.031 -0.022}
[03/04 17:53:36    521s] <CMD> fit
[03/04 17:53:42    522s] <CMD> deselectObject IO_Pin cmp
[03/04 17:53:45    522s] <CMD> selectObject IO_Pin sample
[03/04 17:53:54    524s] <CMD> deselectObject IO_Pin sample
[03/04 17:53:54    524s] <CMD> selectObject IO_Pin enable
[03/04 17:53:57    524s] <CMD> fit
[03/04 17:56:47    544s] <CMD> setLayerPreference node_cell -isVisible 1
[03/04 17:56:48    544s] <CMD> setLayerPreference node_cell -isVisible 0
[03/04 17:56:49    545s] <CMD> gui_select -rect {5.380 43.702 42.866 9.340}
[03/04 17:56:52    545s] <CMD> deselectAll
[03/04 17:56:52    545s] <CMD> selectWire 14.1500 2.3500 16.1500 46.6600 8 VSS
[03/04 17:56:55    546s] <CMD> panPage 0 1
[03/04 17:56:55    546s] <CMD> panPage 0 1
[03/04 17:56:55    546s] <CMD> panPage 0 -1
[03/04 17:57:00    546s] <CMD> setLayerPreference node_cell -isVisible 1
[03/04 17:57:02    547s] <CMD> setLayerPreference node_cell -isVisible 0
[03/04 17:57:02    547s] <CMD> setLayerPreference node_cell -isVisible 1
[03/04 17:57:04    547s] <CMD> setLayerPreference node_cell -isVisible 0
[03/04 17:57:04    547s] <CMD> setLayerPreference node_cell -isVisible 1
[03/04 17:57:04    547s] <CMD> setLayerPreference node_cell -isVisible 0
[03/04 18:01:15    574s] <CMD> write_flow_template -template_file myfile
[03/04 18:01:15    574s] template file 'myfile' does not exist.  Check the location.
[03/04 18:01:21    575s] <CMD> write_flow_template -template_file myfile.tcl
[03/04 18:01:21    575s] template file 'myfile.tcl' does not exist.  Check the location.
[03/04 18:01:45    578s] <CMD> fit
[03/04 18:06:55    609s] <CMD> fit
[03/04 18:08:01    616s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/04 18:08:01    616s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[03/04 18:08:01    616s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 2
[03/04 18:08:01    616s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[03/04 18:08:01    616s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[03/04 18:08:01    616s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[03/04 18:08:01    616s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/04 18:08:01    616s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/04 18:08:01    616s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[03/04 18:08:01    616s] Running Native NanoRoute ...
[03/04 18:08:01    616s] <CMD> routeDesign -globalDetail
[03/04 18:08:01    616s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[03/04 18:08:01    616s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 915.89 (MB), peak = 1016.86 (MB)
[03/04 18:08:01    616s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/04 18:08:01    616s] #default_rc_corner has no qx tech file defined
[03/04 18:08:01    616s] #No active RC corner or QRC tech file is missing.
[03/04 18:08:01    616s] #**INFO: setDesignMode -flowEffort standard
[03/04 18:08:01    616s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/04 18:08:01    616s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/04 18:08:01    616s] OPERPROF: Starting checkPlace at level 1, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1079.1M
[03/04 18:08:01    616s] Core basic site is gsclib090site
[03/04 18:08:01    616s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1079.1M
[03/04 18:08:01    616s] SiteArray: one-level site array dimensions = 11 x 112
[03/04 18:08:01    616s] SiteArray: use 4,928 bytes
[03/04 18:08:01    616s] SiteArray: current memory after site array memory allocatiion 1079.1M
[03/04 18:08:01    616s] SiteArray: FP blocked sites are writable
[03/04 18:08:01    616s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.010, REAL:0.001, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.001, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.001, MEM:1079.1M
[03/04 18:08:01    616s] Begin checking placement ... (start mem=1079.1M, init mem=1079.1M)
[03/04 18:08:01    616s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] *info: Placed = 72            
[03/04 18:08:01    616s] *info: Unplaced = 0           
[03/04 18:08:01    616s] Placement Density:90.26%(842/933)
[03/04 18:08:01    616s] Placement Density (including fixed std cells):90.26%(842/933)
[03/04 18:08:01    616s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.000, REAL:0.001, MEM:1079.1M
[03/04 18:08:01    616s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1079.1M)
[03/04 18:08:01    616s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1079.1M
[03/04 18:08:01    616s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.004, MEM:1079.1M
[03/04 18:08:01    616s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[03/04 18:08:01    616s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[03/04 18:08:01    616s] 
[03/04 18:08:01    616s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/04 18:08:01    616s] *** Changed status on (0) nets in Clock.
[03/04 18:08:01    616s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1079.1M) ***
[03/04 18:08:01    616s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[03/04 18:08:01    616s] 
[03/04 18:08:01    616s] globalDetailRoute
[03/04 18:08:01    616s] 
[03/04 18:08:01    616s] #setNanoRouteMode -routeBottomRoutingLayer 1
[03/04 18:08:01    616s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/04 18:08:01    616s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/04 18:08:01    616s] #setNanoRouteMode -routeTopRoutingLayer 9
[03/04 18:08:01    616s] #setNanoRouteMode -routeWithSiDriven false
[03/04 18:08:01    616s] #setNanoRouteMode -routeWithTimingDriven true
[03/04 18:08:01    616s] #Start globalDetailRoute on Thu Mar  4 18:08:01 2021
[03/04 18:08:01    616s] #
[03/04 18:08:01    616s] #Generating timing data, please wait...
[03/04 18:08:01    616s] #75 total nets, 0 already routed, 0 will ignore in trialRoute
[03/04 18:08:01    616s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 18:08:01    616s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/04 18:08:01    616s] #Dump tif for version 2.1
[03/04 18:08:01    616s] End AAE Lib Interpolated Model. (MEM=1087.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:08:01    616s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/04 18:08:01    616s] **WARN: (IMPESI-3014):	The RC network is incomplete for net enable. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/04 18:08:01    616s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sample. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/04 18:08:01    616s] Total number of fetched objects 75
[03/04 18:08:01    616s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:08:01    616s] End delay calculation. (MEM=1114.86 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:08:01    616s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/04 18:08:01    616s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.12 (MB), peak = 1016.86 (MB)
[03/04 18:08:01    616s] #Done generating timing data.
[03/04 18:08:01    616s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/04 18:08:01    616s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/04 18:08:01    616s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/04 18:08:01    616s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/04 18:08:01    616s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/04 18:08:01    616s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/04 18:08:01    616s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/04 18:08:01    616s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/04 18:08:01    616s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cmp of net cmp because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/enable of net enable because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/digital_out[7] of net digital_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/digital_out[6] of net digital_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/digital_out[5] of net digital_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/digital_out[4] of net digital_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/digital_out[3] of net digital_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/digital_out[2] of net digital_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/digital_out[1] of net digital_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/digital_out[0] of net digital_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/value[7] of net value[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/value[6] of net value[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/value[5] of net value[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/value[4] of net value[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/value[3] of net value[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/value[2] of net value[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/value[1] of net value[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/value[0] of net value[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out_flag of net out_flag because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/04 18:08:01    616s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[03/04 18:08:01    616s] #To increase the message display limit, refer to the product command reference manual.
[03/04 18:08:01    616s] ### Net info: total nets: 77
[03/04 18:08:01    616s] ### Net info: dirty nets: 1
[03/04 18:08:01    616s] ### Net info: marked as disconnected nets: 0
[03/04 18:08:01    616s] ### Net info: fully routed nets: 0
[03/04 18:08:01    616s] ### Net info: trivial (single pin) nets: 0
[03/04 18:08:01    616s] ### Net info: unrouted nets: 77
[03/04 18:08:01    616s] ### Net info: re-extraction nets: 0
[03/04 18:08:01    616s] ### Net info: ignored nets: 0
[03/04 18:08:01    616s] ### Net info: skip routing nets: 0
[03/04 18:08:01    616s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/04 18:08:01    616s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/04 18:08:01    616s] #Start reading timing information from file .timing_file_7141.tif.gz ...
[03/04 18:08:01    616s] #Read in timing information for 21 ports, 72 instances from timing file .timing_file_7141.tif.gz.
[03/04 18:08:01    616s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[03/04 18:08:01    616s] #RTESIG:78da858fcb0e823010455dfb1513605113c1994269d99ab85543d42dc1a43c12028696ff
[03/04 18:08:01    616s] #       b7c62da1b3bd27f79e09a3d7a584805442187f107945702d49a1e03c2614f244aa72d1f3
[03/04 18:08:01    616s] #       1cecc3e8767fa4590a08ac1fad6ef57c84c5e8198cb6b61fdbc31f913c87a61e8c06f69e
[03/04 18:08:01    616s] #       a66195215404a94814fe0e58334cb55d2749087f1d775ab4ade5180941d7b75d00ccd8d9
[03/04 18:08:01    616s] #       25eb5c964bb0f3b2b9971512b8674f7082c2c7a485ff3991f10da1dd17fe2b8591
[03/04 18:08:01    616s] #
[03/04 18:08:01    616s] #RTESIG:78da858fcb0e823010455dfb1513605113c1994269d99ab85543d42dc1a43c12028696ff
[03/04 18:08:01    616s] #       b7c62da1b3bd27f79e09a3d7a584805442187f107945702d49a1e03c2614f244aa72d1f3
[03/04 18:08:01    616s] #       1cecc3e8767fa4590a08ac1fad6ef57c84c5e8198cb6b61fdbc31f913c87a61e8c06f69e
[03/04 18:08:01    616s] #       a66195215404a94814fe0e58334cb55d2749087f1d775ab4ade5180941d7b75d00ccd8d9
[03/04 18:08:01    616s] #       25eb5c964bb0f3b2b9971512b8674f7082c2c7a485ff3991f10da1dd17fe2b8591
[03/04 18:08:01    616s] #
[03/04 18:08:01    616s] #Start routing data preparation on Thu Mar  4 18:08:01 2021
[03/04 18:08:01    616s] #
[03/04 18:08:01    616s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:08:01    616s] #Maximum voltage of a net in the design = 1.100.
[03/04 18:08:01    616s] #Voltage range [0.000 - 0.000] has 1 net.
[03/04 18:08:01    616s] #Voltage range [0.900 - 1.100] has 1 net.
[03/04 18:08:01    616s] #Voltage range [0.000 - 1.100] has 75 nets.
[03/04 18:08:02    617s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[03/04 18:08:02    617s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/04 18:08:02    617s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/04 18:08:02    617s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/04 18:08:02    617s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/04 18:08:02    617s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/04 18:08:02    617s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/04 18:08:02    617s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[03/04 18:08:02    617s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[03/04 18:08:02    617s] #Regenerating Ggrids automatically.
[03/04 18:08:02    617s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[03/04 18:08:02    617s] #Using automatically generated G-grids.
[03/04 18:08:02    617s] #Done routing data preparation.
[03/04 18:08:02    617s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 912.14 (MB), peak = 1016.86 (MB)
[03/04 18:08:02    617s] #Merging special wires...
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Finished routing data preparation on Thu Mar  4 18:08:02 2021
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Cpu time = 00:00:01
[03/04 18:08:02    617s] #Elapsed time = 00:00:01
[03/04 18:08:02    617s] #Increased memory = 10.99 (MB)
[03/04 18:08:02    617s] #Total memory = 912.24 (MB)
[03/04 18:08:02    617s] #Peak memory = 1016.86 (MB)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Start global routing on Thu Mar  4 18:08:02 2021
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Number of eco nets is 0
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Start global routing data preparation on Thu Mar  4 18:08:02 2021
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Start routing resource analysis on Thu Mar  4 18:08:02 2021
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Routing resource analysis is done on Thu Mar  4 18:08:02 2021
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #  Resource Analysis:
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/04 18:08:02    617s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/04 18:08:02    617s] #  --------------------------------------------------------------
[03/04 18:08:02    617s] #  Metal1         H         169           0         132    35.61%
[03/04 18:08:02    617s] #  Metal2         V         182           0         132     0.00%
[03/04 18:08:02    617s] #  Metal3         H         169           0         132     0.00%
[03/04 18:08:02    617s] #  Metal4         V         182           0         132     0.00%
[03/04 18:08:02    617s] #  Metal5         H         169           0         132     0.00%
[03/04 18:08:02    617s] #  Metal6         V         182           0         132     0.00%
[03/04 18:08:02    617s] #  Metal7         H         169           0         132     0.00%
[03/04 18:08:02    617s] #  Metal8         V          23          37         132    13.64%
[03/04 18:08:02    617s] #  Metal9         H          41          14         132     0.00%
[03/04 18:08:02    617s] #  --------------------------------------------------------------
[03/04 18:08:02    617s] #  Total                   1286       9.59%        1188     5.47%
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Global routing data preparation is done on Thu Mar  4 18:08:02 2021
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.39 (MB), peak = 1016.86 (MB)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.45 (MB), peak = 1016.86 (MB)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #start global routing iteration 1...
[03/04 18:08:02    617s] #Initial_route: 0.00191
[03/04 18:08:02    617s] #Reroute: 0.00004
[03/04 18:08:02    617s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.24 (MB), peak = 1016.86 (MB)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #start global routing iteration 2...
[03/04 18:08:02    617s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.34 (MB), peak = 1016.86 (MB)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
[03/04 18:08:02    617s] #Total number of routable nets = 65.
[03/04 18:08:02    617s] #Total number of nets in the design = 77.
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #65 routable nets have only global wires.
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Routed nets constraints summary:
[03/04 18:08:02    617s] #-----------------------------
[03/04 18:08:02    617s] #        Rules   Unconstrained  
[03/04 18:08:02    617s] #-----------------------------
[03/04 18:08:02    617s] #      Default              65  
[03/04 18:08:02    617s] #-----------------------------
[03/04 18:08:02    617s] #        Total              65  
[03/04 18:08:02    617s] #-----------------------------
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Routing constraints summary of the whole design:
[03/04 18:08:02    617s] #-----------------------------
[03/04 18:08:02    617s] #        Rules   Unconstrained  
[03/04 18:08:02    617s] #-----------------------------
[03/04 18:08:02    617s] #      Default              65  
[03/04 18:08:02    617s] #-----------------------------
[03/04 18:08:02    617s] #        Total              65  
[03/04 18:08:02    617s] #-----------------------------
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #                 OverCon          
[03/04 18:08:02    617s] #                  #Gcell    %Gcell
[03/04 18:08:02    617s] #     Layer           (1)   OverCon
[03/04 18:08:02    617s] #  --------------------------------
[03/04 18:08:02    617s] #  Metal1        0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #  Metal2        0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #  Metal3        0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #  Metal4        0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #  Metal5        0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #  Metal6        0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #  Metal7        0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #  Metal8        0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #  Metal9        0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #  --------------------------------
[03/04 18:08:02    617s] #     Total      0(0.00%)   (0.00%)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/04 18:08:02    617s] #  Overflow after GR: 0.00% H + 0.00% V
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] [hotspot] +------------+---------------+---------------+
[03/04 18:08:02    617s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 18:08:02    617s] [hotspot] +------------+---------------+---------------+
[03/04 18:08:02    617s] [hotspot] | normalized |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] +------------+---------------+---------------+
[03/04 18:08:02    617s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/04 18:08:02    617s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 18:08:02    617s] #Hotspot report including placement blocked areas
[03/04 18:08:02    617s] [hotspot] +------------+---------------+---------------+
[03/04 18:08:02    617s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/04 18:08:02    617s] [hotspot] +------------+---------------+---------------+
[03/04 18:08:02    617s] [hotspot] |   Metal1(H)   |          3.00 |          3.00 |
[03/04 18:08:02    617s] [hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] |   Metal9(H)   |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] +------------+---------------+---------------+
[03/04 18:08:02    617s] [hotspot] |   worst    |(Metal1     3.00 |(Metal1     3.00 |
[03/04 18:08:02    617s] [hotspot] +------------+---------------+---------------+
[03/04 18:08:02    617s] [hotspot] | all layers |          0.00 |          0.00 |
[03/04 18:08:02    617s] [hotspot] +------------+---------------+---------------+
[03/04 18:08:02    617s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/04 18:08:02    617s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 18:08:02    617s] #Complete Global Routing.
[03/04 18:08:02    617s] #Total wire length = 1009 um.
[03/04 18:08:02    617s] #Total half perimeter of net bounding box = 1001 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal1 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal2 = 561 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal3 = 448 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal4 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal5 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal6 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal7 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal8 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal9 = 0 um.
[03/04 18:08:02    617s] #Total number of vias = 382
[03/04 18:08:02    617s] #Up-Via Summary (total 382):
[03/04 18:08:02    617s] #           
[03/04 18:08:02    617s] #-----------------------
[03/04 18:08:02    617s] # Metal1            248
[03/04 18:08:02    617s] # Metal2            134
[03/04 18:08:02    617s] #-----------------------
[03/04 18:08:02    617s] #                   382 
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Max overcon = 0 track.
[03/04 18:08:02    617s] #Total overcon = 0.00%.
[03/04 18:08:02    617s] #Worst layer Gcell overcon rate = 0.00%.
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Global routing statistics:
[03/04 18:08:02    617s] #Cpu time = 00:00:00
[03/04 18:08:02    617s] #Elapsed time = 00:00:00
[03/04 18:08:02    617s] #Increased memory = 2.20 (MB)
[03/04 18:08:02    617s] #Total memory = 914.44 (MB)
[03/04 18:08:02    617s] #Peak memory = 1016.86 (MB)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Finished global routing on Thu Mar  4 18:08:02 2021
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.71 (MB), peak = 1016.86 (MB)
[03/04 18:08:02    617s] #Start Track Assignment.
[03/04 18:08:02    617s] #Done with 92 horizontal wires in 1 hboxes and 109 vertical wires in 1 hboxes.
[03/04 18:08:02    617s] #Done with 22 horizontal wires in 1 hboxes and 18 vertical wires in 1 hboxes.
[03/04 18:08:02    617s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Track assignment summary:
[03/04 18:08:02    617s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/04 18:08:02    617s] #------------------------------------------------------------------------
[03/04 18:08:02    617s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[03/04 18:08:02    617s] # Metal2       545.72 	  0.08%  	  0.00% 	  0.00%
[03/04 18:08:02    617s] # Metal3       430.26 	  0.07%  	  0.00% 	  0.00%
[03/04 18:08:02    617s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[03/04 18:08:02    617s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[03/04 18:08:02    617s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[03/04 18:08:02    617s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[03/04 18:08:02    617s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[03/04 18:08:02    617s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[03/04 18:08:02    617s] #------------------------------------------------------------------------
[03/04 18:08:02    617s] # All         975.98  	  0.07% 	  0.00% 	  0.00%
[03/04 18:08:02    617s] #Complete Track Assignment.
[03/04 18:08:02    617s] #Total wire length = 1066 um.
[03/04 18:08:02    617s] #Total half perimeter of net bounding box = 1001 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal1 = 64 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal2 = 539 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal3 = 463 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal4 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal5 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal6 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal7 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal8 = 0 um.
[03/04 18:08:02    617s] #Total wire length on LAYER Metal9 = 0 um.
[03/04 18:08:02    617s] #Total number of vias = 382
[03/04 18:08:02    617s] #Up-Via Summary (total 382):
[03/04 18:08:02    617s] #           
[03/04 18:08:02    617s] #-----------------------
[03/04 18:08:02    617s] # Metal1            248
[03/04 18:08:02    617s] # Metal2            134
[03/04 18:08:02    617s] #-----------------------
[03/04 18:08:02    617s] #                   382 
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 914.69 (MB), peak = 1016.86 (MB)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/04 18:08:02    617s] #Cpu time = 00:00:01
[03/04 18:08:02    617s] #Elapsed time = 00:00:01
[03/04 18:08:02    617s] #Increased memory = 13.48 (MB)
[03/04 18:08:02    617s] #Total memory = 914.70 (MB)
[03/04 18:08:02    617s] #Peak memory = 1016.86 (MB)
[03/04 18:08:02    617s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 18800 ( 9.40000 um)
[03/04 18:08:02    617s] #
[03/04 18:08:02    617s] #Start Detail Routing..
[03/04 18:08:02    617s] #start initial detail routing ...
[03/04 18:08:03    618s] #   number of violations = 0
[03/04 18:08:03    618s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.62 (MB), peak = 1016.86 (MB)
[03/04 18:08:03    618s] #Complete Detail Routing.
[03/04 18:08:03    618s] #Total wire length = 1111 um.
[03/04 18:08:03    618s] #Total half perimeter of net bounding box = 1001 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal1 = 13 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal2 = 604 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal3 = 494 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal4 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal5 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal6 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal7 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal8 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal9 = 0 um.
[03/04 18:08:03    618s] #Total number of vias = 436
[03/04 18:08:03    618s] #Up-Via Summary (total 436):
[03/04 18:08:03    618s] #           
[03/04 18:08:03    618s] #-----------------------
[03/04 18:08:03    618s] # Metal1            248
[03/04 18:08:03    618s] # Metal2            188
[03/04 18:08:03    618s] #-----------------------
[03/04 18:08:03    618s] #                   436 
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] #Total number of DRC violations = 0
[03/04 18:08:03    618s] #Cpu time = 00:00:01
[03/04 18:08:03    618s] #Elapsed time = 00:00:01
[03/04 18:08:03    618s] #Increased memory = 4.96 (MB)
[03/04 18:08:03    618s] #Total memory = 919.68 (MB)
[03/04 18:08:03    618s] #Peak memory = 1016.86 (MB)
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] #start routing for process antenna violation fix ...
[03/04 18:08:03    618s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 18800 ( 9.40000 um)
[03/04 18:08:03    618s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.90 (MB), peak = 1016.86 (MB)
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] #Total wire length = 1111 um.
[03/04 18:08:03    618s] #Total half perimeter of net bounding box = 1001 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal1 = 13 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal2 = 604 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal3 = 494 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal4 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal5 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal6 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal7 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal8 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal9 = 0 um.
[03/04 18:08:03    618s] #Total number of vias = 436
[03/04 18:08:03    618s] #Up-Via Summary (total 436):
[03/04 18:08:03    618s] #           
[03/04 18:08:03    618s] #-----------------------
[03/04 18:08:03    618s] # Metal1            248
[03/04 18:08:03    618s] # Metal2            188
[03/04 18:08:03    618s] #-----------------------
[03/04 18:08:03    618s] #                   436 
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] #Total number of DRC violations = 0
[03/04 18:08:03    618s] #Total number of net violated process antenna rule = 0
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] #Total wire length = 1111 um.
[03/04 18:08:03    618s] #Total half perimeter of net bounding box = 1001 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal1 = 13 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal2 = 604 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal3 = 494 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal4 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal5 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal6 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal7 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal8 = 0 um.
[03/04 18:08:03    618s] #Total wire length on LAYER Metal9 = 0 um.
[03/04 18:08:03    618s] #Total number of vias = 436
[03/04 18:08:03    618s] #Up-Via Summary (total 436):
[03/04 18:08:03    618s] #           
[03/04 18:08:03    618s] #-----------------------
[03/04 18:08:03    618s] # Metal1            248
[03/04 18:08:03    618s] # Metal2            188
[03/04 18:08:03    618s] #-----------------------
[03/04 18:08:03    618s] #                   436 
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] #Total number of DRC violations = 0
[03/04 18:08:03    618s] #Total number of net violated process antenna rule = 0
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 18800 ( 9.40000 um)
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] #Start Post Route wire spreading..
[03/04 18:08:03    618s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 18800 ( 9.40000 um)
[03/04 18:08:03    618s] #
[03/04 18:08:03    618s] #Start DRC checking..
[03/04 18:08:03    619s] #   number of violations = 0
[03/04 18:08:03    619s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 945.65 (MB), peak = 1016.86 (MB)
[03/04 18:08:03    619s] #CELL_VIEW ADC_SAR1,init has no DRC violation.
[03/04 18:08:03    619s] #Total number of DRC violations = 0
[03/04 18:08:03    619s] #Total number of net violated process antenna rule = 0
[03/04 18:08:03    619s] #
[03/04 18:08:03    619s] #Start data preparation for wire spreading...
[03/04 18:08:03    619s] #
[03/04 18:08:03    619s] #Data preparation is done on Thu Mar  4 18:08:03 2021
[03/04 18:08:03    619s] #
[03/04 18:08:03    619s] #
[03/04 18:08:03    619s] #Start Post Route Wire Spread.
[03/04 18:08:03    619s] #Done with 20 horizontal wires in 1 hboxes and 14 vertical wires in 1 hboxes.
[03/04 18:08:03    619s] #Complete Post Route Wire Spread.
[03/04 18:08:03    619s] #
[03/04 18:08:03    619s] #Total wire length = 1125 um.
[03/04 18:08:03    619s] #Total half perimeter of net bounding box = 1001 um.
[03/04 18:08:03    619s] #Total wire length on LAYER Metal1 = 13 um.
[03/04 18:08:03    619s] #Total wire length on LAYER Metal2 = 608 um.
[03/04 18:08:03    619s] #Total wire length on LAYER Metal3 = 504 um.
[03/04 18:08:03    619s] #Total wire length on LAYER Metal4 = 0 um.
[03/04 18:08:03    619s] #Total wire length on LAYER Metal5 = 0 um.
[03/04 18:08:03    619s] #Total wire length on LAYER Metal6 = 0 um.
[03/04 18:08:03    619s] #Total wire length on LAYER Metal7 = 0 um.
[03/04 18:08:03    619s] #Total wire length on LAYER Metal8 = 0 um.
[03/04 18:08:03    619s] #Total wire length on LAYER Metal9 = 0 um.
[03/04 18:08:03    619s] #Total number of vias = 436
[03/04 18:08:03    619s] #Up-Via Summary (total 436):
[03/04 18:08:03    619s] #           
[03/04 18:08:03    619s] #-----------------------
[03/04 18:08:03    619s] # Metal1            248
[03/04 18:08:03    619s] # Metal2            188
[03/04 18:08:03    619s] #-----------------------
[03/04 18:08:03    619s] #                   436 
[03/04 18:08:03    619s] #
[03/04 18:08:03    619s] ### max drc and si pitch = 9000 ( 4.50000 um) MT-safe pitch = 4800 ( 2.40000 um) patch pitch = 18800 ( 9.40000 um)
[03/04 18:08:03    619s] #
[03/04 18:08:03    619s] #Start DRC checking..
[03/04 18:08:04    619s] #   number of violations = 0
[03/04 18:08:04    619s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 946.12 (MB), peak = 1016.86 (MB)
[03/04 18:08:04    619s] #CELL_VIEW ADC_SAR1,init has no DRC violation.
[03/04 18:08:04    619s] #Total number of DRC violations = 0
[03/04 18:08:04    619s] #Total number of net violated process antenna rule = 0
[03/04 18:08:04    619s] #   number of violations = 0
[03/04 18:08:04    619s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.17 (MB), peak = 1016.86 (MB)
[03/04 18:08:04    619s] #CELL_VIEW ADC_SAR1,init has no DRC violation.
[03/04 18:08:04    619s] #Total number of DRC violations = 0
[03/04 18:08:04    619s] #Total number of net violated process antenna rule = 0
[03/04 18:08:04    619s] #Post Route wire spread is done.
[03/04 18:08:04    619s] #Total wire length = 1125 um.
[03/04 18:08:04    619s] #Total half perimeter of net bounding box = 1001 um.
[03/04 18:08:04    619s] #Total wire length on LAYER Metal1 = 13 um.
[03/04 18:08:04    619s] #Total wire length on LAYER Metal2 = 608 um.
[03/04 18:08:04    619s] #Total wire length on LAYER Metal3 = 504 um.
[03/04 18:08:04    619s] #Total wire length on LAYER Metal4 = 0 um.
[03/04 18:08:04    619s] #Total wire length on LAYER Metal5 = 0 um.
[03/04 18:08:04    619s] #Total wire length on LAYER Metal6 = 0 um.
[03/04 18:08:04    619s] #Total wire length on LAYER Metal7 = 0 um.
[03/04 18:08:04    619s] #Total wire length on LAYER Metal8 = 0 um.
[03/04 18:08:04    619s] #Total wire length on LAYER Metal9 = 0 um.
[03/04 18:08:04    619s] #Total number of vias = 436
[03/04 18:08:04    619s] #Up-Via Summary (total 436):
[03/04 18:08:04    619s] #           
[03/04 18:08:04    619s] #-----------------------
[03/04 18:08:04    619s] # Metal1            248
[03/04 18:08:04    619s] # Metal2            188
[03/04 18:08:04    619s] #-----------------------
[03/04 18:08:04    619s] #                   436 
[03/04 18:08:04    619s] #
[03/04 18:08:04    619s] #detailRoute Statistics:
[03/04 18:08:04    619s] #Cpu time = 00:00:02
[03/04 18:08:04    619s] #Elapsed time = 00:00:02
[03/04 18:08:04    619s] #Increased memory = 5.55 (MB)
[03/04 18:08:04    619s] #Total memory = 920.25 (MB)
[03/04 18:08:04    619s] #Peak memory = 1016.86 (MB)
[03/04 18:08:04    619s] #
[03/04 18:08:04    619s] #globalDetailRoute statistics:
[03/04 18:08:04    619s] #Cpu time = 00:00:03
[03/04 18:08:04    619s] #Elapsed time = 00:00:03
[03/04 18:08:04    619s] #Increased memory = 12.75 (MB)
[03/04 18:08:04    619s] #Total memory = 928.78 (MB)
[03/04 18:08:04    619s] #Peak memory = 1016.86 (MB)
[03/04 18:08:04    619s] #Number of warnings = 32
[03/04 18:08:04    619s] #Total number of warnings = 34
[03/04 18:08:04    619s] #Number of fails = 0
[03/04 18:08:04    619s] #Total number of fails = 0
[03/04 18:08:04    619s] #Complete globalDetailRoute on Thu Mar  4 18:08:04 2021
[03/04 18:08:04    619s] #
[03/04 18:08:04    619s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 928.73 (MB), peak = 1016.86 (MB)
[03/04 18:08:04    619s] 
[03/04 18:08:04    619s] *** Summary of all messages that are not suppressed in this session:
[03/04 18:08:04    619s] Severity  ID               Count  Summary                                  
[03/04 18:08:04    619s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[03/04 18:08:04    619s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/04 18:08:04    619s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/04 18:08:04    619s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/04 18:08:04    619s] WARNING   IMPESI-3014          3  The RC network is incomplete for net %s....
[03/04 18:08:04    619s] *** Message Summary: 7 warning(s), 0 error(s)
[03/04 18:08:04    619s] 
[03/04 18:08:04    619s] ### 
[03/04 18:08:04    619s] ###   Scalability Statistics
[03/04 18:08:04    619s] ### 
[03/04 18:08:04    619s] ### --------------------------------+----------------+----------------+----------------+
[03/04 18:08:04    619s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/04 18:08:04    619s] ### --------------------------------+----------------+----------------+----------------+
[03/04 18:08:04    619s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/04 18:08:04    619s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/04 18:08:04    619s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/04 18:08:04    619s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/04 18:08:04    619s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/04 18:08:04    619s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/04 18:08:04    619s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/04 18:08:04    619s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/04 18:08:04    619s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/04 18:08:04    619s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[03/04 18:08:04    619s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/04 18:08:04    619s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[03/04 18:08:04    619s] ### --------------------------------+----------------+----------------+----------------+
[03/04 18:08:04    619s] ### 
[03/04 18:08:10    620s] <CMD> fit
[03/04 18:08:27    622s] <CMD> fit
[03/04 18:08:36    623s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[03/04 18:08:36    623s] <CMD> verifyGeometry
[03/04 18:08:36    623s]  *** Starting Verify Geometry (MEM: 1080.6) ***
[03/04 18:08:36    623s] 
[03/04 18:08:36    623s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... Starting Verification
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... Initializing
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/04 18:08:36    623s]                   ...... bin size: 3840
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/04 18:08:36    623s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[03/04 18:08:36    623s] 
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/04 18:08:36    623s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/04 18:08:36    623s] VG: elapsed time: 0.00
[03/04 18:08:36    623s] Begin Summary ...
[03/04 18:08:36    623s]   Cells       : 0
[03/04 18:08:36    623s]   SameNet     : 0
[03/04 18:08:36    623s]   Wiring      : 0
[03/04 18:08:36    623s]   Antenna     : 0
[03/04 18:08:36    623s]   Short       : 0
[03/04 18:08:36    623s]   Overlap     : 0
[03/04 18:08:36    623s] End Summary
[03/04 18:08:36    623s] 
[03/04 18:08:36    623s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/04 18:08:36    623s] 
[03/04 18:08:36    623s] **********End: VERIFY GEOMETRY**********
[03/04 18:08:36    623s]  *** verify geometry (CPU: 0:00:00.1  MEM: 131.2M)
[03/04 18:08:36    623s] 
[03/04 18:08:36    623s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[03/04 18:10:05    632s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[03/04 18:10:05    632s] VERIFY_CONNECTIVITY use new engine.
[03/04 18:10:05    632s] 
[03/04 18:10:05    632s] ******** Start: VERIFY CONNECTIVITY ********
[03/04 18:10:05    632s] Start Time: Thu Mar  4 18:10:05 2021
[03/04 18:10:05    632s] 
[03/04 18:10:05    632s] Design Name: ADC_SAR1
[03/04 18:10:05    632s] Database Units: 2000
[03/04 18:10:05    632s] Design Boundary: (0.0000, 0.0000) (52.7800, 49.0100)
[03/04 18:10:05    632s] Error Limit = 1000; Warning Limit = 50
[03/04 18:10:05    632s] Check all nets
[03/04 18:10:05    632s] 
[03/04 18:10:05    632s] Begin Summary 
[03/04 18:10:05    632s]   Found no problems or warnings.
[03/04 18:10:05    632s] End Summary
[03/04 18:10:05    632s] 
[03/04 18:10:05    632s] End Time: Thu Mar  4 18:10:05 2021
[03/04 18:10:05    632s] Time Elapsed: 0:00:00.0
[03/04 18:10:05    632s] 
[03/04 18:10:05    632s] ******** End: VERIFY CONNECTIVITY ********
[03/04 18:10:05    632s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/04 18:10:05    632s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/04 18:10:05    632s] 
[03/04 18:11:10    639s] <CMD> panPage 0 1
[03/04 18:11:10    639s] <CMD> panPage 0 1
[03/04 18:11:12    639s] <CMD> panPage 1 0
[03/04 18:11:13    639s] <CMD> panPage 0 -1
[03/04 18:11:13    639s] <CMD> panPage 0 -1
[03/04 18:11:30    641s] <CMD> panPage 0 -1
[03/04 18:11:30    641s] <CMD> panPage 0 -1
[03/04 18:11:31    642s] <CMD> panPage 0 -1
[03/04 18:11:31    642s] <CMD> panPage 0 -1
[03/04 18:11:31    642s] <CMD> panPage -1 0
[03/04 18:11:32    642s] <CMD> panPage -1 0
[03/04 18:11:32    642s] <CMD> panPage -1 0
[03/04 18:11:33    642s] <CMD> panPage 0 -1
[03/04 18:11:34    642s] <CMD> panPage 0 -1
[03/04 18:11:34    642s] <CMD> panPage 0 -1
[03/04 18:11:34    642s] <CMD> panPage 0 -1
[03/04 18:11:35    642s] <CMD> panPage 1 0
[03/04 18:11:35    642s] <CMD> panPage 1 0
[03/04 18:11:35    642s] <CMD> panPage 1 0
[03/04 18:11:35    642s] <CMD> panPage 1 0
[03/04 18:11:36    642s] <CMD> panPage 1 0
[03/04 18:11:36    642s] <CMD> panPage 1 0
[03/04 18:11:37    642s] <CMD> panPage 0 1
[03/04 18:11:37    642s] <CMD> panPage 0 1
[03/04 18:11:37    642s] <CMD> panPage -1 0
[03/04 18:11:38    642s] <CMD> panPage -1 0
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {digital_out[0]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {digital_out[1]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {digital_out[2]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {digital_out[3]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {digital_out[4]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {digital_out[5]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {digital_out[6]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {digital_out[7]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {value[0]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {value[1]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {value[2]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {value[3]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {value[4]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {value[5]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {value[6]}
[03/04 18:12:13    646s] <CMD> selectObject IO_Pin {value[7]}
[03/04 18:13:01    652s] <CMD> setLayerPreference violation -isVisible 1
[03/04 18:13:01    652s] <CMD> violationBrowser -all -no_display_false
[03/04 18:13:04    652s] <CMD_INTERNAL> violationBrowserClose
[03/04 18:14:23    662s] <CMD> fit
[03/04 18:17:39    683s] <CMD> zoomBox -4.394 38.864 21.402 26.773
[03/04 18:17:43    683s] <CMD> ui_view_box
[03/04 18:17:43    683s] <CMD> ui_view_box
[03/04 18:17:43    683s] <CMD> dbquery -area {-4.394 23.727 21.402 41.91} -objType inst
[03/04 18:17:43    683s] <CMD> dbquery -area {-4.394 23.727 21.402 41.91} -objType regular
[03/04 18:17:43    683s] <CMD> dbquery -area {-4.394 23.727 21.402 41.91} -objType special
[03/04 18:18:19    711s] <CMD> gui_select -rect {0.778 46.959 30.806 10.880}
[03/04 18:18:26    712s] <CMD> ui_view_box
[03/04 18:18:26    712s] <CMD> win
[03/04 18:18:28    712s] <CMD> uiSetTool select
[03/04 18:18:28    712s] <CMD> dbquery -area {-1.1365 45.886 34.2525 11.7225} -objType inst
[03/04 18:18:28    712s] <CMD> dbquery -area {-1.1365 45.886 34.2525 11.7225} -objType regular
[03/04 18:18:28    712s] <CMD> dbquery -area {-1.1365 45.886 34.2525 11.7225} -objType special
[03/04 18:19:32    769s] <CMD> fit
[03/04 18:22:03    787s] <CMD> create_ccopt_clock_tree_spec
[03/04 18:22:03    787s] Creating clock tree spec for modes (timing configs): ADC_SAR_constraints
[03/04 18:22:03    787s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/04 18:22:03    787s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 18:22:03    787s] Summary for sequential cells identification: 
[03/04 18:22:03    787s]   Identified SBFF number: 112
[03/04 18:22:03    787s]   Identified MBFF number: 0
[03/04 18:22:03    787s]   Identified SB Latch number: 0
[03/04 18:22:03    787s]   Identified MB Latch number: 0
[03/04 18:22:03    787s]   Not identified SBFF number: 8
[03/04 18:22:03    787s]   Not identified MBFF number: 0
[03/04 18:22:03    787s]   Not identified SB Latch number: 0
[03/04 18:22:03    787s]   Not identified MB Latch number: 0
[03/04 18:22:03    787s]   Number of sequential cells which are not FFs: 32
[03/04 18:22:03    787s]  Visiting view : worst_case
[03/04 18:22:03    787s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000) with rcCorner = 0
[03/04 18:22:03    787s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[03/04 18:22:03    787s]  Visiting view : best_case
[03/04 18:22:03    787s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[03/04 18:22:03    787s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 18:22:03    787s]  Setting StdDelay to 35.80
[03/04 18:22:03    787s] Creating Cell Server, finished. 
[03/04 18:22:03    787s] 
[03/04 18:22:03    787s] Reset timing graph...
[03/04 18:22:03    787s] Ignoring AAE DB Resetting ...
[03/04 18:22:03    787s] Reset timing graph done.
[03/04 18:22:03    787s] Ignoring AAE DB Resetting ...
[03/04 18:22:03    787s] Analyzing clock structure...
[03/04 18:22:03    787s] Analyzing clock structure done.
[03/04 18:22:03    788s] Reset timing graph...
[03/04 18:22:03    788s] Ignoring AAE DB Resetting ...
[03/04 18:22:03    788s] Reset timing graph done.
[03/04 18:22:03    788s] Extracting original clock gating for clk...
[03/04 18:22:03    788s]   clock_tree clk contains 26 sinks and 0 clock gates.
[03/04 18:22:03    788s]   Extraction for clk complete.
[03/04 18:22:03    788s] Extracting original clock gating for clk done.
[03/04 18:22:03    788s] The skew group clk/ADC_SAR_constraints was created. It contains 26 sinks and 1 sources.
[03/04 18:22:03    788s] Checking clock tree convergence...
[03/04 18:22:03    788s] Checking clock tree convergence done.
[03/04 18:22:03    788s] <CMD> ctd_win -id ctd_window
[03/04 18:22:03    788s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[03/04 18:22:03    788s] Rebuilding timing graph...
[03/04 18:22:03    788s] Rebuilding timing graph done.
[03/04 18:22:03    788s] End AAE Lib Interpolated Model. (MEM=1289.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:22:03    788s] (I)       Initializing Steiner engine. 
[03/04 18:22:03    788s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.2)
[03/04 18:23:29    800s] <CMD> ctd_win -id ctd_window
[03/04 18:23:54    803s] Clock tree timing engine global stage delay update for min_delay:hold.late...
[03/04 18:23:54    803s] Rebuilding timing graph...
[03/04 18:23:54    803s] Rebuilding timing graph done.
[03/04 18:23:54    803s] End AAE Lib Interpolated Model. (MEM=1327.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:23:54    803s] Clock tree timing engine global stage delay update for min_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/04 18:23:57    804s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[03/04 18:23:57    804s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/04 19:35:05   1271s] <CMD> deselectAll
[03/04 19:35:19   1272s] <CMD> fit
[03/04 19:35:24   1273s] <CMD> gui_select -rect {-2.365 7.757 9.425 -3.328}
[03/04 19:35:27   1274s] <CMD> panPage -1 0
[03/04 19:35:28   1274s] <CMD> panPage -1 0
[03/04 19:35:29   1274s] <CMD> gui_select -rect {-0.673 6.636 7.306 -1.796}
[03/04 19:35:31   1274s] <CMD> panPage -1 0
[03/04 19:35:40   1275s] <CMD> panPage 1 0
[03/04 19:35:40   1276s] <CMD> panPage 1 0
[03/04 19:35:40   1276s] <CMD> panPage 1 0
[03/04 19:35:40   1276s] <CMD> panPage 1 0
[03/04 19:35:41   1276s] <CMD> panPage 0 1
[03/04 19:35:41   1276s] <CMD> panPage 0 1
[03/04 19:35:41   1276s] <CMD> panPage 0 1
[03/04 19:35:42   1276s] <CMD> panPage 1 0
[03/04 19:35:42   1276s] <CMD> panPage 1 0
[03/04 19:35:42   1276s] <CMD> panPage 1 0
[03/04 19:35:43   1276s] <CMD> panPage 0 1
[03/04 19:35:43   1276s] <CMD> panPage 0 1
[03/04 19:35:43   1276s] <CMD> panPage 1 0
[03/04 19:35:44   1276s] <CMD> panPage 1 0
[03/04 19:35:45   1276s] <CMD> panPage 0 1
[03/04 19:35:45   1276s] <CMD> panPage 0 1
[03/04 19:35:45   1276s] <CMD> panPage 1 0
[03/04 19:35:46   1276s] <CMD> panPage -1 0
[03/04 19:35:48   1277s] <CMD> panPage 0 1
[03/04 19:35:48   1277s] <CMD> panPage 1 0
[03/04 19:35:49   1277s] <CMD> panPage 0 -1
[03/04 19:35:49   1277s] <CMD> panPage 0 -1
[03/04 19:35:52   1278s] <CMD> win off
[03/04 19:36:16   1280s] invalid command name "gui_sho"
[03/04 20:04:52   1465s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Mar  4 20:04:52 2021
  Total CPU time:     0:24:26
  Total real time:    3:02:18
  Peak memory (main): 1138.82MB

[03/04 20:04:52   1465s] 
[03/04 20:04:52   1465s] *** Memory Usage v#1 (Current mem = 1352.383M, initial mem = 259.215M) ***
[03/04 20:04:52   1465s] 
[03/04 20:04:52   1465s] *** Summary of all messages that are not suppressed in this session:
[03/04 20:04:52   1465s] Severity  ID               Count  Summary                                  
[03/04 20:04:52   1465s] ERROR     IMPLF-3              1  Error found when processing LEF file '%s...
[03/04 20:04:52   1465s] ERROR     IMPLF-26             2  No technology information is defined in ...
[03/04 20:04:52   1465s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[03/04 20:04:52   1465s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/04 20:04:52   1465s] ERROR     IMPLF-224            1  Failed to create via '%s'.               
[03/04 20:04:52   1465s] WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
[03/04 20:04:52   1465s] ERROR     IMPLF-111            1  Layer '%s' is not defined                
[03/04 20:04:52   1465s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/04 20:04:52   1465s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[03/04 20:04:52   1465s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[03/04 20:04:52   1465s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/04 20:04:52   1465s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[03/04 20:04:52   1465s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/04 20:04:52   1465s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[03/04 20:04:52   1465s] WARNING   IMPSYT-7329          3  Cannot load design with init_design, aft...
[03/04 20:04:52   1465s] ERROR     IMPSYT-6729          1  %s                                       
[03/04 20:04:52   1465s] ERROR     IMPSYT-16013         1  Loading LEF file(s) failed, and has abor...
[03/04 20:04:52   1465s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/04 20:04:52   1465s] WARNING   IMPSGN-2007         32  Failed to open Port %s %d.               
[03/04 20:04:52   1465s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[03/04 20:04:52   1465s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/04 20:04:52   1465s] WARNING   IMPESI-3014          3  The RC network is incomplete for net %s....
[03/04 20:04:52   1465s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[03/04 20:04:52   1465s] WARNING   IMPVFG-47            1  This warning message means the PG pin of...
[03/04 20:04:52   1465s] WARNING   IMPPP-170           14  The power planner failed to create a wir...
[03/04 20:04:52   1465s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[03/04 20:04:52   1465s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[03/04 20:04:52   1465s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/04 20:04:52   1465s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/04 20:04:52   1465s] WARNING   IMPSP-5140           7  Global net connect rules have not been c...
[03/04 20:04:52   1465s] WARNING   IMPSP-315            7  Found %d instances insts with no PG Term...
[03/04 20:04:52   1465s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/04 20:04:52   1465s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/04 20:04:52   1465s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[03/04 20:04:52   1465s] WARNING   IMPOPT-665          21  %s : Net has unplaced terms or is connec...
[03/04 20:04:52   1465s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/04 20:04:52   1465s] WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
[03/04 20:04:52   1465s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[03/04 20:04:52   1465s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[03/04 20:04:52   1465s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[03/04 20:04:52   1465s] *** Message Summary: 1131 warning(s), 9 error(s)
[03/04 20:04:52   1465s] 
[03/04 20:04:52   1465s] --- Ending "Innovus" (totcpu=0:24:25, real=3:02:17, mem=1352.4M) ---
