
---------- Begin Simulation Statistics ----------
final_tick                                82474016500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 380745                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693808                       # Number of bytes of host memory used
host_op_rate                                   381492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   262.64                       # Real time elapsed on the host
host_tick_rate                              314015532                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082474                       # Number of seconds simulated
sim_ticks                                 82474016500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618140                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095617                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103650                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728111                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478226                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65355                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196370                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.649480                       # CPI: cycles per instruction
system.cpu.discardedOps                        190805                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610555                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403307                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001629                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32446795                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606252                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164948033                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531438     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196370                       # Class of committed instruction
system.cpu.tickCycles                       132501238                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186422                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            294                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48867                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27865                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79272                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79272                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30418                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       296112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 296112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20295296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20295296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109690                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109690                       # Request fanout histogram
system.membus.respLayer1.occupancy         1023633750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           602646000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           63348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289253                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419510                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    176873600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              176981888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           77026                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6254976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           786331                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000588                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024232                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 785869     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    462      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             786331                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2055662000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771909995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  121                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               599489                       # number of demand (read+write) hits
system.l2.demand_hits::total                   599610                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 121                       # number of overall hits
system.l2.overall_hits::.cpu.data              599489                       # number of overall hits
system.l2.overall_hits::total                  599610                       # number of overall hits
system.l2.demand_misses::.cpu.inst                421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109274                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109695                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               421                       # number of overall misses
system.l2.overall_misses::.cpu.data            109274                       # number of overall misses
system.l2.overall_misses::total                109695                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36335000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9805267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9841602000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36335000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9805267000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9841602000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708763                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709305                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708763                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709305                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.776753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.154176                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.154651                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.776753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.154176                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.154651                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86306.413302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89731.015612                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89717.872282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86306.413302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89731.015612                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89717.872282                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48867                       # number of writebacks
system.l2.writebacks::total                     48867                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109690                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109690                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8712227500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8744352500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8712227500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8744352500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.776753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.154169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.154644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.776753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.154169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.154644                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76306.413302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79731.923052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79718.775640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76306.413302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79731.923052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79718.775640                       # average overall mshr miss latency
system.l2.replacements                          77026                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       673062                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           673062                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       673062                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       673062                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            209981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                209981                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79272                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7246927500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7246927500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.274058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91418.502119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91418.502119                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6454207500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6454207500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.274058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81418.502119                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81418.502119                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36335000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36335000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.776753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.776753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86306.413302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86306.413302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.776753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.776753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76306.413302                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76306.413302                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        389508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            389508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        30002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2558339500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2558339500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.071517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85272.298513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85272.298513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2258020000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2258020000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75274.860819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75274.860819                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31605.283642                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109794                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.912245                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.244933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        69.740941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31488.297769                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964517                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30257                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2945178                       # Number of tag accesses
system.l2.tags.data_accesses                  2945178                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13986432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14040320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6254976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6254976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          109269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              109690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48867                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48867                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            653394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         169585920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170239314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       653394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           653394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75841777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75841777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75841777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           653394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        169585920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            246081091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    218505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019887634750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5950                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5950                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              388581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91841                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48867                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6124                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3774776250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1096735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7887532500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17209.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35959.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   185766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83140                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97734                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    421.439229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   264.941531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.314302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1506      3.13%      3.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26730     55.52%     58.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1996      4.15%     62.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          877      1.82%     64.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1299      2.70%     67.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1753      3.64%     70.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          746      1.55%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          710      1.47%     73.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12531     26.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48148                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.863025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.169310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.564964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5929     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           15      0.25%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            4      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5950                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.399629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.870762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4762     80.03%     80.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.12%     80.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1111     18.67%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.12%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.97%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5950                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14038208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6253248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14040320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6254976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82450792000                       # Total gap between requests
system.mem_ctrls.avgGap                     520007.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13984320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6253248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 653393.666113011539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 169560312.368199020624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75820825.338365808129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       218538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97734                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27572500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7859960000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1921439892750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32746.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35966.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19659892.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            172873680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             91884540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           785221500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          255571200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6510266880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15732079800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18421955520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41969853120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.885767                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47715395500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2753920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32004701000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            170903040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             90837120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           780916080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          254459340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6510266880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15635558280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18503236800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41946177540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.598700                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47928245000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2753920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31791851500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82474016500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050643                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050643                       # number of overall hits
system.cpu.icache.overall_hits::total         8050643                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39055000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39055000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39055000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39055000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051185                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051185                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051185                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051185                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72057.195572                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72057.195572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72057.195572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72057.195572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38513000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38513000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71057.195572                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71057.195572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71057.195572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71057.195572                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050643                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39055000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39055000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72057.195572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72057.195572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71057.195572                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71057.195572                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.880956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051185                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.584871                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.880956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.800316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.800316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102912                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102912                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51318325                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51318325                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51318892                       # number of overall hits
system.cpu.dcache.overall_hits::total        51318892                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739308                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739308                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747159                       # number of overall misses
system.cpu.dcache.overall_misses::total        747159                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20012998500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20012998500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20012998500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20012998500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52057633                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52057633                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52066051                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52066051                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014202                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014202                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014350                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27069.906588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27069.906588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26785.461328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26785.461328                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       673062                       # number of writebacks
system.cpu.dcache.writebacks::total            673062                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        34500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34500                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34500                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708763                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708763                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16908588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16908588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17201009500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17201009500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013613                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23990.346307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23990.346307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24269.056793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24269.056793                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708251                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40690203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40690203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7570232000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7570232000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41107554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41107554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18138.765691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18138.765691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7021275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7021275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16896.138899                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16896.138899                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321957                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321957                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12442766500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12442766500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38647.292961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38647.292961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32704                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32704                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9887313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9887313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34182.231472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34182.231472                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          567                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           567                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7851                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7851                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.932644                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.932644                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    292421500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    292421500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73937.168142                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73937.168142                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.374449                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.406387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.374449                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104841017                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104841017                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82474016500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
