Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne08.ecn.purdue.edu, pid 5980
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/kite_small_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/kite_small_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_small_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_small_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e930630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e9376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e93f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e94a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e9526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8dc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8e46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8ed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8ff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e9096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e9116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e89b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8c86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8d06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e85a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e86c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e81a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e82d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e83f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7d96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7e26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7eb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7fe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e8106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7ab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7be6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7c76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7d06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e76b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e77d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e72b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e73d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7456a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e74f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e7576a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e6e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7feb3e6e96a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6f4390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6f4dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6fa860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e7052e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e705d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e70e7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e717240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e717c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e69d710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6aa198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6aabe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6b0668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6ba0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6bab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6c05c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6cc048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6cca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6d6518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6d6f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6609e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e667470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e667eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e66f940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e67a3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e67ae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e681898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e68c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e68cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6927f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e61e278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e61ecc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e626748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6311d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e631c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6366a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e641128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e641b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e64b5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e654080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e654ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5dd550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5ddf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5e8a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5f04a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5f0ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5f6978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e601400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e601e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e6088d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e613358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e613da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e59b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5a42b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5a4cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5ab780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5b8208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5b8c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5bf6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3f677080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3f677b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e5cf5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e559048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e559a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7feb3e562518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e562e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e5690b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e5692e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e569518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e569748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e569978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e569ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e569dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e576048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e576278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e5764a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e5766d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e576908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e576b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e576d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7feb3e576f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7feb3e528eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7feb3e531518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_small_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_small_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_small_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37245440654500 because a thread reached the max instruction count
