`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  4 2021 16:31:38 CST (May  4 2021 08:31:38 UTC)

module DC_Filter_Mul2i258Add2i3u2_4(in1, out1);
  input [1:0] in1;
  output [11:0] out1;
  wire [1:0] in1;
  wire [11:0] out1;
  assign out1[0] = 1'b0;
  assign out1[1] = out1[8];
  assign out1[2] = out1[9];
  assign out1[3] = out1[10];
  assign out1[4] = 1'b0;
  assign out1[5] = 1'b0;
  assign out1[6] = 1'b0;
  assign out1[7] = 1'b0;
  assign out1[11] = 1'b0;
  INVX1 g8(.A (in1[0]), .Y (out1[8]));
  OAI2BB1X1 add_22_2_g24(.A0N (in1[1]), .A1N (in1[0]), .B0 (out1[10]),
       .Y (out1[9]));
  OR2X1 add_22_2_g25(.A (in1[1]), .B (in1[0]), .Y (out1[10]));
endmodule


