<stg><name>verify</name>


<trans_list>

<trans id="2460" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2461" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2462" from="2" to="260">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2464" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2465" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1007" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1007" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2467" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2470" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
<literal name="challenge_assign" val="-2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2471" from="5" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
<literal name="challenge_assign" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="5" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
<literal name="challenge_assign" val="!2"/>
<literal name="challenge_assign" val="!3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2469" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1076" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="34" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1076" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2504" from="35" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="59" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="60" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
<literal name="icmp_ln1091" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="61" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1091" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="62" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="85" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="86" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="87" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1058" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="88" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1058" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="89" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="113" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="114" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="115" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="116" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1026" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="117" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1026" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="118" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="142" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="143" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1040" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="144" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1040" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="145" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="146" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="146" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="147" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="149" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="149" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="150" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="189" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="189" to="190">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="190" to="191">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="190" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="191" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="195" to="195">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="195" to="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="196" to="197">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="196" to="198">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="197" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="236" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="236" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="237" to="238">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="237" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="238" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="242" to="242">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="242" to="243">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="243" to="244">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="243" to="245">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="244" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="250" to="251">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="250" to="252">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="251" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="252" to="253">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="252" to="254">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="253" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="254" to="255">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="254" to="256">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="255" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="256" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1268" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="256" to="258">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1268" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="257" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="258" to="259">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="258" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="259" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="261" to="262">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="261" to="268">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="262" to="263">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="262" to="261">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="263" to="263">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="263" to="264">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="264" to="265">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="264" to="267">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="266" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="267" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="268" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="268" to="271">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="269" to="270">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="269" to="268">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="270" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="271" to="271">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="271" to="272">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="272" to="273">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="272" to="275">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="274" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="276" to="276">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="276" to="277">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="277" to="278">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="277" to="280">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="279" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="289" to="290">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="289" to="295">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="291" to="292">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="291" to="301">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="292" to="293">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="292" to="291">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="293" to="294">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="294" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="301" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %messageByteLength_re = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %messageByteLength)

]]></Node>
<StgValue><ssdm name="messageByteLength_re"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
:1  %temp_1 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
:2  %temp_3 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
:3  %temp_2 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
:4  %hash = alloca [32 x i8], align 16

]]></Node>
<StgValue><ssdm name="hash"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
:5  %ctx_sponge_state_1 = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_1"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
:6  %temp_4 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
:7  %temp_5 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
:8  %ctx_sponge_state_8 = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_8"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
:9  %view_communicatedBit = alloca [75 x i8], align 1

]]></Node>
<StgValue><ssdm name="view_communicatedBit"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
:10  %temp_6 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
:11  %temp_7 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="64">
<![CDATA[
:12  %ctx_sponge_state_9 = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_9"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64">
<![CDATA[
:13  %view_communicatedBit_1 = alloca [75 x i8], align 1

]]></Node>
<StgValue><ssdm name="view_communicatedBit_1"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
:14  %ctx_sponge_state = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="64">
<![CDATA[
:15  %ctx_sponge_state_2 = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_2"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="64">
<![CDATA[
:16  %ctx_sponge_state_3 = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_3"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="64">
<![CDATA[
:17  %ctx_sponge_state_4 = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_4"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="64">
<![CDATA[
:18  %ctx_sponge_state_5 = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_5"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="64">
<![CDATA[
:19  %ctx_sponge_state_6 = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_6"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="64">
<![CDATA[
:20  %ctx_sponge_state_7 = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_7"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:21  %temp = alloca [24 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([24 x i32]* %temp)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="64">
<![CDATA[
:23  %as_hashes = alloca [21024 x i8], align 1

]]></Node>
<StgValue><ssdm name="as_hashes"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="64">
<![CDATA[
:24  %challenge_assign_2 = alloca [55 x i8], align 16

]]></Node>
<StgValue><ssdm name="challenge_assign_2"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:25  %view3Slab = alloca [3504 x i32], align 16

]]></Node>
<StgValue><ssdm name="view3Slab"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
:26  %digest_assign = alloca [96 x i8], align 16

]]></Node>
<StgValue><ssdm name="digest_assign"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64">
<![CDATA[
:27  %digest_0_assign = alloca [498 x i8], align 1

]]></Node>
<StgValue><ssdm name="digest_0_assign"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:28  %view1s_inputShare = alloca [876 x i32], align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
:29  %view1s_communicatedB = alloca [16425 x i8], align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:30  %view1s_outputShare = alloca [876 x i32], align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:31  %view2s_inputShare = alloca [876 x i32], align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
:32  %view2s_communicatedB = alloca [16425 x i8], align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:33  %view2s_outputShare = alloca [876 x i32], align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %view_communicatedBit_2 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="view_communicatedBit_2"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %view_communicatedBit_3 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="view_communicatedBit_3"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %view_communicatedBit_4 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="view_communicatedBit_4"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %view_communicatedBit_5 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="view_communicatedBit_5"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %view_communicatedBit_6 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="view_communicatedBit_6"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %view_communicatedBit_7 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="view_communicatedBit_7"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %view_communicatedBit_8 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="view_communicatedBit_8"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %view_communicatedBit_9 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="view_communicatedBit_9"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %view_communicatedBit_10 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="view_communicatedBit_10"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %view_communicatedBit_11 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="view_communicatedBit_11"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %view_communicatedBit_12 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="view_communicatedBit_12"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %view_communicatedBit_13 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="view_communicatedBit_13"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %view_communicatedBit_14 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="view_communicatedBit_14"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %view_communicatedBit_15 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="view_communicatedBit_15"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %view_communicatedBit_16 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="view_communicatedBit_16"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %view_communicatedBit_17 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="view_communicatedBit_17"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %view_communicatedBit_18 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="view_communicatedBit_18"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %view_communicatedBit_19 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="view_communicatedBit_19"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %view_communicatedBit_20 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="view_communicatedBit_20"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %view_communicatedBit_21 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="view_communicatedBit_21"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %view_communicatedBit_22 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="view_communicatedBit_22"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %view_communicatedBit_23 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="view_communicatedBit_23"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %view_communicatedBit_24 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="view_communicatedBit_24"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %view_communicatedBit_25 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="view_communicatedBit_25"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %view_communicatedBit_26 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="view_communicatedBit_26"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %view_communicatedBit_27 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="view_communicatedBit_27"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %view_communicatedBit_28 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="view_communicatedBit_28"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %view_communicatedBit_29 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="view_communicatedBit_29"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %view_communicatedBit_30 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="view_communicatedBit_30"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %view_communicatedBit_31 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="view_communicatedBit_31"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %view_communicatedBit_32 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="view_communicatedBit_32"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %view_communicatedBit_33 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="view_communicatedBit_33"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %view_communicatedBit_34 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="view_communicatedBit_34"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %view_communicatedBit_35 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="view_communicatedBit_35"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %view_communicatedBit_36 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="view_communicatedBit_36"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %view_communicatedBit_37 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="view_communicatedBit_37"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %view_communicatedBit_38 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="view_communicatedBit_38"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %view_communicatedBit_39 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="view_communicatedBit_39"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %view_communicatedBit_40 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="view_communicatedBit_40"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %view_communicatedBit_41 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="view_communicatedBit_41"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %view_communicatedBit_42 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="view_communicatedBit_42"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %view_communicatedBit_43 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="view_communicatedBit_43"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %view_communicatedBit_44 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="view_communicatedBit_44"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %view_communicatedBit_45 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="view_communicatedBit_45"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %view_communicatedBit_46 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="view_communicatedBit_46"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %view_communicatedBit_47 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="view_communicatedBit_47"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %view_communicatedBit_48 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="view_communicatedBit_48"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %view_communicatedBit_49 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="view_communicatedBit_49"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %view_communicatedBit_50 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="view_communicatedBit_50"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %view_communicatedBit_51 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="view_communicatedBit_51"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %view_communicatedBit_52 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="view_communicatedBit_52"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %view_communicatedBit_53 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="view_communicatedBit_53"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %view_communicatedBit_54 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="view_communicatedBit_54"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %view_communicatedBit_55 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="view_communicatedBit_55"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %view_communicatedBit_56 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="view_communicatedBit_56"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %view_communicatedBit_57 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="view_communicatedBit_57"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %view_communicatedBit_58 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="view_communicatedBit_58"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %view_communicatedBit_59 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="view_communicatedBit_59"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %view_communicatedBit_60 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="view_communicatedBit_60"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %view_communicatedBit_61 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="view_communicatedBit_61"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %view_communicatedBit_62 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="view_communicatedBit_62"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %view_communicatedBit_63 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="view_communicatedBit_63"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %view_communicatedBit_64 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="view_communicatedBit_64"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %view_communicatedBit_65 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="view_communicatedBit_65"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %view_communicatedBit_66 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="view_communicatedBit_66"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %view_communicatedBit_67 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="view_communicatedBit_67"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %view_communicatedBit_68 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="view_communicatedBit_68"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %view_communicatedBit_69 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="view_communicatedBit_69"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %view_communicatedBit_70 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="view_communicatedBit_70"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %view_communicatedBit_71 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="view_communicatedBit_71"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %view_communicatedBit_72 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="view_communicatedBit_72"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %view_communicatedBit_73 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="view_communicatedBit_73"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %view_communicatedBit_74 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="view_communicatedBit_74"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %view_communicatedBit_75 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="view_communicatedBit_75"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %view_communicatedBit_76 = getelementptr [75 x i8]* %view_communicatedBit, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="view_communicatedBit_76"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %view_communicatedBit_77 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="view_communicatedBit_77"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %view_communicatedBit_78 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="view_communicatedBit_78"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %view_communicatedBit_79 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="view_communicatedBit_79"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %view_communicatedBit_80 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="view_communicatedBit_80"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %view_communicatedBit_81 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="view_communicatedBit_81"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %view_communicatedBit_82 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="view_communicatedBit_82"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %view_communicatedBit_83 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="view_communicatedBit_83"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %view_communicatedBit_84 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="view_communicatedBit_84"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %view_communicatedBit_85 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="view_communicatedBit_85"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %view_communicatedBit_86 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="view_communicatedBit_86"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %view_communicatedBit_87 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="view_communicatedBit_87"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %view_communicatedBit_88 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="view_communicatedBit_88"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %view_communicatedBit_89 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="view_communicatedBit_89"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %view_communicatedBit_90 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="view_communicatedBit_90"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %view_communicatedBit_91 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="view_communicatedBit_91"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %view_communicatedBit_92 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="view_communicatedBit_92"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %view_communicatedBit_93 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="view_communicatedBit_93"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %view_communicatedBit_94 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="view_communicatedBit_94"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %view_communicatedBit_95 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="view_communicatedBit_95"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %view_communicatedBit_96 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="view_communicatedBit_96"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %view_communicatedBit_97 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="view_communicatedBit_97"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %view_communicatedBit_98 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="view_communicatedBit_98"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %view_communicatedBit_99 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="view_communicatedBit_99"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %view_communicatedBit_100 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="view_communicatedBit_100"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %view_communicatedBit_101 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="view_communicatedBit_101"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %view_communicatedBit_102 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="view_communicatedBit_102"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %view_communicatedBit_103 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="view_communicatedBit_103"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %view_communicatedBit_104 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="view_communicatedBit_104"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %view_communicatedBit_105 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="view_communicatedBit_105"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %view_communicatedBit_106 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="view_communicatedBit_106"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %view_communicatedBit_107 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="view_communicatedBit_107"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %view_communicatedBit_108 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="view_communicatedBit_108"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %view_communicatedBit_109 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="view_communicatedBit_109"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %view_communicatedBit_110 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="view_communicatedBit_110"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %view_communicatedBit_111 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="view_communicatedBit_111"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %view_communicatedBit_112 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="view_communicatedBit_112"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %view_communicatedBit_113 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="view_communicatedBit_113"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %view_communicatedBit_114 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="view_communicatedBit_114"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %view_communicatedBit_115 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="view_communicatedBit_115"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %view_communicatedBit_116 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="view_communicatedBit_116"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %view_communicatedBit_117 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="view_communicatedBit_117"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %view_communicatedBit_118 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="view_communicatedBit_118"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %view_communicatedBit_119 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="view_communicatedBit_119"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %view_communicatedBit_120 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="view_communicatedBit_120"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %view_communicatedBit_121 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="view_communicatedBit_121"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %view_communicatedBit_122 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="view_communicatedBit_122"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %view_communicatedBit_123 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="view_communicatedBit_123"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %view_communicatedBit_124 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="view_communicatedBit_124"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %view_communicatedBit_125 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="view_communicatedBit_125"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %view_communicatedBit_126 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="view_communicatedBit_126"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %view_communicatedBit_127 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="view_communicatedBit_127"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %view_communicatedBit_128 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="view_communicatedBit_128"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %view_communicatedBit_129 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="view_communicatedBit_129"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %view_communicatedBit_130 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="view_communicatedBit_130"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %view_communicatedBit_131 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="view_communicatedBit_131"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %view_communicatedBit_132 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="view_communicatedBit_132"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %view_communicatedBit_133 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="view_communicatedBit_133"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %view_communicatedBit_134 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="view_communicatedBit_134"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %view_communicatedBit_135 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="view_communicatedBit_135"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %view_communicatedBit_136 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="view_communicatedBit_136"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %view_communicatedBit_137 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="view_communicatedBit_137"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %view_communicatedBit_138 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="view_communicatedBit_138"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %view_communicatedBit_139 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="view_communicatedBit_139"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %view_communicatedBit_140 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="view_communicatedBit_140"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %view_communicatedBit_141 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="view_communicatedBit_141"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %view_communicatedBit_142 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="view_communicatedBit_142"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %view_communicatedBit_143 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="view_communicatedBit_143"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %view_communicatedBit_144 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="view_communicatedBit_144"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %view_communicatedBit_145 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="view_communicatedBit_145"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %view_communicatedBit_146 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="view_communicatedBit_146"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %view_communicatedBit_147 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="view_communicatedBit_147"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %view_communicatedBit_148 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="view_communicatedBit_148"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %view_communicatedBit_149 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="view_communicatedBit_149"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %view_communicatedBit_150 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="view_communicatedBit_150"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %view_communicatedBit_151 = getelementptr [75 x i8]* %view_communicatedBit_1, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="view_communicatedBit_151"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:184  br label %1

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %temp_0 = phi i8 [ 0, %0 ], [ %i_5, %45 ]

]]></Node>
<StgValue><ssdm name="temp_0"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %view3Output_0_rec = phi i10 [ 0, %0 ], [ %add_ln1275, %45 ]

]]></Node>
<StgValue><ssdm name="view3Output_0_rec"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:2  %phi_mul = phi i15 [ 0, %0 ], [ %add_ln1236, %45 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="15">
<![CDATA[
:3  %zext_ln1236_1 = zext i15 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="zext_ln1236_1"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln1236 = add i15 %phi_mul, 75

]]></Node>
<StgValue><ssdm name="add_ln1236"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="8">
<![CDATA[
:5  %zext_ln1236 = zext i8 %temp_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1236"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:6  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %temp_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln1066 = zext i10 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln1066"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="10">
<![CDATA[
:8  %zext_ln1254 = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="zext_ln1254"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:9  %tmp_3 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %temp_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="13">
<![CDATA[
:10  %zext_ln1254_1 = zext i13 %tmp_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1254_1"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11  %sub_ln1254 = sub i11 %zext_ln1254, %zext_ln1236

]]></Node>
<StgValue><ssdm name="sub_ln1254"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %view1s_inputShare_ad = getelementptr [876 x i32]* %view1s_inputShare, i64 0, i64 %zext_ln1066

]]></Node>
<StgValue><ssdm name="view1s_inputShare_ad"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13  %empty = or i10 %tmp, 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
:14  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %empty)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %view1s_inputShare_ad_1 = getelementptr [876 x i32]* %view1s_inputShare, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="view1s_inputShare_ad_1"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16  %empty_22 = or i10 %tmp, 2

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
:17  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %empty_22)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %view1s_inputShare_ad_2 = getelementptr [876 x i32]* %view1s_inputShare, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="view1s_inputShare_ad_2"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19  %empty_23 = or i10 %tmp, 3

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
:20  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %empty_23)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %view1s_inputShare_ad_3 = getelementptr [876 x i32]* %view1s_inputShare, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="view1s_inputShare_ad_3"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:22  %add_ln1241 = add i15 %phi_mul, 74

]]></Node>
<StgValue><ssdm name="add_ln1241"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="15">
<![CDATA[
:23  %zext_ln1241 = zext i15 %add_ln1241 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1241"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %view1s_communicatedB_1 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %zext_ln1241

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_1"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %view1s_communicatedB_2 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %zext_ln1236_1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_2"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %empty_24 = add i15 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="15">
<![CDATA[
:27  %p_cast127 = zext i15 %empty_24 to i64

]]></Node>
<StgValue><ssdm name="p_cast127"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %view1s_communicatedB_3 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast127

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_3"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:29  %empty_25 = add i15 %phi_mul, 2

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="15">
<![CDATA[
:30  %p_cast126 = zext i15 %empty_25 to i64

]]></Node>
<StgValue><ssdm name="p_cast126"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %view1s_communicatedB_4 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast126

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_4"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:32  %empty_26 = add i15 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="15">
<![CDATA[
:33  %p_cast125 = zext i15 %empty_26 to i64

]]></Node>
<StgValue><ssdm name="p_cast125"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %view1s_communicatedB_5 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast125

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_5"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:35  %empty_27 = add i15 %phi_mul, 4

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="15">
<![CDATA[
:36  %p_cast124 = zext i15 %empty_27 to i64

]]></Node>
<StgValue><ssdm name="p_cast124"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %view1s_communicatedB_6 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast124

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_6"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:38  %empty_28 = add i15 %phi_mul, 5

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="15">
<![CDATA[
:39  %p_cast123 = zext i15 %empty_28 to i64

]]></Node>
<StgValue><ssdm name="p_cast123"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %view1s_communicatedB_7 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast123

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_7"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:41  %empty_29 = add i15 %phi_mul, 6

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="15">
<![CDATA[
:42  %p_cast122 = zext i15 %empty_29 to i64

]]></Node>
<StgValue><ssdm name="p_cast122"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %view1s_communicatedB_8 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast122

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_8"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:44  %empty_30 = add i15 %phi_mul, 7

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="15">
<![CDATA[
:45  %p_cast121 = zext i15 %empty_30 to i64

]]></Node>
<StgValue><ssdm name="p_cast121"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %view1s_communicatedB_9 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast121

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_9"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:47  %empty_31 = add i15 %phi_mul, 8

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="15">
<![CDATA[
:48  %p_cast120 = zext i15 %empty_31 to i64

]]></Node>
<StgValue><ssdm name="p_cast120"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %view1s_communicatedB_10 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast120

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_10"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:50  %empty_32 = add i15 %phi_mul, 9

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="15">
<![CDATA[
:51  %p_cast119 = zext i15 %empty_32 to i64

]]></Node>
<StgValue><ssdm name="p_cast119"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %view1s_communicatedB_11 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast119

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_11"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:53  %empty_33 = add i15 %phi_mul, 10

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="15">
<![CDATA[
:54  %p_cast118 = zext i15 %empty_33 to i64

]]></Node>
<StgValue><ssdm name="p_cast118"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %view1s_communicatedB_12 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast118

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_12"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:56  %empty_34 = add i15 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="15">
<![CDATA[
:57  %p_cast117 = zext i15 %empty_34 to i64

]]></Node>
<StgValue><ssdm name="p_cast117"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %view1s_communicatedB_13 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast117

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_13"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:59  %empty_35 = add i15 %phi_mul, 12

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="15">
<![CDATA[
:60  %p_cast116 = zext i15 %empty_35 to i64

]]></Node>
<StgValue><ssdm name="p_cast116"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %view1s_communicatedB_14 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast116

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_14"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:62  %empty_36 = add i15 %phi_mul, 13

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="15">
<![CDATA[
:63  %p_cast115 = zext i15 %empty_36 to i64

]]></Node>
<StgValue><ssdm name="p_cast115"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %view1s_communicatedB_15 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast115

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_15"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:65  %empty_37 = add i15 %phi_mul, 14

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="15">
<![CDATA[
:66  %p_cast114 = zext i15 %empty_37 to i64

]]></Node>
<StgValue><ssdm name="p_cast114"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %view1s_communicatedB_16 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast114

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_16"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:68  %empty_38 = add i15 %phi_mul, 15

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="15">
<![CDATA[
:69  %p_cast113 = zext i15 %empty_38 to i64

]]></Node>
<StgValue><ssdm name="p_cast113"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %view1s_communicatedB_17 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast113

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_17"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:71  %empty_39 = add i15 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="15">
<![CDATA[
:72  %p_cast112 = zext i15 %empty_39 to i64

]]></Node>
<StgValue><ssdm name="p_cast112"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %view1s_communicatedB_18 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast112

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_18"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:74  %empty_40 = add i15 %phi_mul, 17

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="15">
<![CDATA[
:75  %p_cast111 = zext i15 %empty_40 to i64

]]></Node>
<StgValue><ssdm name="p_cast111"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %view1s_communicatedB_19 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast111

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_19"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:77  %empty_41 = add i15 %phi_mul, 18

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="15">
<![CDATA[
:78  %p_cast110 = zext i15 %empty_41 to i64

]]></Node>
<StgValue><ssdm name="p_cast110"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %view1s_communicatedB_20 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast110

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_20"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:80  %empty_42 = add i15 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="15">
<![CDATA[
:81  %p_cast109 = zext i15 %empty_42 to i64

]]></Node>
<StgValue><ssdm name="p_cast109"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %view1s_communicatedB_21 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast109

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_21"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:83  %empty_43 = add i15 %phi_mul, 20

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="15">
<![CDATA[
:84  %p_cast108 = zext i15 %empty_43 to i64

]]></Node>
<StgValue><ssdm name="p_cast108"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %view1s_communicatedB_22 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast108

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_22"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:86  %empty_44 = add i15 %phi_mul, 21

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="15">
<![CDATA[
:87  %p_cast107 = zext i15 %empty_44 to i64

]]></Node>
<StgValue><ssdm name="p_cast107"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %view1s_communicatedB_23 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast107

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_23"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:89  %empty_45 = add i15 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="15">
<![CDATA[
:90  %p_cast106 = zext i15 %empty_45 to i64

]]></Node>
<StgValue><ssdm name="p_cast106"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %view1s_communicatedB_24 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast106

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_24"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:92  %empty_46 = add i15 %phi_mul, 23

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="15">
<![CDATA[
:93  %p_cast105 = zext i15 %empty_46 to i64

]]></Node>
<StgValue><ssdm name="p_cast105"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %view1s_communicatedB_25 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast105

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_25"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:95  %empty_47 = add i15 %phi_mul, 24

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="15">
<![CDATA[
:96  %p_cast104 = zext i15 %empty_47 to i64

]]></Node>
<StgValue><ssdm name="p_cast104"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %view1s_communicatedB_26 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast104

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_26"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:98  %empty_48 = add i15 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="15">
<![CDATA[
:99  %p_cast103 = zext i15 %empty_48 to i64

]]></Node>
<StgValue><ssdm name="p_cast103"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %view1s_communicatedB_27 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast103

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_27"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:101  %empty_49 = add i15 %phi_mul, 26

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="15">
<![CDATA[
:102  %p_cast102 = zext i15 %empty_49 to i64

]]></Node>
<StgValue><ssdm name="p_cast102"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %view1s_communicatedB_28 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast102

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_28"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:104  %empty_50 = add i15 %phi_mul, 27

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="15">
<![CDATA[
:105  %p_cast101 = zext i15 %empty_50 to i64

]]></Node>
<StgValue><ssdm name="p_cast101"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %view1s_communicatedB_29 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast101

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_29"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:107  %empty_51 = add i15 %phi_mul, 28

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="15">
<![CDATA[
:108  %p_cast100 = zext i15 %empty_51 to i64

]]></Node>
<StgValue><ssdm name="p_cast100"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %view1s_communicatedB_30 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast100

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_30"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:110  %empty_52 = add i15 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="15">
<![CDATA[
:111  %p_cast99 = zext i15 %empty_52 to i64

]]></Node>
<StgValue><ssdm name="p_cast99"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %view1s_communicatedB_31 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast99

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_31"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:113  %empty_53 = add i15 %phi_mul, 30

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="15">
<![CDATA[
:114  %p_cast98 = zext i15 %empty_53 to i64

]]></Node>
<StgValue><ssdm name="p_cast98"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %view1s_communicatedB_32 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast98

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_32"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:116  %empty_54 = add i15 %phi_mul, 31

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="15">
<![CDATA[
:117  %p_cast97 = zext i15 %empty_54 to i64

]]></Node>
<StgValue><ssdm name="p_cast97"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %view1s_communicatedB_33 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast97

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_33"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:119  %empty_55 = add i15 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="15">
<![CDATA[
:120  %p_cast96 = zext i15 %empty_55 to i64

]]></Node>
<StgValue><ssdm name="p_cast96"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %view1s_communicatedB_34 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast96

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_34"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:122  %empty_56 = add i15 %phi_mul, 33

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="15">
<![CDATA[
:123  %p_cast95 = zext i15 %empty_56 to i64

]]></Node>
<StgValue><ssdm name="p_cast95"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %view1s_communicatedB_35 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast95

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_35"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:125  %empty_57 = add i15 %phi_mul, 34

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="15">
<![CDATA[
:126  %p_cast94 = zext i15 %empty_57 to i64

]]></Node>
<StgValue><ssdm name="p_cast94"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %view1s_communicatedB_36 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast94

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_36"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:128  %empty_58 = add i15 %phi_mul, 35

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="15">
<![CDATA[
:129  %p_cast93 = zext i15 %empty_58 to i64

]]></Node>
<StgValue><ssdm name="p_cast93"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %view1s_communicatedB_37 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast93

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_37"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:131  %empty_59 = add i15 %phi_mul, 36

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="15">
<![CDATA[
:132  %p_cast92 = zext i15 %empty_59 to i64

]]></Node>
<StgValue><ssdm name="p_cast92"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %view1s_communicatedB_38 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast92

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_38"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:134  %empty_60 = add i15 %phi_mul, 37

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="15">
<![CDATA[
:135  %p_cast91 = zext i15 %empty_60 to i64

]]></Node>
<StgValue><ssdm name="p_cast91"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %view1s_communicatedB_39 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast91

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_39"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:137  %empty_61 = add i15 %phi_mul, 38

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="15">
<![CDATA[
:138  %p_cast90 = zext i15 %empty_61 to i64

]]></Node>
<StgValue><ssdm name="p_cast90"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %view1s_communicatedB_40 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast90

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_40"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:140  %empty_62 = add i15 %phi_mul, 39

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="15">
<![CDATA[
:141  %p_cast89 = zext i15 %empty_62 to i64

]]></Node>
<StgValue><ssdm name="p_cast89"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %view1s_communicatedB_41 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast89

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_41"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:143  %empty_63 = add i15 %phi_mul, 40

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="15">
<![CDATA[
:144  %p_cast88 = zext i15 %empty_63 to i64

]]></Node>
<StgValue><ssdm name="p_cast88"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %view1s_communicatedB_42 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast88

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_42"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:146  %empty_64 = add i15 %phi_mul, 41

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="15">
<![CDATA[
:147  %p_cast87 = zext i15 %empty_64 to i64

]]></Node>
<StgValue><ssdm name="p_cast87"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %view1s_communicatedB_43 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_43"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:149  %empty_65 = add i15 %phi_mul, 42

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="15">
<![CDATA[
:150  %p_cast86 = zext i15 %empty_65 to i64

]]></Node>
<StgValue><ssdm name="p_cast86"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %view1s_communicatedB_44 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast86

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_44"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:152  %empty_66 = add i15 %phi_mul, 43

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="15">
<![CDATA[
:153  %p_cast85 = zext i15 %empty_66 to i64

]]></Node>
<StgValue><ssdm name="p_cast85"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %view1s_communicatedB_45 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast85

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_45"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:155  %empty_67 = add i15 %phi_mul, 44

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="15">
<![CDATA[
:156  %p_cast84 = zext i15 %empty_67 to i64

]]></Node>
<StgValue><ssdm name="p_cast84"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %view1s_communicatedB_46 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_46"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:158  %empty_68 = add i15 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="15">
<![CDATA[
:159  %p_cast83 = zext i15 %empty_68 to i64

]]></Node>
<StgValue><ssdm name="p_cast83"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %view1s_communicatedB_47 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_47"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:161  %empty_69 = add i15 %phi_mul, 46

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="15">
<![CDATA[
:162  %p_cast82 = zext i15 %empty_69 to i64

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %view1s_communicatedB_48 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast82

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_48"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:164  %empty_70 = add i15 %phi_mul, 47

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="15">
<![CDATA[
:165  %p_cast81 = zext i15 %empty_70 to i64

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %view1s_communicatedB_49 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast81

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_49"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:167  %empty_71 = add i15 %phi_mul, 48

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="15">
<![CDATA[
:168  %p_cast80 = zext i15 %empty_71 to i64

]]></Node>
<StgValue><ssdm name="p_cast80"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %view1s_communicatedB_50 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast80

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_50"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:170  %empty_72 = add i15 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="15">
<![CDATA[
:171  %p_cast79 = zext i15 %empty_72 to i64

]]></Node>
<StgValue><ssdm name="p_cast79"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %view1s_communicatedB_51 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_51"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:173  %empty_73 = add i15 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="15">
<![CDATA[
:174  %p_cast78 = zext i15 %empty_73 to i64

]]></Node>
<StgValue><ssdm name="p_cast78"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %view1s_communicatedB_52 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast78

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_52"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:176  %empty_74 = add i15 %phi_mul, 51

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="15">
<![CDATA[
:177  %p_cast77 = zext i15 %empty_74 to i64

]]></Node>
<StgValue><ssdm name="p_cast77"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %view1s_communicatedB_53 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast77

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_53"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:179  %empty_75 = add i15 %phi_mul, 52

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="15">
<![CDATA[
:180  %p_cast76 = zext i15 %empty_75 to i64

]]></Node>
<StgValue><ssdm name="p_cast76"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %view1s_communicatedB_54 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast76

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_54"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:182  %empty_76 = add i15 %phi_mul, 53

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="15">
<![CDATA[
:183  %p_cast75 = zext i15 %empty_76 to i64

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %view1s_communicatedB_55 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_55"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:185  %empty_77 = add i15 %phi_mul, 54

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="15">
<![CDATA[
:186  %p_cast74 = zext i15 %empty_77 to i64

]]></Node>
<StgValue><ssdm name="p_cast74"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %view1s_communicatedB_56 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast74

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_56"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:188  %empty_78 = add i15 %phi_mul, 55

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="15">
<![CDATA[
:189  %p_cast73 = zext i15 %empty_78 to i64

]]></Node>
<StgValue><ssdm name="p_cast73"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %view1s_communicatedB_57 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_57"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:191  %empty_79 = add i15 %phi_mul, 56

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="15">
<![CDATA[
:192  %p_cast72 = zext i15 %empty_79 to i64

]]></Node>
<StgValue><ssdm name="p_cast72"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %view1s_communicatedB_58 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_58"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:194  %empty_80 = add i15 %phi_mul, 57

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="15">
<![CDATA[
:195  %p_cast71 = zext i15 %empty_80 to i64

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %view1s_communicatedB_59 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_59"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:197  %empty_81 = add i15 %phi_mul, 58

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="15">
<![CDATA[
:198  %p_cast70 = zext i15 %empty_81 to i64

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %view1s_communicatedB_60 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast70

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_60"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:200  %empty_82 = add i15 %phi_mul, 59

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="15">
<![CDATA[
:201  %p_cast69 = zext i15 %empty_82 to i64

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %view1s_communicatedB_61 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast69

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_61"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:203  %empty_83 = add i15 %phi_mul, 60

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="15">
<![CDATA[
:204  %p_cast68 = zext i15 %empty_83 to i64

]]></Node>
<StgValue><ssdm name="p_cast68"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %view1s_communicatedB_62 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast68

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_62"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:206  %empty_84 = add i15 %phi_mul, 61

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="15">
<![CDATA[
:207  %p_cast67 = zext i15 %empty_84 to i64

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %view1s_communicatedB_63 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_63"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:209  %empty_85 = add i15 %phi_mul, 62

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="15">
<![CDATA[
:210  %p_cast66 = zext i15 %empty_85 to i64

]]></Node>
<StgValue><ssdm name="p_cast66"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211  %view1s_communicatedB_64 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast66

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_64"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:212  %empty_86 = add i15 %phi_mul, 63

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="15">
<![CDATA[
:213  %p_cast65 = zext i15 %empty_86 to i64

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %view1s_communicatedB_65 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_65"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:215  %empty_87 = add i15 %phi_mul, 64

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="15">
<![CDATA[
:216  %p_cast64 = zext i15 %empty_87 to i64

]]></Node>
<StgValue><ssdm name="p_cast64"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %view1s_communicatedB_66 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast64

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_66"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:218  %empty_88 = add i15 %phi_mul, 65

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="15">
<![CDATA[
:219  %p_cast63 = zext i15 %empty_88 to i64

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %view1s_communicatedB_67 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_67"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:221  %empty_89 = add i15 %phi_mul, 66

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="15">
<![CDATA[
:222  %p_cast62 = zext i15 %empty_89 to i64

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %view1s_communicatedB_68 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_68"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:224  %empty_90 = add i15 %phi_mul, 67

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="15">
<![CDATA[
:225  %p_cast61 = zext i15 %empty_90 to i64

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %view1s_communicatedB_69 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_69"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:227  %empty_91 = add i15 %phi_mul, 68

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="15">
<![CDATA[
:228  %p_cast60 = zext i15 %empty_91 to i64

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %view1s_communicatedB_70 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_70"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:230  %empty_92 = add i15 %phi_mul, 69

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="15">
<![CDATA[
:231  %p_cast59 = zext i15 %empty_92 to i64

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %view1s_communicatedB_71 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_71"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:233  %empty_93 = add i15 %phi_mul, 70

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="15">
<![CDATA[
:234  %p_cast58 = zext i15 %empty_93 to i64

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %view1s_communicatedB_72 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast58

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_72"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:236  %empty_94 = add i15 %phi_mul, 71

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="15">
<![CDATA[
:237  %p_cast57 = zext i15 %empty_94 to i64

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %view1s_communicatedB_73 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_73"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:239  %empty_95 = add i15 %phi_mul, 72

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="15">
<![CDATA[
:240  %p_cast56 = zext i15 %empty_95 to i64

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241  %view1s_communicatedB_74 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast56

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_74"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:242  %empty_96 = add i15 %phi_mul, 73

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="15">
<![CDATA[
:243  %p_cast = zext i15 %empty_96 to i64

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %view1s_communicatedB_75 = getelementptr [16425 x i8]* %view1s_communicatedB, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_75"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245  %view1s_outputShare_a = getelementptr [876 x i32]* %view1s_outputShare, i64 0, i64 %zext_ln1066

]]></Node>
<StgValue><ssdm name="view1s_outputShare_a"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:246  %view1s_outputShare_a_1 = getelementptr [876 x i32]* %view1s_outputShare, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="view1s_outputShare_a_1"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247  %view1s_outputShare_a_2 = getelementptr [876 x i32]* %view1s_outputShare, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="view1s_outputShare_a_2"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %view1s_outputShare_a_3 = getelementptr [876 x i32]* %view1s_outputShare, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="view1s_outputShare_a_3"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249  %view2s_inputShare_ad = getelementptr [876 x i32]* %view2s_inputShare, i64 0, i64 %zext_ln1066

]]></Node>
<StgValue><ssdm name="view2s_inputShare_ad"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %view2s_inputShare_ad_1 = getelementptr [876 x i32]* %view2s_inputShare, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="view2s_inputShare_ad_1"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251  %view2s_inputShare_ad_2 = getelementptr [876 x i32]* %view2s_inputShare, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="view2s_inputShare_ad_2"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:252  %view2s_inputShare_ad_3 = getelementptr [876 x i32]* %view2s_inputShare, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="view2s_inputShare_ad_3"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253  %view2s_communicatedB_1 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %zext_ln1236_1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_1"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %view2s_communicatedB_2 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast127

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_2"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255  %view2s_communicatedB_3 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast126

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_3"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256  %view2s_communicatedB_4 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast125

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_4"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257  %view2s_communicatedB_5 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast124

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_5"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258  %view2s_communicatedB_6 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast123

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_6"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259  %view2s_communicatedB_7 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast122

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_7"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %view2s_communicatedB_8 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast121

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_8"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261  %view2s_communicatedB_9 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast120

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_9"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262  %view2s_communicatedB_10 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast119

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_10"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263  %view2s_communicatedB_11 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast118

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_11"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264  %view2s_communicatedB_12 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast117

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_12"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265  %view2s_communicatedB_13 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast116

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_13"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266  %view2s_communicatedB_14 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast115

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_14"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267  %view2s_communicatedB_15 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast114

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_15"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %view2s_communicatedB_16 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast113

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_16"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269  %view2s_communicatedB_17 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast112

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_17"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:270  %view2s_communicatedB_18 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast111

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_18"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271  %view2s_communicatedB_19 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast110

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_19"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %view2s_communicatedB_20 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast109

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_20"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273  %view2s_communicatedB_21 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast108

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_21"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274  %view2s_communicatedB_22 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast107

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_22"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275  %view2s_communicatedB_23 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast106

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_23"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276  %view2s_communicatedB_24 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast105

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_24"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277  %view2s_communicatedB_25 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast104

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_25"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %view2s_communicatedB_26 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast103

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_26"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279  %view2s_communicatedB_27 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast102

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_27"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280  %view2s_communicatedB_28 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast101

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_28"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281  %view2s_communicatedB_29 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast100

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_29"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282  %view2s_communicatedB_30 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast99

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_30"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283  %view2s_communicatedB_31 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast98

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_31"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %view2s_communicatedB_32 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast97

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_32"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285  %view2s_communicatedB_33 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast96

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_33"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286  %view2s_communicatedB_34 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast95

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_34"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287  %view2s_communicatedB_35 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast94

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_35"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288  %view2s_communicatedB_36 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast93

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_36"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289  %view2s_communicatedB_37 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast92

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_37"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %view2s_communicatedB_38 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast91

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_38"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291  %view2s_communicatedB_39 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast90

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_39"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %view2s_communicatedB_40 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast89

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_40"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293  %view2s_communicatedB_41 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast88

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_41"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294  %view2s_communicatedB_42 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_42"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295  %view2s_communicatedB_43 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast86

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_43"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296  %view2s_communicatedB_44 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast85

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_44"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297  %view2s_communicatedB_45 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_45"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298  %view2s_communicatedB_46 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_46"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299  %view2s_communicatedB_47 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast82

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_47"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:300  %view2s_communicatedB_48 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast81

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_48"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301  %view2s_communicatedB_49 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast80

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_49"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %view2s_communicatedB_50 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_50"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303  %view2s_communicatedB_51 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast78

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_51"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304  %view2s_communicatedB_52 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast77

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_52"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305  %view2s_communicatedB_53 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast76

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_53"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:306  %view2s_communicatedB_54 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_54"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307  %view2s_communicatedB_55 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast74

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_55"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %view2s_communicatedB_56 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_56"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309  %view2s_communicatedB_57 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_57"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:310  %view2s_communicatedB_58 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_58"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311  %view2s_communicatedB_59 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast70

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_59"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:312  %view2s_communicatedB_60 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast69

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_60"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313  %view2s_communicatedB_61 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast68

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_61"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %view2s_communicatedB_62 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_62"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315  %view2s_communicatedB_63 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast66

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_63"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316  %view2s_communicatedB_64 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_64"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317  %view2s_communicatedB_65 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast64

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_65"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318  %view2s_communicatedB_66 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_66"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319  %view2s_communicatedB_67 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_67"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320  %view2s_communicatedB_68 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_68"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321  %view2s_communicatedB_69 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_69"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:322  %view2s_communicatedB_70 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_70"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323  %view2s_communicatedB_71 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast58

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_71"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:324  %view2s_communicatedB_72 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_72"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325  %view2s_communicatedB_73 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast56

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_73"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %view2s_communicatedB_74 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_74"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327  %view2s_communicatedB_75 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %zext_ln1241

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_75"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:328  %view2s_outputShare_a = getelementptr [876 x i32]* %view2s_outputShare, i64 0, i64 %zext_ln1066

]]></Node>
<StgValue><ssdm name="view2s_outputShare_a"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329  %view2s_outputShare_a_1 = getelementptr [876 x i32]* %view2s_outputShare, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="view2s_outputShare_a_1"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:330  %view2s_outputShare_a_2 = getelementptr [876 x i32]* %view2s_outputShare, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="view2s_outputShare_a_2"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331  %view2s_outputShare_a_3 = getelementptr [876 x i32]* %view2s_outputShare, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="view2s_outputShare_a_3"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:332  %icmp_ln1236 = icmp eq i8 %temp_0, -37

]]></Node>
<StgValue><ssdm name="icmp_ln1236"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:333  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:334  %i_5 = add i8 %temp_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:335  br i1 %icmp_ln1236, label %46, label %2

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:0  store i8 0, i8* %view1s_communicatedB_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln1241"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %trunc_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %temp_0, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln54 = zext i6 %trunc_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sig_0_challengeBits_1 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_1"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="6">
<![CDATA[
:6  %sig_0_challengeBits_2 = load i8* %sig_0_challengeBits_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_2"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_88 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_88"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
:3  %ctx_sponge_byteIOInd_89 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_1, i4 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_89"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="2" op_0_bw="8">
<![CDATA[
:1  %trunc_ln386 = trunc i8 %temp_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln386"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:2  %bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386, i1 false)

]]></Node>
<StgValue><ssdm name="bitNumber_assign"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="6">
<![CDATA[
:6  %sig_0_challengeBits_2 = load i8* %sig_0_challengeBits_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_2"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %xor_ln54 = xor i3 %bitNumber_assign, -2

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="3">
<![CDATA[
:8  %zext_ln54_1 = zext i3 %xor_ln54 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %lshr_ln54 = lshr i8 %sig_0_challengeBits_2, %zext_ln54_1

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="8">
<![CDATA[
:10  %trunc_ln386_1 = trunc i8 %lshr_ln54 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln386_1"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  %xor_ln54_1 = xor i3 %bitNumber_assign, -1

]]></Node>
<StgValue><ssdm name="xor_ln54_1"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="3">
<![CDATA[
:12  %zext_ln54_2 = zext i3 %xor_ln54_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %lshr_ln54_1 = lshr i8 %sig_0_challengeBits_2, %zext_ln54_2

]]></Node>
<StgValue><ssdm name="lshr_ln54_1"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="8">
<![CDATA[
:14  %trunc_ln54 = trunc i8 %lshr_ln54_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  %challenge_assign = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_1, i1 %trunc_ln54)

]]></Node>
<StgValue><ssdm name="challenge_assign"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="843" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
meminst.i:0  %phi_ln1007 = phi i5 [ 0, %2 ], [ %add_ln1007, %meminst.i ]

]]></Node>
<StgValue><ssdm name="phi_ln1007"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst.i:1  %add_ln1007 = add i5 %phi_ln1007, 1

]]></Node>
<StgValue><ssdm name="add_ln1007"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="5">
<![CDATA[
meminst.i:2  %zext_ln1007 = zext i5 %phi_ln1007 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1007"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:3  %temp_addr = getelementptr [24 x i32]* %temp, i64 0, i64 %zext_ln1007

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
meminst.i:4  call void @_ssdm_op_Write.bram.i32(i32* %temp_addr, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln1007"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst.i:5  %icmp_ln1007 = icmp eq i5 %phi_ln1007, -9

]]></Node>
<StgValue><ssdm name="icmp_ln1007"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:7  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:8  br i1 %icmp_ln1007, label %.preheader236.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln1007"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1007" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
.preheader236.preheader:0  br label %.preheader236

]]></Node>
<StgValue><ssdm name="br_ln1009"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader236:0  %loop_0_i = phi i7 [ %loop, %3 ], [ 0, %.preheader236.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader236:1  %icmp_ln1009 = icmp eq i7 %loop_0_i, -53

]]></Node>
<StgValue><ssdm name="icmp_ln1009"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader236:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader236:3  %loop = add i7 %loop_0_i, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader236:4  br i1 %icmp_ln1009, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln1009"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln1010 = zext i7 %loop_0_i to i15

]]></Node>
<StgValue><ssdm name="zext_ln1010"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln1010 = add i15 %phi_mul, %zext_ln1010

]]></Node>
<StgValue><ssdm name="add_ln1010"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln1010_1 = zext i15 %add_ln1010 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1010_1"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sig_0_proofs_commun_1 = getelementptr [16425 x i8]* %sig_0_proofs_commun, i64 0, i64 %zext_ln1010_1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_commun_1"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="15">
<![CDATA[
:5  %sig_0_proofs_commun_2 = load i8* %sig_0_proofs_commun_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_commun_2"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0  switch i2 %challenge_assign, label %.loopexit._crit_edge.i [
    i2 0, label %createRandomTape.exit41.i
    i2 1, label %createRandomTape.exit35.i
    i2 -2, label %.critedge
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1014"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
<literal name="challenge_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
.critedge:0  %ctx_sponge_byteIOInd_40 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_5, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_40"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
<literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
createRandomTape.exit35.i:0  %ctx_sponge_byteIOInd_20 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_3, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_20"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
<literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
createRandomTape.exit41.i:0  %ctx_sponge_byteIOInd = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %view2s_communicatedB_76 = getelementptr [16425 x i8]* %view2s_communicatedB, i64 0, i64 %zext_ln1010_1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_76"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="15">
<![CDATA[
:5  %sig_0_proofs_commun_2 = load i8* %sig_0_proofs_commun_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_commun_2"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:6  store i8 %sig_0_proofs_commun_2, i8* %view2s_communicatedB_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln1010"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader236

]]></Node>
<StgValue><ssdm name="br_ln1009"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="871" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
.critedge:0  %ctx_sponge_byteIOInd_40 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_5, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_40"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="872" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
.critedge:1  %ctx_sponge_byteIOInd_41 = call fastcc i32 @KeccakWidth1600_Spon.10([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_40, [3504 x i8]* %sig_0_proofs_seed1, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_41"/></StgValue>
</operation>

<operation id="873" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
.critedge:16  %ctx_sponge_byteIOInd_50 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_6, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_50"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="874" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
.critedge:1  %ctx_sponge_byteIOInd_41 = call fastcc i32 @KeccakWidth1600_Spon.10([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_40, [3504 x i8]* %sig_0_proofs_seed1, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_41"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
.critedge:16  %ctx_sponge_byteIOInd_50 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_6, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_50"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="876" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
.critedge:2  %call_ret = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_41)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="877" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32">
<![CDATA[
.critedge:17  %ctx_sponge_byteIOInd_51 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_50, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="878" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
.critedge:2  %call_ret = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_41)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="879" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="64">
<![CDATA[
.critedge:3  %ctx_sponge_byteIOInd_42 = extractvalue { i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_42"/></StgValue>
</operation>

<operation id="880" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="64">
<![CDATA[
.critedge:4  %ctx_sponge_squeezing_4 = extractvalue { i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_4"/></StgValue>
</operation>

<operation id="881" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32">
<![CDATA[
.critedge:17  %ctx_sponge_byteIOInd_51 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_50, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_51"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="882" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="1" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.critedge:5  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_42, i32 %ctx_sponge_squeezing_4, [498 x i8]* %digest_0_assign, i1 false, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32">
<![CDATA[
.critedge:18  %call_ret7 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_51)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="884" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="1" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.critedge:5  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_42, i32 %ctx_sponge_squeezing_4, [498 x i8]* %digest_0_assign, i1 false, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="885" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32">
<![CDATA[
.critedge:18  %call_ret7 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_51)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="886" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="64">
<![CDATA[
.critedge:19  %ctx_sponge_byteIOInd_52 = extractvalue { i32, i32 } %call_ret7, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_52"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="64">
<![CDATA[
.critedge:20  %ctx_sponge_squeezing_6 = extractvalue { i32, i32 } %call_ret7, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="888" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
.critedge:6  %ctx_sponge_byteIOInd_43 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_5, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_43"/></StgValue>
</operation>

<operation id="889" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64">
<![CDATA[
.critedge:21  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_52, i32 %ctx_sponge_squeezing_6, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="890" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
.critedge:6  %ctx_sponge_byteIOInd_43 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_5, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_43"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64">
<![CDATA[
.critedge:21  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_52, i32 %ctx_sponge_squeezing_6, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="892" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="1" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
.critedge:7  %ctx_sponge_byteIOInd_44 = call fastcc i32 @KeccakWidth1600_Spon.12([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_43, [498 x i8]* %digest_0_assign, i1 false)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_44"/></StgValue>
</operation>

<operation id="893" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0">
<![CDATA[
.critedge:22  %ctx_sponge_byteIOInd_53 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_6, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_53"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="894" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="1" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
.critedge:7  %ctx_sponge_byteIOInd_44 = call fastcc i32 @KeccakWidth1600_Spon.12([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_43, [498 x i8]* %digest_0_assign, i1 false)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_44"/></StgValue>
</operation>

<operation id="895" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0">
<![CDATA[
.critedge:22  %ctx_sponge_byteIOInd_53 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_6, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_53"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="896" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:8  %ctx_sponge_byteIOInd_45 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_44, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_45"/></StgValue>
</operation>

<operation id="897" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
.critedge:23  %ctx_sponge_byteIOInd_54 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_53, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_54"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="898" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:8  %ctx_sponge_byteIOInd_45 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_44, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_45"/></StgValue>
</operation>

<operation id="899" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
.critedge:23  %ctx_sponge_byteIOInd_54 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_53, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_54"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="900" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:9  %ctx_sponge_byteIOInd_46 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_45, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_46"/></StgValue>
</operation>

<operation id="901" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:24  %ctx_sponge_byteIOInd_55 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_54, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_55"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="902" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:9  %ctx_sponge_byteIOInd_46 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_45, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_46"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:24  %ctx_sponge_byteIOInd_55 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_54, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_55"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="904" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:10  %ctx_sponge_byteIOInd_47 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_46, i8 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_47"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="905" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:10  %ctx_sponge_byteIOInd_47 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_46, i8 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_47"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="906" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:11  %ctx_sponge_byteIOInd_48 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_47, i8 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_48"/></StgValue>
</operation>

<operation id="907" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
.critedge:25  %ctx_sponge_byteIOInd_56 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_55, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_56"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="908" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:11  %ctx_sponge_byteIOInd_48 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_47, i8 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_48"/></StgValue>
</operation>

<operation id="909" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
.critedge:25  %ctx_sponge_byteIOInd_56 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_55, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_56"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="910" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
.critedge:12  %call_ret3 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_48)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="911" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
.critedge:26  %ctx_sponge_byteIOInd_57 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_56, i8 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_57"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="912" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
.critedge:12  %call_ret3 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_48)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="913" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="64">
<![CDATA[
.critedge:13  %ctx_sponge_byteIOInd_49 = extractvalue { i32, i32 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_49"/></StgValue>
</operation>

<operation id="914" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="64">
<![CDATA[
.critedge:14  %ctx_sponge_squeezing_5 = extractvalue { i32, i32 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_5"/></StgValue>
</operation>

<operation id="915" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
.critedge:26  %ctx_sponge_byteIOInd_57 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_56, i8 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_57"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="916" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="1" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.critedge:15  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_49, i32 %ctx_sponge_squeezing_5, [498 x i8]* %digest_0_assign, i1 false, i8 75)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="917" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
.critedge:27  %ctx_sponge_byteIOInd_58 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_57, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_58"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="918" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="1" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.critedge:15  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state_5, i32 %ctx_sponge_byteIOInd_49, i32 %ctx_sponge_squeezing_5, [498 x i8]* %digest_0_assign, i1 false, i8 75)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="919" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
.critedge:27  %ctx_sponge_byteIOInd_58 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_57, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_58"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="920" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32">
<![CDATA[
.critedge:28  %call_ret10 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_58)

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="921" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32">
<![CDATA[
.critedge:28  %call_ret10 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_58)

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>

<operation id="922" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="64">
<![CDATA[
.critedge:29  %ctx_sponge_byteIOInd_59 = extractvalue { i32, i32 } %call_ret10, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_59"/></StgValue>
</operation>

<operation id="923" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="64">
<![CDATA[
.critedge:30  %ctx_sponge_squeezing_7 = extractvalue { i32, i32 } %call_ret10, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="924" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64">
<![CDATA[
.critedge:31  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_59, i32 %ctx_sponge_squeezing_7, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="925" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64">
<![CDATA[
.critedge:31  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_6, i32 %ctx_sponge_byteIOInd_59, i32 %ctx_sponge_squeezing_7, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
.critedge:32  br label %23

]]></Node>
<StgValue><ssdm name="br_ln1076"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="927" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %loop_8_i = phi i3 [ 0, %.critedge ], [ %loop_7, %24 ]

]]></Node>
<StgValue><ssdm name="loop_8_i"/></StgValue>
</operation>

<operation id="928" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="929" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln1076 = icmp eq i3 %loop_8_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1076"/></StgValue>
</operation>

<operation id="930" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %loop_7 = add i3 %loop_8_i, 1

]]></Node>
<StgValue><ssdm name="loop_7"/></StgValue>
</operation>

<operation id="931" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1076, label %._crit_edge16.i, label %24

]]></Node>
<StgValue><ssdm name="br_ln1076"/></StgValue>
</operation>

<operation id="932" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1076" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="3">
<![CDATA[
:0  %zext_ln1077 = zext i3 %loop_8_i to i11

]]></Node>
<StgValue><ssdm name="zext_ln1077"/></StgValue>
</operation>

<operation id="933" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1076" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln1077 = add i11 %zext_ln1254, %zext_ln1077

]]></Node>
<StgValue><ssdm name="add_ln1077"/></StgValue>
</operation>

<operation id="934" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1076" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln1077_1 = zext i11 %add_ln1077 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1077_1"/></StgValue>
</operation>

<operation id="935" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1076" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sig_0_proofs_inputS_3 = getelementptr [876 x i32]* %sig_0_proofs_inputS, i64 0, i64 %zext_ln1077_1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_inputS_3"/></StgValue>
</operation>

<operation id="936" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1076" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="10">
<![CDATA[
:5  %sig_0_proofs_inputS_4 = load i32* %sig_0_proofs_inputS_3, align 4

]]></Node>
<StgValue><ssdm name="sig_0_proofs_inputS_4"/></StgValue>
</operation>

<operation id="937" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1076" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
._crit_edge16.i:0  %ctx_sponge_byteIOInd_60 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_7, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_60"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="938" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %view1s_inputShare_ad_8 = getelementptr [876 x i32]* %view1s_inputShare, i64 0, i64 %zext_ln1077_1

]]></Node>
<StgValue><ssdm name="view1s_inputShare_ad_8"/></StgValue>
</operation>

<operation id="939" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="10">
<![CDATA[
:5  %sig_0_proofs_inputS_4 = load i32* %sig_0_proofs_inputS_3, align 4

]]></Node>
<StgValue><ssdm name="sig_0_proofs_inputS_4"/></StgValue>
</operation>

<operation id="940" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store i32 %sig_0_proofs_inputS_4, i32* %view1s_inputShare_ad_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln1077"/></StgValue>
</operation>

<operation id="941" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %23

]]></Node>
<StgValue><ssdm name="br_ln1076"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="942" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
._crit_edge16.i:0  %ctx_sponge_byteIOInd_60 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_7, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_60"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="943" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge16.i:1  %ctx_sponge_byteIOInd_61 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_60, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_61"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="944" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge16.i:1  %ctx_sponge_byteIOInd_61 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_60, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_61"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="945" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge16.i:2  %call_ret12 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_61)

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="946" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge16.i:2  %call_ret12 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_61)

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>

<operation id="947" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge16.i:3  %ctx_sponge_byteIOInd_62 = extractvalue { i32, i32 } %call_ret12, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_62"/></StgValue>
</operation>

<operation id="948" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge16.i:4  %ctx_sponge_squeezing_8 = extractvalue { i32, i32 } %call_ret12, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="949" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge16.i:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_62, i32 %ctx_sponge_squeezing_8, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="950" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge16.i:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_62, i32 %ctx_sponge_squeezing_8, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="951" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge16.i:6  %ctx_sponge_byteIOInd_63 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_7, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_63"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="952" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge16.i:6  %ctx_sponge_byteIOInd_63 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_7, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_63"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="953" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="0">
<![CDATA[
._crit_edge16.i:7  %ctx_sponge_byteIOInd_64 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_63, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_64"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="954" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="0">
<![CDATA[
._crit_edge16.i:7  %ctx_sponge_byteIOInd_64 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_63, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_64"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="955" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge16.i:8  %ctx_sponge_byteIOInd_65 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_64, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_65"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="956" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge16.i:8  %ctx_sponge_byteIOInd_65 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_64, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_65"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="957" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge16.i:9  %ctx_sponge_byteIOInd_66 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_65, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_66"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="958" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge16.i:9  %ctx_sponge_byteIOInd_66 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_65, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_66"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="959" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge16.i:10  %ctx_sponge_byteIOInd_67 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_66, i8 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_67"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="960" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge16.i:10  %ctx_sponge_byteIOInd_67 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_66, i8 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_67"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="961" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge16.i:11  %ctx_sponge_byteIOInd_68 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_67, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_68"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="962" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge16.i:11  %ctx_sponge_byteIOInd_68 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_67, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_68"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="963" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge16.i:12  %call_ret14 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_68)

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="964" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge16.i:12  %call_ret14 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_68)

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>

<operation id="965" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge16.i:13  %ctx_sponge_byteIOInd_69 = extractvalue { i32, i32 } %call_ret14, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_69"/></StgValue>
</operation>

<operation id="966" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge16.i:14  %ctx_sponge_squeezing_9 = extractvalue { i32, i32 } %call_ret14, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="967" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge16.i:15  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_69, i32 %ctx_sponge_squeezing_9, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="968" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge16.i:15  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_7, i32 %ctx_sponge_byteIOInd_69, i32 %ctx_sponge_squeezing_9, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="969" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge16.i:16  br label %.preheader65

]]></Node>
<StgValue><ssdm name="br_ln1083"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="970" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader65:0  %loop_10 = phi i5 [ %add_ln1083, %28 ], [ 15, %._crit_edge16.i ]

]]></Node>
<StgValue><ssdm name="loop_10"/></StgValue>
</operation>

<operation id="971" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="5">
<![CDATA[
.preheader65:1  %sext_ln1083 = sext i5 %loop_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1083"/></StgValue>
</operation>

<operation id="972" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader65:2  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_10, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="973" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:3  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="974" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:4  br i1 %tmp_13, label %.preheader.i.preheader, label %25

]]></Node>
<StgValue><ssdm name="br_ln1083"/></StgValue>
</operation>

<operation id="975" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="2" op_0_bw="5">
<![CDATA[
:0  %trunc_ln1083 = trunc i5 %loop_10 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1083"/></StgValue>
</operation>

<operation id="976" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln1084 = icmp eq i2 %trunc_ln1083, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1084"/></StgValue>
</operation>

<operation id="977" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln1084, label %26, label %27

]]></Node>
<StgValue><ssdm name="br_ln1084"/></StgValue>
</operation>

<operation id="978" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loop_10, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="979" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="3">
<![CDATA[
:1  %zext_ln1087 = zext i3 %tmp_19 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1087"/></StgValue>
</operation>

<operation id="980" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln1087 = add i11 %zext_ln1087, %zext_ln1254

]]></Node>
<StgValue><ssdm name="add_ln1087"/></StgValue>
</operation>

<operation id="981" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln1087_2 = zext i11 %add_ln1087 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1087_2"/></StgValue>
</operation>

<operation id="982" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %view2s_inputShare_ad_8 = getelementptr [876 x i32]* %view2s_inputShare, i64 0, i64 %zext_ln1087_2

]]></Node>
<StgValue><ssdm name="view2s_inputShare_ad_8"/></StgValue>
</operation>

<operation id="983" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="10">
<![CDATA[
:5  %view2s_inputShare_lo_1 = load i32* %view2s_inputShare_ad_8, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_1"/></StgValue>
</operation>

<operation id="984" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="32">
<![CDATA[
:6  %zext_ln1087_1 = zext i32 %sext_ln1083 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1087_1"/></StgValue>
</operation>

<operation id="985" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %digest_assign_addr_7 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1087_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr_7"/></StgValue>
</operation>

<operation id="986" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="7">
<![CDATA[
:8  %digest_assign_load_7 = load i8* %digest_assign_addr_7, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_7"/></StgValue>
</operation>

<operation id="987" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln1085_1 = zext i32 %sext_ln1083 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1085_1"/></StgValue>
</operation>

<operation id="988" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %digest_assign_addr_6 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1085_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr_6"/></StgValue>
</operation>

<operation id="989" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="7">
<![CDATA[
:2  %digest_assign_load_6 = load i8* %digest_assign_addr_6, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_6"/></StgValue>
</operation>

<operation id="990" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln1091"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="991" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="10">
<![CDATA[
:5  %view2s_inputShare_lo_1 = load i32* %view2s_inputShare_ad_8, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_1"/></StgValue>
</operation>

<operation id="992" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="7">
<![CDATA[
:8  %digest_assign_load_7 = load i8* %digest_assign_addr_7, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_7"/></StgValue>
</operation>

<operation id="993" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="32">
<![CDATA[
:9  %trunc_ln1087 = trunc i32 %view2s_inputShare_lo_1 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln1087"/></StgValue>
</operation>

<operation id="994" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:10  %or_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln1087, i8 %digest_assign_load_7)

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="995" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:11  store i32 %or_ln3, i32* %view2s_inputShare_ad_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln1087"/></StgValue>
</operation>

<operation id="996" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="997" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="7">
<![CDATA[
:2  %digest_assign_load_6 = load i8* %digest_assign_addr_6, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_6"/></StgValue>
</operation>

<operation id="998" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="8">
<![CDATA[
:3  %zext_ln1085 = zext i8 %digest_assign_load_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1085"/></StgValue>
</operation>

<operation id="999" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_15 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loop_10, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1000" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="11" op_0_bw="3">
<![CDATA[
:5  %zext_ln1085_2 = zext i3 %tmp_15 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1085_2"/></StgValue>
</operation>

<operation id="1001" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln1085 = add i11 %zext_ln1254, %zext_ln1085_2

]]></Node>
<StgValue><ssdm name="add_ln1085"/></StgValue>
</operation>

<operation id="1002" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln1085_3 = zext i11 %add_ln1085 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1085_3"/></StgValue>
</operation>

<operation id="1003" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %view2s_inputShare_ad_7 = getelementptr [876 x i32]* %view2s_inputShare, i64 0, i64 %zext_ln1085_3

]]></Node>
<StgValue><ssdm name="view2s_inputShare_ad_7"/></StgValue>
</operation>

<operation id="1004" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store i32 %zext_ln1085, i32* %view2s_inputShare_ad_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln1085"/></StgValue>
</operation>

<operation id="1005" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %28

]]></Node>
<StgValue><ssdm name="br_ln1085"/></StgValue>
</operation>

<operation id="1006" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln1083 = add i5 %loop_10, -1

]]></Node>
<StgValue><ssdm name="add_ln1083"/></StgValue>
</operation>

<operation id="1007" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader65

]]></Node>
<StgValue><ssdm name="br_ln1083"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1008" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.i:0  %loop_10_i = phi i7 [ %loop_15, %29 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="loop_10_i"/></StgValue>
</operation>

<operation id="1009" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:1  %icmp_ln1091 = icmp eq i7 %loop_10_i, -53

]]></Node>
<StgValue><ssdm name="icmp_ln1091"/></StgValue>
</operation>

<operation id="1010" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1011" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:3  %loop_15 = add i7 %loop_10_i, 1

]]></Node>
<StgValue><ssdm name="loop_15"/></StgValue>
</operation>

<operation id="1012" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln1091, label %.loopexit._crit_edge.i.loopexit, label %29

]]></Node>
<StgValue><ssdm name="br_ln1091"/></StgValue>
</operation>

<operation id="1013" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
<literal name="icmp_ln1091" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln1092 = add i7 %loop_10_i, 16

]]></Node>
<StgValue><ssdm name="add_ln1092"/></StgValue>
</operation>

<operation id="1014" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
<literal name="icmp_ln1091" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln1092 = zext i7 %add_ln1092 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1092"/></StgValue>
</operation>

<operation id="1015" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
<literal name="icmp_ln1091" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %digest_assign_addr_8 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1092

]]></Node>
<StgValue><ssdm name="digest_assign_addr_8"/></StgValue>
</operation>

<operation id="1016" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
<literal name="icmp_ln1091" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="7">
<![CDATA[
:3  %digest_assign_load_8 = load i8* %digest_assign_addr_8, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_8"/></StgValue>
</operation>

<operation id="1017" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="-2"/>
<literal name="icmp_ln1091" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.i.loopexit:0  br label %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1018" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1091" val="1"/>
</and_exp><and_exp><literal name="challenge_assign" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.i:0  br label %30

]]></Node>
<StgValue><ssdm name="br_ln1104"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1019" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="7">
<![CDATA[
:3  %digest_assign_load_8 = load i8* %digest_assign_addr_8, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_8"/></StgValue>
</operation>

<operation id="1020" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="7">
<![CDATA[
:4  %zext_ln1092_1 = zext i7 %loop_10_i to i8

]]></Node>
<StgValue><ssdm name="zext_ln1092_1"/></StgValue>
</operation>

<operation id="1021" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln1092_1 = add i8 %zext_ln1092_1, -90

]]></Node>
<StgValue><ssdm name="add_ln1092_1"/></StgValue>
</operation>

<operation id="1022" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln1092_2 = zext i8 %add_ln1092_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1092_2"/></StgValue>
</operation>

<operation id="1023" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %digest_0_assign_add_3 = getelementptr [498 x i8]* %digest_0_assign, i64 0, i64 %zext_ln1092_2

]]></Node>
<StgValue><ssdm name="digest_0_assign_add_3"/></StgValue>
</operation>

<operation id="1024" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:8  store i8 %digest_assign_load_8, i8* %digest_0_assign_add_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln1092"/></StgValue>
</operation>

<operation id="1025" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln1091"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1026" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
createRandomTape.exit35.i:0  %ctx_sponge_byteIOInd_20 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_3, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_20"/></StgValue>
</operation>

<operation id="1027" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
createRandomTape.exit41.i:0  %ctx_sponge_byteIOInd = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1028" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
createRandomTape.exit35.i:1  %ctx_sponge_byteIOInd_21 = call fastcc i32 @KeccakWidth1600_Spon.10([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_20, [3504 x i8]* %sig_0_proofs_seed1, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_21"/></StgValue>
</operation>

<operation id="1029" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
createRandomTape.exit41.i:1  %ctx_sponge_byteIOInd_1 = call fastcc i32 @KeccakWidth1600_Spon.10([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd, [3504 x i8]* %sig_0_proofs_seed1, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1030" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
createRandomTape.exit35.i:1  %ctx_sponge_byteIOInd_21 = call fastcc i32 @KeccakWidth1600_Spon.10([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_20, [3504 x i8]* %sig_0_proofs_seed1, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_21"/></StgValue>
</operation>

<operation id="1031" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
createRandomTape.exit41.i:1  %ctx_sponge_byteIOInd_1 = call fastcc i32 @KeccakWidth1600_Spon.10([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd, [3504 x i8]* %sig_0_proofs_seed1, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1032" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
createRandomTape.exit35.i:2  %call_ret8 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_21)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="1033" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
createRandomTape.exit41.i:2  %call_ret2 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_1)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1034" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
createRandomTape.exit35.i:2  %call_ret8 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_21)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="1035" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="64">
<![CDATA[
createRandomTape.exit35.i:3  %ctx_sponge_byteIOInd_22 = extractvalue { i32, i32 } %call_ret8, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_22"/></StgValue>
</operation>

<operation id="1036" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="64">
<![CDATA[
createRandomTape.exit35.i:4  %ctx_sponge_squeezing_2 = extractvalue { i32, i32 } %call_ret8, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_2"/></StgValue>
</operation>

<operation id="1037" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
createRandomTape.exit41.i:2  %call_ret2 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_1)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="1038" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="64">
<![CDATA[
createRandomTape.exit41.i:3  %ctx_sponge_byteIOInd_2 = extractvalue { i32, i32 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_2"/></StgValue>
</operation>

<operation id="1039" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="64">
<![CDATA[
createRandomTape.exit41.i:4  %ctx_sponge_squeezing = extractvalue { i32, i32 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1040" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
createRandomTape.exit35.i:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_22, i32 %ctx_sponge_squeezing_2, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="1041" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
createRandomTape.exit41.i:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_2, i32 %ctx_sponge_squeezing, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1042" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
createRandomTape.exit35.i:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_22, i32 %ctx_sponge_squeezing_2, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="1043" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
createRandomTape.exit41.i:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_2, i32 %ctx_sponge_squeezing, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1044" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
createRandomTape.exit35.i:6  %ctx_sponge_byteIOInd_23 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_3, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_23"/></StgValue>
</operation>

<operation id="1045" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
createRandomTape.exit41.i:6  %ctx_sponge_byteIOInd_3 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1046" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
createRandomTape.exit35.i:6  %ctx_sponge_byteIOInd_23 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_3, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_23"/></StgValue>
</operation>

<operation id="1047" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
createRandomTape.exit41.i:6  %ctx_sponge_byteIOInd_3 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1048" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:7  %ctx_sponge_byteIOInd_24 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_23, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_24"/></StgValue>
</operation>

<operation id="1049" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:7  %ctx_sponge_byteIOInd_4 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_3, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1050" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:7  %ctx_sponge_byteIOInd_24 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_23, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_24"/></StgValue>
</operation>

<operation id="1051" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:7  %ctx_sponge_byteIOInd_4 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_3, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1052" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:8  %ctx_sponge_byteIOInd_25 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_24, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_25"/></StgValue>
</operation>

<operation id="1053" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:8  %ctx_sponge_byteIOInd_5 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_4, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_5"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1054" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:8  %ctx_sponge_byteIOInd_25 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_24, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_25"/></StgValue>
</operation>

<operation id="1055" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:8  %ctx_sponge_byteIOInd_5 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_4, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1056" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:9  %ctx_sponge_byteIOInd_26 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_25, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_26"/></StgValue>
</operation>

<operation id="1057" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:9  %ctx_sponge_byteIOInd_6 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_5, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1058" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:9  %ctx_sponge_byteIOInd_26 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_25, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_26"/></StgValue>
</operation>

<operation id="1059" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:9  %ctx_sponge_byteIOInd_6 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_5, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_6"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1060" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:10  %ctx_sponge_byteIOInd_27 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_26, i8 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_27"/></StgValue>
</operation>

<operation id="1061" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:10  %ctx_sponge_byteIOInd_7 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_6, i8 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_7"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1062" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:10  %ctx_sponge_byteIOInd_27 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_26, i8 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_27"/></StgValue>
</operation>

<operation id="1063" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:10  %ctx_sponge_byteIOInd_7 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_6, i8 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1064" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:11  %ctx_sponge_byteIOInd_28 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_27, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_28"/></StgValue>
</operation>

<operation id="1065" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:11  %ctx_sponge_byteIOInd_8 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_7, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_8"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1066" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit35.i:11  %ctx_sponge_byteIOInd_28 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_27, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_28"/></StgValue>
</operation>

<operation id="1067" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
createRandomTape.exit41.i:11  %ctx_sponge_byteIOInd_8 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_7, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_8"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1068" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
createRandomTape.exit35.i:12  %call_ret6 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_28)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="1069" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
createRandomTape.exit41.i:12  %call_ret5 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_8)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1070" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
createRandomTape.exit35.i:12  %call_ret6 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_28)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="1071" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="64">
<![CDATA[
createRandomTape.exit35.i:13  %ctx_sponge_byteIOInd_29 = extractvalue { i32, i32 } %call_ret6, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_29"/></StgValue>
</operation>

<operation id="1072" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="64">
<![CDATA[
createRandomTape.exit35.i:14  %ctx_sponge_squeezing_3 = extractvalue { i32, i32 } %call_ret6, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_3"/></StgValue>
</operation>

<operation id="1073" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
createRandomTape.exit41.i:12  %call_ret5 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_8)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="1074" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="64">
<![CDATA[
createRandomTape.exit41.i:13  %ctx_sponge_byteIOInd_9 = extractvalue { i32, i32 } %call_ret5, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_9"/></StgValue>
</operation>

<operation id="1075" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="64">
<![CDATA[
createRandomTape.exit41.i:14  %ctx_sponge_squeezing_1 = extractvalue { i32, i32 } %call_ret5, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1076" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
createRandomTape.exit35.i:15  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_29, i32 %ctx_sponge_squeezing_3, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="1077" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
createRandomTape.exit41.i:15  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_9, i32 %ctx_sponge_squeezing_1, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1078" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
createRandomTape.exit35.i:15  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_3, i32 %ctx_sponge_byteIOInd_29, i32 %ctx_sponge_squeezing_3, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="1079" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
createRandomTape.exit35.i:16  br label %16

]]></Node>
<StgValue><ssdm name="br_ln1050"/></StgValue>
</operation>

<operation id="1080" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
createRandomTape.exit41.i:15  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_9, i32 %ctx_sponge_squeezing_1, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="1081" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="challenge_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
createRandomTape.exit41.i:16  br label %5

]]></Node>
<StgValue><ssdm name="br_ln1019"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1082" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %loop_6 = phi i5 [ 15, %createRandomTape.exit35.i ], [ %add_ln1050, %20 ]

]]></Node>
<StgValue><ssdm name="loop_6"/></StgValue>
</operation>

<operation id="1083" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln1050 = sext i5 %loop_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1050"/></StgValue>
</operation>

<operation id="1084" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:2  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_6, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1085" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1086" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_2, label %.preheader3.i.preheader, label %17

]]></Node>
<StgValue><ssdm name="br_ln1050"/></StgValue>
</operation>

<operation id="1087" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="5">
<![CDATA[
:0  %trunc_ln1050 = trunc i5 %loop_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1050"/></StgValue>
</operation>

<operation id="1088" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln1051 = icmp eq i2 %trunc_ln1050, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1051"/></StgValue>
</operation>

<operation id="1089" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln1051, label %18, label %19

]]></Node>
<StgValue><ssdm name="br_ln1051"/></StgValue>
</operation>

<operation id="1090" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_12 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loop_6, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1091" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="3">
<![CDATA[
:1  %zext_ln1054 = zext i3 %tmp_12 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1054"/></StgValue>
</operation>

<operation id="1092" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln1054 = add i11 %zext_ln1054, %zext_ln1254

]]></Node>
<StgValue><ssdm name="add_ln1054"/></StgValue>
</operation>

<operation id="1093" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln1054_2 = zext i11 %add_ln1054 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1054_2"/></StgValue>
</operation>

<operation id="1094" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %view1s_inputShare_ad_7 = getelementptr [876 x i32]* %view1s_inputShare, i64 0, i64 %zext_ln1054_2

]]></Node>
<StgValue><ssdm name="view1s_inputShare_ad_7"/></StgValue>
</operation>

<operation id="1095" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="10">
<![CDATA[
:5  %view1s_inputShare_lo_1 = load i32* %view1s_inputShare_ad_7, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_1"/></StgValue>
</operation>

<operation id="1096" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="32">
<![CDATA[
:6  %zext_ln1054_1 = zext i32 %sext_ln1050 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1054_1"/></StgValue>
</operation>

<operation id="1097" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %digest_assign_addr_3 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1054_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr_3"/></StgValue>
</operation>

<operation id="1098" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="7">
<![CDATA[
:8  %digest_assign_load_3 = load i8* %digest_assign_addr_3, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_3"/></StgValue>
</operation>

<operation id="1099" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln1052_1 = zext i32 %sext_ln1050 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1052_1"/></StgValue>
</operation>

<operation id="1100" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %digest_assign_addr_2 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1052_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr_2"/></StgValue>
</operation>

<operation id="1101" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="7">
<![CDATA[
:2  %digest_assign_load_2 = load i8* %digest_assign_addr_2, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_2"/></StgValue>
</operation>

<operation id="1102" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.i.preheader:0  br label %.preheader3.i

]]></Node>
<StgValue><ssdm name="br_ln1058"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1103" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="10">
<![CDATA[
:5  %view1s_inputShare_lo_1 = load i32* %view1s_inputShare_ad_7, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_1"/></StgValue>
</operation>

<operation id="1104" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="7">
<![CDATA[
:8  %digest_assign_load_3 = load i8* %digest_assign_addr_3, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_3"/></StgValue>
</operation>

<operation id="1105" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="32">
<![CDATA[
:9  %trunc_ln1054 = trunc i32 %view1s_inputShare_lo_1 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln1054"/></StgValue>
</operation>

<operation id="1106" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:10  %or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln1054, i8 %digest_assign_load_3)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="1107" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:11  store i32 %or_ln1, i32* %view1s_inputShare_ad_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln1054"/></StgValue>
</operation>

<operation id="1108" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1109" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="7">
<![CDATA[
:2  %digest_assign_load_2 = load i8* %digest_assign_addr_2, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_2"/></StgValue>
</operation>

<operation id="1110" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="8">
<![CDATA[
:3  %zext_ln1052 = zext i8 %digest_assign_load_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1052"/></StgValue>
</operation>

<operation id="1111" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_11 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loop_6, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1112" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="3">
<![CDATA[
:5  %zext_ln1052_2 = zext i3 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1052_2"/></StgValue>
</operation>

<operation id="1113" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln1052 = add i11 %zext_ln1254, %zext_ln1052_2

]]></Node>
<StgValue><ssdm name="add_ln1052"/></StgValue>
</operation>

<operation id="1114" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln1052_3 = zext i11 %add_ln1052 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1052_3"/></StgValue>
</operation>

<operation id="1115" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %view1s_inputShare_ad_6 = getelementptr [876 x i32]* %view1s_inputShare, i64 0, i64 %zext_ln1052_3

]]></Node>
<StgValue><ssdm name="view1s_inputShare_ad_6"/></StgValue>
</operation>

<operation id="1116" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store i32 %zext_ln1052, i32* %view1s_inputShare_ad_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln1052"/></StgValue>
</operation>

<operation id="1117" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %20

]]></Node>
<StgValue><ssdm name="br_ln1052"/></StgValue>
</operation>

<operation id="1118" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln1050 = add i5 %loop_6, -1

]]></Node>
<StgValue><ssdm name="add_ln1050"/></StgValue>
</operation>

<operation id="1119" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln1050"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1120" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3.i:0  %loop_6_i = phi i7 [ %loop_12, %21 ], [ 0, %.preheader3.i.preheader ]

]]></Node>
<StgValue><ssdm name="loop_6_i"/></StgValue>
</operation>

<operation id="1121" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.i:1  %icmp_ln1058 = icmp eq i7 %loop_6_i, -53

]]></Node>
<StgValue><ssdm name="icmp_ln1058"/></StgValue>
</operation>

<operation id="1122" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.i:2  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1123" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.i:3  %loop_12 = add i7 %loop_6_i, 1

]]></Node>
<StgValue><ssdm name="loop_12"/></StgValue>
</operation>

<operation id="1124" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.i:4  br i1 %icmp_ln1058, label %._crit_edge13.i, label %21

]]></Node>
<StgValue><ssdm name="br_ln1058"/></StgValue>
</operation>

<operation id="1125" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1058" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln1059 = add i7 %loop_6_i, 16

]]></Node>
<StgValue><ssdm name="add_ln1059"/></StgValue>
</operation>

<operation id="1126" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1058" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln1059 = zext i7 %add_ln1059 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1059"/></StgValue>
</operation>

<operation id="1127" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1058" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %digest_assign_addr_5 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1059

]]></Node>
<StgValue><ssdm name="digest_assign_addr_5"/></StgValue>
</operation>

<operation id="1128" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1058" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="7">
<![CDATA[
:3  %digest_assign_load_5 = load i8* %digest_assign_addr_5, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_5"/></StgValue>
</operation>

<operation id="1129" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1058" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
._crit_edge13.i:0  %ctx_sponge_byteIOInd_30 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_4, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_30"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1130" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="7">
<![CDATA[
:3  %digest_assign_load_5 = load i8* %digest_assign_addr_5, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_5"/></StgValue>
</operation>

<operation id="1131" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="7">
<![CDATA[
:4  %zext_ln1059_1 = zext i7 %loop_6_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln1059_1"/></StgValue>
</operation>

<operation id="1132" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %digest_0_assign_add_2 = getelementptr [498 x i8]* %digest_0_assign, i64 0, i64 %zext_ln1059_1

]]></Node>
<StgValue><ssdm name="digest_0_assign_add_2"/></StgValue>
</operation>

<operation id="1133" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:6  store i8 %digest_assign_load_5, i8* %digest_0_assign_add_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln1059"/></StgValue>
</operation>

<operation id="1134" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader3.i

]]></Node>
<StgValue><ssdm name="br_ln1058"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1135" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
._crit_edge13.i:0  %ctx_sponge_byteIOInd_30 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_4, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_30"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1136" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge13.i:1  %ctx_sponge_byteIOInd_31 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_30, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_31"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1137" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge13.i:1  %ctx_sponge_byteIOInd_31 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_30, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_31"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1138" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge13.i:2  %call_ret20 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_31)

]]></Node>
<StgValue><ssdm name="call_ret20"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1139" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge13.i:2  %call_ret20 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_31)

]]></Node>
<StgValue><ssdm name="call_ret20"/></StgValue>
</operation>

<operation id="1140" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge13.i:3  %ctx_sponge_byteIOInd_32 = extractvalue { i32, i32 } %call_ret20, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_32"/></StgValue>
</operation>

<operation id="1141" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge13.i:4  %ctx_sponge_squeezing_12 = extractvalue { i32, i32 } %call_ret20, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_12"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1142" st_id="95" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="1" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
._crit_edge13.i:5  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_32, i32 %ctx_sponge_squeezing_12, [498 x i8]* %digest_0_assign, i1 true, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1143" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="1" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
._crit_edge13.i:5  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_32, i32 %ctx_sponge_squeezing_12, [498 x i8]* %digest_0_assign, i1 true, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1144" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge13.i:6  %ctx_sponge_byteIOInd_33 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_4, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_33"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1145" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge13.i:6  %ctx_sponge_byteIOInd_33 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_4, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_33"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1146" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="1" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge13.i:7  %ctx_sponge_byteIOInd_34 = call fastcc i32 @KeccakWidth1600_Spon.12([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_33, [498 x i8]* %digest_0_assign, i1 true)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_34"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1147" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="1" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge13.i:7  %ctx_sponge_byteIOInd_34 = call fastcc i32 @KeccakWidth1600_Spon.12([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_33, [498 x i8]* %digest_0_assign, i1 true)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_34"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1148" st_id="101" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge13.i:8  %ctx_sponge_byteIOInd_35 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_34, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_35"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1149" st_id="102" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge13.i:8  %ctx_sponge_byteIOInd_35 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_34, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_35"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1150" st_id="103" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge13.i:9  %ctx_sponge_byteIOInd_36 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_35, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_36"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1151" st_id="104" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge13.i:9  %ctx_sponge_byteIOInd_36 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_35, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_36"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1152" st_id="105" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge13.i:10  %ctx_sponge_byteIOInd_37 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_36, i8 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_37"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1153" st_id="106" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge13.i:10  %ctx_sponge_byteIOInd_37 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_36, i8 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_37"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1154" st_id="107" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge13.i:11  %ctx_sponge_byteIOInd_38 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_37, i8 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_38"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1155" st_id="108" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge13.i:11  %ctx_sponge_byteIOInd_38 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_37, i8 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_38"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1156" st_id="109" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge13.i:12  %call_ret22 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_38)

]]></Node>
<StgValue><ssdm name="call_ret22"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1157" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge13.i:12  %call_ret22 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_38)

]]></Node>
<StgValue><ssdm name="call_ret22"/></StgValue>
</operation>

<operation id="1158" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge13.i:13  %ctx_sponge_byteIOInd_39 = extractvalue { i32, i32 } %call_ret22, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_39"/></StgValue>
</operation>

<operation id="1159" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge13.i:14  %ctx_sponge_squeezing_13 = extractvalue { i32, i32 } %call_ret22, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_13"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1160" st_id="111" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="1" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
._crit_edge13.i:15  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_39, i32 %ctx_sponge_squeezing_13, [498 x i8]* %digest_0_assign, i1 true, i8 75)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1161" st_id="112" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="1" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
._crit_edge13.i:15  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state_4, i32 %ctx_sponge_byteIOInd_39, i32 %ctx_sponge_squeezing_13, [498 x i8]* %digest_0_assign, i1 true, i8 75)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="1162" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.i:16  br label %.preheader1.i

]]></Node>
<StgValue><ssdm name="br_ln1065"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1163" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.i:0  %loop_7_i = phi i3 [ %loop_14, %22 ], [ 0, %._crit_edge13.i ]

]]></Node>
<StgValue><ssdm name="loop_7_i"/></StgValue>
</operation>

<operation id="1164" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.i:1  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1165" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1.i:2  %icmp_ln1065 = icmp eq i3 %loop_7_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="1166" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1.i:3  %loop_14 = add i3 %loop_7_i, 1

]]></Node>
<StgValue><ssdm name="loop_14"/></StgValue>
</operation>

<operation id="1167" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.i:4  br i1 %icmp_ln1065, label %.loopexit._crit_edge.i.loopexit426, label %22

]]></Node>
<StgValue><ssdm name="br_ln1065"/></StgValue>
</operation>

<operation id="1168" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="3">
<![CDATA[
:0  %zext_ln1066_1 = zext i3 %loop_7_i to i11

]]></Node>
<StgValue><ssdm name="zext_ln1066_1"/></StgValue>
</operation>

<operation id="1169" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln1066 = add i11 %zext_ln1254, %zext_ln1066_1

]]></Node>
<StgValue><ssdm name="add_ln1066"/></StgValue>
</operation>

<operation id="1170" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln1066_2 = zext i11 %add_ln1066 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1066_2"/></StgValue>
</operation>

<operation id="1171" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sig_0_proofs_inputS_1 = getelementptr [876 x i32]* %sig_0_proofs_inputS, i64 0, i64 %zext_ln1066_2

]]></Node>
<StgValue><ssdm name="sig_0_proofs_inputS_1"/></StgValue>
</operation>

<operation id="1172" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="10">
<![CDATA[
:5  %sig_0_proofs_inputS_2 = load i32* %sig_0_proofs_inputS_1, align 4

]]></Node>
<StgValue><ssdm name="sig_0_proofs_inputS_2"/></StgValue>
</operation>

<operation id="1173" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.i.loopexit426:0  br label %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1174" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %view2s_inputShare_ad_6 = getelementptr [876 x i32]* %view2s_inputShare, i64 0, i64 %zext_ln1066_2

]]></Node>
<StgValue><ssdm name="view2s_inputShare_ad_6"/></StgValue>
</operation>

<operation id="1175" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="10">
<![CDATA[
:5  %sig_0_proofs_inputS_2 = load i32* %sig_0_proofs_inputS_1, align 4

]]></Node>
<StgValue><ssdm name="sig_0_proofs_inputS_2"/></StgValue>
</operation>

<operation id="1176" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store i32 %sig_0_proofs_inputS_2, i32* %view2s_inputShare_ad_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln1066"/></StgValue>
</operation>

<operation id="1177" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader1.i

]]></Node>
<StgValue><ssdm name="br_ln1065"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1178" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %loop_5 = phi i5 [ 15, %createRandomTape.exit41.i ], [ %add_ln1019, %9 ]

]]></Node>
<StgValue><ssdm name="loop_5"/></StgValue>
</operation>

<operation id="1179" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln1019 = sext i5 %loop_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1019"/></StgValue>
</operation>

<operation id="1180" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:2  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_5, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1181" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1182" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1, label %.preheader6.i.preheader, label %6

]]></Node>
<StgValue><ssdm name="br_ln1019"/></StgValue>
</operation>

<operation id="1183" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="2" op_0_bw="5">
<![CDATA[
:0  %trunc_ln1019 = trunc i5 %loop_5 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1019"/></StgValue>
</operation>

<operation id="1184" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln1020 = icmp eq i2 %trunc_ln1019, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1020"/></StgValue>
</operation>

<operation id="1185" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln1020, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln1020"/></StgValue>
</operation>

<operation id="1186" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loop_5, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1187" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="11" op_0_bw="3">
<![CDATA[
:1  %zext_ln1023 = zext i3 %tmp_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1023"/></StgValue>
</operation>

<operation id="1188" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln1023 = add i11 %zext_ln1023, %zext_ln1254

]]></Node>
<StgValue><ssdm name="add_ln1023"/></StgValue>
</operation>

<operation id="1189" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln1023_2 = zext i11 %add_ln1023 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1023_2"/></StgValue>
</operation>

<operation id="1190" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %view1s_inputShare_ad_5 = getelementptr [876 x i32]* %view1s_inputShare, i64 0, i64 %zext_ln1023_2

]]></Node>
<StgValue><ssdm name="view1s_inputShare_ad_5"/></StgValue>
</operation>

<operation id="1191" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="10">
<![CDATA[
:5  %view1s_inputShare_lo = load i32* %view1s_inputShare_ad_5, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo"/></StgValue>
</operation>

<operation id="1192" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="32">
<![CDATA[
:6  %zext_ln1023_1 = zext i32 %sext_ln1019 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1023_1"/></StgValue>
</operation>

<operation id="1193" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %digest_assign_addr_1 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1023_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr_1"/></StgValue>
</operation>

<operation id="1194" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="7">
<![CDATA[
:8  %digest_assign_load_1 = load i8* %digest_assign_addr_1, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_1"/></StgValue>
</operation>

<operation id="1195" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln1021_1 = zext i32 %sext_ln1019 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1021_1"/></StgValue>
</operation>

<operation id="1196" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %digest_assign_addr = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1021_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr"/></StgValue>
</operation>

<operation id="1197" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="7">
<![CDATA[
:2  %digest_assign_load = load i8* %digest_assign_addr, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load"/></StgValue>
</operation>

<operation id="1198" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.i.preheader:0  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name="br_ln1026"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1199" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="10">
<![CDATA[
:5  %view1s_inputShare_lo = load i32* %view1s_inputShare_ad_5, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo"/></StgValue>
</operation>

<operation id="1200" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="7">
<![CDATA[
:8  %digest_assign_load_1 = load i8* %digest_assign_addr_1, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_1"/></StgValue>
</operation>

<operation id="1201" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="24" op_0_bw="32">
<![CDATA[
:9  %trunc_ln1023 = trunc i32 %view1s_inputShare_lo to i24

]]></Node>
<StgValue><ssdm name="trunc_ln1023"/></StgValue>
</operation>

<operation id="1202" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:10  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln1023, i8 %digest_assign_load_1)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1203" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:11  store i32 %or_ln, i32* %view1s_inputShare_ad_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln1023"/></StgValue>
</operation>

<operation id="1204" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1205" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="7">
<![CDATA[
:2  %digest_assign_load = load i8* %digest_assign_addr, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load"/></StgValue>
</operation>

<operation id="1206" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="8">
<![CDATA[
:3  %zext_ln1021 = zext i8 %digest_assign_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln1021"/></StgValue>
</operation>

<operation id="1207" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loop_5, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1208" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="3">
<![CDATA[
:5  %zext_ln1021_2 = zext i3 %tmp_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1021_2"/></StgValue>
</operation>

<operation id="1209" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln1021 = add i11 %zext_ln1254, %zext_ln1021_2

]]></Node>
<StgValue><ssdm name="add_ln1021"/></StgValue>
</operation>

<operation id="1210" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln1021_3 = zext i11 %add_ln1021 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1021_3"/></StgValue>
</operation>

<operation id="1211" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %view1s_inputShare_ad_4 = getelementptr [876 x i32]* %view1s_inputShare, i64 0, i64 %zext_ln1021_3

]]></Node>
<StgValue><ssdm name="view1s_inputShare_ad_4"/></StgValue>
</operation>

<operation id="1212" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store i32 %zext_ln1021, i32* %view1s_inputShare_ad_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln1021"/></StgValue>
</operation>

<operation id="1213" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1020" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %9

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1214" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln1019 = add i5 %loop_5, -1

]]></Node>
<StgValue><ssdm name="add_ln1019"/></StgValue>
</operation>

<operation id="1215" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln1019"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1216" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader6.i:0  %loop_2_i = phi i7 [ %loop_11, %10 ], [ 0, %.preheader6.i.preheader ]

]]></Node>
<StgValue><ssdm name="loop_2_i"/></StgValue>
</operation>

<operation id="1217" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6.i:1  %icmp_ln1026 = icmp eq i7 %loop_2_i, -53

]]></Node>
<StgValue><ssdm name="icmp_ln1026"/></StgValue>
</operation>

<operation id="1218" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.i:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1219" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6.i:3  %loop_11 = add i7 %loop_2_i, 1

]]></Node>
<StgValue><ssdm name="loop_11"/></StgValue>
</operation>

<operation id="1220" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i:4  br i1 %icmp_ln1026, label %._crit_edge.i, label %10

]]></Node>
<StgValue><ssdm name="br_ln1026"/></StgValue>
</operation>

<operation id="1221" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1026" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln1027 = add i7 %loop_2_i, 16

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="1222" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1026" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln1027 = zext i7 %add_ln1027 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="1223" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1026" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %digest_assign_addr_4 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="digest_assign_addr_4"/></StgValue>
</operation>

<operation id="1224" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1026" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="7">
<![CDATA[
:3  %digest_assign_load_4 = load i8* %digest_assign_addr_4, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_4"/></StgValue>
</operation>

<operation id="1225" st_id="117" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1026" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
._crit_edge.i:0  %ctx_sponge_byteIOInd_10 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_2, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_10"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1226" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="7">
<![CDATA[
:3  %digest_assign_load_4 = load i8* %digest_assign_addr_4, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_4"/></StgValue>
</operation>

<operation id="1227" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="7">
<![CDATA[
:4  %zext_ln1027_1 = zext i7 %loop_2_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="1228" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %digest_0_assign_add = getelementptr [498 x i8]* %digest_0_assign, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="digest_0_assign_add"/></StgValue>
</operation>

<operation id="1229" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:6  store i8 %digest_assign_load_4, i8* %digest_0_assign_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln1027"/></StgValue>
</operation>

<operation id="1230" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name="br_ln1026"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1231" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
._crit_edge.i:0  %ctx_sponge_byteIOInd_10 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_2, i4 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_10"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1232" st_id="120" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge.i:1  %ctx_sponge_byteIOInd_11 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_10, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_11"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1233" st_id="121" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge.i:1  %ctx_sponge_byteIOInd_11 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_10, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_11"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1234" st_id="122" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge.i:2  %call_ret16 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_11)

]]></Node>
<StgValue><ssdm name="call_ret16"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1235" st_id="123" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge.i:2  %call_ret16 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_11)

]]></Node>
<StgValue><ssdm name="call_ret16"/></StgValue>
</operation>

<operation id="1236" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge.i:3  %ctx_sponge_byteIOInd_12 = extractvalue { i32, i32 } %call_ret16, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_12"/></StgValue>
</operation>

<operation id="1237" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge.i:4  %ctx_sponge_squeezing_10 = extractvalue { i32, i32 } %call_ret16, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_10"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1238" st_id="124" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge.i:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_12, i32 %ctx_sponge_squeezing_10, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1239" st_id="125" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge.i:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_12, i32 %ctx_sponge_squeezing_10, [96 x i8]* %digest_assign, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1240" st_id="126" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge.i:6  %ctx_sponge_byteIOInd_13 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_2, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_13"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1241" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge.i:6  %ctx_sponge_byteIOInd_13 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_2, i4 -1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_13"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1242" st_id="128" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="0">
<![CDATA[
._crit_edge.i:7  %ctx_sponge_byteIOInd_14 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_13, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_14"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1243" st_id="129" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="0">
<![CDATA[
._crit_edge.i:7  %ctx_sponge_byteIOInd_14 = call fastcc i32 @KeccakWidth1600_Spon.11([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_13, [96 x i8]* %digest_assign)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_14"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1244" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge.i:8  %ctx_sponge_byteIOInd_15 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_14, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_15"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1245" st_id="131" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge.i:8  %ctx_sponge_byteIOInd_15 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_14, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_15"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1246" st_id="132" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge.i:9  %ctx_sponge_byteIOInd_16 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_15, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_16"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1247" st_id="133" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge.i:9  %ctx_sponge_byteIOInd_16 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_15, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_16"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1248" st_id="134" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge.i:10  %ctx_sponge_byteIOInd_17 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_16, i8 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_17"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1249" st_id="135" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge.i:10  %ctx_sponge_byteIOInd_17 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_16, i8 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_17"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1250" st_id="136" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge.i:11  %ctx_sponge_byteIOInd_18 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_17, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_18"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1251" st_id="137" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge.i:11  %ctx_sponge_byteIOInd_18 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_17, i8 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_18"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1252" st_id="138" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge.i:12  %call_ret18 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_18)

]]></Node>
<StgValue><ssdm name="call_ret18"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1253" st_id="139" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
._crit_edge.i:12  %call_ret18 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_18)

]]></Node>
<StgValue><ssdm name="call_ret18"/></StgValue>
</operation>

<operation id="1254" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge.i:13  %ctx_sponge_byteIOInd_19 = extractvalue { i32, i32 } %call_ret18, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_19"/></StgValue>
</operation>

<operation id="1255" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge.i:14  %ctx_sponge_squeezing_11 = extractvalue { i32, i32 } %call_ret18, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_11"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1256" st_id="140" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge.i:15  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_19, i32 %ctx_sponge_squeezing_11, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1257" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge.i:15  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state_2, i32 %ctx_sponge_byteIOInd_19, i32 %ctx_sponge_squeezing_11, [96 x i8]* %digest_assign, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="1258" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:16  br label %.preheader68

]]></Node>
<StgValue><ssdm name="br_ln1033"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1259" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader68:0  %loop_13 = phi i5 [ %add_ln1033, %14 ], [ 15, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="loop_13"/></StgValue>
</operation>

<operation id="1260" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="5">
<![CDATA[
.preheader68:1  %sext_ln1033 = sext i5 %loop_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1033"/></StgValue>
</operation>

<operation id="1261" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader68:2  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_13, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1262" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:3  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1263" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:4  br i1 %tmp_14, label %.preheader4.i.preheader, label %11

]]></Node>
<StgValue><ssdm name="br_ln1033"/></StgValue>
</operation>

<operation id="1264" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="2" op_0_bw="5">
<![CDATA[
:0  %trunc_ln1033 = trunc i5 %loop_13 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1033"/></StgValue>
</operation>

<operation id="1265" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln1034 = icmp eq i2 %trunc_ln1033, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1034"/></StgValue>
</operation>

<operation id="1266" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln1034, label %12, label %13

]]></Node>
<StgValue><ssdm name="br_ln1034"/></StgValue>
</operation>

<operation id="1267" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_22 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loop_13, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1268" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="11" op_0_bw="3">
<![CDATA[
:1  %zext_ln1037 = zext i3 %tmp_22 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1037"/></StgValue>
</operation>

<operation id="1269" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln1037 = add i11 %zext_ln1037, %zext_ln1254

]]></Node>
<StgValue><ssdm name="add_ln1037"/></StgValue>
</operation>

<operation id="1270" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln1037_2 = zext i11 %add_ln1037 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1037_2"/></StgValue>
</operation>

<operation id="1271" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %view2s_inputShare_ad_5 = getelementptr [876 x i32]* %view2s_inputShare, i64 0, i64 %zext_ln1037_2

]]></Node>
<StgValue><ssdm name="view2s_inputShare_ad_5"/></StgValue>
</operation>

<operation id="1272" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="10">
<![CDATA[
:5  %view2s_inputShare_lo = load i32* %view2s_inputShare_ad_5, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo"/></StgValue>
</operation>

<operation id="1273" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="32">
<![CDATA[
:6  %zext_ln1037_1 = zext i32 %sext_ln1033 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1037_1"/></StgValue>
</operation>

<operation id="1274" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %digest_assign_addr_10 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1037_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr_10"/></StgValue>
</operation>

<operation id="1275" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="7">
<![CDATA[
:8  %digest_assign_load_10 = load i8* %digest_assign_addr_10, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_10"/></StgValue>
</operation>

<operation id="1276" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln1035_1 = zext i32 %sext_ln1033 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1035_1"/></StgValue>
</operation>

<operation id="1277" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %digest_assign_addr_9 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1035_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr_9"/></StgValue>
</operation>

<operation id="1278" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="7">
<![CDATA[
:2  %digest_assign_load_9 = load i8* %digest_assign_addr_9, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_9"/></StgValue>
</operation>

<operation id="1279" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.preheader:0  br label %.preheader4.i

]]></Node>
<StgValue><ssdm name="br_ln1040"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1280" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="10">
<![CDATA[
:5  %view2s_inputShare_lo = load i32* %view2s_inputShare_ad_5, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo"/></StgValue>
</operation>

<operation id="1281" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="7">
<![CDATA[
:8  %digest_assign_load_10 = load i8* %digest_assign_addr_10, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_10"/></StgValue>
</operation>

<operation id="1282" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="24" op_0_bw="32">
<![CDATA[
:9  %trunc_ln1037 = trunc i32 %view2s_inputShare_lo to i24

]]></Node>
<StgValue><ssdm name="trunc_ln1037"/></StgValue>
</operation>

<operation id="1283" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:10  %or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln1037, i8 %digest_assign_load_10)

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="1284" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:11  store i32 %or_ln2, i32* %view2s_inputShare_ad_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln1037"/></StgValue>
</operation>

<operation id="1285" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1286" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="7">
<![CDATA[
:2  %digest_assign_load_9 = load i8* %digest_assign_addr_9, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_9"/></StgValue>
</operation>

<operation id="1287" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="8">
<![CDATA[
:3  %zext_ln1035 = zext i8 %digest_assign_load_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1035"/></StgValue>
</operation>

<operation id="1288" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_21 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loop_13, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1289" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="3">
<![CDATA[
:5  %zext_ln1035_2 = zext i3 %tmp_21 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1035_2"/></StgValue>
</operation>

<operation id="1290" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln1035 = add i11 %zext_ln1254, %zext_ln1035_2

]]></Node>
<StgValue><ssdm name="add_ln1035"/></StgValue>
</operation>

<operation id="1291" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln1035_3 = zext i11 %add_ln1035 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1035_3"/></StgValue>
</operation>

<operation id="1292" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %view2s_inputShare_ad_4 = getelementptr [876 x i32]* %view2s_inputShare, i64 0, i64 %zext_ln1035_3

]]></Node>
<StgValue><ssdm name="view2s_inputShare_ad_4"/></StgValue>
</operation>

<operation id="1293" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store i32 %zext_ln1035, i32* %view2s_inputShare_ad_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln1035"/></StgValue>
</operation>

<operation id="1294" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %14

]]></Node>
<StgValue><ssdm name="br_ln1035"/></StgValue>
</operation>

<operation id="1295" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln1033 = add i5 %loop_13, -1

]]></Node>
<StgValue><ssdm name="add_ln1033"/></StgValue>
</operation>

<operation id="1296" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader68

]]></Node>
<StgValue><ssdm name="br_ln1033"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1297" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader4.i:0  %loop_4_i = phi i7 [ %loop_17, %15 ], [ 0, %.preheader4.i.preheader ]

]]></Node>
<StgValue><ssdm name="loop_4_i"/></StgValue>
</operation>

<operation id="1298" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.i:1  %icmp_ln1040 = icmp eq i7 %loop_4_i, -53

]]></Node>
<StgValue><ssdm name="icmp_ln1040"/></StgValue>
</operation>

<operation id="1299" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1300" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.i:3  %loop_17 = add i7 %loop_4_i, 1

]]></Node>
<StgValue><ssdm name="loop_17"/></StgValue>
</operation>

<operation id="1301" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i:4  br i1 %icmp_ln1040, label %.loopexit._crit_edge.i.loopexit427, label %15

]]></Node>
<StgValue><ssdm name="br_ln1040"/></StgValue>
</operation>

<operation id="1302" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1040" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln1041 = add i7 %loop_4_i, 16

]]></Node>
<StgValue><ssdm name="add_ln1041"/></StgValue>
</operation>

<operation id="1303" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1040" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln1041 = zext i7 %add_ln1041 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1041"/></StgValue>
</operation>

<operation id="1304" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1040" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %digest_assign_addr_11 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1041

]]></Node>
<StgValue><ssdm name="digest_assign_addr_11"/></StgValue>
</operation>

<operation id="1305" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1040" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="7">
<![CDATA[
:3  %digest_assign_load_11 = load i8* %digest_assign_addr_11, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_11"/></StgValue>
</operation>

<operation id="1306" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1040" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.i.loopexit427:0  br label %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1307" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="7">
<![CDATA[
:3  %digest_assign_load_11 = load i8* %digest_assign_addr_11, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_11"/></StgValue>
</operation>

<operation id="1308" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="7">
<![CDATA[
:4  %zext_ln1041_1 = zext i7 %loop_4_i to i8

]]></Node>
<StgValue><ssdm name="zext_ln1041_1"/></StgValue>
</operation>

<operation id="1309" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln1041_1 = add i8 %zext_ln1041_1, -90

]]></Node>
<StgValue><ssdm name="add_ln1041_1"/></StgValue>
</operation>

<operation id="1310" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln1041_2 = zext i8 %add_ln1041_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1041_2"/></StgValue>
</operation>

<operation id="1311" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %digest_0_assign_add_1 = getelementptr [498 x i8]* %digest_0_assign, i64 0, i64 %zext_ln1041_2

]]></Node>
<StgValue><ssdm name="digest_0_assign_add_1"/></StgValue>
</operation>

<operation id="1312" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:8  store i8 %digest_assign_load_11, i8* %digest_0_assign_add_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln1041"/></StgValue>
</operation>

<operation id="1313" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader4.i

]]></Node>
<StgValue><ssdm name="br_ln1040"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1314" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_11_i = phi i8 [ 95, %.loopexit._crit_edge.i ], [ %loop_18, %31 ]

]]></Node>
<StgValue><ssdm name="loop_11_i"/></StgValue>
</operation>

<operation id="1315" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln1104 = sext i8 %loop_11_i to i32

]]></Node>
<StgValue><ssdm name="sext_ln1104"/></StgValue>
</operation>

<operation id="1316" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %loop_11_i, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1317" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1318" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_25, label %32, label %31

]]></Node>
<StgValue><ssdm name="br_ln1104"/></StgValue>
</operation>

<operation id="1319" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %trunc_ln1105_3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %loop_11_i, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln1105_3"/></StgValue>
</operation>

<operation id="1320" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln1105 = zext i5 %trunc_ln1105_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1105"/></StgValue>
</operation>

<operation id="1321" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_addr_1 = getelementptr inbounds [24 x i32]* %temp, i64 0, i64 %zext_ln1105

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="1322" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="5">
<![CDATA[
:3  %temp_load = load i32* %temp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="1323" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="32">
<![CDATA[
:4  %zext_ln1105_1 = zext i32 %sext_ln1104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1105_1"/></StgValue>
</operation>

<operation id="1324" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %digest_assign_addr_12 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1105_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr_12"/></StgValue>
</operation>

<operation id="1325" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="7">
<![CDATA[
:6  %digest_assign_load_12 = load i8* %digest_assign_addr_12, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_12"/></StgValue>
</operation>

<operation id="1326" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %loop_18 = add i8 %loop_11_i, -1

]]></Node>
<StgValue><ssdm name="loop_18"/></StgValue>
</operation>

<operation id="1327" st_id="146" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="32" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="2" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="32" op_20_bw="0">
<![CDATA[
:0  call fastcc void @mpc_LowMC_verify_2([876 x i32]* %view1s_inputShare, i8 %temp_0, [16425 x i8]* %view1s_communicatedB, [876 x i32]* %view1s_outputShare, [876 x i32]* %view2s_inputShare, [16425 x i8]* %view2s_communicatedB, [876 x i32]* %view2s_outputShare, [498 x i8]* %digest_0_assign, [24 x i32]* %temp, [8 x i32]* %plaintext, i2 %challenge_assign)

]]></Node>
<StgValue><ssdm name="call_ln1107"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1328" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="5">
<![CDATA[
:3  %temp_load = load i32* %temp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="1329" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="7">
<![CDATA[
:6  %digest_assign_load_12 = load i8* %digest_assign_addr_12, align 1

]]></Node>
<StgValue><ssdm name="digest_assign_load_12"/></StgValue>
</operation>

<operation id="1330" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="24" op_0_bw="32">
<![CDATA[
:7  %trunc_ln1105 = trunc i32 %temp_load to i24

]]></Node>
<StgValue><ssdm name="trunc_ln1105"/></StgValue>
</operation>

<operation id="1331" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:8  %or_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln1105, i8 %digest_assign_load_12)

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="1332" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
:9  call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_1, i32 %or_ln4, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln1105"/></StgValue>
</operation>

<operation id="1333" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %30

]]></Node>
<StgValue><ssdm name="br_ln1104"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1334" st_id="148" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="32" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="2" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="32" op_20_bw="0">
<![CDATA[
:0  call fastcc void @mpc_LowMC_verify_2([876 x i32]* %view1s_inputShare, i8 %temp_0, [16425 x i8]* %view1s_communicatedB, [876 x i32]* %view1s_outputShare, [876 x i32]* %view2s_inputShare, [16425 x i8]* %view2s_communicatedB, [876 x i32]* %view2s_outputShare, [498 x i8]* %digest_0_assign, [24 x i32]* %temp, [8 x i32]* %plaintext, i2 %challenge_assign)

]]></Node>
<StgValue><ssdm name="call_ln1107"/></StgValue>
</operation>

<operation id="1335" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln1108"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1336" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %loop_12_i = phi i7 [ 0, %32 ], [ %loop_19, %34 ]

]]></Node>
<StgValue><ssdm name="loop_12_i"/></StgValue>
</operation>

<operation id="1337" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln1108 = icmp eq i7 %loop_12_i, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1108"/></StgValue>
</operation>

<operation id="1338" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1339" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %loop_19 = add i7 %loop_12_i, 1

]]></Node>
<StgValue><ssdm name="loop_19"/></StgValue>
</operation>

<operation id="1340" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1108, label %verifyProof_2.exit, label %34

]]></Node>
<StgValue><ssdm name="br_ln1108"/></StgValue>
</operation>

<operation id="1341" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %trunc_ln1109_1 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %loop_12_i, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln1109_1"/></StgValue>
</operation>

<operation id="1342" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln1109 = zext i5 %trunc_ln1109_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1109"/></StgValue>
</operation>

<operation id="1343" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_addr_2 = getelementptr inbounds [24 x i32]* %temp, i64 0, i64 %zext_ln1109

]]></Node>
<StgValue><ssdm name="temp_addr_2"/></StgValue>
</operation>

<operation id="1344" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="5">
<![CDATA[
:3  %temp_load_1 = load i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="1345" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="6">
<![CDATA[
verifyProof_2.exit:0  %sig_0_challengeBits_3 = load i8* %sig_0_challengeBits_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_3"/></StgValue>
</operation>

<operation id="1346" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:11  %view1s_communicatedB_76 = load i8* %view1s_communicatedB_2, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_76"/></StgValue>
</operation>

<operation id="1347" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:13  %view1s_communicatedB_77 = load i8* %view1s_communicatedB_3, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_77"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1348" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="5">
<![CDATA[
:3  %temp_load_1 = load i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="1349" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="32">
<![CDATA[
:4  %trunc_ln1109 = trunc i32 %temp_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln1109"/></StgValue>
</operation>

<operation id="1350" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln1109_1 = zext i7 %loop_12_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln1109_1"/></StgValue>
</operation>

<operation id="1351" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %digest_assign_addr_13 = getelementptr inbounds [96 x i8]* %digest_assign, i64 0, i64 %zext_ln1109_1

]]></Node>
<StgValue><ssdm name="digest_assign_addr_13"/></StgValue>
</operation>

<operation id="1352" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %trunc_ln1109, i8* %digest_assign_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln1109"/></StgValue>
</operation>

<operation id="1353" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %lshr_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %temp_load_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="1354" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="24">
<![CDATA[
:9  %zext_ln1110 = zext i24 %lshr_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln1110"/></StgValue>
</operation>

<operation id="1355" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
:10  call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_2, i32 %zext_ln1110, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln1110"/></StgValue>
</operation>

<operation id="1356" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %33

]]></Node>
<StgValue><ssdm name="br_ln1108"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1357" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="6">
<![CDATA[
verifyProof_2.exit:0  %sig_0_challengeBits_3 = load i8* %sig_0_challengeBits_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_3"/></StgValue>
</operation>

<operation id="1358" st_id="151" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
verifyProof_2.exit:1  %lshr_ln54_2 = lshr i8 %sig_0_challengeBits_3, %zext_ln54_1

]]></Node>
<StgValue><ssdm name="lshr_ln54_2"/></StgValue>
</operation>

<operation id="1359" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="8">
<![CDATA[
verifyProof_2.exit:2  %trunc_ln386_2 = trunc i8 %lshr_ln54_2 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln386_2"/></StgValue>
</operation>

<operation id="1360" st_id="151" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
verifyProof_2.exit:3  %lshr_ln54_3 = lshr i8 %sig_0_challengeBits_3, %zext_ln54_2

]]></Node>
<StgValue><ssdm name="lshr_ln54_3"/></StgValue>
</operation>

<operation id="1361" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="8">
<![CDATA[
verifyProof_2.exit:4  %trunc_ln54_1 = trunc i8 %lshr_ln54_3 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="1362" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:11  %view1s_communicatedB_76 = load i8* %view1s_communicatedB_2, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_76"/></StgValue>
</operation>

<operation id="1363" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:12  store i8 %view1s_communicatedB_76, i8* %view_communicatedBit_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1364" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:13  %view1s_communicatedB_77 = load i8* %view1s_communicatedB_3, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_77"/></StgValue>
</operation>

<operation id="1365" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:14  store i8 %view1s_communicatedB_77, i8* %view_communicatedBit_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1366" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:15  %view1s_communicatedB_78 = load i8* %view1s_communicatedB_4, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_78"/></StgValue>
</operation>

<operation id="1367" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:17  %view1s_communicatedB_79 = load i8* %view1s_communicatedB_5, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_79"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1368" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:15  %view1s_communicatedB_78 = load i8* %view1s_communicatedB_4, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_78"/></StgValue>
</operation>

<operation id="1369" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:16  store i8 %view1s_communicatedB_78, i8* %view_communicatedBit_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1370" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:17  %view1s_communicatedB_79 = load i8* %view1s_communicatedB_5, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_79"/></StgValue>
</operation>

<operation id="1371" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:18  store i8 %view1s_communicatedB_79, i8* %view_communicatedBit_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1372" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:19  %view1s_communicatedB_80 = load i8* %view1s_communicatedB_6, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_80"/></StgValue>
</operation>

<operation id="1373" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:21  %view1s_communicatedB_81 = load i8* %view1s_communicatedB_7, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_81"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1374" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:19  %view1s_communicatedB_80 = load i8* %view1s_communicatedB_6, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_80"/></StgValue>
</operation>

<operation id="1375" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:20  store i8 %view1s_communicatedB_80, i8* %view_communicatedBit_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1376" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:21  %view1s_communicatedB_81 = load i8* %view1s_communicatedB_7, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_81"/></StgValue>
</operation>

<operation id="1377" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:22  store i8 %view1s_communicatedB_81, i8* %view_communicatedBit_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1378" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:23  %view1s_communicatedB_82 = load i8* %view1s_communicatedB_8, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_82"/></StgValue>
</operation>

<operation id="1379" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:25  %view1s_communicatedB_83 = load i8* %view1s_communicatedB_9, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_83"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1380" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:23  %view1s_communicatedB_82 = load i8* %view1s_communicatedB_8, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_82"/></StgValue>
</operation>

<operation id="1381" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:24  store i8 %view1s_communicatedB_82, i8* %view_communicatedBit_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1382" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:25  %view1s_communicatedB_83 = load i8* %view1s_communicatedB_9, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_83"/></StgValue>
</operation>

<operation id="1383" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:26  store i8 %view1s_communicatedB_83, i8* %view_communicatedBit_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1384" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:27  %view1s_communicatedB_84 = load i8* %view1s_communicatedB_10, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_84"/></StgValue>
</operation>

<operation id="1385" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:29  %view1s_communicatedB_85 = load i8* %view1s_communicatedB_11, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_85"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1386" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:27  %view1s_communicatedB_84 = load i8* %view1s_communicatedB_10, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_84"/></StgValue>
</operation>

<operation id="1387" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:28  store i8 %view1s_communicatedB_84, i8* %view_communicatedBit_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1388" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:29  %view1s_communicatedB_85 = load i8* %view1s_communicatedB_11, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_85"/></StgValue>
</operation>

<operation id="1389" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:30  store i8 %view1s_communicatedB_85, i8* %view_communicatedBit_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1390" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:31  %view1s_communicatedB_86 = load i8* %view1s_communicatedB_12, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_86"/></StgValue>
</operation>

<operation id="1391" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:33  %view1s_communicatedB_87 = load i8* %view1s_communicatedB_13, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_87"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1392" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:31  %view1s_communicatedB_86 = load i8* %view1s_communicatedB_12, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_86"/></StgValue>
</operation>

<operation id="1393" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:32  store i8 %view1s_communicatedB_86, i8* %view_communicatedBit_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1394" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:33  %view1s_communicatedB_87 = load i8* %view1s_communicatedB_13, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_87"/></StgValue>
</operation>

<operation id="1395" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:34  store i8 %view1s_communicatedB_87, i8* %view_communicatedBit_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1396" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:35  %view1s_communicatedB_88 = load i8* %view1s_communicatedB_14, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_88"/></StgValue>
</operation>

<operation id="1397" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:37  %view1s_communicatedB_89 = load i8* %view1s_communicatedB_15, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_89"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1398" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:35  %view1s_communicatedB_88 = load i8* %view1s_communicatedB_14, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_88"/></StgValue>
</operation>

<operation id="1399" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:36  store i8 %view1s_communicatedB_88, i8* %view_communicatedBit_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1400" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:37  %view1s_communicatedB_89 = load i8* %view1s_communicatedB_15, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_89"/></StgValue>
</operation>

<operation id="1401" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:38  store i8 %view1s_communicatedB_89, i8* %view_communicatedBit_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1402" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:39  %view1s_communicatedB_90 = load i8* %view1s_communicatedB_16, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_90"/></StgValue>
</operation>

<operation id="1403" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:41  %view1s_communicatedB_91 = load i8* %view1s_communicatedB_17, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_91"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1404" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:39  %view1s_communicatedB_90 = load i8* %view1s_communicatedB_16, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_90"/></StgValue>
</operation>

<operation id="1405" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:40  store i8 %view1s_communicatedB_90, i8* %view_communicatedBit_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1406" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:41  %view1s_communicatedB_91 = load i8* %view1s_communicatedB_17, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_91"/></StgValue>
</operation>

<operation id="1407" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:42  store i8 %view1s_communicatedB_91, i8* %view_communicatedBit_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1408" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:43  %view1s_communicatedB_92 = load i8* %view1s_communicatedB_18, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_92"/></StgValue>
</operation>

<operation id="1409" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:45  %view1s_communicatedB_93 = load i8* %view1s_communicatedB_19, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_93"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1410" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:43  %view1s_communicatedB_92 = load i8* %view1s_communicatedB_18, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_92"/></StgValue>
</operation>

<operation id="1411" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:44  store i8 %view1s_communicatedB_92, i8* %view_communicatedBit_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1412" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:45  %view1s_communicatedB_93 = load i8* %view1s_communicatedB_19, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_93"/></StgValue>
</operation>

<operation id="1413" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:46  store i8 %view1s_communicatedB_93, i8* %view_communicatedBit_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1414" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:47  %view1s_communicatedB_94 = load i8* %view1s_communicatedB_20, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_94"/></StgValue>
</operation>

<operation id="1415" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:49  %view1s_communicatedB_95 = load i8* %view1s_communicatedB_21, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_95"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1416" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:47  %view1s_communicatedB_94 = load i8* %view1s_communicatedB_20, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_94"/></StgValue>
</operation>

<operation id="1417" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:48  store i8 %view1s_communicatedB_94, i8* %view_communicatedBit_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1418" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:49  %view1s_communicatedB_95 = load i8* %view1s_communicatedB_21, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_95"/></StgValue>
</operation>

<operation id="1419" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:50  store i8 %view1s_communicatedB_95, i8* %view_communicatedBit_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1420" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:51  %view1s_communicatedB_96 = load i8* %view1s_communicatedB_22, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_96"/></StgValue>
</operation>

<operation id="1421" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:53  %view1s_communicatedB_97 = load i8* %view1s_communicatedB_23, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_97"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1422" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:51  %view1s_communicatedB_96 = load i8* %view1s_communicatedB_22, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_96"/></StgValue>
</operation>

<operation id="1423" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:52  store i8 %view1s_communicatedB_96, i8* %view_communicatedBit_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1424" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:53  %view1s_communicatedB_97 = load i8* %view1s_communicatedB_23, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_97"/></StgValue>
</operation>

<operation id="1425" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:54  store i8 %view1s_communicatedB_97, i8* %view_communicatedBit_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1426" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:55  %view1s_communicatedB_98 = load i8* %view1s_communicatedB_24, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_98"/></StgValue>
</operation>

<operation id="1427" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:57  %view1s_communicatedB_99 = load i8* %view1s_communicatedB_25, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_99"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1428" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:55  %view1s_communicatedB_98 = load i8* %view1s_communicatedB_24, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_98"/></StgValue>
</operation>

<operation id="1429" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:56  store i8 %view1s_communicatedB_98, i8* %view_communicatedBit_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1430" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:57  %view1s_communicatedB_99 = load i8* %view1s_communicatedB_25, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_99"/></StgValue>
</operation>

<operation id="1431" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:58  store i8 %view1s_communicatedB_99, i8* %view_communicatedBit_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1432" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:59  %view1s_communicatedB_100 = load i8* %view1s_communicatedB_26, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_100"/></StgValue>
</operation>

<operation id="1433" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:61  %view1s_communicatedB_101 = load i8* %view1s_communicatedB_27, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_101"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1434" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:59  %view1s_communicatedB_100 = load i8* %view1s_communicatedB_26, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_100"/></StgValue>
</operation>

<operation id="1435" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:60  store i8 %view1s_communicatedB_100, i8* %view_communicatedBit_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1436" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:61  %view1s_communicatedB_101 = load i8* %view1s_communicatedB_27, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_101"/></StgValue>
</operation>

<operation id="1437" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:62  store i8 %view1s_communicatedB_101, i8* %view_communicatedBit_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1438" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:63  %view1s_communicatedB_102 = load i8* %view1s_communicatedB_28, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_102"/></StgValue>
</operation>

<operation id="1439" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:65  %view1s_communicatedB_103 = load i8* %view1s_communicatedB_29, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_103"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1440" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:63  %view1s_communicatedB_102 = load i8* %view1s_communicatedB_28, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_102"/></StgValue>
</operation>

<operation id="1441" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:64  store i8 %view1s_communicatedB_102, i8* %view_communicatedBit_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1442" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:65  %view1s_communicatedB_103 = load i8* %view1s_communicatedB_29, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_103"/></StgValue>
</operation>

<operation id="1443" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:66  store i8 %view1s_communicatedB_103, i8* %view_communicatedBit_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1444" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:67  %view1s_communicatedB_104 = load i8* %view1s_communicatedB_30, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_104"/></StgValue>
</operation>

<operation id="1445" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:69  %view1s_communicatedB_105 = load i8* %view1s_communicatedB_31, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_105"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1446" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:67  %view1s_communicatedB_104 = load i8* %view1s_communicatedB_30, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_104"/></StgValue>
</operation>

<operation id="1447" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:68  store i8 %view1s_communicatedB_104, i8* %view_communicatedBit_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1448" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:69  %view1s_communicatedB_105 = load i8* %view1s_communicatedB_31, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_105"/></StgValue>
</operation>

<operation id="1449" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:70  store i8 %view1s_communicatedB_105, i8* %view_communicatedBit_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1450" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:71  %view1s_communicatedB_106 = load i8* %view1s_communicatedB_32, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_106"/></StgValue>
</operation>

<operation id="1451" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:73  %view1s_communicatedB_107 = load i8* %view1s_communicatedB_33, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_107"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1452" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:71  %view1s_communicatedB_106 = load i8* %view1s_communicatedB_32, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_106"/></StgValue>
</operation>

<operation id="1453" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:72  store i8 %view1s_communicatedB_106, i8* %view_communicatedBit_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1454" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:73  %view1s_communicatedB_107 = load i8* %view1s_communicatedB_33, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_107"/></StgValue>
</operation>

<operation id="1455" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:74  store i8 %view1s_communicatedB_107, i8* %view_communicatedBit_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1456" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:75  %view1s_communicatedB_108 = load i8* %view1s_communicatedB_34, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_108"/></StgValue>
</operation>

<operation id="1457" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:77  %view1s_communicatedB_109 = load i8* %view1s_communicatedB_35, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_109"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1458" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:75  %view1s_communicatedB_108 = load i8* %view1s_communicatedB_34, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_108"/></StgValue>
</operation>

<operation id="1459" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:76  store i8 %view1s_communicatedB_108, i8* %view_communicatedBit_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1460" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:77  %view1s_communicatedB_109 = load i8* %view1s_communicatedB_35, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_109"/></StgValue>
</operation>

<operation id="1461" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:78  store i8 %view1s_communicatedB_109, i8* %view_communicatedBit_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1462" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:79  %view1s_communicatedB_110 = load i8* %view1s_communicatedB_36, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_110"/></StgValue>
</operation>

<operation id="1463" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:81  %view1s_communicatedB_111 = load i8* %view1s_communicatedB_37, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_111"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1464" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:79  %view1s_communicatedB_110 = load i8* %view1s_communicatedB_36, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_110"/></StgValue>
</operation>

<operation id="1465" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:80  store i8 %view1s_communicatedB_110, i8* %view_communicatedBit_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1466" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:81  %view1s_communicatedB_111 = load i8* %view1s_communicatedB_37, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_111"/></StgValue>
</operation>

<operation id="1467" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:82  store i8 %view1s_communicatedB_111, i8* %view_communicatedBit_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1468" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:83  %view1s_communicatedB_112 = load i8* %view1s_communicatedB_38, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_112"/></StgValue>
</operation>

<operation id="1469" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:85  %view1s_communicatedB_113 = load i8* %view1s_communicatedB_39, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_113"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1470" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:83  %view1s_communicatedB_112 = load i8* %view1s_communicatedB_38, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_112"/></StgValue>
</operation>

<operation id="1471" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:84  store i8 %view1s_communicatedB_112, i8* %view_communicatedBit_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1472" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:85  %view1s_communicatedB_113 = load i8* %view1s_communicatedB_39, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_113"/></StgValue>
</operation>

<operation id="1473" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:86  store i8 %view1s_communicatedB_113, i8* %view_communicatedBit_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1474" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:87  %view1s_communicatedB_114 = load i8* %view1s_communicatedB_40, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_114"/></StgValue>
</operation>

<operation id="1475" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:89  %view1s_communicatedB_115 = load i8* %view1s_communicatedB_41, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_115"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1476" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:87  %view1s_communicatedB_114 = load i8* %view1s_communicatedB_40, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_114"/></StgValue>
</operation>

<operation id="1477" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:88  store i8 %view1s_communicatedB_114, i8* %view_communicatedBit_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1478" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:89  %view1s_communicatedB_115 = load i8* %view1s_communicatedB_41, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_115"/></StgValue>
</operation>

<operation id="1479" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:90  store i8 %view1s_communicatedB_115, i8* %view_communicatedBit_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1480" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:91  %view1s_communicatedB_116 = load i8* %view1s_communicatedB_42, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_116"/></StgValue>
</operation>

<operation id="1481" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:93  %view1s_communicatedB_117 = load i8* %view1s_communicatedB_43, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_117"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1482" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:91  %view1s_communicatedB_116 = load i8* %view1s_communicatedB_42, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_116"/></StgValue>
</operation>

<operation id="1483" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:92  store i8 %view1s_communicatedB_116, i8* %view_communicatedBit_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1484" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:93  %view1s_communicatedB_117 = load i8* %view1s_communicatedB_43, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_117"/></StgValue>
</operation>

<operation id="1485" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:94  store i8 %view1s_communicatedB_117, i8* %view_communicatedBit_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1486" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:95  %view1s_communicatedB_118 = load i8* %view1s_communicatedB_44, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_118"/></StgValue>
</operation>

<operation id="1487" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:97  %view1s_communicatedB_119 = load i8* %view1s_communicatedB_45, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_119"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1488" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:95  %view1s_communicatedB_118 = load i8* %view1s_communicatedB_44, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_118"/></StgValue>
</operation>

<operation id="1489" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:96  store i8 %view1s_communicatedB_118, i8* %view_communicatedBit_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1490" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:97  %view1s_communicatedB_119 = load i8* %view1s_communicatedB_45, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_119"/></StgValue>
</operation>

<operation id="1491" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:98  store i8 %view1s_communicatedB_119, i8* %view_communicatedBit_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1492" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:99  %view1s_communicatedB_120 = load i8* %view1s_communicatedB_46, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_120"/></StgValue>
</operation>

<operation id="1493" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:101  %view1s_communicatedB_121 = load i8* %view1s_communicatedB_47, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_121"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1494" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:99  %view1s_communicatedB_120 = load i8* %view1s_communicatedB_46, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_120"/></StgValue>
</operation>

<operation id="1495" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:100  store i8 %view1s_communicatedB_120, i8* %view_communicatedBit_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1496" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:101  %view1s_communicatedB_121 = load i8* %view1s_communicatedB_47, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_121"/></StgValue>
</operation>

<operation id="1497" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:102  store i8 %view1s_communicatedB_121, i8* %view_communicatedBit_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1498" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:103  %view1s_communicatedB_122 = load i8* %view1s_communicatedB_48, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_122"/></StgValue>
</operation>

<operation id="1499" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:105  %view1s_communicatedB_123 = load i8* %view1s_communicatedB_49, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_123"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1500" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:103  %view1s_communicatedB_122 = load i8* %view1s_communicatedB_48, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_122"/></StgValue>
</operation>

<operation id="1501" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:104  store i8 %view1s_communicatedB_122, i8* %view_communicatedBit_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1502" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:105  %view1s_communicatedB_123 = load i8* %view1s_communicatedB_49, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_123"/></StgValue>
</operation>

<operation id="1503" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:106  store i8 %view1s_communicatedB_123, i8* %view_communicatedBit_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1504" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:107  %view1s_communicatedB_124 = load i8* %view1s_communicatedB_50, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_124"/></StgValue>
</operation>

<operation id="1505" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:109  %view1s_communicatedB_125 = load i8* %view1s_communicatedB_51, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_125"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1506" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:107  %view1s_communicatedB_124 = load i8* %view1s_communicatedB_50, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_124"/></StgValue>
</operation>

<operation id="1507" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:108  store i8 %view1s_communicatedB_124, i8* %view_communicatedBit_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1508" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:109  %view1s_communicatedB_125 = load i8* %view1s_communicatedB_51, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_125"/></StgValue>
</operation>

<operation id="1509" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:110  store i8 %view1s_communicatedB_125, i8* %view_communicatedBit_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1510" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:111  %view1s_communicatedB_126 = load i8* %view1s_communicatedB_52, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_126"/></StgValue>
</operation>

<operation id="1511" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:113  %view1s_communicatedB_127 = load i8* %view1s_communicatedB_53, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_127"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1512" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:111  %view1s_communicatedB_126 = load i8* %view1s_communicatedB_52, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_126"/></StgValue>
</operation>

<operation id="1513" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:112  store i8 %view1s_communicatedB_126, i8* %view_communicatedBit_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1514" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:113  %view1s_communicatedB_127 = load i8* %view1s_communicatedB_53, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_127"/></StgValue>
</operation>

<operation id="1515" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:114  store i8 %view1s_communicatedB_127, i8* %view_communicatedBit_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1516" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:115  %view1s_communicatedB_128 = load i8* %view1s_communicatedB_54, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_128"/></StgValue>
</operation>

<operation id="1517" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:117  %view1s_communicatedB_129 = load i8* %view1s_communicatedB_55, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_129"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1518" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:115  %view1s_communicatedB_128 = load i8* %view1s_communicatedB_54, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_128"/></StgValue>
</operation>

<operation id="1519" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:116  store i8 %view1s_communicatedB_128, i8* %view_communicatedBit_54, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1520" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:117  %view1s_communicatedB_129 = load i8* %view1s_communicatedB_55, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_129"/></StgValue>
</operation>

<operation id="1521" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:118  store i8 %view1s_communicatedB_129, i8* %view_communicatedBit_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1522" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:119  %view1s_communicatedB_130 = load i8* %view1s_communicatedB_56, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_130"/></StgValue>
</operation>

<operation id="1523" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:121  %view1s_communicatedB_131 = load i8* %view1s_communicatedB_57, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_131"/></StgValue>
</operation>

<operation id="1524" st_id="177" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
verifyProof_2.exit:165  %ctx_sponge_byteIOInd_70 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_8, i4 4)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_70"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1525" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:119  %view1s_communicatedB_130 = load i8* %view1s_communicatedB_56, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_130"/></StgValue>
</operation>

<operation id="1526" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:120  store i8 %view1s_communicatedB_130, i8* %view_communicatedBit_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1527" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:121  %view1s_communicatedB_131 = load i8* %view1s_communicatedB_57, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_131"/></StgValue>
</operation>

<operation id="1528" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:122  store i8 %view1s_communicatedB_131, i8* %view_communicatedBit_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1529" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:123  %view1s_communicatedB_132 = load i8* %view1s_communicatedB_58, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_132"/></StgValue>
</operation>

<operation id="1530" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:125  %view1s_communicatedB_133 = load i8* %view1s_communicatedB_59, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_133"/></StgValue>
</operation>

<operation id="1531" st_id="178" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
verifyProof_2.exit:165  %ctx_sponge_byteIOInd_70 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_8, i4 4)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_70"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1532" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:123  %view1s_communicatedB_132 = load i8* %view1s_communicatedB_58, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_132"/></StgValue>
</operation>

<operation id="1533" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:124  store i8 %view1s_communicatedB_132, i8* %view_communicatedBit_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1534" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:125  %view1s_communicatedB_133 = load i8* %view1s_communicatedB_59, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_133"/></StgValue>
</operation>

<operation id="1535" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:126  store i8 %view1s_communicatedB_133, i8* %view_communicatedBit_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1536" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:127  %view1s_communicatedB_134 = load i8* %view1s_communicatedB_60, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_134"/></StgValue>
</operation>

<operation id="1537" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:129  %view1s_communicatedB_135 = load i8* %view1s_communicatedB_61, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_135"/></StgValue>
</operation>

<operation id="1538" st_id="179" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
verifyProof_2.exit:166  %ctx_sponge_byteIOInd_71 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_70, [3504 x i8]* %sig_0_proofs_seed1, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_71"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1539" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:127  %view1s_communicatedB_134 = load i8* %view1s_communicatedB_60, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_134"/></StgValue>
</operation>

<operation id="1540" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:128  store i8 %view1s_communicatedB_134, i8* %view_communicatedBit_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1541" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:129  %view1s_communicatedB_135 = load i8* %view1s_communicatedB_61, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_135"/></StgValue>
</operation>

<operation id="1542" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:130  store i8 %view1s_communicatedB_135, i8* %view_communicatedBit_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1543" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:131  %view1s_communicatedB_136 = load i8* %view1s_communicatedB_62, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_136"/></StgValue>
</operation>

<operation id="1544" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:133  %view1s_communicatedB_137 = load i8* %view1s_communicatedB_63, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_137"/></StgValue>
</operation>

<operation id="1545" st_id="180" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
verifyProof_2.exit:166  %ctx_sponge_byteIOInd_71 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_70, [3504 x i8]* %sig_0_proofs_seed1, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_71"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1546" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:131  %view1s_communicatedB_136 = load i8* %view1s_communicatedB_62, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_136"/></StgValue>
</operation>

<operation id="1547" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:132  store i8 %view1s_communicatedB_136, i8* %view_communicatedBit_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1548" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:133  %view1s_communicatedB_137 = load i8* %view1s_communicatedB_63, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_137"/></StgValue>
</operation>

<operation id="1549" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:134  store i8 %view1s_communicatedB_137, i8* %view_communicatedBit_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1550" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:135  %view1s_communicatedB_138 = load i8* %view1s_communicatedB_64, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_138"/></StgValue>
</operation>

<operation id="1551" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:137  %view1s_communicatedB_139 = load i8* %view1s_communicatedB_65, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_139"/></StgValue>
</operation>

<operation id="1552" st_id="181" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
verifyProof_2.exit:167  %call_ret27 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_71)

]]></Node>
<StgValue><ssdm name="call_ret27"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1553" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:135  %view1s_communicatedB_138 = load i8* %view1s_communicatedB_64, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_138"/></StgValue>
</operation>

<operation id="1554" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:136  store i8 %view1s_communicatedB_138, i8* %view_communicatedBit_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1555" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:137  %view1s_communicatedB_139 = load i8* %view1s_communicatedB_65, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_139"/></StgValue>
</operation>

<operation id="1556" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:138  store i8 %view1s_communicatedB_139, i8* %view_communicatedBit_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1557" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:139  %view1s_communicatedB_140 = load i8* %view1s_communicatedB_66, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_140"/></StgValue>
</operation>

<operation id="1558" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:141  %view1s_communicatedB_141 = load i8* %view1s_communicatedB_67, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_141"/></StgValue>
</operation>

<operation id="1559" st_id="182" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32">
<![CDATA[
verifyProof_2.exit:167  %call_ret27 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_71)

]]></Node>
<StgValue><ssdm name="call_ret27"/></StgValue>
</operation>

<operation id="1560" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="64">
<![CDATA[
verifyProof_2.exit:168  %ctx_sponge_byteIOInd_72 = extractvalue { i32, i32 } %call_ret27, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_72"/></StgValue>
</operation>

<operation id="1561" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="64">
<![CDATA[
verifyProof_2.exit:169  %ctx_sponge_squeezing_16 = extractvalue { i32, i32 } %call_ret27, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_16"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1562" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
verifyProof_2.exit:5  %challenge = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_2, i1 %trunc_ln54_1)

]]></Node>
<StgValue><ssdm name="challenge"/></StgValue>
</operation>

<operation id="1563" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:139  %view1s_communicatedB_140 = load i8* %view1s_communicatedB_66, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_140"/></StgValue>
</operation>

<operation id="1564" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:140  store i8 %view1s_communicatedB_140, i8* %view_communicatedBit_66, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1565" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:141  %view1s_communicatedB_141 = load i8* %view1s_communicatedB_67, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_141"/></StgValue>
</operation>

<operation id="1566" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:142  store i8 %view1s_communicatedB_141, i8* %view_communicatedBit_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1567" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:143  %view1s_communicatedB_142 = load i8* %view1s_communicatedB_68, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_142"/></StgValue>
</operation>

<operation id="1568" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:145  %view1s_communicatedB_143 = load i8* %view1s_communicatedB_69, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_143"/></StgValue>
</operation>

<operation id="1569" st_id="183" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
verifyProof_2.exit:170  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_72, i32 %ctx_sponge_squeezing_16, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %challenge)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1570" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:143  %view1s_communicatedB_142 = load i8* %view1s_communicatedB_68, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_142"/></StgValue>
</operation>

<operation id="1571" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:144  store i8 %view1s_communicatedB_142, i8* %view_communicatedBit_68, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1572" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:145  %view1s_communicatedB_143 = load i8* %view1s_communicatedB_69, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_143"/></StgValue>
</operation>

<operation id="1573" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:146  store i8 %view1s_communicatedB_143, i8* %view_communicatedBit_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1574" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:147  %view1s_communicatedB_144 = load i8* %view1s_communicatedB_70, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_144"/></StgValue>
</operation>

<operation id="1575" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:149  %view1s_communicatedB_145 = load i8* %view1s_communicatedB_71, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_145"/></StgValue>
</operation>

<operation id="1576" st_id="184" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
verifyProof_2.exit:170  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_72, i32 %ctx_sponge_squeezing_16, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %challenge)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1577" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:147  %view1s_communicatedB_144 = load i8* %view1s_communicatedB_70, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_144"/></StgValue>
</operation>

<operation id="1578" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:148  store i8 %view1s_communicatedB_144, i8* %view_communicatedBit_70, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1579" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:149  %view1s_communicatedB_145 = load i8* %view1s_communicatedB_71, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_145"/></StgValue>
</operation>

<operation id="1580" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:150  store i8 %view1s_communicatedB_145, i8* %view_communicatedBit_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1581" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:151  %view1s_communicatedB_146 = load i8* %view1s_communicatedB_72, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_146"/></StgValue>
</operation>

<operation id="1582" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:153  %view1s_communicatedB_147 = load i8* %view1s_communicatedB_73, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_147"/></StgValue>
</operation>

<operation id="1583" st_id="185" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
verifyProof_2.exit:171  %ctx_sponge_byteIOInd_73 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_8, i4 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_73"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1584" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:7  %view1s_inputShare_lo_2 = load i32* %view1s_inputShare_ad, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_2"/></StgValue>
</operation>

<operation id="1585" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:8  %view1s_inputShare_lo_3 = load i32* %view1s_inputShare_ad_1, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_3"/></StgValue>
</operation>

<operation id="1586" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:151  %view1s_communicatedB_146 = load i8* %view1s_communicatedB_72, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_146"/></StgValue>
</operation>

<operation id="1587" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:152  store i8 %view1s_communicatedB_146, i8* %view_communicatedBit_72, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1588" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:153  %view1s_communicatedB_147 = load i8* %view1s_communicatedB_73, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_147"/></StgValue>
</operation>

<operation id="1589" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:154  store i8 %view1s_communicatedB_147, i8* %view_communicatedBit_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1590" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:155  %view1s_communicatedB_148 = load i8* %view1s_communicatedB_74, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_148"/></StgValue>
</operation>

<operation id="1591" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:157  %view1s_communicatedB_149 = load i8* %view1s_communicatedB_75, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_149"/></StgValue>
</operation>

<operation id="1592" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:161  %view1s_outputShare_l = load i32* %view1s_outputShare_a, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l"/></StgValue>
</operation>

<operation id="1593" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:162  %view1s_outputShare_l_1 = load i32* %view1s_outputShare_a_1, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_1"/></StgValue>
</operation>

<operation id="1594" st_id="186" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
verifyProof_2.exit:171  %ctx_sponge_byteIOInd_73 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_8, i4 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_73"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1595" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:7  %view1s_inputShare_lo_2 = load i32* %view1s_inputShare_ad, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_2"/></StgValue>
</operation>

<operation id="1596" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:8  %view1s_inputShare_lo_3 = load i32* %view1s_inputShare_ad_1, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_3"/></StgValue>
</operation>

<operation id="1597" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:9  %view1s_inputShare_lo_4 = load i32* %view1s_inputShare_ad_2, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_4"/></StgValue>
</operation>

<operation id="1598" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:10  %view1s_inputShare_lo_5 = load i32* %view1s_inputShare_ad_3, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_5"/></StgValue>
</operation>

<operation id="1599" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:155  %view1s_communicatedB_148 = load i8* %view1s_communicatedB_74, align 4

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_148"/></StgValue>
</operation>

<operation id="1600" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:156  store i8 %view1s_communicatedB_148, i8* %view_communicatedBit_74, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1601" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:157  %view1s_communicatedB_149 = load i8* %view1s_communicatedB_75, align 1

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_149"/></StgValue>
</operation>

<operation id="1602" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:158  store i8 %view1s_communicatedB_149, i8* %view_communicatedBit_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1603" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:159  %view1s_communicatedB_150 = load i8* %view1s_communicatedB_1, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_150"/></StgValue>
</operation>

<operation id="1604" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:161  %view1s_outputShare_l = load i32* %view1s_outputShare_a, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l"/></StgValue>
</operation>

<operation id="1605" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:162  %view1s_outputShare_l_1 = load i32* %view1s_outputShare_a_1, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_1"/></StgValue>
</operation>

<operation id="1606" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:163  %view1s_outputShare_l_2 = load i32* %view1s_outputShare_a_2, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_2"/></StgValue>
</operation>

<operation id="1607" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:164  %view1s_outputShare_l_3 = load i32* %view1s_outputShare_a_3, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_3"/></StgValue>
</operation>

<operation id="1608" st_id="187" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="2" op_6_bw="6" op_7_bw="64" op_8_bw="32" op_9_bw="32">
<![CDATA[
verifyProof_2.exit:172  %ctx_sponge_byteIOInd_74 = call fastcc i32 @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_73, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %challenge)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_74"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1609" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="11" op_0_bw="2">
<![CDATA[
verifyProof_2.exit:6  %zext_ln1250_cast = zext i2 %challenge to i11

]]></Node>
<StgValue><ssdm name="zext_ln1250_cast"/></StgValue>
</operation>

<operation id="1610" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:9  %view1s_inputShare_lo_4 = load i32* %view1s_inputShare_ad_2, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_4"/></StgValue>
</operation>

<operation id="1611" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:10  %view1s_inputShare_lo_5 = load i32* %view1s_inputShare_ad_3, align 4

]]></Node>
<StgValue><ssdm name="view1s_inputShare_lo_5"/></StgValue>
</operation>

<operation id="1612" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="15">
<![CDATA[
verifyProof_2.exit:159  %view1s_communicatedB_150 = load i8* %view1s_communicatedB_1, align 2

]]></Node>
<StgValue><ssdm name="view1s_communicatedB_150"/></StgValue>
</operation>

<operation id="1613" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
verifyProof_2.exit:160  store i8 %view1s_communicatedB_150, i8* %view_communicatedBit_76, align 2

]]></Node>
<StgValue><ssdm name="store_ln1241"/></StgValue>
</operation>

<operation id="1614" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:163  %view1s_outputShare_l_2 = load i32* %view1s_outputShare_a_2, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_2"/></StgValue>
</operation>

<operation id="1615" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="10">
<![CDATA[
verifyProof_2.exit:164  %view1s_outputShare_l_3 = load i32* %view1s_outputShare_a_3, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_3"/></StgValue>
</operation>

<operation id="1616" st_id="188" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="2" op_6_bw="6" op_7_bw="64" op_8_bw="32" op_9_bw="32">
<![CDATA[
verifyProof_2.exit:172  %ctx_sponge_byteIOInd_74 = call fastcc i32 @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_73, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %challenge)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_74"/></StgValue>
</operation>

<operation id="1617" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
verifyProof_2.exit:173  br label %meminst.i6.i182

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1618" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i6.i182:0  %phi_ln34_3 = phi i7 [ 0, %verifyProof_2.exit ], [ %add_ln34_3, %meminst.i6.i182 ]

]]></Node>
<StgValue><ssdm name="phi_ln34_3"/></StgValue>
</operation>

<operation id="1619" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i6.i182:1  %add_ln34_3 = add i7 %phi_ln34_3, 1

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="1620" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="7">
<![CDATA[
meminst.i6.i182:2  %zext_ln34_3 = zext i7 %phi_ln34_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="1621" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i6.i182:3  %temp_4_addr = getelementptr [75 x i8]* %temp_4, i64 0, i64 %zext_ln34_3

]]></Node>
<StgValue><ssdm name="temp_4_addr"/></StgValue>
</operation>

<operation id="1622" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i6.i182:4  store i8 0, i8* %temp_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1623" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i6.i182:5  %icmp_ln34_3 = icmp eq i7 %phi_ln34_3, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_3"/></StgValue>
</operation>

<operation id="1624" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i6.i182:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1625" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i6.i182:7  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1626" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i6.i182:8  br i1 %icmp_ln34_3, label %.preheader230.preheader, label %meminst.i6.i182

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1627" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
.preheader230.preheader:0  br label %.preheader230

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1628" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader230:0  %loop_0_i7_i183 = phi i5 [ %loop_21, %35 ], [ 0, %.preheader230.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i7_i183"/></StgValue>
</operation>

<operation id="1629" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="5">
<![CDATA[
.preheader230:1  %zext_ln37_3 = zext i5 %loop_0_i7_i183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="1630" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader230:2  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i7_i183, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1631" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader230:3  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1632" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader230:4  br i1 %tmp_27, label %HashUpdate_2.exit14.i191, label %35

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="1633" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_6 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i7_i183, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_6"/></StgValue>
</operation>

<operation id="1634" st_id="190" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:2  %temp2_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %view1s_inputShare_lo_2, i32 %view1s_inputShare_lo_3, i32 %view1s_inputShare_lo_4, i32 %view1s_inputShare_lo_5, i2 %trunc_ln38_6)

]]></Node>
<StgValue><ssdm name="temp2_3"/></StgValue>
</operation>

<operation id="1635" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln39_3 = trunc i32 %temp2_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_3"/></StgValue>
</operation>

<operation id="1636" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_4_addr_1 = getelementptr inbounds [75 x i8]* %temp_4, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="temp_4_addr_1"/></StgValue>
</operation>

<operation id="1637" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5  store i8 %trunc_ln39_3, i8* %temp_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="1638" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %trunc_ln41_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>

<operation id="1639" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="4" op_0_bw="5">
<![CDATA[
:7  %trunc_ln37_3 = trunc i5 %loop_0_i7_i183 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>

<operation id="1640" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %or_ln41_3 = or i4 %trunc_ln37_3, 1

]]></Node>
<StgValue><ssdm name="or_ln41_3"/></StgValue>
</operation>

<operation id="1641" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="4">
<![CDATA[
:9  %zext_ln41_3 = zext i4 %or_ln41_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="1642" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temp_4_addr_2 = getelementptr inbounds [75 x i8]* %temp_4, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="temp_4_addr_2"/></StgValue>
</operation>

<operation id="1643" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:11  store i8 %trunc_ln41_3, i8* %temp_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="1644" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %trunc_ln43_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_3"/></StgValue>
</operation>

<operation id="1645" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %trunc_ln45_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_3"/></StgValue>
</operation>

<operation id="1646" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:22  %loop_21 = add i5 4, %loop_0_i7_i183

]]></Node>
<StgValue><ssdm name="loop_21"/></StgValue>
</operation>

<operation id="1647" st_id="190" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32">
<![CDATA[
HashUpdate_2.exit14.i191:0  %ctx_sponge_byteIOInd_75 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_74, [75 x i8]* %temp_4, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_75"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1648" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str196) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="1649" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %or_ln43_3 = or i4 %trunc_ln37_3, 2

]]></Node>
<StgValue><ssdm name="or_ln43_3"/></StgValue>
</operation>

<operation id="1650" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="4">
<![CDATA[
:14  %zext_ln43_3 = zext i4 %or_ln43_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="1651" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %temp_4_addr_3 = getelementptr inbounds [75 x i8]* %temp_4, i64 0, i64 %zext_ln43_3

]]></Node>
<StgValue><ssdm name="temp_4_addr_3"/></StgValue>
</operation>

<operation id="1652" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:16  store i8 %trunc_ln43_3, i8* %temp_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1653" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:18  %or_ln45_3 = or i4 %trunc_ln37_3, 3

]]></Node>
<StgValue><ssdm name="or_ln45_3"/></StgValue>
</operation>

<operation id="1654" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="4">
<![CDATA[
:19  %zext_ln45_3 = zext i4 %or_ln45_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="1655" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %temp_4_addr_4 = getelementptr inbounds [75 x i8]* %temp_4, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="temp_4_addr_4"/></StgValue>
</operation>

<operation id="1656" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:21  store i8 %trunc_ln45_3, i8* %temp_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="1657" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader230

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1658" st_id="192" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32">
<![CDATA[
HashUpdate_2.exit14.i191:0  %ctx_sponge_byteIOInd_75 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_74, [75 x i8]* %temp_4, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_75"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1659" st_id="193" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="0" op_13_bw="32" op_14_bw="32">
<![CDATA[
HashUpdate_2.exit14.i191:1  %ctx_sponge_byteIOInd_76 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_75, [75 x i8]* %view_communicatedBit, i8 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_76"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1660" st_id="194" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="0" op_13_bw="32" op_14_bw="32">
<![CDATA[
HashUpdate_2.exit14.i191:1  %ctx_sponge_byteIOInd_76 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_75, [75 x i8]* %view_communicatedBit, i8 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_76"/></StgValue>
</operation>

<operation id="1661" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit14.i191:2  br label %meminst.i.i195

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1662" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i.i195:0  %phi_ln34_4 = phi i7 [ 0, %HashUpdate_2.exit14.i191 ], [ %add_ln34_4, %meminst.i.i195 ]

]]></Node>
<StgValue><ssdm name="phi_ln34_4"/></StgValue>
</operation>

<operation id="1663" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i.i195:1  %add_ln34_4 = add i7 %phi_ln34_4, 1

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="1664" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="7">
<![CDATA[
meminst.i.i195:2  %zext_ln34_4 = zext i7 %phi_ln34_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="1665" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i.i195:3  %temp_5_addr = getelementptr [75 x i8]* %temp_5, i64 0, i64 %zext_ln34_4

]]></Node>
<StgValue><ssdm name="temp_5_addr"/></StgValue>
</operation>

<operation id="1666" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i.i195:4  store i8 0, i8* %temp_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1667" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i.i195:5  %icmp_ln34_4 = icmp eq i7 %phi_ln34_4, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_4"/></StgValue>
</operation>

<operation id="1668" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i.i195:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1669" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i.i195:7  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1670" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i.i195:8  br i1 %icmp_ln34_4, label %.preheader229.preheader, label %meminst.i.i195

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1671" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0">
<![CDATA[
.preheader229.preheader:0  br label %.preheader229

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1672" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader229:0  %loop_0_i_i196 = phi i5 [ %loop_22, %36 ], [ 0, %.preheader229.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i_i196"/></StgValue>
</operation>

<operation id="1673" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="5">
<![CDATA[
.preheader229:1  %zext_ln37_4 = zext i5 %loop_0_i_i196 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_4"/></StgValue>
</operation>

<operation id="1674" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader229:2  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i_i196, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1675" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader229:3  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1676" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader229:4  br i1 %tmp_28, label %Commit_2.exit203, label %36

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="1677" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_s = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i_i196, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_s"/></StgValue>
</operation>

<operation id="1678" st_id="196" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:2  %temp2_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %view1s_outputShare_l, i32 %view1s_outputShare_l_1, i32 %view1s_outputShare_l_2, i32 %view1s_outputShare_l_3, i2 %trunc_ln38_s)

]]></Node>
<StgValue><ssdm name="temp2_4"/></StgValue>
</operation>

<operation id="1679" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln39_4 = trunc i32 %temp2_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_4"/></StgValue>
</operation>

<operation id="1680" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_5_addr_1 = getelementptr inbounds [75 x i8]* %temp_5, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="temp_5_addr_1"/></StgValue>
</operation>

<operation id="1681" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5  store i8 %trunc_ln39_4, i8* %temp_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="1682" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %trunc_ln41_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>

<operation id="1683" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="4" op_0_bw="5">
<![CDATA[
:7  %trunc_ln37_4 = trunc i5 %loop_0_i_i196 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_4"/></StgValue>
</operation>

<operation id="1684" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %or_ln41_4 = or i4 %trunc_ln37_4, 1

]]></Node>
<StgValue><ssdm name="or_ln41_4"/></StgValue>
</operation>

<operation id="1685" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="4">
<![CDATA[
:9  %zext_ln41_4 = zext i4 %or_ln41_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="1686" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temp_5_addr_2 = getelementptr inbounds [75 x i8]* %temp_5, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="temp_5_addr_2"/></StgValue>
</operation>

<operation id="1687" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:11  store i8 %trunc_ln41_4, i8* %temp_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="1688" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %trunc_ln43_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_4"/></StgValue>
</operation>

<operation id="1689" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %trunc_ln45_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_4, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_4"/></StgValue>
</operation>

<operation id="1690" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:22  %loop_22 = add i5 4, %loop_0_i_i196

]]></Node>
<StgValue><ssdm name="loop_22"/></StgValue>
</operation>

<operation id="1691" st_id="196" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
Commit_2.exit203:0  %ctx_sponge_byteIOInd_77 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_76, [75 x i8]* %temp_5, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_77"/></StgValue>
</operation>

<operation id="1692" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:16  %view2s_communicatedB_77 = load i8* %view2s_communicatedB_1, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_77"/></StgValue>
</operation>

<operation id="1693" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:18  %view2s_communicatedB_78 = load i8* %view2s_communicatedB_2, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_78"/></StgValue>
</operation>

<operation id="1694" st_id="196" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
Commit_2.exit203:170  %ctx_sponge_byteIOInd_79 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_9, i4 4)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_79"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1695" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str196) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="1696" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %or_ln43_4 = or i4 %trunc_ln37_4, 2

]]></Node>
<StgValue><ssdm name="or_ln43_4"/></StgValue>
</operation>

<operation id="1697" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="4">
<![CDATA[
:14  %zext_ln43_4 = zext i4 %or_ln43_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="1698" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %temp_5_addr_3 = getelementptr inbounds [75 x i8]* %temp_5, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="temp_5_addr_3"/></StgValue>
</operation>

<operation id="1699" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:16  store i8 %trunc_ln43_4, i8* %temp_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1700" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:18  %or_ln45_4 = or i4 %trunc_ln37_4, 3

]]></Node>
<StgValue><ssdm name="or_ln45_4"/></StgValue>
</operation>

<operation id="1701" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="4">
<![CDATA[
:19  %zext_ln45_4 = zext i4 %or_ln45_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_4"/></StgValue>
</operation>

<operation id="1702" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %temp_5_addr_4 = getelementptr inbounds [75 x i8]* %temp_5, i64 0, i64 %zext_ln45_4

]]></Node>
<StgValue><ssdm name="temp_5_addr_4"/></StgValue>
</operation>

<operation id="1703" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:21  store i8 %trunc_ln45_4, i8* %temp_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="1704" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader229

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1705" st_id="198" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
Commit_2.exit203:0  %ctx_sponge_byteIOInd_77 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_76, [75 x i8]* %temp_5, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_77"/></StgValue>
</operation>

<operation id="1706" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:16  %view2s_communicatedB_77 = load i8* %view2s_communicatedB_1, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_77"/></StgValue>
</operation>

<operation id="1707" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:17  store i8 %view2s_communicatedB_77, i8* %view_communicatedBit_77, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1708" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:18  %view2s_communicatedB_78 = load i8* %view2s_communicatedB_2, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_78"/></StgValue>
</operation>

<operation id="1709" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:19  store i8 %view2s_communicatedB_78, i8* %view_communicatedBit_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1710" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:20  %view2s_communicatedB_79 = load i8* %view2s_communicatedB_3, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_79"/></StgValue>
</operation>

<operation id="1711" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:22  %view2s_communicatedB_80 = load i8* %view2s_communicatedB_4, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_80"/></StgValue>
</operation>

<operation id="1712" st_id="198" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
Commit_2.exit203:170  %ctx_sponge_byteIOInd_79 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_9, i4 4)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_79"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1713" st_id="199" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
Commit_2.exit203:1  %call_ret29 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_77)

]]></Node>
<StgValue><ssdm name="call_ret29"/></StgValue>
</operation>

<operation id="1714" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:20  %view2s_communicatedB_79 = load i8* %view2s_communicatedB_3, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_79"/></StgValue>
</operation>

<operation id="1715" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:21  store i8 %view2s_communicatedB_79, i8* %view_communicatedBit_79, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1716" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:22  %view2s_communicatedB_80 = load i8* %view2s_communicatedB_4, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_80"/></StgValue>
</operation>

<operation id="1717" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:23  store i8 %view2s_communicatedB_80, i8* %view_communicatedBit_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1718" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:24  %view2s_communicatedB_81 = load i8* %view2s_communicatedB_5, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_81"/></StgValue>
</operation>

<operation id="1719" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:26  %view2s_communicatedB_82 = load i8* %view2s_communicatedB_6, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_82"/></StgValue>
</operation>

<operation id="1720" st_id="199" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
Commit_2.exit203:171  %ctx_sponge_byteIOInd_80 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_79, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_80"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1721" st_id="200" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
Commit_2.exit203:1  %call_ret29 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_77)

]]></Node>
<StgValue><ssdm name="call_ret29"/></StgValue>
</operation>

<operation id="1722" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="64">
<![CDATA[
Commit_2.exit203:2  %ctx_sponge_byteIOInd_78 = extractvalue { i32, i32 } %call_ret29, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_78"/></StgValue>
</operation>

<operation id="1723" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="64">
<![CDATA[
Commit_2.exit203:3  %ctx_sponge_squeezing_17 = extractvalue { i32, i32 } %call_ret29, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_17"/></StgValue>
</operation>

<operation id="1724" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:24  %view2s_communicatedB_81 = load i8* %view2s_communicatedB_5, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_81"/></StgValue>
</operation>

<operation id="1725" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:25  store i8 %view2s_communicatedB_81, i8* %view_communicatedBit_81, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1726" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:26  %view2s_communicatedB_82 = load i8* %view2s_communicatedB_6, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_82"/></StgValue>
</operation>

<operation id="1727" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:27  store i8 %view2s_communicatedB_82, i8* %view_communicatedBit_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1728" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:28  %view2s_communicatedB_83 = load i8* %view2s_communicatedB_7, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_83"/></StgValue>
</operation>

<operation id="1729" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:30  %view2s_communicatedB_84 = load i8* %view2s_communicatedB_8, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_84"/></StgValue>
</operation>

<operation id="1730" st_id="200" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
Commit_2.exit203:171  %ctx_sponge_byteIOInd_80 = call fastcc i32 @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_79, [3504 x i8]* %sig_0_proofs_seed2, i8 %temp_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_80"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1731" st_id="201" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="32" op_13_bw="64" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
Commit_2.exit203:4  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_78, i32 %ctx_sponge_squeezing_17, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %challenge)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="1732" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:28  %view2s_communicatedB_83 = load i8* %view2s_communicatedB_7, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_83"/></StgValue>
</operation>

<operation id="1733" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:29  store i8 %view2s_communicatedB_83, i8* %view_communicatedBit_83, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1734" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:30  %view2s_communicatedB_84 = load i8* %view2s_communicatedB_8, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_84"/></StgValue>
</operation>

<operation id="1735" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:31  store i8 %view2s_communicatedB_84, i8* %view_communicatedBit_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1736" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:32  %view2s_communicatedB_85 = load i8* %view2s_communicatedB_9, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_85"/></StgValue>
</operation>

<operation id="1737" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:34  %view2s_communicatedB_86 = load i8* %view2s_communicatedB_10, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_86"/></StgValue>
</operation>

<operation id="1738" st_id="201" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32">
<![CDATA[
Commit_2.exit203:172  %call_ret31 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_80)

]]></Node>
<StgValue><ssdm name="call_ret31"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1739" st_id="202" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="32" op_13_bw="64" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
Commit_2.exit203:4  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state_8, i32 %ctx_sponge_byteIOInd_78, i32 %ctx_sponge_squeezing_17, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %challenge)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="1740" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:32  %view2s_communicatedB_85 = load i8* %view2s_communicatedB_9, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_85"/></StgValue>
</operation>

<operation id="1741" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:33  store i8 %view2s_communicatedB_85, i8* %view_communicatedBit_85, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1742" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:34  %view2s_communicatedB_86 = load i8* %view2s_communicatedB_10, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_86"/></StgValue>
</operation>

<operation id="1743" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:35  store i8 %view2s_communicatedB_86, i8* %view_communicatedBit_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1744" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:36  %view2s_communicatedB_87 = load i8* %view2s_communicatedB_11, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_87"/></StgValue>
</operation>

<operation id="1745" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:38  %view2s_communicatedB_88 = load i8* %view2s_communicatedB_12, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_88"/></StgValue>
</operation>

<operation id="1746" st_id="202" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32">
<![CDATA[
Commit_2.exit203:172  %call_ret31 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_80)

]]></Node>
<StgValue><ssdm name="call_ret31"/></StgValue>
</operation>

<operation id="1747" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="64">
<![CDATA[
Commit_2.exit203:173  %ctx_sponge_byteIOInd_81 = extractvalue { i32, i32 } %call_ret31, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_81"/></StgValue>
</operation>

<operation id="1748" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="64">
<![CDATA[
Commit_2.exit203:174  %ctx_sponge_squeezing_18 = extractvalue { i32, i32 } %call_ret31, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_18"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1749" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="3" op_0_bw="2">
<![CDATA[
Commit_2.exit203:5  %zext_ln1251 = zext i2 %challenge to i3

]]></Node>
<StgValue><ssdm name="zext_ln1251"/></StgValue>
</operation>

<operation id="1750" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Commit_2.exit203:6  %add_ln1251 = add i3 1, %zext_ln1251

]]></Node>
<StgValue><ssdm name="add_ln1251"/></StgValue>
</operation>

<operation id="1751" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Commit_2.exit203:7  %icmp_ln1251 = icmp ult i3 %add_ln1251, 3

]]></Node>
<StgValue><ssdm name="icmp_ln1251"/></StgValue>
</operation>

<operation id="1752" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Commit_2.exit203:8  %xor_ln1251 = xor i2 %challenge, -2

]]></Node>
<StgValue><ssdm name="xor_ln1251"/></StgValue>
</operation>

<operation id="1753" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="3" op_0_bw="2">
<![CDATA[
Commit_2.exit203:9  %sext_ln1251 = sext i2 %xor_ln1251 to i3

]]></Node>
<StgValue><ssdm name="sext_ln1251"/></StgValue>
</operation>

<operation id="1754" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Commit_2.exit203:10  %select_ln1251 = select i1 %icmp_ln1251, i3 %add_ln1251, i3 %sext_ln1251

]]></Node>
<StgValue><ssdm name="select_ln1251"/></StgValue>
</operation>

<operation id="1755" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:36  %view2s_communicatedB_87 = load i8* %view2s_communicatedB_11, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_87"/></StgValue>
</operation>

<operation id="1756" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:37  store i8 %view2s_communicatedB_87, i8* %view_communicatedBit_87, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1757" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:38  %view2s_communicatedB_88 = load i8* %view2s_communicatedB_12, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_88"/></StgValue>
</operation>

<operation id="1758" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:39  store i8 %view2s_communicatedB_88, i8* %view_communicatedBit_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1759" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:40  %view2s_communicatedB_89 = load i8* %view2s_communicatedB_13, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_89"/></StgValue>
</operation>

<operation id="1760" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:42  %view2s_communicatedB_90 = load i8* %view2s_communicatedB_14, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_90"/></StgValue>
</operation>

<operation id="1761" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="2" op_0_bw="3">
<![CDATA[
Commit_2.exit203:175  %trunc_ln81 = trunc i3 %select_ln1251 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="1762" st_id="203" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32">
<![CDATA[
Commit_2.exit203:176  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_81, i32 %ctx_sponge_squeezing_18, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1763" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:40  %view2s_communicatedB_89 = load i8* %view2s_communicatedB_13, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_89"/></StgValue>
</operation>

<operation id="1764" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:41  store i8 %view2s_communicatedB_89, i8* %view_communicatedBit_89, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1765" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:42  %view2s_communicatedB_90 = load i8* %view2s_communicatedB_14, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_90"/></StgValue>
</operation>

<operation id="1766" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:43  store i8 %view2s_communicatedB_90, i8* %view_communicatedBit_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1767" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:44  %view2s_communicatedB_91 = load i8* %view2s_communicatedB_15, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_91"/></StgValue>
</operation>

<operation id="1768" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:46  %view2s_communicatedB_92 = load i8* %view2s_communicatedB_16, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_92"/></StgValue>
</operation>

<operation id="1769" st_id="204" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32">
<![CDATA[
Commit_2.exit203:176  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_81, i32 %ctx_sponge_squeezing_18, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1770" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:44  %view2s_communicatedB_91 = load i8* %view2s_communicatedB_15, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_91"/></StgValue>
</operation>

<operation id="1771" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:45  store i8 %view2s_communicatedB_91, i8* %view_communicatedBit_91, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1772" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:46  %view2s_communicatedB_92 = load i8* %view2s_communicatedB_16, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_92"/></StgValue>
</operation>

<operation id="1773" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:47  store i8 %view2s_communicatedB_92, i8* %view_communicatedBit_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1774" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:48  %view2s_communicatedB_93 = load i8* %view2s_communicatedB_17, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_93"/></StgValue>
</operation>

<operation id="1775" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:50  %view2s_communicatedB_94 = load i8* %view2s_communicatedB_18, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_94"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1776" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:48  %view2s_communicatedB_93 = load i8* %view2s_communicatedB_17, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_93"/></StgValue>
</operation>

<operation id="1777" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:49  store i8 %view2s_communicatedB_93, i8* %view_communicatedBit_93, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1778" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:50  %view2s_communicatedB_94 = load i8* %view2s_communicatedB_18, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_94"/></StgValue>
</operation>

<operation id="1779" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:51  store i8 %view2s_communicatedB_94, i8* %view_communicatedBit_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1780" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:52  %view2s_communicatedB_95 = load i8* %view2s_communicatedB_19, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_95"/></StgValue>
</operation>

<operation id="1781" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:54  %view2s_communicatedB_96 = load i8* %view2s_communicatedB_20, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_96"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1782" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:52  %view2s_communicatedB_95 = load i8* %view2s_communicatedB_19, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_95"/></StgValue>
</operation>

<operation id="1783" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:53  store i8 %view2s_communicatedB_95, i8* %view_communicatedBit_95, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1784" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:54  %view2s_communicatedB_96 = load i8* %view2s_communicatedB_20, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_96"/></StgValue>
</operation>

<operation id="1785" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:55  store i8 %view2s_communicatedB_96, i8* %view_communicatedBit_96, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1786" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:56  %view2s_communicatedB_97 = load i8* %view2s_communicatedB_21, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_97"/></StgValue>
</operation>

<operation id="1787" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:58  %view2s_communicatedB_98 = load i8* %view2s_communicatedB_22, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_98"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1788" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:56  %view2s_communicatedB_97 = load i8* %view2s_communicatedB_21, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_97"/></StgValue>
</operation>

<operation id="1789" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:57  store i8 %view2s_communicatedB_97, i8* %view_communicatedBit_97, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1790" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:58  %view2s_communicatedB_98 = load i8* %view2s_communicatedB_22, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_98"/></StgValue>
</operation>

<operation id="1791" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:59  store i8 %view2s_communicatedB_98, i8* %view_communicatedBit_98, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1792" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:60  %view2s_communicatedB_99 = load i8* %view2s_communicatedB_23, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_99"/></StgValue>
</operation>

<operation id="1793" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:62  %view2s_communicatedB_100 = load i8* %view2s_communicatedB_24, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_100"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1794" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:60  %view2s_communicatedB_99 = load i8* %view2s_communicatedB_23, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_99"/></StgValue>
</operation>

<operation id="1795" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:61  store i8 %view2s_communicatedB_99, i8* %view_communicatedBit_99, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1796" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:62  %view2s_communicatedB_100 = load i8* %view2s_communicatedB_24, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_100"/></StgValue>
</operation>

<operation id="1797" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:63  store i8 %view2s_communicatedB_100, i8* %view_communicatedBit_100, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1798" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:64  %view2s_communicatedB_101 = load i8* %view2s_communicatedB_25, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_101"/></StgValue>
</operation>

<operation id="1799" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:66  %view2s_communicatedB_102 = load i8* %view2s_communicatedB_26, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_102"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1800" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:64  %view2s_communicatedB_101 = load i8* %view2s_communicatedB_25, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_101"/></StgValue>
</operation>

<operation id="1801" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:65  store i8 %view2s_communicatedB_101, i8* %view_communicatedBit_101, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1802" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:66  %view2s_communicatedB_102 = load i8* %view2s_communicatedB_26, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_102"/></StgValue>
</operation>

<operation id="1803" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:67  store i8 %view2s_communicatedB_102, i8* %view_communicatedBit_102, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1804" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:68  %view2s_communicatedB_103 = load i8* %view2s_communicatedB_27, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_103"/></StgValue>
</operation>

<operation id="1805" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:70  %view2s_communicatedB_104 = load i8* %view2s_communicatedB_28, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_104"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1806" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:68  %view2s_communicatedB_103 = load i8* %view2s_communicatedB_27, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_103"/></StgValue>
</operation>

<operation id="1807" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:69  store i8 %view2s_communicatedB_103, i8* %view_communicatedBit_103, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1808" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:70  %view2s_communicatedB_104 = load i8* %view2s_communicatedB_28, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_104"/></StgValue>
</operation>

<operation id="1809" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:71  store i8 %view2s_communicatedB_104, i8* %view_communicatedBit_104, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1810" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:72  %view2s_communicatedB_105 = load i8* %view2s_communicatedB_29, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_105"/></StgValue>
</operation>

<operation id="1811" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:74  %view2s_communicatedB_106 = load i8* %view2s_communicatedB_30, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_106"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1812" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:72  %view2s_communicatedB_105 = load i8* %view2s_communicatedB_29, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_105"/></StgValue>
</operation>

<operation id="1813" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:73  store i8 %view2s_communicatedB_105, i8* %view_communicatedBit_105, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1814" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:74  %view2s_communicatedB_106 = load i8* %view2s_communicatedB_30, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_106"/></StgValue>
</operation>

<operation id="1815" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:75  store i8 %view2s_communicatedB_106, i8* %view_communicatedBit_106, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1816" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:76  %view2s_communicatedB_107 = load i8* %view2s_communicatedB_31, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_107"/></StgValue>
</operation>

<operation id="1817" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:78  %view2s_communicatedB_108 = load i8* %view2s_communicatedB_32, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_108"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1818" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:76  %view2s_communicatedB_107 = load i8* %view2s_communicatedB_31, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_107"/></StgValue>
</operation>

<operation id="1819" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:77  store i8 %view2s_communicatedB_107, i8* %view_communicatedBit_107, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1820" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:78  %view2s_communicatedB_108 = load i8* %view2s_communicatedB_32, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_108"/></StgValue>
</operation>

<operation id="1821" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:79  store i8 %view2s_communicatedB_108, i8* %view_communicatedBit_108, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1822" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:80  %view2s_communicatedB_109 = load i8* %view2s_communicatedB_33, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_109"/></StgValue>
</operation>

<operation id="1823" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:82  %view2s_communicatedB_110 = load i8* %view2s_communicatedB_34, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_110"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1824" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:80  %view2s_communicatedB_109 = load i8* %view2s_communicatedB_33, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_109"/></StgValue>
</operation>

<operation id="1825" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:81  store i8 %view2s_communicatedB_109, i8* %view_communicatedBit_109, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1826" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:82  %view2s_communicatedB_110 = load i8* %view2s_communicatedB_34, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_110"/></StgValue>
</operation>

<operation id="1827" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:83  store i8 %view2s_communicatedB_110, i8* %view_communicatedBit_110, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1828" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:84  %view2s_communicatedB_111 = load i8* %view2s_communicatedB_35, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_111"/></StgValue>
</operation>

<operation id="1829" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:86  %view2s_communicatedB_112 = load i8* %view2s_communicatedB_36, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_112"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1830" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:84  %view2s_communicatedB_111 = load i8* %view2s_communicatedB_35, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_111"/></StgValue>
</operation>

<operation id="1831" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:85  store i8 %view2s_communicatedB_111, i8* %view_communicatedBit_111, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1832" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:86  %view2s_communicatedB_112 = load i8* %view2s_communicatedB_36, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_112"/></StgValue>
</operation>

<operation id="1833" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:87  store i8 %view2s_communicatedB_112, i8* %view_communicatedBit_112, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1834" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:88  %view2s_communicatedB_113 = load i8* %view2s_communicatedB_37, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_113"/></StgValue>
</operation>

<operation id="1835" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:90  %view2s_communicatedB_114 = load i8* %view2s_communicatedB_38, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_114"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1836" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:88  %view2s_communicatedB_113 = load i8* %view2s_communicatedB_37, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_113"/></StgValue>
</operation>

<operation id="1837" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:89  store i8 %view2s_communicatedB_113, i8* %view_communicatedBit_113, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1838" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:90  %view2s_communicatedB_114 = load i8* %view2s_communicatedB_38, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_114"/></StgValue>
</operation>

<operation id="1839" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:91  store i8 %view2s_communicatedB_114, i8* %view_communicatedBit_114, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1840" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:92  %view2s_communicatedB_115 = load i8* %view2s_communicatedB_39, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_115"/></StgValue>
</operation>

<operation id="1841" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:94  %view2s_communicatedB_116 = load i8* %view2s_communicatedB_40, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_116"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1842" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:92  %view2s_communicatedB_115 = load i8* %view2s_communicatedB_39, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_115"/></StgValue>
</operation>

<operation id="1843" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:93  store i8 %view2s_communicatedB_115, i8* %view_communicatedBit_115, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1844" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:94  %view2s_communicatedB_116 = load i8* %view2s_communicatedB_40, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_116"/></StgValue>
</operation>

<operation id="1845" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:95  store i8 %view2s_communicatedB_116, i8* %view_communicatedBit_116, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1846" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:96  %view2s_communicatedB_117 = load i8* %view2s_communicatedB_41, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_117"/></StgValue>
</operation>

<operation id="1847" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:98  %view2s_communicatedB_118 = load i8* %view2s_communicatedB_42, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_118"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1848" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:96  %view2s_communicatedB_117 = load i8* %view2s_communicatedB_41, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_117"/></StgValue>
</operation>

<operation id="1849" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:97  store i8 %view2s_communicatedB_117, i8* %view_communicatedBit_117, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1850" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:98  %view2s_communicatedB_118 = load i8* %view2s_communicatedB_42, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_118"/></StgValue>
</operation>

<operation id="1851" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:99  store i8 %view2s_communicatedB_118, i8* %view_communicatedBit_118, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1852" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:100  %view2s_communicatedB_119 = load i8* %view2s_communicatedB_43, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_119"/></StgValue>
</operation>

<operation id="1853" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:102  %view2s_communicatedB_120 = load i8* %view2s_communicatedB_44, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_120"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1854" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:100  %view2s_communicatedB_119 = load i8* %view2s_communicatedB_43, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_119"/></StgValue>
</operation>

<operation id="1855" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:101  store i8 %view2s_communicatedB_119, i8* %view_communicatedBit_119, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1856" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:102  %view2s_communicatedB_120 = load i8* %view2s_communicatedB_44, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_120"/></StgValue>
</operation>

<operation id="1857" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:103  store i8 %view2s_communicatedB_120, i8* %view_communicatedBit_120, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1858" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:104  %view2s_communicatedB_121 = load i8* %view2s_communicatedB_45, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_121"/></StgValue>
</operation>

<operation id="1859" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:106  %view2s_communicatedB_122 = load i8* %view2s_communicatedB_46, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_122"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1860" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:104  %view2s_communicatedB_121 = load i8* %view2s_communicatedB_45, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_121"/></StgValue>
</operation>

<operation id="1861" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:105  store i8 %view2s_communicatedB_121, i8* %view_communicatedBit_121, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1862" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:106  %view2s_communicatedB_122 = load i8* %view2s_communicatedB_46, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_122"/></StgValue>
</operation>

<operation id="1863" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:107  store i8 %view2s_communicatedB_122, i8* %view_communicatedBit_122, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1864" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:108  %view2s_communicatedB_123 = load i8* %view2s_communicatedB_47, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_123"/></StgValue>
</operation>

<operation id="1865" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:110  %view2s_communicatedB_124 = load i8* %view2s_communicatedB_48, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_124"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1866" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:108  %view2s_communicatedB_123 = load i8* %view2s_communicatedB_47, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_123"/></StgValue>
</operation>

<operation id="1867" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:109  store i8 %view2s_communicatedB_123, i8* %view_communicatedBit_123, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1868" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:110  %view2s_communicatedB_124 = load i8* %view2s_communicatedB_48, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_124"/></StgValue>
</operation>

<operation id="1869" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:111  store i8 %view2s_communicatedB_124, i8* %view_communicatedBit_124, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1870" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:112  %view2s_communicatedB_125 = load i8* %view2s_communicatedB_49, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_125"/></StgValue>
</operation>

<operation id="1871" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:114  %view2s_communicatedB_126 = load i8* %view2s_communicatedB_50, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_126"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1872" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:112  %view2s_communicatedB_125 = load i8* %view2s_communicatedB_49, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_125"/></StgValue>
</operation>

<operation id="1873" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:113  store i8 %view2s_communicatedB_125, i8* %view_communicatedBit_125, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1874" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:114  %view2s_communicatedB_126 = load i8* %view2s_communicatedB_50, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_126"/></StgValue>
</operation>

<operation id="1875" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:115  store i8 %view2s_communicatedB_126, i8* %view_communicatedBit_126, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1876" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:116  %view2s_communicatedB_127 = load i8* %view2s_communicatedB_51, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_127"/></StgValue>
</operation>

<operation id="1877" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:118  %view2s_communicatedB_128 = load i8* %view2s_communicatedB_52, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_128"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1878" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:116  %view2s_communicatedB_127 = load i8* %view2s_communicatedB_51, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_127"/></StgValue>
</operation>

<operation id="1879" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:117  store i8 %view2s_communicatedB_127, i8* %view_communicatedBit_127, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1880" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:118  %view2s_communicatedB_128 = load i8* %view2s_communicatedB_52, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_128"/></StgValue>
</operation>

<operation id="1881" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:119  store i8 %view2s_communicatedB_128, i8* %view_communicatedBit_128, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1882" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:120  %view2s_communicatedB_129 = load i8* %view2s_communicatedB_53, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_129"/></StgValue>
</operation>

<operation id="1883" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:122  %view2s_communicatedB_130 = load i8* %view2s_communicatedB_54, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_130"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1884" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:120  %view2s_communicatedB_129 = load i8* %view2s_communicatedB_53, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_129"/></StgValue>
</operation>

<operation id="1885" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:121  store i8 %view2s_communicatedB_129, i8* %view_communicatedBit_129, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1886" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:122  %view2s_communicatedB_130 = load i8* %view2s_communicatedB_54, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_130"/></StgValue>
</operation>

<operation id="1887" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:123  store i8 %view2s_communicatedB_130, i8* %view_communicatedBit_130, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1888" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:124  %view2s_communicatedB_131 = load i8* %view2s_communicatedB_55, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_131"/></StgValue>
</operation>

<operation id="1889" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:126  %view2s_communicatedB_132 = load i8* %view2s_communicatedB_56, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_132"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1890" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:124  %view2s_communicatedB_131 = load i8* %view2s_communicatedB_55, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_131"/></StgValue>
</operation>

<operation id="1891" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:125  store i8 %view2s_communicatedB_131, i8* %view_communicatedBit_131, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1892" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:126  %view2s_communicatedB_132 = load i8* %view2s_communicatedB_56, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_132"/></StgValue>
</operation>

<operation id="1893" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:127  store i8 %view2s_communicatedB_132, i8* %view_communicatedBit_132, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1894" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:128  %view2s_communicatedB_133 = load i8* %view2s_communicatedB_57, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_133"/></StgValue>
</operation>

<operation id="1895" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:130  %view2s_communicatedB_134 = load i8* %view2s_communicatedB_58, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_134"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1896" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:128  %view2s_communicatedB_133 = load i8* %view2s_communicatedB_57, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_133"/></StgValue>
</operation>

<operation id="1897" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:129  store i8 %view2s_communicatedB_133, i8* %view_communicatedBit_133, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1898" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:130  %view2s_communicatedB_134 = load i8* %view2s_communicatedB_58, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_134"/></StgValue>
</operation>

<operation id="1899" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:131  store i8 %view2s_communicatedB_134, i8* %view_communicatedBit_134, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1900" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:132  %view2s_communicatedB_135 = load i8* %view2s_communicatedB_59, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_135"/></StgValue>
</operation>

<operation id="1901" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:134  %view2s_communicatedB_136 = load i8* %view2s_communicatedB_60, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_136"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1902" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:132  %view2s_communicatedB_135 = load i8* %view2s_communicatedB_59, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_135"/></StgValue>
</operation>

<operation id="1903" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:133  store i8 %view2s_communicatedB_135, i8* %view_communicatedBit_135, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1904" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:134  %view2s_communicatedB_136 = load i8* %view2s_communicatedB_60, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_136"/></StgValue>
</operation>

<operation id="1905" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:135  store i8 %view2s_communicatedB_136, i8* %view_communicatedBit_136, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1906" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:136  %view2s_communicatedB_137 = load i8* %view2s_communicatedB_61, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_137"/></StgValue>
</operation>

<operation id="1907" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:138  %view2s_communicatedB_138 = load i8* %view2s_communicatedB_62, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_138"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1908" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:136  %view2s_communicatedB_137 = load i8* %view2s_communicatedB_61, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_137"/></StgValue>
</operation>

<operation id="1909" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:137  store i8 %view2s_communicatedB_137, i8* %view_communicatedBit_137, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1910" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:138  %view2s_communicatedB_138 = load i8* %view2s_communicatedB_62, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_138"/></StgValue>
</operation>

<operation id="1911" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:139  store i8 %view2s_communicatedB_138, i8* %view_communicatedBit_138, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1912" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:140  %view2s_communicatedB_139 = load i8* %view2s_communicatedB_63, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_139"/></StgValue>
</operation>

<operation id="1913" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:142  %view2s_communicatedB_140 = load i8* %view2s_communicatedB_64, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_140"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1914" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:140  %view2s_communicatedB_139 = load i8* %view2s_communicatedB_63, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_139"/></StgValue>
</operation>

<operation id="1915" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:141  store i8 %view2s_communicatedB_139, i8* %view_communicatedBit_139, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1916" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:142  %view2s_communicatedB_140 = load i8* %view2s_communicatedB_64, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_140"/></StgValue>
</operation>

<operation id="1917" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:143  store i8 %view2s_communicatedB_140, i8* %view_communicatedBit_140, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1918" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:144  %view2s_communicatedB_141 = load i8* %view2s_communicatedB_65, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_141"/></StgValue>
</operation>

<operation id="1919" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:146  %view2s_communicatedB_142 = load i8* %view2s_communicatedB_66, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_142"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1920" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:144  %view2s_communicatedB_141 = load i8* %view2s_communicatedB_65, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_141"/></StgValue>
</operation>

<operation id="1921" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:145  store i8 %view2s_communicatedB_141, i8* %view_communicatedBit_141, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1922" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:146  %view2s_communicatedB_142 = load i8* %view2s_communicatedB_66, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_142"/></StgValue>
</operation>

<operation id="1923" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:147  store i8 %view2s_communicatedB_142, i8* %view_communicatedBit_142, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1924" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:148  %view2s_communicatedB_143 = load i8* %view2s_communicatedB_67, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_143"/></StgValue>
</operation>

<operation id="1925" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:150  %view2s_communicatedB_144 = load i8* %view2s_communicatedB_68, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_144"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1926" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:148  %view2s_communicatedB_143 = load i8* %view2s_communicatedB_67, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_143"/></StgValue>
</operation>

<operation id="1927" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:149  store i8 %view2s_communicatedB_143, i8* %view_communicatedBit_143, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1928" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:150  %view2s_communicatedB_144 = load i8* %view2s_communicatedB_68, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_144"/></StgValue>
</operation>

<operation id="1929" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:151  store i8 %view2s_communicatedB_144, i8* %view_communicatedBit_144, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1930" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:152  %view2s_communicatedB_145 = load i8* %view2s_communicatedB_69, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_145"/></StgValue>
</operation>

<operation id="1931" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:154  %view2s_communicatedB_146 = load i8* %view2s_communicatedB_70, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_146"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1932" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:152  %view2s_communicatedB_145 = load i8* %view2s_communicatedB_69, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_145"/></StgValue>
</operation>

<operation id="1933" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:153  store i8 %view2s_communicatedB_145, i8* %view_communicatedBit_145, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1934" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:154  %view2s_communicatedB_146 = load i8* %view2s_communicatedB_70, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_146"/></StgValue>
</operation>

<operation id="1935" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:155  store i8 %view2s_communicatedB_146, i8* %view_communicatedBit_146, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1936" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:156  %view2s_communicatedB_147 = load i8* %view2s_communicatedB_71, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_147"/></StgValue>
</operation>

<operation id="1937" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:158  %view2s_communicatedB_148 = load i8* %view2s_communicatedB_72, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_148"/></StgValue>
</operation>

<operation id="1938" st_id="232" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
Commit_2.exit203:177  %ctx_sponge_byteIOInd_82 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_9, i4 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_82"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1939" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:12  %view2s_inputShare_lo_2 = load i32* %view2s_inputShare_ad, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_2"/></StgValue>
</operation>

<operation id="1940" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:13  %view2s_inputShare_lo_3 = load i32* %view2s_inputShare_ad_1, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_3"/></StgValue>
</operation>

<operation id="1941" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:156  %view2s_communicatedB_147 = load i8* %view2s_communicatedB_71, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_147"/></StgValue>
</operation>

<operation id="1942" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:157  store i8 %view2s_communicatedB_147, i8* %view_communicatedBit_147, align 2

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1943" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:158  %view2s_communicatedB_148 = load i8* %view2s_communicatedB_72, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_148"/></StgValue>
</operation>

<operation id="1944" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:159  store i8 %view2s_communicatedB_148, i8* %view_communicatedBit_148, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1945" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:160  %view2s_communicatedB_149 = load i8* %view2s_communicatedB_73, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_149"/></StgValue>
</operation>

<operation id="1946" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:162  %view2s_communicatedB_150 = load i8* %view2s_communicatedB_74, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_150"/></StgValue>
</operation>

<operation id="1947" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:166  %view2s_outputShare_l = load i32* %view2s_outputShare_a, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l"/></StgValue>
</operation>

<operation id="1948" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:167  %view2s_outputShare_l_1 = load i32* %view2s_outputShare_a_1, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_1"/></StgValue>
</operation>

<operation id="1949" st_id="233" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
Commit_2.exit203:177  %ctx_sponge_byteIOInd_82 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_9, i4 0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_82"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1950" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:12  %view2s_inputShare_lo_2 = load i32* %view2s_inputShare_ad, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_2"/></StgValue>
</operation>

<operation id="1951" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:13  %view2s_inputShare_lo_3 = load i32* %view2s_inputShare_ad_1, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_3"/></StgValue>
</operation>

<operation id="1952" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:14  %view2s_inputShare_lo_4 = load i32* %view2s_inputShare_ad_2, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_4"/></StgValue>
</operation>

<operation id="1953" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:15  %view2s_inputShare_lo_5 = load i32* %view2s_inputShare_ad_3, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_5"/></StgValue>
</operation>

<operation id="1954" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:160  %view2s_communicatedB_149 = load i8* %view2s_communicatedB_73, align 4

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_149"/></StgValue>
</operation>

<operation id="1955" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:161  store i8 %view2s_communicatedB_149, i8* %view_communicatedBit_149, align 4

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1956" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:162  %view2s_communicatedB_150 = load i8* %view2s_communicatedB_74, align 1

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_150"/></StgValue>
</operation>

<operation id="1957" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:163  store i8 %view2s_communicatedB_150, i8* %view_communicatedBit_150, align 1

]]></Node>
<StgValue><ssdm name="store_ln1236"/></StgValue>
</operation>

<operation id="1958" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:164  %view2s_communicatedB_151 = load i8* %view2s_communicatedB_75, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_151"/></StgValue>
</operation>

<operation id="1959" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:166  %view2s_outputShare_l = load i32* %view2s_outputShare_a, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l"/></StgValue>
</operation>

<operation id="1960" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:167  %view2s_outputShare_l_1 = load i32* %view2s_outputShare_a_1, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_1"/></StgValue>
</operation>

<operation id="1961" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:168  %view2s_outputShare_l_2 = load i32* %view2s_outputShare_a_2, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_2"/></StgValue>
</operation>

<operation id="1962" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:169  %view2s_outputShare_l_3 = load i32* %view2s_outputShare_a_3, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_3"/></StgValue>
</operation>

<operation id="1963" st_id="234" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="2" op_6_bw="6" op_7_bw="64" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="32">
<![CDATA[
Commit_2.exit203:178  %ctx_sponge_byteIOInd_83 = call fastcc i32 @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_82, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_83"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1964" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="11" op_0_bw="3">
<![CDATA[
Commit_2.exit203:11  %zext_ln1251_1_cast = zext i3 %select_ln1251 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1251_1_cast"/></StgValue>
</operation>

<operation id="1965" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:14  %view2s_inputShare_lo_4 = load i32* %view2s_inputShare_ad_2, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_4"/></StgValue>
</operation>

<operation id="1966" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:15  %view2s_inputShare_lo_5 = load i32* %view2s_inputShare_ad_3, align 4

]]></Node>
<StgValue><ssdm name="view2s_inputShare_lo_5"/></StgValue>
</operation>

<operation id="1967" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="15">
<![CDATA[
Commit_2.exit203:164  %view2s_communicatedB_151 = load i8* %view2s_communicatedB_75, align 2

]]></Node>
<StgValue><ssdm name="view2s_communicatedB_151"/></StgValue>
</operation>

<operation id="1968" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
Commit_2.exit203:165  store i8 %view2s_communicatedB_151, i8* %view_communicatedBit_151, align 2

]]></Node>
<StgValue><ssdm name="store_ln1241"/></StgValue>
</operation>

<operation id="1969" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:168  %view2s_outputShare_l_2 = load i32* %view2s_outputShare_a_2, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_2"/></StgValue>
</operation>

<operation id="1970" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="10">
<![CDATA[
Commit_2.exit203:169  %view2s_outputShare_l_3 = load i32* %view2s_outputShare_a_3, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_3"/></StgValue>
</operation>

<operation id="1971" st_id="235" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="2" op_6_bw="6" op_7_bw="64" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="32">
<![CDATA[
Commit_2.exit203:178  %ctx_sponge_byteIOInd_83 = call fastcc i32 @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_82, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_83"/></StgValue>
</operation>

<operation id="1972" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
Commit_2.exit203:179  br label %meminst.i6.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1973" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i6.i:0  %phi_ln34_5 = phi i7 [ 0, %Commit_2.exit203 ], [ %add_ln34_5, %meminst.i6.i ]

]]></Node>
<StgValue><ssdm name="phi_ln34_5"/></StgValue>
</operation>

<operation id="1974" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i6.i:1  %add_ln34_5 = add i7 %phi_ln34_5, 1

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="1975" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="7">
<![CDATA[
meminst.i6.i:2  %zext_ln34_5 = zext i7 %phi_ln34_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_5"/></StgValue>
</operation>

<operation id="1976" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i6.i:3  %temp_6_addr = getelementptr [75 x i8]* %temp_6, i64 0, i64 %zext_ln34_5

]]></Node>
<StgValue><ssdm name="temp_6_addr"/></StgValue>
</operation>

<operation id="1977" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i6.i:4  store i8 0, i8* %temp_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1978" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i6.i:5  %icmp_ln34_5 = icmp eq i7 %phi_ln34_5, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_5"/></StgValue>
</operation>

<operation id="1979" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i6.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1980" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i6.i:7  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1981" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i6.i:8  br i1 %icmp_ln34_5, label %.preheader228.preheader, label %meminst.i6.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1982" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0">
<![CDATA[
.preheader228.preheader:0  br label %.preheader228

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1983" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader228:0  %loop_0_i7_i = phi i5 [ %loop_23, %37 ], [ 0, %.preheader228.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i7_i"/></StgValue>
</operation>

<operation id="1984" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="5">
<![CDATA[
.preheader228:1  %zext_ln37_5 = zext i5 %loop_0_i7_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_5"/></StgValue>
</operation>

<operation id="1985" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader228:2  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i7_i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1986" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader228:3  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1987" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader228:4  br i1 %tmp_29, label %HashUpdate_2.exit14.i, label %37

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="1988" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_1 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i7_i, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</operation>

<operation id="1989" st_id="237" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:2  %temp2_5 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %view2s_inputShare_lo_2, i32 %view2s_inputShare_lo_3, i32 %view2s_inputShare_lo_4, i32 %view2s_inputShare_lo_5, i2 %trunc_ln38_1)

]]></Node>
<StgValue><ssdm name="temp2_5"/></StgValue>
</operation>

<operation id="1990" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln39_5 = trunc i32 %temp2_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_5"/></StgValue>
</operation>

<operation id="1991" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_6_addr_1 = getelementptr inbounds [75 x i8]* %temp_6, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="temp_6_addr_1"/></StgValue>
</operation>

<operation id="1992" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5  store i8 %trunc_ln39_5, i8* %temp_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="1993" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %trunc_ln41_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>

<operation id="1994" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="4" op_0_bw="5">
<![CDATA[
:7  %trunc_ln37_5 = trunc i5 %loop_0_i7_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_5"/></StgValue>
</operation>

<operation id="1995" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %or_ln41_5 = or i4 %trunc_ln37_5, 1

]]></Node>
<StgValue><ssdm name="or_ln41_5"/></StgValue>
</operation>

<operation id="1996" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="4">
<![CDATA[
:9  %zext_ln41_5 = zext i4 %or_ln41_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="1997" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temp_6_addr_2 = getelementptr inbounds [75 x i8]* %temp_6, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="temp_6_addr_2"/></StgValue>
</operation>

<operation id="1998" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:11  store i8 %trunc_ln41_5, i8* %temp_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="1999" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %trunc_ln43_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_5, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_5"/></StgValue>
</operation>

<operation id="2000" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %trunc_ln45_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_5, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_5"/></StgValue>
</operation>

<operation id="2001" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:22  %loop_23 = add i5 4, %loop_0_i7_i

]]></Node>
<StgValue><ssdm name="loop_23"/></StgValue>
</operation>

<operation id="2002" st_id="237" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32">
<![CDATA[
HashUpdate_2.exit14.i:0  %ctx_sponge_byteIOInd_84 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_83, [75 x i8]* %temp_6, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_84"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2003" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str196) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="2004" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %or_ln43_5 = or i4 %trunc_ln37_5, 2

]]></Node>
<StgValue><ssdm name="or_ln43_5"/></StgValue>
</operation>

<operation id="2005" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="4">
<![CDATA[
:14  %zext_ln43_5 = zext i4 %or_ln43_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="2006" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %temp_6_addr_3 = getelementptr inbounds [75 x i8]* %temp_6, i64 0, i64 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="temp_6_addr_3"/></StgValue>
</operation>

<operation id="2007" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:16  store i8 %trunc_ln43_5, i8* %temp_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="2008" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:18  %or_ln45_5 = or i4 %trunc_ln37_5, 3

]]></Node>
<StgValue><ssdm name="or_ln45_5"/></StgValue>
</operation>

<operation id="2009" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="4">
<![CDATA[
:19  %zext_ln45_5 = zext i4 %or_ln45_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_5"/></StgValue>
</operation>

<operation id="2010" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %temp_6_addr_4 = getelementptr inbounds [75 x i8]* %temp_6, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="temp_6_addr_4"/></StgValue>
</operation>

<operation id="2011" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:21  store i8 %trunc_ln45_5, i8* %temp_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="2012" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader228

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2013" st_id="239" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32">
<![CDATA[
HashUpdate_2.exit14.i:0  %ctx_sponge_byteIOInd_84 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_83, [75 x i8]* %temp_6, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_84"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2014" st_id="240" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="0" op_13_bw="32" op_14_bw="32">
<![CDATA[
HashUpdate_2.exit14.i:1  %ctx_sponge_byteIOInd_85 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_84, [75 x i8]* %view_communicatedBit_1, i8 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_85"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2015" st_id="241" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="0" op_13_bw="32" op_14_bw="32">
<![CDATA[
HashUpdate_2.exit14.i:1  %ctx_sponge_byteIOInd_85 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_84, [75 x i8]* %view_communicatedBit_1, i8 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_85"/></StgValue>
</operation>

<operation id="2016" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit14.i:2  br label %meminst.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2017" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i.i:0  %phi_ln34_6 = phi i7 [ 0, %HashUpdate_2.exit14.i ], [ %add_ln34_6, %meminst.i.i ]

]]></Node>
<StgValue><ssdm name="phi_ln34_6"/></StgValue>
</operation>

<operation id="2018" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i.i:1  %add_ln34_6 = add i7 %phi_ln34_6, 1

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="2019" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="7">
<![CDATA[
meminst.i.i:2  %zext_ln34_6 = zext i7 %phi_ln34_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_6"/></StgValue>
</operation>

<operation id="2020" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i.i:3  %temp_7_addr = getelementptr [75 x i8]* %temp_7, i64 0, i64 %zext_ln34_6

]]></Node>
<StgValue><ssdm name="temp_7_addr"/></StgValue>
</operation>

<operation id="2021" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i.i:4  store i8 0, i8* %temp_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="2022" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i.i:5  %icmp_ln34_6 = icmp eq i7 %phi_ln34_6, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_6"/></StgValue>
</operation>

<operation id="2023" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2024" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i.i:7  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="2025" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i.i:8  br i1 %icmp_ln34_6, label %.preheader227.preheader, label %meminst.i.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="2026" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0">
<![CDATA[
.preheader227.preheader:0  br label %.preheader227

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2027" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader227:0  %loop_0_i_i = phi i5 [ %loop_24, %38 ], [ 0, %.preheader227.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i_i"/></StgValue>
</operation>

<operation id="2028" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="5">
<![CDATA[
.preheader227:1  %zext_ln37_6 = zext i5 %loop_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_6"/></StgValue>
</operation>

<operation id="2029" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader227:2  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i_i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2030" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader227:3  %empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="2031" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader227:4  br i1 %tmp_30, label %Commit_2.exit, label %38

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="2032" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_2 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i_i, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_2"/></StgValue>
</operation>

<operation id="2033" st_id="243" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:2  %temp2_6 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %view2s_outputShare_l, i32 %view2s_outputShare_l_1, i32 %view2s_outputShare_l_2, i32 %view2s_outputShare_l_3, i2 %trunc_ln38_2)

]]></Node>
<StgValue><ssdm name="temp2_6"/></StgValue>
</operation>

<operation id="2034" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln39_6 = trunc i32 %temp2_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_6"/></StgValue>
</operation>

<operation id="2035" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_7_addr_1 = getelementptr inbounds [75 x i8]* %temp_7, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="temp_7_addr_1"/></StgValue>
</operation>

<operation id="2036" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5  store i8 %trunc_ln39_6, i8* %temp_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="2037" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %trunc_ln41_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_6, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_6"/></StgValue>
</operation>

<operation id="2038" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="4" op_0_bw="5">
<![CDATA[
:7  %trunc_ln37_6 = trunc i5 %loop_0_i_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_6"/></StgValue>
</operation>

<operation id="2039" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %or_ln41_6 = or i4 %trunc_ln37_6, 1

]]></Node>
<StgValue><ssdm name="or_ln41_6"/></StgValue>
</operation>

<operation id="2040" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="4">
<![CDATA[
:9  %zext_ln41_6 = zext i4 %or_ln41_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="2041" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temp_7_addr_2 = getelementptr inbounds [75 x i8]* %temp_7, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="temp_7_addr_2"/></StgValue>
</operation>

<operation id="2042" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:11  store i8 %trunc_ln41_6, i8* %temp_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="2043" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %trunc_ln43_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_6, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_6"/></StgValue>
</operation>

<operation id="2044" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %trunc_ln45_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_6, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_6"/></StgValue>
</operation>

<operation id="2045" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:22  %loop_24 = add i5 4, %loop_0_i_i

]]></Node>
<StgValue><ssdm name="loop_24"/></StgValue>
</operation>

<operation id="2046" st_id="243" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
Commit_2.exit:0  %ctx_sponge_byteIOInd_86 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_85, [75 x i8]* %temp_7, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_86"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2047" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str196) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="2048" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %or_ln43_6 = or i4 %trunc_ln37_6, 2

]]></Node>
<StgValue><ssdm name="or_ln43_6"/></StgValue>
</operation>

<operation id="2049" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="4">
<![CDATA[
:14  %zext_ln43_6 = zext i4 %or_ln43_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="2050" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %temp_7_addr_3 = getelementptr inbounds [75 x i8]* %temp_7, i64 0, i64 %zext_ln43_6

]]></Node>
<StgValue><ssdm name="temp_7_addr_3"/></StgValue>
</operation>

<operation id="2051" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:16  store i8 %trunc_ln43_6, i8* %temp_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="2052" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:18  %or_ln45_6 = or i4 %trunc_ln37_6, 3

]]></Node>
<StgValue><ssdm name="or_ln45_6"/></StgValue>
</operation>

<operation id="2053" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="4">
<![CDATA[
:19  %zext_ln45_6 = zext i4 %or_ln45_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_6"/></StgValue>
</operation>

<operation id="2054" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %temp_7_addr_4 = getelementptr inbounds [75 x i8]* %temp_7, i64 0, i64 %zext_ln45_6

]]></Node>
<StgValue><ssdm name="temp_7_addr_4"/></StgValue>
</operation>

<operation id="2055" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:21  store i8 %trunc_ln45_6, i8* %temp_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="2056" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader227

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2057" st_id="245" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
Commit_2.exit:0  %ctx_sponge_byteIOInd_86 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_85, [75 x i8]* %temp_7, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_86"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2058" st_id="246" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
Commit_2.exit:1  %call_ret33 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_86)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2059" st_id="247" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
Commit_2.exit:1  %call_ret33 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_86)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2060" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="64">
<![CDATA[
Commit_2.exit:2  %ctx_sponge_byteIOInd_87 = extractvalue { i32, i32 } %call_ret33, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_87"/></StgValue>
</operation>

<operation id="2061" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="64">
<![CDATA[
Commit_2.exit:3  %ctx_sponge_squeezing_19 = extractvalue { i32, i32 } %call_ret33, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_19"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2062" st_id="248" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="64" op_17_bw="0" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32">
<![CDATA[
Commit_2.exit:4  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_87, i32 %ctx_sponge_squeezing_19, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2063" st_id="249" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="64" op_17_bw="0" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32">
<![CDATA[
Commit_2.exit:4  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state_9, i32 %ctx_sponge_byteIOInd_87, i32 %ctx_sponge_squeezing_19, [21024 x i8]* %as_hashes, i8 %temp_0, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="2064" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Commit_2.exit:5  %add_ln1254 = add i3 %zext_ln1251, 2

]]></Node>
<StgValue><ssdm name="add_ln1254"/></StgValue>
</operation>

<operation id="2065" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Commit_2.exit:6  %icmp_ln1254 = icmp ult i3 %add_ln1254, 3

]]></Node>
<StgValue><ssdm name="icmp_ln1254"/></StgValue>
</operation>

<operation id="2066" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Commit_2.exit:7  %add_ln1254_1 = add i3 %zext_ln1251, -1

]]></Node>
<StgValue><ssdm name="add_ln1254_1"/></StgValue>
</operation>

<operation id="2067" st_id="249" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Commit_2.exit:8  %select_ln1254 = select i1 %icmp_ln1254, i3 %add_ln1254, i3 %add_ln1254_1

]]></Node>
<StgValue><ssdm name="select_ln1254"/></StgValue>
</operation>

<operation id="2068" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="11" op_0_bw="3">
<![CDATA[
Commit_2.exit:9  %zext_ln1254_2 = zext i3 %select_ln1254 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1254_2"/></StgValue>
</operation>

<operation id="2069" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Commit_2.exit:10  %add_ln1254_2 = add i11 %zext_ln1254_2, %sub_ln1254

]]></Node>
<StgValue><ssdm name="add_ln1254_2"/></StgValue>
</operation>

<operation id="2070" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
Commit_2.exit:11  %tmp_15_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %add_ln1254_2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="2071" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="11" op_0_bw="3">
<![CDATA[
Commit_2.exit:12  %zext_ln1253 = zext i3 %select_ln1254 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1253"/></StgValue>
</operation>

<operation id="2072" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="0">
<![CDATA[
Commit_2.exit:13  br label %39

]]></Node>
<StgValue><ssdm name="br_ln1253"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2073" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %loop_0 = phi i6 [ 0, %Commit_2.exit ], [ %loop_25, %40 ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="2074" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln1253 = icmp eq i6 %loop_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1253"/></StgValue>
</operation>

<operation id="2075" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="2076" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %loop_25 = add i6 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop_25"/></StgValue>
</operation>

<operation id="2077" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1253, label %.preheader4.preheader, label %40

]]></Node>
<StgValue><ssdm name="br_ln1253"/></StgValue>
</operation>

<operation id="2078" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="6">
<![CDATA[
:0  %zext_ln1254_3 = zext i6 %loop_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1254_3"/></StgValue>
</operation>

<operation id="2079" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="14" op_0_bw="6">
<![CDATA[
:1  %zext_ln1254_4 = zext i6 %loop_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1254_4"/></StgValue>
</operation>

<operation id="2080" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln1254_3 = add i14 %zext_ln1254_1, %zext_ln1254_4

]]></Node>
<StgValue><ssdm name="add_ln1254_3"/></StgValue>
</operation>

<operation id="2081" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln1254_5 = zext i14 %add_ln1254_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1254_5"/></StgValue>
</operation>

<operation id="2082" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sig_0_proofs_view3C_1 = getelementptr [7008 x i8]* %sig_0_proofs_view3C, i64 0, i64 %zext_ln1254_5

]]></Node>
<StgValue><ssdm name="sig_0_proofs_view3C_1"/></StgValue>
</operation>

<operation id="2083" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln1254_4 = add i16 %tmp_15_cast, %zext_ln1254_3

]]></Node>
<StgValue><ssdm name="add_ln1254_4"/></StgValue>
</operation>

<operation id="2084" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="13">
<![CDATA[
:8  %sig_0_proofs_view3C_2 = load i8* %sig_0_proofs_view3C_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_view3C_2"/></StgValue>
</operation>

<operation id="2085" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4.preheader:0  %add_ln1263 = add i11 %zext_ln1250_cast, %sub_ln1254

]]></Node>
<StgValue><ssdm name="add_ln1263"/></StgValue>
</operation>

<operation id="2086" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln1262"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2087" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="16">
<![CDATA[
:6  %zext_ln1254_6 = zext i16 %add_ln1254_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1254_6"/></StgValue>
</operation>

<operation id="2088" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %as_hashes_addr = getelementptr [21024 x i8]* %as_hashes, i64 0, i64 %zext_ln1254_6

]]></Node>
<StgValue><ssdm name="as_hashes_addr"/></StgValue>
</operation>

<operation id="2089" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="13">
<![CDATA[
:8  %sig_0_proofs_view3C_2 = load i8* %sig_0_proofs_view3C_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_view3C_2"/></StgValue>
</operation>

<operation id="2090" st_id="251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:9  store i8 %sig_0_proofs_view3C_2, i8* %as_hashes_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln1254"/></StgValue>
</operation>

<operation id="2091" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %39

]]></Node>
<StgValue><ssdm name="br_ln1253"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2092" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0  %loop_1 = phi i3 [ %loop_26, %41 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="loop_1"/></StgValue>
</operation>

<operation id="2093" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1  %icmp_ln1262 = icmp eq i3 %loop_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1262"/></StgValue>
</operation>

<operation id="2094" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="2095" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3  %loop_26 = add i3 %loop_1, 1

]]></Node>
<StgValue><ssdm name="loop_26"/></StgValue>
</operation>

<operation id="2096" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln1262, label %.preheader3.preheader, label %41

]]></Node>
<StgValue><ssdm name="br_ln1262"/></StgValue>
</operation>

<operation id="2097" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="11" op_0_bw="3">
<![CDATA[
:0  %zext_ln1263 = zext i3 %loop_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1263"/></StgValue>
</operation>

<operation id="2098" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln1263_1 = add i11 %zext_ln1254, %zext_ln1263

]]></Node>
<StgValue><ssdm name="add_ln1263_1"/></StgValue>
</operation>

<operation id="2099" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="11">
<![CDATA[
:5  %zext_ln1263_1 = zext i11 %add_ln1263_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1263_1"/></StgValue>
</operation>

<operation id="2100" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %view1s_outputShare_a_4 = getelementptr [876 x i32]* %view1s_outputShare, i64 0, i64 %zext_ln1263_1

]]></Node>
<StgValue><ssdm name="view1s_outputShare_a_4"/></StgValue>
</operation>

<operation id="2101" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="10">
<![CDATA[
:7  %view1s_outputShare_l_4 = load i32* %view1s_outputShare_a_4, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_4"/></StgValue>
</operation>

<operation id="2102" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.preheader:0  %add_ln1265 = add i11 %zext_ln1251_1_cast, %sub_ln1254

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="2103" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln1264"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2104" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="1" op_3_bw="3">
<![CDATA[
:1  %tmp_16 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i1.i3(i11 %add_ln1263, i1 false, i3 %loop_1)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2105" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="15">
<![CDATA[
:2  %sext_ln1263 = sext i15 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1263"/></StgValue>
</operation>

<operation id="2106" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %viewOutputs_addr_1 = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %sext_ln1263

]]></Node>
<StgValue><ssdm name="viewOutputs_addr_1"/></StgValue>
</operation>

<operation id="2107" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="10">
<![CDATA[
:7  %view1s_outputShare_l_4 = load i32* %view1s_outputShare_a_4, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_4"/></StgValue>
</operation>

<operation id="2108" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:8  store i32 %view1s_outputShare_l_4, i32* %viewOutputs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln1263"/></StgValue>
</operation>

<operation id="2109" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln1262"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2110" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0  %loop_2 = phi i3 [ %loop_27, %42 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="loop_2"/></StgValue>
</operation>

<operation id="2111" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %icmp_ln1264 = icmp eq i3 %loop_2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1264"/></StgValue>
</operation>

<operation id="2112" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="2113" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %loop_27 = add i3 %loop_2, 1

]]></Node>
<StgValue><ssdm name="loop_27"/></StgValue>
</operation>

<operation id="2114" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln1264, label %.preheader2.preheader, label %42

]]></Node>
<StgValue><ssdm name="br_ln1264"/></StgValue>
</operation>

<operation id="2115" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="11" op_0_bw="3">
<![CDATA[
:0  %zext_ln1265 = zext i3 %loop_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="2116" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln1265_1 = add i11 %zext_ln1254, %zext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln1265_1"/></StgValue>
</operation>

<operation id="2117" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="11">
<![CDATA[
:5  %zext_ln1265_1 = zext i11 %add_ln1265_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_1"/></StgValue>
</operation>

<operation id="2118" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %view2s_outputShare_a_4 = getelementptr [876 x i32]* %view2s_outputShare, i64 0, i64 %zext_ln1265_1

]]></Node>
<StgValue><ssdm name="view2s_outputShare_a_4"/></StgValue>
</operation>

<operation id="2119" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="10">
<![CDATA[
:7  %view2s_outputShare_l_4 = load i32* %view2s_outputShare_a_4, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_4"/></StgValue>
</operation>

<operation id="2120" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln1268"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2121" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="1" op_3_bw="3">
<![CDATA[
:1  %tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i1.i3(i11 %add_ln1265, i1 false, i3 %loop_2)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2122" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="15">
<![CDATA[
:2  %sext_ln1265 = sext i15 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="2123" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %viewOutputs_addr_2 = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %sext_ln1265

]]></Node>
<StgValue><ssdm name="viewOutputs_addr_2"/></StgValue>
</operation>

<operation id="2124" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="10">
<![CDATA[
:7  %view2s_outputShare_l_4 = load i32* %view2s_outputShare_a_4, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_4"/></StgValue>
</operation>

<operation id="2125" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:8  store i32 %view2s_outputShare_l_4, i32* %viewOutputs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln1265"/></StgValue>
</operation>

<operation id="2126" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln1264"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2127" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %j_0 = phi i3 [ %j_3, %43 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="2128" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="10" op_0_bw="3">
<![CDATA[
.preheader2:1  %zext_ln1268 = zext i3 %j_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1268"/></StgValue>
</operation>

<operation id="2129" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="3">
<![CDATA[
.preheader2:2  %zext_ln1268_1 = zext i3 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1268_1"/></StgValue>
</operation>

<operation id="2130" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="11" op_0_bw="3">
<![CDATA[
.preheader2:3  %zext_ln1269_1 = zext i3 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1269_1"/></StgValue>
</operation>

<operation id="2131" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2:4  %add_ln1269_1 = add i11 %zext_ln1254, %zext_ln1269_1

]]></Node>
<StgValue><ssdm name="add_ln1269_1"/></StgValue>
</operation>

<operation id="2132" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="11">
<![CDATA[
.preheader2:5  %zext_ln1269_2 = zext i11 %add_ln1269_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1269_2"/></StgValue>
</operation>

<operation id="2133" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:6  %view1s_outputShare_a_5 = getelementptr [876 x i32]* %view1s_outputShare, i64 0, i64 %zext_ln1269_2

]]></Node>
<StgValue><ssdm name="view1s_outputShare_a_5"/></StgValue>
</operation>

<operation id="2134" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:7  %view2s_outputShare_a_5 = getelementptr [876 x i32]* %view2s_outputShare, i64 0, i64 %zext_ln1269_2

]]></Node>
<StgValue><ssdm name="view2s_outputShare_a_5"/></StgValue>
</operation>

<operation id="2135" st_id="256" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:8  %icmp_ln1268 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1268"/></StgValue>
</operation>

<operation id="2136" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:9  %empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="2137" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:10  %j_3 = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="2138" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:11  br i1 %icmp_ln1268, label %.preheader.preheader, label %43

]]></Node>
<StgValue><ssdm name="br_ln1268"/></StgValue>
</operation>

<operation id="2139" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="10">
<![CDATA[
:0  %view1s_outputShare_l_5 = load i32* %view1s_outputShare_a_5, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_5"/></StgValue>
</operation>

<operation id="2140" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="10">
<![CDATA[
:1  %view2s_outputShare_l_5 = load i32* %view2s_outputShare_a_5, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_5"/></StgValue>
</operation>

<operation id="2141" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pubKey_addr_1 = getelementptr [8 x i32]* %pubKey, i64 0, i64 %zext_ln1268_1

]]></Node>
<StgValue><ssdm name="pubKey_addr_1"/></StgValue>
</operation>

<operation id="2142" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="3">
<![CDATA[
:3  %pubKey_load = load i32* %pubKey_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pubKey_load"/></StgValue>
</operation>

<operation id="2143" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln1269 = add i10 %zext_ln1268, %view3Output_0_rec

]]></Node>
<StgValue><ssdm name="add_ln1269"/></StgValue>
</operation>

<operation id="2144" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:0  %add_ln1273 = add i11 %zext_ln1253, %sub_ln1254

]]></Node>
<StgValue><ssdm name="add_ln1273"/></StgValue>
</operation>

<operation id="2145" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1272"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2146" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="10">
<![CDATA[
:0  %view1s_outputShare_l_5 = load i32* %view1s_outputShare_a_5, align 4

]]></Node>
<StgValue><ssdm name="view1s_outputShare_l_5"/></StgValue>
</operation>

<operation id="2147" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="10">
<![CDATA[
:1  %view2s_outputShare_l_5 = load i32* %view2s_outputShare_a_5, align 4

]]></Node>
<StgValue><ssdm name="view2s_outputShare_l_5"/></StgValue>
</operation>

<operation id="2148" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="3">
<![CDATA[
:3  %pubKey_load = load i32* %pubKey_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pubKey_load"/></StgValue>
</operation>

<operation id="2149" st_id="257" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %xor_ln1269 = xor i32 %view1s_outputShare_l_5, %pubKey_load

]]></Node>
<StgValue><ssdm name="xor_ln1269"/></StgValue>
</operation>

<operation id="2150" st_id="257" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %xor_ln1269_1 = xor i32 %xor_ln1269, %view2s_outputShare_l_5

]]></Node>
<StgValue><ssdm name="xor_ln1269_1"/></StgValue>
</operation>

<operation id="2151" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln1269 = zext i10 %add_ln1269 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1269"/></StgValue>
</operation>

<operation id="2152" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %view3Slab_addr = getelementptr [3504 x i32]* %view3Slab, i64 0, i64 %zext_ln1269

]]></Node>
<StgValue><ssdm name="view3Slab_addr"/></StgValue>
</operation>

<operation id="2153" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store i32 %xor_ln1269_1, i32* %view3Slab_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln1269"/></StgValue>
</operation>

<operation id="2154" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln1268"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2155" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_3 = phi i3 [ %loop_28, %44 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_3"/></StgValue>
</operation>

<operation id="2156" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln1272 = icmp eq i3 %loop_3, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1272"/></StgValue>
</operation>

<operation id="2157" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="2158" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %loop_28 = add i3 %loop_3, 1

]]></Node>
<StgValue><ssdm name="loop_28"/></StgValue>
</operation>

<operation id="2159" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln1272, label %45, label %44

]]></Node>
<StgValue><ssdm name="br_ln1272"/></StgValue>
</operation>

<operation id="2160" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="10" op_0_bw="3">
<![CDATA[
:3  %zext_ln1273 = zext i3 %loop_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="2161" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln1273_1 = add i10 %view3Output_0_rec, %zext_ln1273

]]></Node>
<StgValue><ssdm name="add_ln1273_1"/></StgValue>
</operation>

<operation id="2162" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="10">
<![CDATA[
:5  %zext_ln1273_1 = zext i10 %add_ln1273_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1273_1"/></StgValue>
</operation>

<operation id="2163" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %view3Slab_addr_1 = getelementptr [3504 x i32]* %view3Slab, i64 0, i64 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="view3Slab_addr_1"/></StgValue>
</operation>

<operation id="2164" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="12">
<![CDATA[
:7  %view3Slab_load = load i32* %view3Slab_addr_1, align 4

]]></Node>
<StgValue><ssdm name="view3Slab_load"/></StgValue>
</operation>

<operation id="2165" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln1275 = add i10 %view3Output_0_rec, 4

]]></Node>
<StgValue><ssdm name="add_ln1275"/></StgValue>
</operation>

<operation id="2166" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2167" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="1" op_3_bw="3">
<![CDATA[
:0  %tmp_18 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i1.i3(i11 %add_ln1273, i1 false, i3 %loop_3)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="2168" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="15">
<![CDATA[
:1  %sext_ln1273 = sext i15 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="2169" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %viewOutputs_addr_3 = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %sext_ln1273

]]></Node>
<StgValue><ssdm name="viewOutputs_addr_3"/></StgValue>
</operation>

<operation id="2170" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="12">
<![CDATA[
:7  %view3Slab_load = load i32* %view3Slab_addr_1, align 4

]]></Node>
<StgValue><ssdm name="view3Slab_load"/></StgValue>
</operation>

<operation id="2171" st_id="259" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:8  store i32 %view3Slab_load, i32* %viewOutputs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln1273"/></StgValue>
</operation>

<operation id="2172" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1272"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2173" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %challenge_assign_2_a = getelementptr inbounds [55 x i8]* %challenge_assign_2, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="challenge_assign_2_a"/></StgValue>
</operation>

<operation id="2174" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %challenge_assign_2_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="2175" st_id="260" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
:3  %ctx_sponge_byteIOInd_89 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_1, i4 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_89"/></StgValue>
</operation>

<operation id="2176" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %ctx_sponge_byteIOInd_89, i32* %ctx_sponge_byteIOInd_88

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="2177" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2178" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0_i = phi i8 [ 0, %46 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="2179" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %ctx_sponge_byteIOInd_90 = load i32* %ctx_sponge_byteIOInd_88

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_90"/></StgValue>
</operation>

<operation id="2180" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="8">
<![CDATA[
.loopexit:2  %zext_ln576 = zext i8 %i_0_i to i11

]]></Node>
<StgValue><ssdm name="zext_ln576"/></StgValue>
</operation>

<operation id="2181" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %icmp_ln576 = icmp eq i8 %i_0_i, -37

]]></Node>
<StgValue><ssdm name="icmp_ln576"/></StgValue>
</operation>

<operation id="2182" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="2183" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5  %i = add i8 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="2184" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %icmp_ln576, label %.preheader6.i217.preheader, label %.preheader7.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="2185" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader7.preheader.i:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="2186" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="11" op_0_bw="10">
<![CDATA[
.preheader7.preheader.i:1  %zext_ln589 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln589"/></StgValue>
</operation>

<operation id="2187" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader.i:2  %sub_ln589 = sub i11 %zext_ln589, %zext_ln576

]]></Node>
<StgValue><ssdm name="sub_ln589"/></StgValue>
</operation>

<operation id="2188" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.i:3  br label %.preheader7.i

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="2189" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.i217.preheader:0  %instance_sponge_byte_1 = alloca i32

]]></Node>
<StgValue><ssdm name="instance_sponge_byte_1"/></StgValue>
</operation>

<operation id="2190" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.i217.preheader:1  store i32 %ctx_sponge_byteIOInd_90, i32* %instance_sponge_byte_1

]]></Node>
<StgValue><ssdm name="store_ln594"/></StgValue>
</operation>

<operation id="2191" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.i217.preheader:2  br label %.preheader6.i217

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2192" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7.i:0  %j_0_i = phi i2 [ 0, %.preheader7.preheader.i ], [ %j_1, %HashUpdate_2.exit.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="2193" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="11" op_0_bw="2">
<![CDATA[
.preheader7.i:1  %zext_ln577 = zext i2 %j_0_i to i11

]]></Node>
<StgValue><ssdm name="zext_ln577"/></StgValue>
</operation>

<operation id="2194" st_id="262" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:2  %icmp_ln577 = icmp eq i2 %j_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln577"/></StgValue>
</operation>

<operation id="2195" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.i:3  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="2196" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:4  %j_1 = add i2 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="2197" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i:5  br i1 %icmp_ln577, label %.loopexit.loopexit, label %47

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="2198" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln589 = add i11 %zext_ln577, %sub_ln589

]]></Node>
<StgValue><ssdm name="add_ln589"/></StgValue>
</operation>

<operation id="2199" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst.i.i209

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2200" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2201" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i.i209:0  %phi_ln34 = phi i7 [ 0, %47 ], [ %add_ln34, %meminst.i.i209 ]

]]></Node>
<StgValue><ssdm name="phi_ln34"/></StgValue>
</operation>

<operation id="2202" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i.i209:1  %add_ln34 = add i7 %phi_ln34, 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="2203" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="7">
<![CDATA[
meminst.i.i209:2  %zext_ln34_1 = zext i7 %phi_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="2204" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i.i209:3  %temp_2_addr = getelementptr [75 x i8]* %temp_2, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="temp_2_addr"/></StgValue>
</operation>

<operation id="2205" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i.i209:4  store i8 0, i8* %temp_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="2206" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i.i209:5  %icmp_ln34 = icmp eq i7 %phi_ln34, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="2207" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i.i209:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2208" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i.i209:7  %empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="2209" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i.i209:8  br i1 %icmp_ln34, label %.preheader225.preheader, label %meminst.i.i209

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="2210" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="0">
<![CDATA[
.preheader225.preheader:0  br label %.preheader225

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2211" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader225:0  %loop_0_i_i210 = phi i5 [ %loop_9, %48 ], [ 0, %.preheader225.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i_i210"/></StgValue>
</operation>

<operation id="2212" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="5">
<![CDATA[
.preheader225:1  %zext_ln37_1 = zext i5 %loop_0_i_i210 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="2213" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader225:2  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i_i210, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2214" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader225:3  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="2215" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader225:4  br i1 %tmp_5, label %HashUpdate_2.exit.i, label %48

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="2216" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_3 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i_i210, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_3"/></StgValue>
</operation>

<operation id="2217" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="2" op_3_bw="2">
<![CDATA[
:2  %tmp_6 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i2.i2(i11 %add_ln589, i2 0, i2 %trunc_ln38_3)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2218" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="36" op_0_bw="15">
<![CDATA[
:3  %sext_ln38 = sext i15 %tmp_6 to i36

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="2219" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="36">
<![CDATA[
:4  %zext_ln38_1 = zext i36 %sext_ln38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="2220" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %viewOutputs_addr = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="viewOutputs_addr"/></StgValue>
</operation>

<operation id="2221" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="14">
<![CDATA[
:6  %temp2 = load i32* %viewOutputs_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="2222" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="4" op_0_bw="5">
<![CDATA[
:11  %trunc_ln37_1 = trunc i5 %loop_0_i_i210 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="2223" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:26  %loop_9 = add i5 4, %loop_0_i_i210

]]></Node>
<StgValue><ssdm name="loop_9"/></StgValue>
</operation>

<operation id="2224" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate_2.exit.i:0  %ctx_sponge_byteIOInd_91 = load i32* %ctx_sponge_byteIOInd_88

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_91"/></StgValue>
</operation>

<operation id="2225" st_id="264" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32">
<![CDATA[
HashUpdate_2.exit.i:1  %ctx_sponge_byteIOInd_92 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_91, [75 x i8]* %temp_2, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_92"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2226" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="14">
<![CDATA[
:6  %temp2 = load i32* %viewOutputs_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="2227" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="32">
<![CDATA[
:7  %trunc_ln39_1 = trunc i32 %temp2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>

<operation id="2228" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_2_addr_1 = getelementptr inbounds [75 x i8]* %temp_2, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="temp_2_addr_1"/></StgValue>
</operation>

<operation id="2229" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:9  store i8 %trunc_ln39_1, i8* %temp_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="2230" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="2231" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %or_ln41 = or i4 %trunc_ln37_1, 1

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="2232" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="4">
<![CDATA[
:13  %zext_ln41_1 = zext i4 %or_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="2233" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %temp_2_addr_2 = getelementptr inbounds [75 x i8]* %temp_2, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="temp_2_addr_2"/></StgValue>
</operation>

<operation id="2234" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:15  store i8 %trunc_ln7, i8* %temp_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="2235" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="2236" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2237" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str196) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="2238" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:17  %or_ln43 = or i4 %trunc_ln37_1, 2

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="2239" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="4">
<![CDATA[
:18  %zext_ln43_1 = zext i4 %or_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="2240" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %temp_2_addr_3 = getelementptr inbounds [75 x i8]* %temp_2, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="temp_2_addr_3"/></StgValue>
</operation>

<operation id="2241" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:20  store i8 %trunc_ln8, i8* %temp_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="2242" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22  %or_ln45 = or i4 %trunc_ln37_1, 3

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="2243" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="4">
<![CDATA[
:23  %zext_ln45_1 = zext i4 %or_ln45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="2244" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %temp_2_addr_4 = getelementptr inbounds [75 x i8]* %temp_2, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="temp_2_addr_4"/></StgValue>
</operation>

<operation id="2245" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:25  store i8 %trunc_ln9, i8* %temp_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="2246" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader225

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2247" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32">
<![CDATA[
HashUpdate_2.exit.i:1  %ctx_sponge_byteIOInd_92 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_91, [75 x i8]* %temp_2, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_92"/></StgValue>
</operation>

<operation id="2248" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
HashUpdate_2.exit.i:2  store i32 %ctx_sponge_byteIOInd_92, i32* %ctx_sponge_byteIOInd_88

]]></Node>
<StgValue><ssdm name="store_ln577"/></StgValue>
</operation>

<operation id="2249" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit.i:3  br label %.preheader7.i

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2250" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader6.i217:0  %i_1_i = phi i8 [ 0, %.preheader6.i217.preheader ], [ %i_1, %.preheader6.i217.loopexit ]

]]></Node>
<StgValue><ssdm name="i_1_i"/></StgValue>
</operation>

<operation id="2251" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.i217:1  %icmp_ln594 = icmp eq i8 %i_1_i, -37

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="2252" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.i217:2  %empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="2253" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.i217:3  %i_1 = add i8 %i_1_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="2254" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i217:4  br i1 %icmp_ln594, label %meminst.i29.i.preheader, label %.preheader.i218.preheader

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>

<operation id="2255" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i218.preheader:0  br label %.preheader.i218

]]></Node>
<StgValue><ssdm name="br_ln595"/></StgValue>
</operation>

<operation id="2256" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="0">
<![CDATA[
meminst.i29.i.preheader:0  br label %meminst.i29.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2257" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i218:0  %j_1_i = phi i2 [ %j, %49 ], [ 0, %.preheader.i218.preheader ]

]]></Node>
<StgValue><ssdm name="j_1_i"/></StgValue>
</operation>

<operation id="2258" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i218:1  %icmp_ln595 = icmp eq i2 %j_1_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln595"/></StgValue>
</operation>

<operation id="2259" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i218:2  %empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="2260" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i218:3  %j = add i2 %j_1_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="2261" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i218:4  br i1 %icmp_ln595, label %.preheader6.i217.loopexit, label %49

]]></Node>
<StgValue><ssdm name="br_ln595"/></StgValue>
</operation>

<operation id="2262" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %instance_sponge_byte = load i32* %instance_sponge_byte_1

]]></Node>
<StgValue><ssdm name="instance_sponge_byte"/></StgValue>
</operation>

<operation id="2263" st_id="269" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="2" op_6_bw="6" op_7_bw="64" op_8_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_93 = call fastcc i32 @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state_1, i32 %instance_sponge_byte, [21024 x i8]* %as_hashes, i8 %i_1_i, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_93"/></StgValue>
</operation>

<operation id="2264" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.i217.loopexit:0  br label %.preheader6.i217

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2265" st_id="270" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="2" op_6_bw="6" op_7_bw="64" op_8_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_93 = call fastcc i32 @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state_1, i32 %instance_sponge_byte, [21024 x i8]* %as_hashes, i8 %i_1_i, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_93"/></StgValue>
</operation>

<operation id="2266" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  store i32 %ctx_sponge_byteIOInd_93, i32* %instance_sponge_byte_1

]]></Node>
<StgValue><ssdm name="store_ln595"/></StgValue>
</operation>

<operation id="2267" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.i218

]]></Node>
<StgValue><ssdm name="br_ln595"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2268" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i29.i:0  %phi_ln34_1 = phi i7 [ %add_ln34_1, %meminst.i29.i ], [ 0, %meminst.i29.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln34_1"/></StgValue>
</operation>

<operation id="2269" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i29.i:1  %add_ln34_1 = add i7 %phi_ln34_1, 1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="2270" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="7">
<![CDATA[
meminst.i29.i:2  %zext_ln34 = zext i7 %phi_ln34_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="2271" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i29.i:3  %temp_1_addr_1 = getelementptr [75 x i8]* %temp_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="temp_1_addr_1"/></StgValue>
</operation>

<operation id="2272" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i29.i:4  store i8 0, i8* %temp_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="2273" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i29.i:5  %icmp_ln34_1 = icmp eq i7 %phi_ln34_1, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="2274" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i29.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2275" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i29.i:7  %empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="2276" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i29.i:8  br i1 %icmp_ln34_1, label %.preheader224.preheader, label %meminst.i29.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="2277" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0">
<![CDATA[
.preheader224.preheader:0  br label %.preheader224

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2278" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader224:0  %loop_0_i30_i = phi i5 [ %loop_8, %50 ], [ 0, %.preheader224.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i30_i"/></StgValue>
</operation>

<operation id="2279" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="5">
<![CDATA[
.preheader224:1  %zext_ln37 = zext i5 %loop_0_i30_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="2280" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader224:2  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i30_i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2281" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader224:3  %empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="2282" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader224:4  br i1 %tmp_4, label %HashUpdate_2.exit37.i, label %50

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="2283" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln5 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i30_i, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="2284" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln38 = zext i2 %trunc_ln5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="2285" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pubKey_addr = getelementptr [8 x i32]* %pubKey, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="pubKey_addr"/></StgValue>
</operation>

<operation id="2286" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_1 = load i32* %pubKey_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_1"/></StgValue>
</operation>

<operation id="2287" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="4" op_0_bw="5">
<![CDATA[
:9  %trunc_ln37 = trunc i5 %loop_0_i30_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="2288" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %loop_8 = add i5 4, %loop_0_i30_i

]]></Node>
<StgValue><ssdm name="loop_8"/></StgValue>
</operation>

<operation id="2289" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate_2.exit37.i:0  %instance_sponge_byte_2 = load i32* %instance_sponge_byte_1

]]></Node>
<StgValue><ssdm name="instance_sponge_byte_2"/></StgValue>
</operation>

<operation id="2290" st_id="272" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32">
<![CDATA[
HashUpdate_2.exit37.i:1  %ctx_sponge_byteIOInd_94 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_1, i32 %instance_sponge_byte_2, [75 x i8]* %temp_1, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_94"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2291" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_1 = load i32* %pubKey_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_1"/></StgValue>
</operation>

<operation id="2292" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln39 = trunc i32 %temp2_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="2293" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_1_addr = getelementptr inbounds [75 x i8]* %temp_1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="temp_1_addr"/></StgValue>
</operation>

<operation id="2294" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %trunc_ln39, i8* %temp_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="2295" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln41_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="2296" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %or_ln41_1 = or i4 %trunc_ln37, 1

]]></Node>
<StgValue><ssdm name="or_ln41_1"/></StgValue>
</operation>

<operation id="2297" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln41 = zext i4 %or_ln41_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="2298" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %temp_1_addr_2 = getelementptr inbounds [75 x i8]* %temp_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="temp_1_addr_2"/></StgValue>
</operation>

<operation id="2299" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:13  store i8 %trunc_ln41_1, i8* %temp_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="2300" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %trunc_ln43_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="2301" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %trunc_ln45_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2302" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str196) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="2303" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %or_ln43_1 = or i4 %trunc_ln37, 2

]]></Node>
<StgValue><ssdm name="or_ln43_1"/></StgValue>
</operation>

<operation id="2304" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="4">
<![CDATA[
:16  %zext_ln43 = zext i4 %or_ln43_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="2305" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %temp_1_addr_3 = getelementptr inbounds [75 x i8]* %temp_1, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="temp_1_addr_3"/></StgValue>
</operation>

<operation id="2306" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:18  store i8 %trunc_ln43_1, i8* %temp_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="2307" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20  %or_ln45_1 = or i4 %trunc_ln37, 3

]]></Node>
<StgValue><ssdm name="or_ln45_1"/></StgValue>
</operation>

<operation id="2308" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="4">
<![CDATA[
:21  %zext_ln45 = zext i4 %or_ln45_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="2309" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %temp_1_addr_4 = getelementptr inbounds [75 x i8]* %temp_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="temp_1_addr_4"/></StgValue>
</operation>

<operation id="2310" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:23  store i8 %trunc_ln45_1, i8* %temp_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="2311" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader224

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2312" st_id="275" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32">
<![CDATA[
HashUpdate_2.exit37.i:1  %ctx_sponge_byteIOInd_94 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_1, i32 %instance_sponge_byte_2, [75 x i8]* %temp_1, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_94"/></StgValue>
</operation>

<operation id="2313" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit37.i:2  br label %meminst.i16.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2314" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i16.i:0  %phi_ln34_2 = phi i7 [ 0, %HashUpdate_2.exit37.i ], [ %add_ln34_2, %meminst.i16.i ]

]]></Node>
<StgValue><ssdm name="phi_ln34_2"/></StgValue>
</operation>

<operation id="2315" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i16.i:1  %add_ln34_2 = add i7 %phi_ln34_2, 1

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="2316" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="7">
<![CDATA[
meminst.i16.i:2  %zext_ln34_2 = zext i7 %phi_ln34_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="2317" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i16.i:3  %temp_3_addr = getelementptr [75 x i8]* %temp_3, i64 0, i64 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="temp_3_addr"/></StgValue>
</operation>

<operation id="2318" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i16.i:4  store i8 0, i8* %temp_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="2319" st_id="276" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i16.i:5  %icmp_ln34_2 = icmp eq i7 %phi_ln34_2, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="2320" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i16.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2321" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i16.i:7  %empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="2322" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i16.i:8  br i1 %icmp_ln34_2, label %.preheader223.preheader, label %meminst.i16.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="2323" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
.preheader223.preheader:0  br label %.preheader223

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2324" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader223:0  %loop_0_i17_i = phi i5 [ %loop_16, %51 ], [ 0, %.preheader223.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i17_i"/></StgValue>
</operation>

<operation id="2325" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="5">
<![CDATA[
.preheader223:1  %zext_ln37_2 = zext i5 %loop_0_i17_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="2326" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader223:2  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i17_i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="2327" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader223:3  %empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="2328" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader223:4  br i1 %tmp_20, label %HashUpdate_2.exit24.i, label %51

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="2329" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_7 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i17_i, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_7"/></StgValue>
</operation>

<operation id="2330" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln38_2 = zext i2 %trunc_ln38_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="2331" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln38_2

]]></Node>
<StgValue><ssdm name="plaintext_addr"/></StgValue>
</operation>

<operation id="2332" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_2 = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_2"/></StgValue>
</operation>

<operation id="2333" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="4" op_0_bw="5">
<![CDATA[
:9  %trunc_ln37_2 = trunc i5 %loop_0_i17_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="2334" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %loop_16 = add i5 4, %loop_0_i17_i

]]></Node>
<StgValue><ssdm name="loop_16"/></StgValue>
</operation>

<operation id="2335" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="6" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:0  %i_3 = alloca i6

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="2336" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:1  %round_1_i = alloca i64

]]></Node>
<StgValue><ssdm name="round_1_i"/></StgValue>
</operation>

<operation id="2337" st_id="277" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:2  %ctx_sponge_byteIOInd_95 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_94, [75 x i8]* %temp_3, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_95"/></StgValue>
</operation>

<operation id="2338" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="61" op_0_bw="64">
<![CDATA[
HashUpdate_2.exit24.i:4  %trunc_ln41 = trunc i64 %messageByteLength_re to i61

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="2339" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
HashUpdate_2.exit24.i:10  store i64 0, i64* %round_1_i

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="2340" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
HashUpdate_2.exit24.i:11  store i6 0, i6* %i_3

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2341" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_2 = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_2"/></StgValue>
</operation>

<operation id="2342" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln39_2 = trunc i32 %temp2_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_2"/></StgValue>
</operation>

<operation id="2343" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_3_addr_1 = getelementptr inbounds [75 x i8]* %temp_3, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="temp_3_addr_1"/></StgValue>
</operation>

<operation id="2344" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %trunc_ln39_2, i8* %temp_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="2345" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln41_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="2346" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %or_ln41_2 = or i4 %trunc_ln37_2, 1

]]></Node>
<StgValue><ssdm name="or_ln41_2"/></StgValue>
</operation>

<operation id="2347" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln41_2 = zext i4 %or_ln41_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="2348" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %temp_3_addr_2 = getelementptr inbounds [75 x i8]* %temp_3, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="temp_3_addr_2"/></StgValue>
</operation>

<operation id="2349" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:13  store i8 %trunc_ln41_2, i8* %temp_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="2350" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %trunc_ln43_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_2"/></StgValue>
</operation>

<operation id="2351" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %trunc_ln45_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_2"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2352" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str196) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="2353" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %or_ln43_2 = or i4 %trunc_ln37_2, 2

]]></Node>
<StgValue><ssdm name="or_ln43_2"/></StgValue>
</operation>

<operation id="2354" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="4">
<![CDATA[
:16  %zext_ln43_2 = zext i4 %or_ln43_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="2355" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %temp_3_addr_3 = getelementptr inbounds [75 x i8]* %temp_3, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="temp_3_addr_3"/></StgValue>
</operation>

<operation id="2356" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:18  store i8 %trunc_ln43_2, i8* %temp_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="2357" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20  %or_ln45_2 = or i4 %trunc_ln37_2, 3

]]></Node>
<StgValue><ssdm name="or_ln45_2"/></StgValue>
</operation>

<operation id="2358" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="4">
<![CDATA[
:21  %zext_ln45_2 = zext i4 %or_ln45_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="2359" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %temp_3_addr_4 = getelementptr inbounds [75 x i8]* %temp_3, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="temp_3_addr_4"/></StgValue>
</operation>

<operation id="2360" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:23  store i8 %trunc_ln45_2, i8* %temp_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="2361" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader223

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2362" st_id="280" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:2  %ctx_sponge_byteIOInd_95 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_94, [75 x i8]* %temp_3, i8 16)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_95"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2363" st_id="281" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:3  %ctx_sponge_byteIOInd_96 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_95, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_96"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2364" st_id="282" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:3  %ctx_sponge_byteIOInd_96 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_95, [32 x i8]* %sig_0_salt)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_96"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2365" st_id="283" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="61" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:5  %ctx_sponge_byteIOInd_97 = call fastcc i32 @KeccakWidth1600_Spon.7([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_96, [37336 x i8]* %message, i61 %trunc_ln41)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_97"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2366" st_id="284" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="61" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:5  %ctx_sponge_byteIOInd_97 = call fastcc i32 @KeccakWidth1600_Spon.7([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_96, [37336 x i8]* %message, i61 %trunc_ln41)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_97"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2367" st_id="285" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:6  %call_ret23 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_97)

]]></Node>
<StgValue><ssdm name="call_ret23"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2368" st_id="286" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:6  %call_ret23 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_97)

]]></Node>
<StgValue><ssdm name="call_ret23"/></StgValue>
</operation>

<operation id="2369" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="64">
<![CDATA[
HashUpdate_2.exit24.i:7  %ctx_sponge_byteIOInd_98 = extractvalue { i32, i32 } %call_ret23, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_98"/></StgValue>
</operation>

<operation id="2370" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="64">
<![CDATA[
HashUpdate_2.exit24.i:8  %ctx_sponge_squeezing_14 = extractvalue { i32, i32 } %call_ret23, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_14"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2371" st_id="287" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:9  call fastcc void @KeccakWidth1600_Spon.3([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_98, i32 %ctx_sponge_squeezing_14, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2372" st_id="288" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="32">
<![CDATA[
HashUpdate_2.exit24.i:9  call fastcc void @KeccakWidth1600_Spon.3([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_98, i32 %ctx_sponge_squeezing_14, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="2373" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit24.i:12  br label %.backedge.i

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2374" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.backedge.i:0  %i_3_load = load i6* %i_3

]]></Node>
<StgValue><ssdm name="i_3_load"/></StgValue>
</operation>

<operation id="2375" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="64" op_0_bw="6">
<![CDATA[
.backedge.i:1  %zext_ln626 = zext i6 %i_3_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln626"/></StgValue>
</operation>

<operation id="2376" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.backedge.i:2  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_3_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="2377" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge.i:3  br i1 %tmp_23, label %HashSqueeze.exit160, label %52

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="2378" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %hash_addr = getelementptr inbounds [32 x i8]* %hash, i64 0, i64 %zext_ln626

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>

<operation id="2379" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="5">
<![CDATA[
:1  %byte = load i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name="byte"/></StgValue>
</operation>

<operation id="2380" st_id="289" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="64" op_11_bw="0">
<![CDATA[
HashSqueeze.exit160:0  %ctx_sponge_byteIOInd_99 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_1, i4 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_99"/></StgValue>
</operation>

<operation id="2381" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="6">
<![CDATA[
HashSqueeze.exit160:6  store i6 0, i6* %i_3

]]></Node>
<StgValue><ssdm name="store_ln646"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2382" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="5">
<![CDATA[
:1  %byte = load i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name="byte"/></StgValue>
</operation>

<operation id="2383" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %53

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2384" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_i = phi i4 [ 0, %52 ], [ %j_2, %._crit_edge.i221 ]

]]></Node>
<StgValue><ssdm name="j2_0_i"/></StgValue>
</operation>

<operation id="2385" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %j2_0_i, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2386" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="2387" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_24, label %56, label %54

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="2388" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %sub_ln630 = sub i4 6, %j2_0_i

]]></Node>
<StgValue><ssdm name="sub_ln630"/></StgValue>
</operation>

<operation id="2389" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="8" op_0_bw="4">
<![CDATA[
:1  %sext_ln630 = sext i4 %sub_ln630 to i8

]]></Node>
<StgValue><ssdm name="sext_ln630"/></StgValue>
</operation>

<operation id="2390" st_id="291" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %lshr_ln630 = lshr i8 %byte, %sext_ln630

]]></Node>
<StgValue><ssdm name="lshr_ln630"/></StgValue>
</operation>

<operation id="2391" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="8">
<![CDATA[
:3  %trunc_ln630 = trunc i8 %lshr_ln630 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln630"/></StgValue>
</operation>

<operation id="2392" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="2" op_0_bw="8">
<![CDATA[
:4  %bitPair = trunc i8 %lshr_ln630 to i2

]]></Node>
<StgValue><ssdm name="bitPair"/></StgValue>
</operation>

<operation id="2393" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %icmp_ln631 = icmp eq i2 %bitPair, -1

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="2394" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln631, label %._crit_edge.i221, label %55

]]></Node>
<StgValue><ssdm name="br_ln631"/></StgValue>
</operation>

<operation id="2395" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %round_1_i_load = load i64* %round_1_i

]]></Node>
<StgValue><ssdm name="round_1_i_load"/></StgValue>
</operation>

<operation id="2396" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="2" op_0_bw="64">
<![CDATA[
:1  %trunc_ln378 = trunc i64 %round_1_i_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln378"/></StgValue>
</operation>

<operation id="2397" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="29" op_0_bw="29" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %trunc_ln1 = call i29 @_ssdm_op_PartSelect.i29.i64.i32.i32(i64 %round_1_i_load, i32 2, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="2398" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="29">
<![CDATA[
:5  %zext_ln66 = zext i29 %trunc_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="2399" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %challenge_assign_2_a_1 = getelementptr [55 x i8]* %challenge_assign_2, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="challenge_assign_2_a_1"/></StgValue>
</operation>

<operation id="2400" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="6">
<![CDATA[
:7  %challenge_assign_2_l = load i8* %challenge_assign_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="challenge_assign_2_l"/></StgValue>
</operation>

<operation id="2401" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %i_4 = add i6 %i_3_load, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="2402" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="6">
<![CDATA[
:1  store i6 %i_4, i6* %i_3

]]></Node>
<StgValue><ssdm name="store_ln626"/></StgValue>
</operation>

<operation id="2403" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.backedge.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2404" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:2  %bitNumber_assign_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln378, i1 false)

]]></Node>
<StgValue><ssdm name="bitNumber_assign_1"/></StgValue>
</operation>

<operation id="2405" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="1">
<![CDATA[
:3  %zext_ln378 = zext i1 %trunc_ln630 to i8

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="2406" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="6">
<![CDATA[
:7  %challenge_assign_2_l = load i8* %challenge_assign_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="challenge_assign_2_l"/></StgValue>
</operation>

<operation id="2407" st_id="292" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %xor_ln66 = xor i3 %bitNumber_assign_1, -1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="2408" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="3">
<![CDATA[
:9  %zext_ln66_1 = zext i3 %xor_ln66 to i8

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="2409" st_id="292" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %shl_ln66 = shl i8 1, %zext_ln66_1

]]></Node>
<StgValue><ssdm name="shl_ln66"/></StgValue>
</operation>

<operation id="2410" st_id="292" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %xor_ln66_1 = xor i8 %shl_ln66, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_1"/></StgValue>
</operation>

<operation id="2411" st_id="292" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %shl_ln66_1 = shl i8 %zext_ln378, %zext_ln66_1

]]></Node>
<StgValue><ssdm name="shl_ln66_1"/></StgValue>
</operation>

<operation id="2412" st_id="292" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %and_ln66 = and i8 %challenge_assign_2_l, %xor_ln66_1

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="2413" st_id="292" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %or_ln66 = or i8 %and_ln66, %shl_ln66_1

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="2414" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %lshr_ln630, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2415" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="8" op_0_bw="1">
<![CDATA[
:16  %zext_ln379 = zext i1 %tmp_26 to i8

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="2416" st_id="292" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  %xor_ln66_2 = xor i3 %bitNumber_assign_1, -2

]]></Node>
<StgValue><ssdm name="xor_ln66_2"/></StgValue>
</operation>

<operation id="2417" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="3">
<![CDATA[
:18  %zext_ln66_2 = zext i3 %xor_ln66_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="2418" st_id="292" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %shl_ln66_2 = shl i8 1, %zext_ln66_2

]]></Node>
<StgValue><ssdm name="shl_ln66_2"/></StgValue>
</operation>

<operation id="2419" st_id="292" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %xor_ln66_3 = xor i8 %shl_ln66_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_3"/></StgValue>
</operation>

<operation id="2420" st_id="292" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %shl_ln66_3 = shl i8 %zext_ln379, %zext_ln66_2

]]></Node>
<StgValue><ssdm name="shl_ln66_3"/></StgValue>
</operation>

<operation id="2421" st_id="292" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %and_ln66_1 = and i8 %or_ln66, %xor_ln66_3

]]></Node>
<StgValue><ssdm name="and_ln66_1"/></StgValue>
</operation>

<operation id="2422" st_id="292" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %or_ln66_1 = or i8 %and_ln66_1, %shl_ln66_3

]]></Node>
<StgValue><ssdm name="or_ln66_1"/></StgValue>
</operation>

<operation id="2423" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="8">
<![CDATA[
:24  store i8 %or_ln66_1, i8* %challenge_assign_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="2424" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %round = add i64 1, %round_1_i_load

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="2425" st_id="292" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %icmp_ln634 = icmp eq i64 %round, 219

]]></Node>
<StgValue><ssdm name="icmp_ln634"/></StgValue>
</operation>

<operation id="2426" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %icmp_ln634, label %H3_2.exit.preheader, label %.._crit_edge.i221_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="2427" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
.._crit_edge.i221_crit_edge:0  store i64 %round, i64* %round_1_i

]]></Node>
<StgValue><ssdm name="store_ln634"/></StgValue>
</operation>

<operation id="2428" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i221_crit_edge:1  br label %._crit_edge.i221

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="2429" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="0" op_0_bw="0">
<![CDATA[
H3_2.exit.preheader:0  br label %H3_2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2430" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i221:0  %j_2 = add i4 %j2_0_i, 2

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="2431" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i221:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2432" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
H3_2.exit:0  %loop_4 = phi i6 [ %loop_20, %57 ], [ 0, %H3_2.exit.preheader ]

]]></Node>
<StgValue><ssdm name="loop_4"/></StgValue>
</operation>

<operation id="2433" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
H3_2.exit:1  %status_0 = phi i32 [ %select_ln1287, %57 ], [ 0, %H3_2.exit.preheader ]

]]></Node>
<StgValue><ssdm name="status_0"/></StgValue>
</operation>

<operation id="2434" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
H3_2.exit:2  %empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="2435" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
H3_2.exit:3  %icmp_ln1286 = icmp eq i6 %loop_4, -9

]]></Node>
<StgValue><ssdm name="icmp_ln1286"/></StgValue>
</operation>

<operation id="2436" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
H3_2.exit:4  %loop_20 = add i6 %loop_4, 1

]]></Node>
<StgValue><ssdm name="loop_20"/></StgValue>
</operation>

<operation id="2437" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
H3_2.exit:5  br i1 %icmp_ln1286, label %58, label %57

]]></Node>
<StgValue><ssdm name="br_ln1286"/></StgValue>
</operation>

<operation id="2438" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln1287 = zext i6 %loop_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="2439" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sig_0_challengeBits_4 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln1287

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_4"/></StgValue>
</operation>

<operation id="2440" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="8" op_0_bw="6">
<![CDATA[
:2  %sig_0_challengeBits_5 = load i8* %sig_0_challengeBits_4, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_5"/></StgValue>
</operation>

<operation id="2441" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %challenge_assign_2_a_2 = getelementptr inbounds [55 x i8]* %challenge_assign_2, i64 0, i64 %zext_ln1287

]]></Node>
<StgValue><ssdm name="challenge_assign_2_a_2"/></StgValue>
</operation>

<operation id="2442" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="8" op_0_bw="6">
<![CDATA[
:4  %challenge_assign_2_l_1 = load i8* %challenge_assign_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="challenge_assign_2_l_1"/></StgValue>
</operation>

<operation id="2443" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %status_0

]]></Node>
<StgValue><ssdm name="ret_ln1316"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2444" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="8" op_0_bw="6">
<![CDATA[
:2  %sig_0_challengeBits_5 = load i8* %sig_0_challengeBits_4, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_5"/></StgValue>
</operation>

<operation id="2445" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="8" op_0_bw="6">
<![CDATA[
:4  %challenge_assign_2_l_1 = load i8* %challenge_assign_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="challenge_assign_2_l_1"/></StgValue>
</operation>

<operation id="2446" st_id="294" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %icmp_ln1287 = icmp eq i8 %sig_0_challengeBits_5, %challenge_assign_2_l_1

]]></Node>
<StgValue><ssdm name="icmp_ln1287"/></StgValue>
</operation>

<operation id="2447" st_id="294" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %select_ln1287 = select i1 %icmp_ln1287, i32 %status_0, i32 1

]]></Node>
<StgValue><ssdm name="select_ln1287"/></StgValue>
</operation>

<operation id="2448" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %H3_2.exit

]]></Node>
<StgValue><ssdm name="br_ln1286"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2449" st_id="295" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="64" op_11_bw="0">
<![CDATA[
HashSqueeze.exit160:0  %ctx_sponge_byteIOInd_99 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state_1, i4 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_99"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2450" st_id="296" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="64" op_14_bw="0">
<![CDATA[
HashSqueeze.exit160:1  %ctx_sponge_byteIOInd_100 = call fastcc i32 @KeccakWidth1600_Spon.14([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_99, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_100"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2451" st_id="297" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="64" op_14_bw="0">
<![CDATA[
HashSqueeze.exit160:1  %ctx_sponge_byteIOInd_100 = call fastcc i32 @KeccakWidth1600_Spon.14([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_99, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_100"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2452" st_id="298" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="64" op_13_bw="0">
<![CDATA[
HashSqueeze.exit160:2  %call_ret25 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_100)

]]></Node>
<StgValue><ssdm name="call_ret25"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2453" st_id="299" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="64" op_13_bw="0">
<![CDATA[
HashSqueeze.exit160:2  %call_ret25 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_100)

]]></Node>
<StgValue><ssdm name="call_ret25"/></StgValue>
</operation>

<operation id="2454" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="64">
<![CDATA[
HashSqueeze.exit160:3  %ctx_sponge_byteIOInd_101 = extractvalue { i32, i32 } %call_ret25, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_101"/></StgValue>
</operation>

<operation id="2455" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="64">
<![CDATA[
HashSqueeze.exit160:4  %ctx_sponge_squeezing_15 = extractvalue { i32, i32 } %call_ret25, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_15"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2456" st_id="300" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="64" op_15_bw="0">
<![CDATA[
HashSqueeze.exit160:5  call fastcc void @KeccakWidth1600_Spon.3([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_101, i32 %ctx_sponge_squeezing_15, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2457" st_id="301" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="64" op_15_bw="0">
<![CDATA[
HashSqueeze.exit160:5  call fastcc void @KeccakWidth1600_Spon.3([200 x i8]* %ctx_sponge_state_1, i32 %ctx_sponge_byteIOInd_101, i32 %ctx_sponge_squeezing_15, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="2458" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="0">
<![CDATA[
HashSqueeze.exit160:7  br label %.backedge.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>

<operation id="2459" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0">
<![CDATA[
.backedge.i.backedge:0  br label %.backedge.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
