#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5621386a2680 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x5621386ce5b0_0 .var "Clk", 0 0;
v0x5621386ce650_0 .var "Reset", 0 0;
v0x5621386ce760_0 .var "Start", 0 0;
v0x5621386ce850_0 .var/i "counter", 31 0;
v0x5621386ce8f0_0 .var/i "i", 31 0;
v0x5621386cea20_0 .var/i "outfile", 31 0;
S_0x56213867eee0 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x5621386a2680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x5621386cd5a0_0 .net "ALUCtrl", 2 0, v0x5621386c9a20_0;  1 drivers
v0x5621386cd660_0 .net "ALUData2", 31 0, L_0x5621386dfb20;  1 drivers
v0x5621386cd770_0 .net "ALUOp", 1 0, L_0x5621386cec60;  1 drivers
v0x5621386cd860_0 .net "ALUSrc", 0 0, L_0x5621386ceba0;  1 drivers
v0x5621386cd950_0 .net "RS1data", 31 0, L_0x5621386df480;  1 drivers
v0x5621386cdab0_0 .net "RS2data", 31 0, L_0x5621386df7a0;  1 drivers
L_0x7fbbfeed4018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5621386cdbc0_0 .net "RegWrite", 0 0, L_0x7fbbfeed4018;  1 drivers
v0x5621386cdcb0_0 .net *"_s13", 6 0, L_0x5621386e02b0;  1 drivers
v0x5621386cdd90_0 .net *"_s15", 2 0, L_0x5621386e0390;  1 drivers
v0x5621386cdf00_0 .net "alu_o", 31 0, v0x5621386c95d0_0;  1 drivers
v0x5621386cdfc0_0 .net "clk_i", 0 0, v0x5621386ce5b0_0;  1 drivers
v0x5621386ce0b0_0 .net "imm", 31 0, L_0x5621386e0170;  1 drivers
v0x5621386ce1c0_0 .net "instr", 31 0, L_0x5621386ceee0;  1 drivers
v0x5621386ce280_0 .net "pc_i", 31 0, L_0x5621386cee40;  1 drivers
v0x5621386ce370_0 .net "pc_o", 31 0, v0x5621386cbb70_0;  1 drivers
v0x5621386ce430_0 .net "rst_i", 0 0, v0x5621386ce650_0;  1 drivers
v0x5621386ce4d0_0 .net "start_i", 0 0, v0x5621386ce760_0;  1 drivers
L_0x5621386ced50 .part L_0x5621386ceee0, 0, 7;
L_0x5621386df860 .part L_0x5621386ceee0, 15, 5;
L_0x5621386df9e0 .part L_0x5621386ceee0, 20, 5;
L_0x5621386dfa80 .part L_0x5621386ceee0, 7, 5;
L_0x5621386e0210 .part L_0x5621386ceee0, 20, 12;
L_0x5621386e02b0 .part L_0x5621386ceee0, 25, 7;
L_0x5621386e0390 .part L_0x5621386ceee0, 12, 3;
L_0x5621386e0430 .concat [ 3 7 0 0], L_0x5621386e0390, L_0x5621386e02b0;
S_0x56213867bba0 .scope module, "ALU" "ALU" 3 74, 4 1 0, S_0x56213867eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x5621386ad730_0 .net "ALUCtrl_i", 2 0, v0x5621386c9a20_0;  alias, 1 drivers
o0x7fbbfef1d048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5621386c9370_0 .net "Zero_o", 0 0, o0x7fbbfef1d048;  0 drivers
v0x5621386c9430_0 .net "data1_i", 31 0, L_0x5621386df480;  alias, 1 drivers
v0x5621386c94f0_0 .net "data2_i", 31 0, L_0x5621386dfb20;  alias, 1 drivers
v0x5621386c95d0_0 .var "data_o", 31 0;
E_0x562138686880 .event edge, v0x5621386ad730_0, v0x5621386c94f0_0, v0x5621386c9430_0;
S_0x5621386c97a0 .scope module, "ALU_Control" "ALU_Control" 3 84, 5 1 0, S_0x56213867eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x5621386c9a20_0 .var "ALUCtrl_o", 2 0;
v0x5621386c9b00_0 .net "ALUOp_i", 1 0, L_0x5621386cec60;  alias, 1 drivers
v0x5621386c9bc0_0 .net "funct_i", 9 0, L_0x5621386e0430;  1 drivers
E_0x562138686180 .event edge, v0x5621386c9b00_0, v0x5621386c9bc0_0;
S_0x5621386c9d00 .scope module, "Add_PC" "Adder" 3 26, 6 1 0, S_0x56213867eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x5621386c9f20_0 .net "data1_in", 31 0, v0x5621386cbb70_0;  alias, 1 drivers
L_0x7fbbfeed4060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5621386ca000_0 .net "data2_in", 31 0, L_0x7fbbfeed4060;  1 drivers
v0x5621386ca0e0_0 .net "data_o", 31 0, L_0x5621386cee40;  alias, 1 drivers
L_0x5621386cee40 .arith/sum 32, v0x5621386cbb70_0, L_0x7fbbfeed4060;
S_0x5621386ca220 .scope module, "Control" "Control" 3 19, 7 1 0, S_0x56213867eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /OUTPUT 2 "ALUOp_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
    .port_info 3 /OUTPUT 1 "RegWrite_o"
L_0x5621386ceba0 .functor NOT 1, L_0x5621386ceb00, C4<0>, C4<0>, C4<0>;
v0x5621386ca420_0 .net "ALUOp_o", 1 0, L_0x5621386cec60;  alias, 1 drivers
v0x5621386ca510_0 .net "ALUSrc_o", 0 0, L_0x5621386ceba0;  alias, 1 drivers
v0x5621386ca5b0_0 .net "Op_i", 6 0, L_0x5621386ced50;  1 drivers
v0x5621386ca6a0_0 .net "RegWrite_o", 0 0, L_0x7fbbfeed4018;  alias, 1 drivers
v0x5621386ca760_0 .net *"_s3", 0 0, L_0x5621386ceb00;  1 drivers
L_0x5621386ceb00 .part L_0x5621386ced50, 5, 1;
L_0x5621386cec60 .part L_0x5621386ced50, 5, 2;
S_0x5621386ca910 .scope module, "Instruction_Memory" "Instruction_Memory" 3 41, 8 1 0, S_0x56213867eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x5621386ceee0 .functor BUFZ 32, L_0x5621386def60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5621386cab50_0 .net *"_s0", 31 0, L_0x5621386def60;  1 drivers
v0x5621386cac50_0 .net *"_s2", 31 0, L_0x5621386df0c0;  1 drivers
v0x5621386cad30_0 .net *"_s4", 29 0, L_0x5621386df020;  1 drivers
L_0x7fbbfeed40a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5621386cadf0_0 .net *"_s6", 1 0, L_0x7fbbfeed40a8;  1 drivers
v0x5621386caed0_0 .net "addr_i", 31 0, v0x5621386cbb70_0;  alias, 1 drivers
v0x5621386cafe0_0 .net "instr_o", 31 0, L_0x5621386ceee0;  alias, 1 drivers
v0x5621386cb0a0 .array "memory", 255 0, 31 0;
L_0x5621386def60 .array/port v0x5621386cb0a0, L_0x5621386df0c0;
L_0x5621386df020 .part v0x5621386cbb70_0, 2, 30;
L_0x5621386df0c0 .concat [ 30 2 0 0], L_0x5621386df020, L_0x7fbbfeed40a8;
S_0x5621386cb1c0 .scope module, "MUX_ALUSrc" "MUX32" 3 58, 9 1 0, S_0x56213867eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5621386cb390_0 .net "data1_i", 31 0, L_0x5621386df7a0;  alias, 1 drivers
v0x5621386cb470_0 .net "data2_i", 31 0, L_0x5621386e0170;  alias, 1 drivers
v0x5621386cb550_0 .net "data_o", 31 0, L_0x5621386dfb20;  alias, 1 drivers
v0x5621386cb650_0 .net "select_i", 0 0, L_0x5621386ceba0;  alias, 1 drivers
L_0x5621386dfb20 .functor MUXZ 32, L_0x5621386df7a0, L_0x5621386e0170, L_0x5621386ceba0, C4<>;
S_0x5621386cb790 .scope module, "PC" "PC" 3 33, 10 1 0, S_0x56213867eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x5621386cb9a0_0 .net "clk_i", 0 0, v0x5621386ce5b0_0;  alias, 1 drivers
v0x5621386cba80_0 .net "pc_i", 31 0, L_0x5621386cee40;  alias, 1 drivers
v0x5621386cbb70_0 .var "pc_o", 31 0;
v0x5621386cbc90_0 .net "rst_i", 0 0, v0x5621386ce650_0;  alias, 1 drivers
v0x5621386cbd30_0 .net "start_i", 0 0, v0x5621386ce760_0;  alias, 1 drivers
E_0x562138686770/0 .event negedge, v0x5621386cbc90_0;
E_0x562138686770/1 .event posedge, v0x5621386cb9a0_0;
E_0x562138686770 .event/or E_0x562138686770/0, E_0x562138686770/1;
S_0x5621386cbee0 .scope module, "Registers" "Registers" 3 46, 11 1 0, S_0x56213867eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x5621386df480 .functor BUFZ 32, L_0x5621386df2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5621386df7a0 .functor BUFZ 32, L_0x5621386df540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5621386cc210_0 .net "RDaddr_i", 4 0, L_0x5621386dfa80;  1 drivers
v0x5621386cc310_0 .net "RDdata_i", 31 0, v0x5621386c95d0_0;  alias, 1 drivers
v0x5621386cc3d0_0 .net "RS1addr_i", 4 0, L_0x5621386df860;  1 drivers
v0x5621386cc470_0 .net "RS1data_o", 31 0, L_0x5621386df480;  alias, 1 drivers
v0x5621386cc560_0 .net "RS2addr_i", 4 0, L_0x5621386df9e0;  1 drivers
v0x5621386cc670_0 .net "RS2data_o", 31 0, L_0x5621386df7a0;  alias, 1 drivers
v0x5621386cc730_0 .net "RegWrite_i", 0 0, L_0x7fbbfeed4018;  alias, 1 drivers
v0x5621386cc800_0 .net *"_s0", 31 0, L_0x5621386df2a0;  1 drivers
v0x5621386cc8a0_0 .net *"_s10", 6 0, L_0x5621386df5e0;  1 drivers
L_0x7fbbfeed4138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5621386cc980_0 .net *"_s13", 1 0, L_0x7fbbfeed4138;  1 drivers
v0x5621386cca60_0 .net *"_s2", 6 0, L_0x5621386df340;  1 drivers
L_0x7fbbfeed40f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5621386ccb40_0 .net *"_s5", 1 0, L_0x7fbbfeed40f0;  1 drivers
v0x5621386ccc20_0 .net *"_s8", 31 0, L_0x5621386df540;  1 drivers
v0x5621386ccd00_0 .net "clk_i", 0 0, v0x5621386ce5b0_0;  alias, 1 drivers
v0x5621386ccdd0 .array/s "register", 31 0, 31 0;
E_0x5621386acbd0 .event posedge, v0x5621386cb9a0_0;
L_0x5621386df2a0 .array/port v0x5621386ccdd0, L_0x5621386df340;
L_0x5621386df340 .concat [ 5 2 0 0], L_0x5621386df860, L_0x7fbbfeed40f0;
L_0x5621386df540 .array/port v0x5621386ccdd0, L_0x5621386df5e0;
L_0x5621386df5e0 .concat [ 5 2 0 0], L_0x5621386df9e0, L_0x7fbbfeed4138;
S_0x5621386ccf70 .scope module, "Sign_Extend" "Sign_Extend" 3 67, 12 1 0, S_0x56213867eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x5621386cd1a0_0 .net *"_s1", 0 0, L_0x5621386dfce0;  1 drivers
v0x5621386cd2a0_0 .net *"_s2", 19 0, L_0x5621386dfd80;  1 drivers
v0x5621386cd380_0 .net "data_i", 11 0, L_0x5621386e0210;  1 drivers
v0x5621386cd470_0 .net "data_o", 31 0, L_0x5621386e0170;  alias, 1 drivers
L_0x5621386dfce0 .part L_0x5621386e0210, 11, 1;
LS_0x5621386dfd80_0_0 .concat [ 1 1 1 1], L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0;
LS_0x5621386dfd80_0_4 .concat [ 1 1 1 1], L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0;
LS_0x5621386dfd80_0_8 .concat [ 1 1 1 1], L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0;
LS_0x5621386dfd80_0_12 .concat [ 1 1 1 1], L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0;
LS_0x5621386dfd80_0_16 .concat [ 1 1 1 1], L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0, L_0x5621386dfce0;
LS_0x5621386dfd80_1_0 .concat [ 4 4 4 4], LS_0x5621386dfd80_0_0, LS_0x5621386dfd80_0_4, LS_0x5621386dfd80_0_8, LS_0x5621386dfd80_0_12;
LS_0x5621386dfd80_1_4 .concat [ 4 0 0 0], LS_0x5621386dfd80_0_16;
L_0x5621386dfd80 .concat [ 16 4 0 0], LS_0x5621386dfd80_1_0, LS_0x5621386dfd80_1_4;
L_0x5621386e0170 .concat [ 12 20 0 0], L_0x5621386e0210, L_0x5621386dfd80;
    .scope S_0x5621386cb790;
T_0 ;
    %wait E_0x562138686770;
    %load/vec4 v0x5621386cbc90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5621386cbb70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5621386cbd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5621386cba80_0;
    %assign/vec4 v0x5621386cbb70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5621386cbb70_0;
    %assign/vec4 v0x5621386cbb70_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5621386cbee0;
T_1 ;
    %wait E_0x5621386acbd0;
    %load/vec4 v0x5621386cc730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5621386cc310_0;
    %load/vec4 v0x5621386cc210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621386ccdd0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56213867bba0;
T_2 ;
    %wait E_0x562138686880;
    %load/vec4 v0x5621386ad730_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5621386c95d0_0, 0, 32;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x5621386c9430_0;
    %load/vec4 v0x5621386c94f0_0;
    %and;
    %store/vec4 v0x5621386c95d0_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x5621386c9430_0;
    %load/vec4 v0x5621386c94f0_0;
    %xor;
    %store/vec4 v0x5621386c95d0_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x5621386c9430_0;
    %load/vec4 v0x5621386c94f0_0;
    %add;
    %store/vec4 v0x5621386c95d0_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x5621386c9430_0;
    %load/vec4 v0x5621386c94f0_0;
    %sub;
    %store/vec4 v0x5621386c95d0_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x5621386c9430_0;
    %load/vec4 v0x5621386c94f0_0;
    %mul;
    %store/vec4 v0x5621386c95d0_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x5621386c9430_0;
    %ix/getv 4, v0x5621386c94f0_0;
    %shiftl 4;
    %store/vec4 v0x5621386c95d0_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x5621386c9430_0;
    %load/vec4 v0x5621386c94f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5621386c95d0_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5621386c97a0;
T_3 ;
    %wait E_0x562138686180;
    %load/vec4 v0x5621386c9bc0_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5621386c9b00_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5621386c9bc0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5621386c9bc0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5621386c9a20_0, 0, 3;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5621386c9a20_0, 0, 3;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5621386c9a20_0, 0, 3;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5621386c9bc0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5621386c9a20_0, 0, 3;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5621386a2680;
T_4 ;
    %delay 25, 0;
    %load/vec4 v0x5621386ce5b0_0;
    %inv;
    %store/vec4 v0x5621386ce5b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5621386a2680;
T_5 ;
    %vpi_call 2 19 "$dumpfile", "trash.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621386ce850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621386ce8f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5621386ce8f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5621386ce8f0_0;
    %store/vec4a v0x5621386cb0a0, 4, 0;
    %load/vec4 v0x5621386ce8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5621386ce8f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621386ce8f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5621386ce8f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5621386ce8f0_0;
    %store/vec4a v0x5621386ccdd0, 4, 0;
    %load/vec4 v0x5621386ce8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5621386ce8f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call 2 35 "$readmemb", "instruction.txt", v0x5621386cb0a0 {0 0 0};
    %vpi_func 2 38 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5621386cea20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5621386ce5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5621386ce650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5621386ce760_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5621386ce650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5621386ce760_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5621386a2680;
T_6 ;
    %wait E_0x5621386acbd0;
    %load/vec4 v0x5621386ce850_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 53 "$finish" {0 0 0};
T_6.0 ;
    %vpi_call 2 56 "$fdisplay", v0x5621386cea20_0, "PC = %d", v0x5621386cbb70_0 {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x5621386cea20_0, "Registers" {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x5621386cea20_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0x5621386ccdd0, 0>, &A<v0x5621386ccdd0, 8>, &A<v0x5621386ccdd0, 16>, &A<v0x5621386ccdd0, 24> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x5621386cea20_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0x5621386ccdd0, 1>, &A<v0x5621386ccdd0, 9>, &A<v0x5621386ccdd0, 17>, &A<v0x5621386ccdd0, 25> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x5621386cea20_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0x5621386ccdd0, 2>, &A<v0x5621386ccdd0, 10>, &A<v0x5621386ccdd0, 18>, &A<v0x5621386ccdd0, 26> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x5621386cea20_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0x5621386ccdd0, 3>, &A<v0x5621386ccdd0, 11>, &A<v0x5621386ccdd0, 19>, &A<v0x5621386ccdd0, 27> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x5621386cea20_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0x5621386ccdd0, 4>, &A<v0x5621386ccdd0, 12>, &A<v0x5621386ccdd0, 20>, &A<v0x5621386ccdd0, 28> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x5621386cea20_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0x5621386ccdd0, 5>, &A<v0x5621386ccdd0, 13>, &A<v0x5621386ccdd0, 21>, &A<v0x5621386ccdd0, 29> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x5621386cea20_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0x5621386ccdd0, 6>, &A<v0x5621386ccdd0, 14>, &A<v0x5621386ccdd0, 22>, &A<v0x5621386ccdd0, 30> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x5621386cea20_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0x5621386ccdd0, 7>, &A<v0x5621386ccdd0, 15>, &A<v0x5621386ccdd0, 23>, &A<v0x5621386ccdd0, 31> {0 0 0};
    %vpi_call 2 69 "$fdisplay", v0x5621386cea20_0, "\012" {0 0 0};
    %load/vec4 v0x5621386ce850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5621386ce850_0, 0, 32;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
