/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  reg [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 14'h0000;
    else _01_ <= { in_data[84:72], celloutsig_0_0z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 17'h00000;
    else _00_ <= { celloutsig_0_16z[15:4], celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_38z = { _00_[10:8], celloutsig_0_6z, celloutsig_0_9z } && { celloutsig_0_25z[1], celloutsig_0_25z, celloutsig_0_30z };
  assign celloutsig_1_1z = { in_data[173:160], celloutsig_1_0z } && in_data[185:171];
  assign celloutsig_1_8z = { celloutsig_1_6z[0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z } && celloutsig_1_6z[11:7];
  assign celloutsig_0_2z = _01_[7:4] && _01_[4:1];
  assign celloutsig_0_3z = & { in_data[85:79], celloutsig_0_0z };
  assign celloutsig_0_46z = & { in_data[85:79], in_data[38:37], celloutsig_0_0z };
  assign celloutsig_1_3z = & in_data[169:159];
  assign celloutsig_1_4z = & { celloutsig_1_0z, in_data[180:167] };
  assign celloutsig_0_7z = & { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, in_data[85:79], in_data[46:45], celloutsig_0_0z };
  assign celloutsig_0_9z = & in_data[53:50];
  assign celloutsig_0_11z = & { celloutsig_0_2z, _01_[12:2] };
  assign celloutsig_0_13z = & { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, in_data[53:50], in_data[40], celloutsig_0_0z };
  assign celloutsig_0_30z = & { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, in_data[78:70], in_data[53:50], in_data[40], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[33] & in_data[41];
  assign celloutsig_1_0z = in_data[139] & in_data[147];
  assign celloutsig_0_5z = celloutsig_0_2z & in_data[6];
  assign celloutsig_0_6z = celloutsig_0_0z & celloutsig_0_5z;
  assign celloutsig_1_18z = celloutsig_1_8z & in_data[155];
  assign celloutsig_1_19z = celloutsig_1_5z[3] & celloutsig_1_6z[2];
  assign celloutsig_0_8z = _01_[0] & celloutsig_0_0z;
  assign celloutsig_0_12z = celloutsig_0_3z & celloutsig_0_6z;
  assign celloutsig_0_47z = { celloutsig_0_20z[4:0], celloutsig_0_38z, celloutsig_0_6z } >> _00_[14:8];
  assign celloutsig_1_5z = { in_data[151:150], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } >> { in_data[124:122], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[171:161], celloutsig_1_4z, celloutsig_1_1z } >> { in_data[178:172], celloutsig_1_5z };
  assign celloutsig_0_15z = _01_[5:3] >> { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_16z = { in_data[22:5], celloutsig_0_5z } >> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_20z = { in_data[72:66], celloutsig_0_12z } >> { in_data[85:80], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_25z = celloutsig_0_15z >> _01_[12:10];
  assign celloutsig_1_2z = ~((in_data[133] & celloutsig_1_1z) | celloutsig_1_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_1z) | celloutsig_1_6z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_5z & celloutsig_0_7z) | celloutsig_0_2z);
  assign celloutsig_0_14z = ~((celloutsig_0_5z & celloutsig_0_13z) | celloutsig_0_2z);
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
