$date
	Sun Oct 23 04:25:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#744175
b1000 !
1"
#744178
b1000 &
b1000 %
1$
#744179
0"
#744182
b100 &
b100 %
#744186
b10 &
b10 %
#744190
b1 &
1#
b1 %
#744194
b0 &
b0 %
0#
0$
#1760891
b10 !
1"
#1760894
b10 &
b10 %
1$
#1760895
0"
#1760898
b1 &
b1 %
1#
#1760902
b0 &
0#
b0 %
0$
#2728919
b1100 !
1"
#2728922
b1100 &
b1100 %
1$
#2728923
0"
#2728926
b110 &
b110 %
#2728930
b11 &
b11 %
#2728934
b1010 &
b1010 %
#2728938
b101 &
b101 %
#2728942
b10000 &
b10000 %
#2728946
b1000 &
b1000 %
#2728950
b100 &
b100 %
#2728954
b10 &
b10 %
#2728958
b1 &
1#
b1 %
#2728962
b0 &
b0 %
0#
0$
#4500012
