_default: &default

    # Test-bench configuration
    log_level: info
    enable_psl: true
    functional_coverage_report: false
    code_coverage: false
    error_tolerance: 0
    randomize: false
    seed: 0
    debug: false
    iterations: 1
    timeout: 100 ms

    # If true, use Vunits report package in Main testbench.
    # If false, uses own implementation.
    vunit_report_pkg: true

    # DUT generics
    rx_buffer_size: 64
    txt_buffer_count: 8
    sup_filtA: true
    sup_filtB: true
    sup_filtC: true
    sup_range: true
    sup_traffic_ctrs: true
    
    ###########################################################################
    # C_TECH_FPGA
    ###########################################################################
    target_technology: 1

    # DUT Bit timing settings
    # (Applies for compliance tests and feature tests!)
    brp: 2
    prop: 5
    ph_1: 7
    ph_2: 7
    sjw: 5

    brp_fd: 1
    prop_fd: 5
    ph_1_fd: 7
    ph_2_fd: 7
    sjw_fd: 5

    # Run simulations on gate level (post-syn)
    gate_level: true

    # Clock configuration
    # (Applies for compliance tests and feature tests!)
    system_clock_period: 10 ns
    
    # Number of frames used from each dataset, 1000 means whole dataset
    # These take really long time, so we run only few frames here!
    reference_iterations: 10

feature:
    tests:
        alc_base_id:
        alc_ide:
        alc_id_extension:
        alc_rtr_ext_id:
        alc_rtr_r0:
        alc_srr_rtr:
        alc_srr_rtr_2:

        #btr:
        btr_fd:

        # Not run on gate level to save time
        #btr_maximal:

        btr_minimal:
        btr_ssp_access:
        bus_start:
        byte_enable:

        command_cdo:
        command_ercrst:
        command_frcrst:
        command_rrb:

        device_id:
        dlc_can20_8_64_bytes:
        
        err_capt_ack_ack:
        err_capt_arb_bit:
        err_capt_arb_stuff:
        err_capt_crc_bit:
        err_capt_crc_err:
        err_capt_ctrl_bit:
        err_capt_ctrl_form:
        err_capt_data_bit:
        err_capt_eof:
        err_capt_err_frm:
        err_capt_ovr_frm:
        err_capt_sof:
        err_norm_fd:

        fault_state:
        glitch_filtering:

        invalid_frames:
        int_al:
        int_be:
        int_do:
        int_ewl:
        int_fcs:
        int_rx:
        int_tx:
        int_of:

        message_filter:
        mode_bus_monitoring:
        mode_loopback:
        mode_fd_enable:
        mode_fdrf:
        mode_pex:
        mode_rst:
        mode_restr_op:
        mode_rst:
        mode_rxbam:
        mode_self_test:
        mode_test:

        mode_frame_filters:
            iterations: 6
        no_sof_tx:
        one_shot:
        overload:

        rec_saturation:
        retr_limit:
        retr_limit_2:
        retr_limit_3:
        rx_buf_empty_read:
        rx_counter:
        rx_settings_rtsop:
        rx_status:
        rx_status_mof:

        scan_mode:
        settings_tbfbo:
        single_bus_node:
        ssp_cfg:
            iterations: 5
        status_eft:
            iterations: 5
        status_ewl:
        status_idle:
        status_rxne:
        status_rxs:
        status_txnf:
        status_txs:
        stuff_in_data:

        trv_delay:

        # Not synthesized with test registers, no need to test them!!
        #tst_mem_acc_rx:
        #tst_mem_acc_txt:

        tx_arb_consistency:
        tx_arb_time_tran:
        tx_cmd_set_abort:
            iterations: 5
        tx_cmd_set_empty:
            iterations: 5
        tx_cmd_set_ready:
            iterations: 5
        tx_counter:
        tx_from_intermission:
        tx_priority_change:
            iterations: 1
        tx_priority:
        tx_status:
        timestamp_low_high:
        txt_buffer_byte_access:

        # Not run on gate level to save time
        #txt_buffer_hazard:

