Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 26 10:14:33 2025
| Host         : Magavha running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ASG_Core_timing_summary_routed.rpt -pb ASG_Core_timing_summary_routed.pb -rpx ASG_Core_timing_summary_routed.rpx -warn_on_violation
| Design       : ASG_Core
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (42)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  149          inf        0.000                      0                  149           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 1.758ns (30.915%)  route 3.928ns (69.085%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.807     5.686    counter[7]_i_1_n_0
    SLICE_X1Y84          FDCE                                         r  current_term_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 1.758ns (30.915%)  route 3.928ns (69.085%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.807     5.686    counter[7]_i_1_n_0
    SLICE_X1Y84          FDCE                                         r  current_term_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 1.758ns (30.915%)  route 3.928ns (69.085%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.807     5.686    counter[7]_i_1_n_0
    SLICE_X1Y84          FDCE                                         r  current_term_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 1.758ns (30.915%)  route 3.928ns (69.085%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.807     5.686    counter[7]_i_1_n_0
    SLICE_X1Y84          FDCE                                         r  current_term_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.545ns  (logic 1.758ns (31.700%)  route 3.787ns (68.300%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.666     5.545    counter[7]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  current_term_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.545ns  (logic 1.758ns (31.700%)  route 3.787ns (68.300%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.666     5.545    counter[7]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  current_term_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.545ns  (logic 1.758ns (31.700%)  route 3.787ns (68.300%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.666     5.545    counter[7]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  current_term_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.545ns  (logic 1.758ns (31.700%)  route 3.787ns (68.300%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.666     5.545    counter[7]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  current_term_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.394ns  (logic 1.758ns (32.586%)  route 3.637ns (67.414%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.516     5.394    counter[7]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  current_term_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            current_term_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.394ns  (logic 1.758ns (32.586%)  route 3.637ns (67.414%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  n_IBUF[1]_inst/O
                         net (fo=2, routed)           2.004     2.982    n_IBUF[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.106 r  FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.000     3.106    FSM_onehot_state[2]_i_11_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  FSM_onehot_state_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           1.117     4.755    FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     4.879 r  counter[7]_i_1/O
                         net (fo=24, routed)          0.516     5.394    counter[7]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  current_term_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_term_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            term_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.217%)  route 0.110ns (43.783%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE                         0.000     0.000 r  current_term_reg[15]/C
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_term_reg[15]/Q
                         net (fo=2, routed)           0.110     0.251    current_term[15]
    SLICE_X0Y84          FDCE                                         r  term_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_term_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            term_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE                         0.000     0.000 r  current_term_reg[13]/C
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_term_reg[13]/Q
                         net (fo=3, routed)           0.124     0.265    current_term[13]
    SLICE_X0Y85          FDCE                                         r  term_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_term_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            term_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.758%)  route 0.167ns (54.242%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE                         0.000     0.000 r  current_term_reg[14]/C
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_term_reg[14]/Q
                         net (fo=3, routed)           0.167     0.308    current_term[14]
    SLICE_X0Y85          FDCE                                         r  term_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_term_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            term_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.048%)  route 0.172ns (54.952%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE                         0.000     0.000 r  current_term_reg[12]/C
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_term_reg[12]/Q
                         net (fo=3, routed)           0.172     0.313    current_term[12]
    SLICE_X0Y85          FDCE                                         r  term_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_term_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            term_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.121%)  route 0.179ns (55.879%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  current_term_reg[3]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_term_reg[3]/Q
                         net (fo=3, routed)           0.179     0.320    current_term[3]
    SLICE_X0Y81          FDCE                                         r  term_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_term_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            term_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.739%)  route 0.194ns (60.261%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  current_term_reg[0]/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  current_term_reg[0]/Q
                         net (fo=3, routed)           0.194     0.322    current_term[0]
    SLICE_X0Y78          FDCE                                         r  term_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            term_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=43, routed)          0.184     0.325    FSM_onehot_state_reg_n_0_[1]
    SLICE_X1Y79          FDCE                                         r  term_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.190     0.331    FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y80          FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_term_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            term_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.921%)  route 0.195ns (58.079%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  current_term_reg[1]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_term_reg[1]/Q
                         net (fo=3, routed)           0.195     0.336    current_term[1]
    SLICE_X0Y78          FDCE                                         r  term_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            term_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.788%)  route 0.205ns (59.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=43, routed)          0.205     0.346    FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y78          FDCE                                         r  term_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------





