// Seed: 3140585437
module module_0 (
    id_1,
    id_2,
    id_3
);
  output reg id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_3 = id_2#(.id_2(1));
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd44
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout reg id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  initial id_4 = id_14#(-1 + 1, 1, 1, 1, 1);
  always @(posedge 1);
  logic [id_3 : 1] id_17 = -1;
  wire id_18;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_4
  );
endmodule
