BRAM32k.v,verilog,xil_defaultlib,../../../../finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
