--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    2.026(R)|    2.240(R)|clk               |   0.000|
flashData<0> |   -1.838(R)|    5.333(R)|clk               |   0.000|
flashData<1> |   -1.871(R)|    5.360(R)|clk               |   0.000|
flashData<2> |   -1.154(R)|    4.786(R)|clk               |   0.000|
flashData<3> |   -1.546(R)|    5.100(R)|clk               |   0.000|
flashData<4> |   -1.909(R)|    5.389(R)|clk               |   0.000|
flashData<5> |   -1.863(R)|    5.352(R)|clk               |   0.000|
flashData<6> |   -1.827(R)|    5.323(R)|clk               |   0.000|
flashData<7> |   -1.742(R)|    5.258(R)|clk               |   0.000|
flashData<8> |   -1.731(R)|    5.246(R)|clk               |   0.000|
flashData<9> |   -1.870(R)|    5.358(R)|clk               |   0.000|
flashData<10>|   -1.773(R)|    5.283(R)|clk               |   0.000|
flashData<11>|   -1.756(R)|    5.269(R)|clk               |   0.000|
flashData<12>|   -1.504(R)|    5.067(R)|clk               |   0.000|
flashData<13>|   -1.348(R)|    4.943(R)|clk               |   0.000|
flashData<14>|   -1.495(R)|    5.058(R)|clk               |   0.000|
flashData<15>|   -0.978(R)|    4.644(R)|clk               |   0.000|
ram1Data<0>  |    0.794(R)|    3.225(R)|clk               |   0.000|
ram1Data<1>  |    0.353(R)|    3.582(R)|clk               |   0.000|
ram1Data<2>  |   -1.011(R)|    4.662(R)|clk               |   0.000|
ram1Data<3>  |   -0.353(R)|    4.135(R)|clk               |   0.000|
ram1Data<4>  |   -0.597(R)|    4.330(R)|clk               |   0.000|
ram1Data<5>  |   -0.995(R)|    4.650(R)|clk               |   0.000|
ram1Data<6>  |   -0.985(R)|    4.640(R)|clk               |   0.000|
ram1Data<7>  |   -1.705(R)|    5.217(R)|clk               |   0.000|
ram2Data<0>  |   -0.332(R)|    5.229(R)|clk               |   0.000|
ram2Data<1>  |    0.989(R)|    4.600(R)|clk               |   0.000|
ram2Data<2>  |    0.175(R)|    4.676(R)|clk               |   0.000|
ram2Data<3>  |   -0.205(R)|    4.774(R)|clk               |   0.000|
ram2Data<4>  |   -1.473(R)|    5.199(R)|clk               |   0.000|
ram2Data<5>  |   -0.555(R)|    4.809(R)|clk               |   0.000|
ram2Data<6>  |   -0.859(R)|    4.910(R)|clk               |   0.000|
ram2Data<7>  |   -1.192(R)|    5.218(R)|clk               |   0.000|
ram2Data<8>  |   -1.296(R)|    4.970(R)|clk               |   0.000|
ram2Data<9>  |   -1.173(R)|    5.151(R)|clk               |   0.000|
ram2Data<10> |   -0.760(R)|    4.842(R)|clk               |   0.000|
ram2Data<11> |   -0.888(R)|    4.720(R)|clk               |   0.000|
ram2Data<12> |   -1.389(R)|    5.323(R)|clk               |   0.000|
ram2Data<13> |   -1.492(R)|    5.404(R)|clk               |   0.000|
ram2Data<14> |   -0.973(R)|    5.189(R)|clk               |   0.000|
ram2Data<15> |   -1.262(R)|    5.311(R)|clk               |   0.000|
tbre         |    2.024(R)|    2.241(R)|clk               |   0.000|
tsre         |    2.195(R)|    2.104(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    1.047(R)|    2.357(R)|clk               |   0.000|
flashData<0> |   -2.817(R)|    5.450(R)|clk               |   0.000|
flashData<1> |   -2.850(R)|    5.477(R)|clk               |   0.000|
flashData<2> |   -2.133(R)|    4.903(R)|clk               |   0.000|
flashData<3> |   -2.525(R)|    5.217(R)|clk               |   0.000|
flashData<4> |   -2.888(R)|    5.506(R)|clk               |   0.000|
flashData<5> |   -2.842(R)|    5.469(R)|clk               |   0.000|
flashData<6> |   -2.806(R)|    5.440(R)|clk               |   0.000|
flashData<7> |   -2.721(R)|    5.375(R)|clk               |   0.000|
flashData<8> |   -2.710(R)|    5.363(R)|clk               |   0.000|
flashData<9> |   -2.849(R)|    5.475(R)|clk               |   0.000|
flashData<10>|   -2.752(R)|    5.400(R)|clk               |   0.000|
flashData<11>|   -2.735(R)|    5.386(R)|clk               |   0.000|
flashData<12>|   -2.483(R)|    5.184(R)|clk               |   0.000|
flashData<13>|   -2.327(R)|    5.060(R)|clk               |   0.000|
flashData<14>|   -2.474(R)|    5.175(R)|clk               |   0.000|
flashData<15>|   -1.957(R)|    4.761(R)|clk               |   0.000|
ram1Data<0>  |   -0.185(R)|    3.342(R)|clk               |   0.000|
ram1Data<1>  |   -0.626(R)|    3.699(R)|clk               |   0.000|
ram1Data<2>  |   -1.990(R)|    4.779(R)|clk               |   0.000|
ram1Data<3>  |   -1.332(R)|    4.252(R)|clk               |   0.000|
ram1Data<4>  |   -1.576(R)|    4.447(R)|clk               |   0.000|
ram1Data<5>  |   -1.974(R)|    4.767(R)|clk               |   0.000|
ram1Data<6>  |   -1.964(R)|    4.757(R)|clk               |   0.000|
ram1Data<7>  |   -2.684(R)|    5.334(R)|clk               |   0.000|
ram2Data<0>  |   -1.311(R)|    5.346(R)|clk               |   0.000|
ram2Data<1>  |    0.010(R)|    4.717(R)|clk               |   0.000|
ram2Data<2>  |   -0.804(R)|    4.793(R)|clk               |   0.000|
ram2Data<3>  |   -1.184(R)|    4.891(R)|clk               |   0.000|
ram2Data<4>  |   -2.452(R)|    5.316(R)|clk               |   0.000|
ram2Data<5>  |   -1.534(R)|    4.926(R)|clk               |   0.000|
ram2Data<6>  |   -1.838(R)|    5.027(R)|clk               |   0.000|
ram2Data<7>  |   -2.171(R)|    5.335(R)|clk               |   0.000|
ram2Data<8>  |   -2.275(R)|    5.087(R)|clk               |   0.000|
ram2Data<9>  |   -2.152(R)|    5.268(R)|clk               |   0.000|
ram2Data<10> |   -1.739(R)|    4.959(R)|clk               |   0.000|
ram2Data<11> |   -1.867(R)|    4.837(R)|clk               |   0.000|
ram2Data<12> |   -2.368(R)|    5.440(R)|clk               |   0.000|
ram2Data<13> |   -2.471(R)|    5.521(R)|clk               |   0.000|
ram2Data<14> |   -1.952(R)|    5.306(R)|clk               |   0.000|
ram2Data<15> |   -2.241(R)|    5.428(R)|clk               |   0.000|
tbre         |    1.045(R)|    2.358(R)|clk               |   0.000|
tsre         |    1.216(R)|    2.221(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.551(R)|    2.977(R)|clk               |   0.000|
flashData<0> |   -3.313(R)|    6.070(R)|clk               |   0.000|
flashData<1> |   -3.346(R)|    6.097(R)|clk               |   0.000|
flashData<2> |   -2.629(R)|    5.523(R)|clk               |   0.000|
flashData<3> |   -3.021(R)|    5.837(R)|clk               |   0.000|
flashData<4> |   -3.384(R)|    6.126(R)|clk               |   0.000|
flashData<5> |   -3.338(R)|    6.089(R)|clk               |   0.000|
flashData<6> |   -3.302(R)|    6.060(R)|clk               |   0.000|
flashData<7> |   -3.217(R)|    5.995(R)|clk               |   0.000|
flashData<8> |   -3.206(R)|    5.983(R)|clk               |   0.000|
flashData<9> |   -3.345(R)|    6.095(R)|clk               |   0.000|
flashData<10>|   -3.248(R)|    6.020(R)|clk               |   0.000|
flashData<11>|   -3.231(R)|    6.006(R)|clk               |   0.000|
flashData<12>|   -2.979(R)|    5.804(R)|clk               |   0.000|
flashData<13>|   -2.823(R)|    5.680(R)|clk               |   0.000|
flashData<14>|   -2.970(R)|    5.795(R)|clk               |   0.000|
flashData<15>|   -2.453(R)|    5.381(R)|clk               |   0.000|
ram1Data<0>  |   -0.681(R)|    3.962(R)|clk               |   0.000|
ram1Data<1>  |   -1.122(R)|    4.319(R)|clk               |   0.000|
ram1Data<2>  |   -2.486(R)|    5.399(R)|clk               |   0.000|
ram1Data<3>  |   -1.828(R)|    4.872(R)|clk               |   0.000|
ram1Data<4>  |   -2.072(R)|    5.067(R)|clk               |   0.000|
ram1Data<5>  |   -2.470(R)|    5.387(R)|clk               |   0.000|
ram1Data<6>  |   -2.460(R)|    5.377(R)|clk               |   0.000|
ram1Data<7>  |   -3.180(R)|    5.954(R)|clk               |   0.000|
ram2Data<0>  |   -1.807(R)|    5.966(R)|clk               |   0.000|
ram2Data<1>  |   -0.486(R)|    5.337(R)|clk               |   0.000|
ram2Data<2>  |   -1.300(R)|    5.413(R)|clk               |   0.000|
ram2Data<3>  |   -1.680(R)|    5.511(R)|clk               |   0.000|
ram2Data<4>  |   -2.948(R)|    5.936(R)|clk               |   0.000|
ram2Data<5>  |   -2.030(R)|    5.546(R)|clk               |   0.000|
ram2Data<6>  |   -2.334(R)|    5.647(R)|clk               |   0.000|
ram2Data<7>  |   -2.667(R)|    5.955(R)|clk               |   0.000|
ram2Data<8>  |   -2.771(R)|    5.707(R)|clk               |   0.000|
ram2Data<9>  |   -2.648(R)|    5.888(R)|clk               |   0.000|
ram2Data<10> |   -2.235(R)|    5.579(R)|clk               |   0.000|
ram2Data<11> |   -2.363(R)|    5.457(R)|clk               |   0.000|
ram2Data<12> |   -2.864(R)|    6.060(R)|clk               |   0.000|
ram2Data<13> |   -2.967(R)|    6.141(R)|clk               |   0.000|
ram2Data<14> |   -2.448(R)|    5.926(R)|clk               |   0.000|
ram2Data<15> |   -2.737(R)|    6.048(R)|clk               |   0.000|
tbre         |    0.549(R)|    2.978(R)|clk               |   0.000|
tsre         |    0.720(R)|    2.841(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.148(R)|    3.851(R)|clk               |   0.000|
flashData<0> |   -4.012(R)|    6.944(R)|clk               |   0.000|
flashData<1> |   -4.045(R)|    6.971(R)|clk               |   0.000|
flashData<2> |   -3.328(R)|    6.397(R)|clk               |   0.000|
flashData<3> |   -3.720(R)|    6.711(R)|clk               |   0.000|
flashData<4> |   -4.083(R)|    7.000(R)|clk               |   0.000|
flashData<5> |   -4.037(R)|    6.963(R)|clk               |   0.000|
flashData<6> |   -4.001(R)|    6.934(R)|clk               |   0.000|
flashData<7> |   -3.916(R)|    6.869(R)|clk               |   0.000|
flashData<8> |   -3.905(R)|    6.857(R)|clk               |   0.000|
flashData<9> |   -4.044(R)|    6.969(R)|clk               |   0.000|
flashData<10>|   -3.947(R)|    6.894(R)|clk               |   0.000|
flashData<11>|   -3.930(R)|    6.880(R)|clk               |   0.000|
flashData<12>|   -3.678(R)|    6.678(R)|clk               |   0.000|
flashData<13>|   -3.522(R)|    6.554(R)|clk               |   0.000|
flashData<14>|   -3.669(R)|    6.669(R)|clk               |   0.000|
flashData<15>|   -3.152(R)|    6.255(R)|clk               |   0.000|
ram1Data<0>  |   -1.380(R)|    4.836(R)|clk               |   0.000|
ram1Data<1>  |   -1.821(R)|    5.193(R)|clk               |   0.000|
ram1Data<2>  |   -3.185(R)|    6.273(R)|clk               |   0.000|
ram1Data<3>  |   -2.527(R)|    5.746(R)|clk               |   0.000|
ram1Data<4>  |   -2.771(R)|    5.941(R)|clk               |   0.000|
ram1Data<5>  |   -3.169(R)|    6.261(R)|clk               |   0.000|
ram1Data<6>  |   -3.159(R)|    6.251(R)|clk               |   0.000|
ram1Data<7>  |   -3.879(R)|    6.828(R)|clk               |   0.000|
ram2Data<0>  |   -2.506(R)|    6.840(R)|clk               |   0.000|
ram2Data<1>  |   -1.185(R)|    6.211(R)|clk               |   0.000|
ram2Data<2>  |   -1.999(R)|    6.287(R)|clk               |   0.000|
ram2Data<3>  |   -2.379(R)|    6.385(R)|clk               |   0.000|
ram2Data<4>  |   -3.647(R)|    6.810(R)|clk               |   0.000|
ram2Data<5>  |   -2.729(R)|    6.420(R)|clk               |   0.000|
ram2Data<6>  |   -3.033(R)|    6.521(R)|clk               |   0.000|
ram2Data<7>  |   -3.366(R)|    6.829(R)|clk               |   0.000|
ram2Data<8>  |   -3.470(R)|    6.581(R)|clk               |   0.000|
ram2Data<9>  |   -3.347(R)|    6.762(R)|clk               |   0.000|
ram2Data<10> |   -2.934(R)|    6.453(R)|clk               |   0.000|
ram2Data<11> |   -3.062(R)|    6.331(R)|clk               |   0.000|
ram2Data<12> |   -3.563(R)|    6.934(R)|clk               |   0.000|
ram2Data<13> |   -3.666(R)|    7.015(R)|clk               |   0.000|
ram2Data<14> |   -3.147(R)|    6.800(R)|clk               |   0.000|
ram2Data<15> |   -3.436(R)|    6.922(R)|clk               |   0.000|
tbre         |   -0.150(R)|    3.852(R)|clk               |   0.000|
tsre         |    0.021(R)|    3.715(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.648(R)|clk               |   0.000|
digit1<1>    |   16.938(R)|clk               |   0.000|
digit1<2>    |   16.629(R)|clk               |   0.000|
digit1<3>    |   16.762(R)|clk               |   0.000|
digit1<4>    |   16.048(R)|clk               |   0.000|
digit1<5>    |   16.805(R)|clk               |   0.000|
digit1<6>    |   16.953(R)|clk               |   0.000|
digit2<0>    |   15.678(R)|clk               |   0.000|
digit2<1>    |   15.634(R)|clk               |   0.000|
digit2<2>    |   15.923(R)|clk               |   0.000|
digit2<3>    |   16.259(R)|clk               |   0.000|
digit2<4>    |   15.870(R)|clk               |   0.000|
digit2<5>    |   15.558(R)|clk               |   0.000|
digit2<6>    |   15.440(R)|clk               |   0.000|
flashAddr<1> |   15.570(R)|clk               |   0.000|
flashAddr<2> |   15.723(R)|clk               |   0.000|
flashAddr<3> |   15.059(R)|clk               |   0.000|
flashAddr<4> |   14.977(R)|clk               |   0.000|
flashAddr<5> |   15.698(R)|clk               |   0.000|
flashAddr<6> |   15.187(R)|clk               |   0.000|
flashAddr<7> |   15.248(R)|clk               |   0.000|
flashAddr<8> |   14.908(R)|clk               |   0.000|
flashAddr<9> |   15.982(R)|clk               |   0.000|
flashAddr<10>|   15.184(R)|clk               |   0.000|
flashAddr<11>|   15.225(R)|clk               |   0.000|
flashAddr<12>|   14.942(R)|clk               |   0.000|
flashAddr<13>|   15.516(R)|clk               |   0.000|
flashAddr<14>|   14.334(R)|clk               |   0.000|
flashAddr<15>|   14.702(R)|clk               |   0.000|
flashAddr<16>|   15.082(R)|clk               |   0.000|
flashCe      |   14.430(R)|clk               |   0.000|
flashData<0> |   15.048(R)|clk               |   0.000|
flashData<1> |   14.984(R)|clk               |   0.000|
flashData<2> |   15.217(R)|clk               |   0.000|
flashData<3> |   15.296(R)|clk               |   0.000|
flashData<4> |   15.048(R)|clk               |   0.000|
flashData<5> |   15.624(R)|clk               |   0.000|
flashData<6> |   15.296(R)|clk               |   0.000|
flashData<7> |   15.881(R)|clk               |   0.000|
flashData<8> |   15.049(R)|clk               |   0.000|
flashData<9> |   16.129(R)|clk               |   0.000|
flashData<10>|   15.054(R)|clk               |   0.000|
flashData<11>|   15.878(R)|clk               |   0.000|
flashData<12>|   16.124(R)|clk               |   0.000|
flashData<13>|   15.312(R)|clk               |   0.000|
flashData<14>|   15.596(R)|clk               |   0.000|
flashData<15>|   15.562(R)|clk               |   0.000|
flashOe      |   14.981(R)|clk               |   0.000|
flashWe      |   14.670(R)|clk               |   0.000|
led<9>       |   15.719(R)|clk               |   0.000|
led<10>      |   15.756(R)|clk               |   0.000|
led<11>      |   18.145(R)|clk               |   0.000|
led<12>      |   16.503(R)|clk               |   0.000|
led<13>      |   16.162(R)|clk               |   0.000|
led<14>      |   15.472(R)|clk               |   0.000|
led<15>      |   15.333(R)|clk               |   0.000|
ram1Data<0>  |   13.519(R)|clk               |   0.000|
ram1Data<1>  |   13.434(R)|clk               |   0.000|
ram1Data<2>  |   13.296(R)|clk               |   0.000|
ram1Data<3>  |   13.300(R)|clk               |   0.000|
ram1Data<4>  |   14.292(R)|clk               |   0.000|
ram1Data<5>  |   14.745(R)|clk               |   0.000|
ram1Data<6>  |   14.006(R)|clk               |   0.000|
ram1Data<7>  |   13.508(R)|clk               |   0.000|
ram2Addr<0>  |   15.774(R)|clk               |   0.000|
ram2Addr<1>  |   17.720(R)|clk               |   0.000|
ram2Addr<2>  |   15.876(R)|clk               |   0.000|
ram2Addr<3>  |   16.489(R)|clk               |   0.000|
ram2Addr<4>  |   15.694(R)|clk               |   0.000|
ram2Addr<5>  |   15.659(R)|clk               |   0.000|
ram2Addr<6>  |   16.061(R)|clk               |   0.000|
ram2Addr<7>  |   15.428(R)|clk               |   0.000|
ram2Addr<8>  |   15.765(R)|clk               |   0.000|
ram2Addr<9>  |   16.594(R)|clk               |   0.000|
ram2Addr<10> |   15.992(R)|clk               |   0.000|
ram2Addr<11> |   18.734(R)|clk               |   0.000|
ram2Addr<12> |   16.899(R)|clk               |   0.000|
ram2Addr<13> |   16.089(R)|clk               |   0.000|
ram2Addr<14> |   15.295(R)|clk               |   0.000|
ram2Addr<15> |   14.997(R)|clk               |   0.000|
ram2Data<0>  |   15.861(R)|clk               |   0.000|
ram2Data<1>  |   16.819(R)|clk               |   0.000|
ram2Data<2>  |   16.540(R)|clk               |   0.000|
ram2Data<3>  |   16.546(R)|clk               |   0.000|
ram2Data<4>  |   17.188(R)|clk               |   0.000|
ram2Data<5>  |   16.158(R)|clk               |   0.000|
ram2Data<6>  |   16.784(R)|clk               |   0.000|
ram2Data<7>  |   15.979(R)|clk               |   0.000|
ram2Data<8>  |   15.210(R)|clk               |   0.000|
ram2Data<9>  |   15.176(R)|clk               |   0.000|
ram2Data<10> |   16.784(R)|clk               |   0.000|
ram2Data<11> |   15.724(R)|clk               |   0.000|
ram2Data<12> |   15.252(R)|clk               |   0.000|
ram2Data<13> |   16.069(R)|clk               |   0.000|
ram2Data<14> |   15.514(R)|clk               |   0.000|
ram2Data<15> |   15.779(R)|clk               |   0.000|
ram2Oe       |   15.336(R)|clk               |   0.000|
ram2We       |   15.525(R)|clk               |   0.000|
rdn          |   15.604(R)|clk               |   0.000|
wrn          |   16.851(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.765(R)|clk               |   0.000|
digit1<1>    |   17.055(R)|clk               |   0.000|
digit1<2>    |   16.746(R)|clk               |   0.000|
digit1<3>    |   16.879(R)|clk               |   0.000|
digit1<4>    |   16.165(R)|clk               |   0.000|
digit1<5>    |   16.922(R)|clk               |   0.000|
digit1<6>    |   17.070(R)|clk               |   0.000|
digit2<0>    |   15.795(R)|clk               |   0.000|
digit2<1>    |   15.751(R)|clk               |   0.000|
digit2<2>    |   16.040(R)|clk               |   0.000|
digit2<3>    |   16.376(R)|clk               |   0.000|
digit2<4>    |   15.987(R)|clk               |   0.000|
digit2<5>    |   15.675(R)|clk               |   0.000|
digit2<6>    |   15.557(R)|clk               |   0.000|
flashAddr<1> |   15.687(R)|clk               |   0.000|
flashAddr<2> |   15.840(R)|clk               |   0.000|
flashAddr<3> |   15.176(R)|clk               |   0.000|
flashAddr<4> |   15.094(R)|clk               |   0.000|
flashAddr<5> |   15.815(R)|clk               |   0.000|
flashAddr<6> |   15.304(R)|clk               |   0.000|
flashAddr<7> |   15.365(R)|clk               |   0.000|
flashAddr<8> |   15.025(R)|clk               |   0.000|
flashAddr<9> |   16.099(R)|clk               |   0.000|
flashAddr<10>|   15.301(R)|clk               |   0.000|
flashAddr<11>|   15.342(R)|clk               |   0.000|
flashAddr<12>|   15.059(R)|clk               |   0.000|
flashAddr<13>|   15.633(R)|clk               |   0.000|
flashAddr<14>|   14.451(R)|clk               |   0.000|
flashAddr<15>|   14.819(R)|clk               |   0.000|
flashAddr<16>|   15.199(R)|clk               |   0.000|
flashCe      |   14.547(R)|clk               |   0.000|
flashData<0> |   15.165(R)|clk               |   0.000|
flashData<1> |   15.101(R)|clk               |   0.000|
flashData<2> |   15.334(R)|clk               |   0.000|
flashData<3> |   15.413(R)|clk               |   0.000|
flashData<4> |   15.165(R)|clk               |   0.000|
flashData<5> |   15.741(R)|clk               |   0.000|
flashData<6> |   15.413(R)|clk               |   0.000|
flashData<7> |   15.998(R)|clk               |   0.000|
flashData<8> |   15.166(R)|clk               |   0.000|
flashData<9> |   16.246(R)|clk               |   0.000|
flashData<10>|   15.171(R)|clk               |   0.000|
flashData<11>|   15.995(R)|clk               |   0.000|
flashData<12>|   16.241(R)|clk               |   0.000|
flashData<13>|   15.429(R)|clk               |   0.000|
flashData<14>|   15.713(R)|clk               |   0.000|
flashData<15>|   15.679(R)|clk               |   0.000|
flashOe      |   15.098(R)|clk               |   0.000|
flashWe      |   14.787(R)|clk               |   0.000|
led<9>       |   15.836(R)|clk               |   0.000|
led<10>      |   15.873(R)|clk               |   0.000|
led<11>      |   18.262(R)|clk               |   0.000|
led<12>      |   16.620(R)|clk               |   0.000|
led<13>      |   16.279(R)|clk               |   0.000|
led<14>      |   15.589(R)|clk               |   0.000|
led<15>      |   15.450(R)|clk               |   0.000|
ram1Data<0>  |   13.636(R)|clk               |   0.000|
ram1Data<1>  |   13.551(R)|clk               |   0.000|
ram1Data<2>  |   13.413(R)|clk               |   0.000|
ram1Data<3>  |   13.417(R)|clk               |   0.000|
ram1Data<4>  |   14.409(R)|clk               |   0.000|
ram1Data<5>  |   14.862(R)|clk               |   0.000|
ram1Data<6>  |   14.123(R)|clk               |   0.000|
ram1Data<7>  |   13.625(R)|clk               |   0.000|
ram2Addr<0>  |   15.891(R)|clk               |   0.000|
ram2Addr<1>  |   17.837(R)|clk               |   0.000|
ram2Addr<2>  |   15.993(R)|clk               |   0.000|
ram2Addr<3>  |   16.606(R)|clk               |   0.000|
ram2Addr<4>  |   15.811(R)|clk               |   0.000|
ram2Addr<5>  |   15.776(R)|clk               |   0.000|
ram2Addr<6>  |   16.178(R)|clk               |   0.000|
ram2Addr<7>  |   15.545(R)|clk               |   0.000|
ram2Addr<8>  |   15.882(R)|clk               |   0.000|
ram2Addr<9>  |   16.711(R)|clk               |   0.000|
ram2Addr<10> |   16.109(R)|clk               |   0.000|
ram2Addr<11> |   18.851(R)|clk               |   0.000|
ram2Addr<12> |   17.016(R)|clk               |   0.000|
ram2Addr<13> |   16.206(R)|clk               |   0.000|
ram2Addr<14> |   15.412(R)|clk               |   0.000|
ram2Addr<15> |   15.114(R)|clk               |   0.000|
ram2Data<0>  |   15.978(R)|clk               |   0.000|
ram2Data<1>  |   16.936(R)|clk               |   0.000|
ram2Data<2>  |   16.657(R)|clk               |   0.000|
ram2Data<3>  |   16.663(R)|clk               |   0.000|
ram2Data<4>  |   17.305(R)|clk               |   0.000|
ram2Data<5>  |   16.275(R)|clk               |   0.000|
ram2Data<6>  |   16.901(R)|clk               |   0.000|
ram2Data<7>  |   16.096(R)|clk               |   0.000|
ram2Data<8>  |   15.327(R)|clk               |   0.000|
ram2Data<9>  |   15.293(R)|clk               |   0.000|
ram2Data<10> |   16.901(R)|clk               |   0.000|
ram2Data<11> |   15.841(R)|clk               |   0.000|
ram2Data<12> |   15.369(R)|clk               |   0.000|
ram2Data<13> |   16.186(R)|clk               |   0.000|
ram2Data<14> |   15.631(R)|clk               |   0.000|
ram2Data<15> |   15.896(R)|clk               |   0.000|
ram2Oe       |   15.453(R)|clk               |   0.000|
ram2We       |   15.642(R)|clk               |   0.000|
rdn          |   15.721(R)|clk               |   0.000|
wrn          |   16.968(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.385(R)|clk               |   0.000|
digit1<1>    |   17.675(R)|clk               |   0.000|
digit1<2>    |   17.366(R)|clk               |   0.000|
digit1<3>    |   17.499(R)|clk               |   0.000|
digit1<4>    |   16.785(R)|clk               |   0.000|
digit1<5>    |   17.542(R)|clk               |   0.000|
digit1<6>    |   17.690(R)|clk               |   0.000|
digit2<0>    |   16.415(R)|clk               |   0.000|
digit2<1>    |   16.371(R)|clk               |   0.000|
digit2<2>    |   16.660(R)|clk               |   0.000|
digit2<3>    |   16.996(R)|clk               |   0.000|
digit2<4>    |   16.607(R)|clk               |   0.000|
digit2<5>    |   16.295(R)|clk               |   0.000|
digit2<6>    |   16.177(R)|clk               |   0.000|
flashAddr<1> |   16.307(R)|clk               |   0.000|
flashAddr<2> |   16.460(R)|clk               |   0.000|
flashAddr<3> |   15.796(R)|clk               |   0.000|
flashAddr<4> |   15.714(R)|clk               |   0.000|
flashAddr<5> |   16.435(R)|clk               |   0.000|
flashAddr<6> |   15.924(R)|clk               |   0.000|
flashAddr<7> |   15.985(R)|clk               |   0.000|
flashAddr<8> |   15.645(R)|clk               |   0.000|
flashAddr<9> |   16.719(R)|clk               |   0.000|
flashAddr<10>|   15.921(R)|clk               |   0.000|
flashAddr<11>|   15.962(R)|clk               |   0.000|
flashAddr<12>|   15.679(R)|clk               |   0.000|
flashAddr<13>|   16.253(R)|clk               |   0.000|
flashAddr<14>|   15.071(R)|clk               |   0.000|
flashAddr<15>|   15.439(R)|clk               |   0.000|
flashAddr<16>|   15.819(R)|clk               |   0.000|
flashCe      |   15.167(R)|clk               |   0.000|
flashData<0> |   15.785(R)|clk               |   0.000|
flashData<1> |   15.721(R)|clk               |   0.000|
flashData<2> |   15.954(R)|clk               |   0.000|
flashData<3> |   16.033(R)|clk               |   0.000|
flashData<4> |   15.785(R)|clk               |   0.000|
flashData<5> |   16.361(R)|clk               |   0.000|
flashData<6> |   16.033(R)|clk               |   0.000|
flashData<7> |   16.618(R)|clk               |   0.000|
flashData<8> |   15.786(R)|clk               |   0.000|
flashData<9> |   16.866(R)|clk               |   0.000|
flashData<10>|   15.791(R)|clk               |   0.000|
flashData<11>|   16.615(R)|clk               |   0.000|
flashData<12>|   16.861(R)|clk               |   0.000|
flashData<13>|   16.049(R)|clk               |   0.000|
flashData<14>|   16.333(R)|clk               |   0.000|
flashData<15>|   16.299(R)|clk               |   0.000|
flashOe      |   15.718(R)|clk               |   0.000|
flashWe      |   15.407(R)|clk               |   0.000|
led<9>       |   16.456(R)|clk               |   0.000|
led<10>      |   16.493(R)|clk               |   0.000|
led<11>      |   18.882(R)|clk               |   0.000|
led<12>      |   17.240(R)|clk               |   0.000|
led<13>      |   16.899(R)|clk               |   0.000|
led<14>      |   16.209(R)|clk               |   0.000|
led<15>      |   16.070(R)|clk               |   0.000|
ram1Data<0>  |   14.256(R)|clk               |   0.000|
ram1Data<1>  |   14.171(R)|clk               |   0.000|
ram1Data<2>  |   14.033(R)|clk               |   0.000|
ram1Data<3>  |   14.037(R)|clk               |   0.000|
ram1Data<4>  |   15.029(R)|clk               |   0.000|
ram1Data<5>  |   15.482(R)|clk               |   0.000|
ram1Data<6>  |   14.743(R)|clk               |   0.000|
ram1Data<7>  |   14.245(R)|clk               |   0.000|
ram2Addr<0>  |   16.511(R)|clk               |   0.000|
ram2Addr<1>  |   18.457(R)|clk               |   0.000|
ram2Addr<2>  |   16.613(R)|clk               |   0.000|
ram2Addr<3>  |   17.226(R)|clk               |   0.000|
ram2Addr<4>  |   16.431(R)|clk               |   0.000|
ram2Addr<5>  |   16.396(R)|clk               |   0.000|
ram2Addr<6>  |   16.798(R)|clk               |   0.000|
ram2Addr<7>  |   16.165(R)|clk               |   0.000|
ram2Addr<8>  |   16.502(R)|clk               |   0.000|
ram2Addr<9>  |   17.331(R)|clk               |   0.000|
ram2Addr<10> |   16.729(R)|clk               |   0.000|
ram2Addr<11> |   19.471(R)|clk               |   0.000|
ram2Addr<12> |   17.636(R)|clk               |   0.000|
ram2Addr<13> |   16.826(R)|clk               |   0.000|
ram2Addr<14> |   16.032(R)|clk               |   0.000|
ram2Addr<15> |   15.734(R)|clk               |   0.000|
ram2Data<0>  |   16.598(R)|clk               |   0.000|
ram2Data<1>  |   17.556(R)|clk               |   0.000|
ram2Data<2>  |   17.277(R)|clk               |   0.000|
ram2Data<3>  |   17.283(R)|clk               |   0.000|
ram2Data<4>  |   17.925(R)|clk               |   0.000|
ram2Data<5>  |   16.895(R)|clk               |   0.000|
ram2Data<6>  |   17.521(R)|clk               |   0.000|
ram2Data<7>  |   16.716(R)|clk               |   0.000|
ram2Data<8>  |   15.947(R)|clk               |   0.000|
ram2Data<9>  |   15.913(R)|clk               |   0.000|
ram2Data<10> |   17.521(R)|clk               |   0.000|
ram2Data<11> |   16.461(R)|clk               |   0.000|
ram2Data<12> |   15.989(R)|clk               |   0.000|
ram2Data<13> |   16.806(R)|clk               |   0.000|
ram2Data<14> |   16.251(R)|clk               |   0.000|
ram2Data<15> |   16.516(R)|clk               |   0.000|
ram2Oe       |   16.073(R)|clk               |   0.000|
ram2We       |   16.262(R)|clk               |   0.000|
rdn          |   16.341(R)|clk               |   0.000|
wrn          |   17.588(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.259(R)|clk               |   0.000|
digit1<1>    |   18.549(R)|clk               |   0.000|
digit1<2>    |   18.240(R)|clk               |   0.000|
digit1<3>    |   18.373(R)|clk               |   0.000|
digit1<4>    |   17.659(R)|clk               |   0.000|
digit1<5>    |   18.416(R)|clk               |   0.000|
digit1<6>    |   18.564(R)|clk               |   0.000|
digit2<0>    |   17.289(R)|clk               |   0.000|
digit2<1>    |   17.245(R)|clk               |   0.000|
digit2<2>    |   17.534(R)|clk               |   0.000|
digit2<3>    |   17.870(R)|clk               |   0.000|
digit2<4>    |   17.481(R)|clk               |   0.000|
digit2<5>    |   17.169(R)|clk               |   0.000|
digit2<6>    |   17.051(R)|clk               |   0.000|
flashAddr<1> |   17.181(R)|clk               |   0.000|
flashAddr<2> |   17.334(R)|clk               |   0.000|
flashAddr<3> |   16.670(R)|clk               |   0.000|
flashAddr<4> |   16.588(R)|clk               |   0.000|
flashAddr<5> |   17.309(R)|clk               |   0.000|
flashAddr<6> |   16.798(R)|clk               |   0.000|
flashAddr<7> |   16.859(R)|clk               |   0.000|
flashAddr<8> |   16.519(R)|clk               |   0.000|
flashAddr<9> |   17.593(R)|clk               |   0.000|
flashAddr<10>|   16.795(R)|clk               |   0.000|
flashAddr<11>|   16.836(R)|clk               |   0.000|
flashAddr<12>|   16.553(R)|clk               |   0.000|
flashAddr<13>|   17.127(R)|clk               |   0.000|
flashAddr<14>|   15.945(R)|clk               |   0.000|
flashAddr<15>|   16.313(R)|clk               |   0.000|
flashAddr<16>|   16.693(R)|clk               |   0.000|
flashCe      |   16.041(R)|clk               |   0.000|
flashData<0> |   16.659(R)|clk               |   0.000|
flashData<1> |   16.595(R)|clk               |   0.000|
flashData<2> |   16.828(R)|clk               |   0.000|
flashData<3> |   16.907(R)|clk               |   0.000|
flashData<4> |   16.659(R)|clk               |   0.000|
flashData<5> |   17.235(R)|clk               |   0.000|
flashData<6> |   16.907(R)|clk               |   0.000|
flashData<7> |   17.492(R)|clk               |   0.000|
flashData<8> |   16.660(R)|clk               |   0.000|
flashData<9> |   17.740(R)|clk               |   0.000|
flashData<10>|   16.665(R)|clk               |   0.000|
flashData<11>|   17.489(R)|clk               |   0.000|
flashData<12>|   17.735(R)|clk               |   0.000|
flashData<13>|   16.923(R)|clk               |   0.000|
flashData<14>|   17.207(R)|clk               |   0.000|
flashData<15>|   17.173(R)|clk               |   0.000|
flashOe      |   16.592(R)|clk               |   0.000|
flashWe      |   16.281(R)|clk               |   0.000|
led<9>       |   17.330(R)|clk               |   0.000|
led<10>      |   17.367(R)|clk               |   0.000|
led<11>      |   19.756(R)|clk               |   0.000|
led<12>      |   18.114(R)|clk               |   0.000|
led<13>      |   17.773(R)|clk               |   0.000|
led<14>      |   17.083(R)|clk               |   0.000|
led<15>      |   16.944(R)|clk               |   0.000|
ram1Data<0>  |   15.130(R)|clk               |   0.000|
ram1Data<1>  |   15.045(R)|clk               |   0.000|
ram1Data<2>  |   14.907(R)|clk               |   0.000|
ram1Data<3>  |   14.911(R)|clk               |   0.000|
ram1Data<4>  |   15.903(R)|clk               |   0.000|
ram1Data<5>  |   16.356(R)|clk               |   0.000|
ram1Data<6>  |   15.617(R)|clk               |   0.000|
ram1Data<7>  |   15.119(R)|clk               |   0.000|
ram2Addr<0>  |   17.385(R)|clk               |   0.000|
ram2Addr<1>  |   19.331(R)|clk               |   0.000|
ram2Addr<2>  |   17.487(R)|clk               |   0.000|
ram2Addr<3>  |   18.100(R)|clk               |   0.000|
ram2Addr<4>  |   17.305(R)|clk               |   0.000|
ram2Addr<5>  |   17.270(R)|clk               |   0.000|
ram2Addr<6>  |   17.672(R)|clk               |   0.000|
ram2Addr<7>  |   17.039(R)|clk               |   0.000|
ram2Addr<8>  |   17.376(R)|clk               |   0.000|
ram2Addr<9>  |   18.205(R)|clk               |   0.000|
ram2Addr<10> |   17.603(R)|clk               |   0.000|
ram2Addr<11> |   20.345(R)|clk               |   0.000|
ram2Addr<12> |   18.510(R)|clk               |   0.000|
ram2Addr<13> |   17.700(R)|clk               |   0.000|
ram2Addr<14> |   16.906(R)|clk               |   0.000|
ram2Addr<15> |   16.608(R)|clk               |   0.000|
ram2Data<0>  |   17.472(R)|clk               |   0.000|
ram2Data<1>  |   18.430(R)|clk               |   0.000|
ram2Data<2>  |   18.151(R)|clk               |   0.000|
ram2Data<3>  |   18.157(R)|clk               |   0.000|
ram2Data<4>  |   18.799(R)|clk               |   0.000|
ram2Data<5>  |   17.769(R)|clk               |   0.000|
ram2Data<6>  |   18.395(R)|clk               |   0.000|
ram2Data<7>  |   17.590(R)|clk               |   0.000|
ram2Data<8>  |   16.821(R)|clk               |   0.000|
ram2Data<9>  |   16.787(R)|clk               |   0.000|
ram2Data<10> |   18.395(R)|clk               |   0.000|
ram2Data<11> |   17.335(R)|clk               |   0.000|
ram2Data<12> |   16.863(R)|clk               |   0.000|
ram2Data<13> |   17.680(R)|clk               |   0.000|
ram2Data<14> |   17.125(R)|clk               |   0.000|
ram2Data<15> |   17.390(R)|clk               |   0.000|
ram2Oe       |   16.947(R)|clk               |   0.000|
ram2We       |   17.136(R)|clk               |   0.000|
rdn          |   17.215(R)|clk               |   0.000|
wrn          |   18.462(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.292|         |         |         |
clk_hand       |    7.292|         |         |         |
opt            |    7.292|         |         |         |
rst            |    7.292|   12.731|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.292|         |         |         |
clk_hand       |    7.292|         |         |         |
opt            |    7.292|         |         |         |
rst            |    7.292|   12.731|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.292|         |         |         |
clk_hand       |    7.292|         |         |         |
opt            |    7.292|         |         |         |
rst            |    7.292|   12.731|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.292|         |         |         |
clk_hand       |    7.292|         |         |         |
opt            |    7.292|         |         |         |
rst            |    7.292|   12.731|   -2.508|   -2.508|
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 29 23:27:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



