{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700558821321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700558821322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 10:27:01 2023 " "Processing started: Tue Nov 21 10:27:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700558821322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700558821322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off blockram_system_v2 -c blockram_system_v2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off blockram_system_v2 -c blockram_system_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700558821322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700558821784 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the file \"/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1700558822603 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the license for encrypted file \"/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1700558822604 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the file \"/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1700558823400 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the license for encrypted file \"/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1700558823401 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the file \"/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1700558824195 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the license for encrypted file \"/home/andrea/Documents/Tesi_287628/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1700558824195 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700558824263 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 21 10:27:04 2023 " "Processing ended: Tue Nov 21 10:27:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700558824263 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700558824263 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700558824263 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700558824263 ""}
