Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri May 27 22:57:10 2022
| Host         : DESKTOP-SQC9QGB running 64-bit major release  (build 9200)
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 231

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[10]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[11]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[12]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[13]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#7 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[2]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#8 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[3]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#9 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[4]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#10 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[5]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#11 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[6]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#12 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[7]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#13 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[8]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#14 Warning
Input Buffer Connections  
Input buffer dfi_address_p1[9]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#15 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#16 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[10]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#17 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[11]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#18 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[12]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#19 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[13]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#20 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#21 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[2]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#22 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[3]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#23 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[4]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#24 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[5]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#25 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[6]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#26 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[7]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#27 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[8]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#28 Warning
Input Buffer Connections  
Input buffer dfi_address_p2[9]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#29 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#30 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[10]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#31 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[11]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#32 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[12]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#33 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[13]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#34 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#35 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[2]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#36 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[3]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#37 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[4]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#38 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[5]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#39 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[6]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#40 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[7]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#41 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[8]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#42 Warning
Input Buffer Connections  
Input buffer dfi_address_p3[9]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#43 Warning
Input Buffer Connections  
Input buffer dfi_cs_n_p1[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#44 Warning
Input Buffer Connections  
Input buffer dfi_cs_n_p1[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#45 Warning
Input Buffer Connections  
Input buffer dfi_cs_n_p2[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#46 Warning
Input Buffer Connections  
Input buffer dfi_cs_n_p2[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#47 Warning
Input Buffer Connections  
Input buffer dfi_cs_n_p3[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#48 Warning
Input Buffer Connections  
Input buffer dfi_cs_n_p3[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#49 Warning
Input Buffer Connections  
Input buffer dfi_reset_n_p1[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#50 Warning
Input Buffer Connections  
Input buffer dfi_reset_n_p1[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#51 Warning
Input Buffer Connections  
Input buffer dfi_reset_n_p2[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#52 Warning
Input Buffer Connections  
Input buffer dfi_reset_n_p2[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#53 Warning
Input Buffer Connections  
Input buffer dfi_reset_n_p3[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#54 Warning
Input Buffer Connections  
Input buffer dfi_reset_n_p3[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#55 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_en_p1_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#56 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_en_p2_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#57 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_en_p3_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#58 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_mask_p1[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#59 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_mask_p2[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#60 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_mask_p3[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#61 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p1[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#62 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p1[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#63 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p1[2]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#64 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p1[3]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#65 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p1[4]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#66 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p1[5]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#67 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p1[6]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#68 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p1[7]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#69 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p2[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#70 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p2[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#71 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p2[2]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#72 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p2[3]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#73 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p2[4]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#74 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p2[5]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#75 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p2[6]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#76 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p2[7]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#77 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p3[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#78 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p3[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#79 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p3[2]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#80 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p3[3]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#81 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p3[4]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#82 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p3[5]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#83 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p3[6]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#84 Warning
Input Buffer Connections  
Input buffer dfi_wrdata_p3[7]_IBUF_inst has no loads. An input buffer must drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
84 net(s) have no routable loads. The problem bus(es) and/or net(s) are dfi_address_p1[0]_IBUF, dfi_address_p1[1]_IBUF, dfi_address_p1[2]_IBUF, dfi_address_p1[3]_IBUF, dfi_address_p1[4]_IBUF, dfi_address_p1[5]_IBUF, dfi_address_p1[6]_IBUF, dfi_address_p1[7]_IBUF, dfi_address_p1[8]_IBUF, dfi_address_p1[9]_IBUF, dfi_address_p1[10]_IBUF, dfi_address_p1[11]_IBUF, dfi_address_p1[12]_IBUF, dfi_address_p1[13]_IBUF, dfi_address_p2[0]_IBUF (the first 15 of 84 listed).
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[10]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[11]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[12]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[13]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[8]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p0[9]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[10]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[11]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[12]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[13]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[8]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p1[9]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[10]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[11]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[12]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[13]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[8]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p2[9]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[10]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[11]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[12]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[13]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[8]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_address_p3[9]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#57 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_cs_n_p0[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#58 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_cs_n_p0[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#59 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_cs_n_p1[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#60 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_cs_n_p1[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#61 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_cs_n_p2[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#62 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_cs_n_p2[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#63 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_cs_n_p3[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#64 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_cs_n_p3[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#65 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_reset_n_p0[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#66 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_reset_n_p0[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#67 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_reset_n_p1[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#68 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_reset_n_p1[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#69 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_reset_n_p2[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#70 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_reset_n_p2[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#71 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_reset_n_p3[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#72 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_reset_n_p3[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#73 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_en_p0' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#74 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_en_p1' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#75 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_en_p2' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#76 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_en_p3' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#77 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_mask_p0[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#78 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_mask_p1[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#79 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_mask_p2[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#80 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_mask_p3[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#81 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p0[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#82 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p0[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#83 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p0[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#84 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p0[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#85 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p0[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#86 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p0[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#87 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p0[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#88 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p0[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#89 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p1[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#90 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p1[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#91 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p1[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#92 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p1[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#93 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p1[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#94 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p1[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#95 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p1[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#96 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p1[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#97 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p2[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#98 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p2[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#99 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p2[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#100 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p2[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#101 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p2[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#102 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p2[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#103 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p2[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#104 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p2[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#105 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p3[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#106 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p3[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#107 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p3[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#108 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p3[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#109 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p3[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#110 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p3[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#111 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p3[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#112 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'dfi_wrdata_p3[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#113 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'enable_i' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#114 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'rst_i' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.500 [get_ports {dfi_address_p0[0] dfi_address_p0[1] dfi_address_p0[2] dfi_address_p0[3] dfi_address_p0[4] dfi_address_p0[5] dfi_address_p0[6] dfi_address_p0[7] dfi_address_p0[8] dfi_address_p0[9] dfi_address_p0[10] dfi_address_p0[11] dfi_address_p0[12] dfi_address_p0[13] dfi_address_p1[0] dfi_address_p1[1] dfi_address_p1[2] dfi_address_p1[3] dfi_address_p1[4] dfi_address_p1[5] dfi_address_p1[6] dfi_address_p1[7] dfi_address_p1[8] dfi_address_p1[9] dfi_address_p1[10] dfi_address_p1[11] dfi_address_p1[12] dfi_address_p1[13] dfi_address_p2[0] dfi_address_p2[1] dfi_address_p2[2] dfi_address_p2[3] dfi_address_p2[4] dfi_address_p2[5] dfi_address_p2[6] dfi_address_p2[7] dfi_address_p2[8] dfi_address_p2[9] dfi_address_p2[10] dfi_address_p2[11] dfi_address_p2[12] dfi_address_p2[13] dfi_address_p3[0] dfi_address_p3[1] dfi_address_p3[2] dfi_address_p3[3] dfi_address_p3[4] dfi_address_p3[5] dfi_address_p3[6] dfi_address_p3[7] dfi_address_p3[8] dfi_address_p3[9] dfi_address_p3[10] dfi_address_p3[11] dfi_address_p3[12] dfi_address_p3[13] dfi_cs_n_p0[0] dfi_cs_n_p0[1] dfi_cs_n_p1[0] dfi_cs_n_p1[1] dfi_cs_n_p2[0] dfi_cs_n_p2[1] dfi_cs_n_p3[0] dfi_cs_n_p3[1] dfi_reset_n_p0[0] dfi_reset_n_p0[1] dfi_reset_n_p1[0] dfi_reset_n_p1[1] dfi_reset_n_p2[0] dfi_reset_n_p2[1] dfi_reset_n_p3[0] dfi_reset_n_p3[1] dfi_wrdata_en_p0 dfi_wrdata_en_p1 dfi_wrdata_en_p2 dfi_wrdata_en_p3 dfi_wrdata_mask_p0[0] dfi_wrdata_mask_p1[0] dfi_wrdata_mask_p2[0] dfi_wrdata_mask_p3[0] dfi_wrdata_p0[0] dfi_wrdata_p0[1] dfi_wrdata_p0[2] dfi_wrdata_p0[3] dfi_wrdata_p0[4] dfi_wrdata_p0[5] dfi_wrdata_p0[6] dfi_wrdata_p0[7] dfi_wrdata_p1[0] dfi_wrdata_p1[1] dfi_wrdata_p1[2] dfi_wrdata_p1[3] dfi_wrdata_p1[4] dfi_wrdata_p1[5] dfi_wrdata_p1[6] dfi_wrdata_p1[7] dfi_wrdata_p2[0] dfi_wrdata_p2[1] dfi_wrdata_p2[2] dfi_wrdata_p2[3] dfi_wrdata_p2[4] dfi_wrdata_p2[5] dfi_wrdata_p2[6] dfi_wrdata_p2[7] dfi_wrdata_p3[0] dfi_wrdata_p3[1] dfi_wrdata_p3[2] dfi_wrdata_p3[3] dfi_wrdata_p3[4] dfi_wrdata_p3[5] dfi_wrdata_p3[6] dfi_wrdata_p3[7] enable_i rst_i}]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 23)
Related violations: <none>

XDCH-2#115 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#116 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[10]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#117 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[11]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#118 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[12]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#119 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[13]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#120 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#121 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#122 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#123 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#124 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#125 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#126 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#127 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[8]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#128 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CA[9]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#129 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CS_n[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#130 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'CS_n[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#131 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DM[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#132 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQS[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#133 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQS[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#134 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQS_valid' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#135 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQ[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#136 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQ[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#137 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQ[2]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#138 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQ[3]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#139 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQ[4]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#140 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQ[5]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#141 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQ[6]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#142 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQ[7]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#143 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'DQ_valid' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#144 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'RESET_n[0]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>

XDCH-2#145 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'RESET_n[1]' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 0.000 [get_ports * -filter direction==out]
E:/collage/4th communication/2nd semester/GP/Si-Vision Assignments/Assignment 8 FPGA/FPGA_allSystem_2/FPGA_2/FPGA_2.srcs/constrs_1/imports/constrants/constraints_file.xdc (Line: 25)
Related violations: <none>


