{"Source Block": ["oh/elink/hdl/emaxi.v@439:495@HdlStmProcess", "   //Read response channel\n   //#########################################################################\n\n   assign m_axi_rready  = ~txrr_wait; //pass through\n   \n   always @( posedge m_axi_aclk )\n     if( ~m_axi_aresetn ) \n       begin      \n\t  txrr_data[31:0]     <= 32'b0;\n\t  txrr_srcaddr[31:0]  <= 32'b0;\n\t  txrr_access_reg     <= 1'b0;\n\t  txrr_access         <= 1'b0;         \n      end \n     else \n       begin\n          txrr_access_reg     <= m_axi_rready & m_axi_rvalid;\n\t  txrr_access         <= txrr_access_reg;//added pipeline stage for data \n\t  // steer read data according to size & host address lsbs\n\t  //all data needs to be right aligned\n\t  //(this is due to the Epiphany right aligning all words)\n\t  case(readinfo_out[1:0])//datamode\n            2'd0:  // byte read\n              case(readinfo_out[8:6])\n\t\t3'd0:     txrr_data[7:0] <= m_axi_rdata[7:0];\n\t\t3'd1:     txrr_data[7:0] <= m_axi_rdata[15:8];\n\t\t3'd2:     txrr_data[7:0] <= m_axi_rdata[23:16];\n\t\t3'd3:     txrr_data[7:0] <= m_axi_rdata[31:24];\n\t\t3'd4:     txrr_data[7:0] <= m_axi_rdata[39:32];\n\t\t3'd5:     txrr_data[7:0] <= m_axi_rdata[47:40];\n\t\t3'd6:     txrr_data[7:0] <= m_axi_rdata[55:48];\n\t\tdefault:  txrr_data[7:0] <= m_axi_rdata[63:56];\n              endcase\t    \n            2'd1:  // 16b hword\n              case( readinfo_out[8:7] )\n\t\t2'd0:    txrr_data[15:0] <= m_axi_rdata[15:0];\n\t\t2'd1:    txrr_data[15:0] <= m_axi_rdata[31:16];\n\t\t2'd2:    txrr_data[15:0] <= m_axi_rdata[47:32];\n\t\tdefault: txrr_data[15:0] <= m_axi_rdata[63:48];\n              endcase\n            2'd2:  // 32b word\n              if( readinfo_out[8] )\n               txrr_data[31:0] <= m_axi_rdata[63:32];\n             else\n               txrr_data[31:0] <= m_axi_rdata[31:0];\n           // 64b word already defined by defaults above\n           2'd3: \n\t     begin // 64b dword\n\t\ttxrr_data[31:0]  <= m_axi_rdata[31:0];\n\t\ttxrr_srcaddr[31:0]  <= m_axi_rdata[63:32];\n             end\n         endcase         \n       end // else: !if( ~m_axi_aresetn )\n   \nendmodule // emaxi\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../emesh/hdl\" \"../../memory/hdl\")\n// End:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[462, "\t\t3'd0:     txrr_data[7:0] <= m_axi_rdata[7:0];\n"], [463, "\t\t3'd1:     txrr_data[7:0] <= m_axi_rdata[15:8];\n"], [464, "\t\t3'd2:     txrr_data[7:0] <= m_axi_rdata[23:16];\n"], [465, "\t\t3'd3:     txrr_data[7:0] <= m_axi_rdata[31:24];\n"], [466, "\t\t3'd4:     txrr_data[7:0] <= m_axi_rdata[39:32];\n"], [467, "\t\t3'd5:     txrr_data[7:0] <= m_axi_rdata[47:40];\n"], [468, "\t\t3'd6:     txrr_data[7:0] <= m_axi_rdata[55:48];\n"], [469, "\t\tdefault:  txrr_data[7:0] <= m_axi_rdata[63:56];\n"], [473, "\t\t2'd0:    txrr_data[15:0] <= m_axi_rdata[15:0];\n"], [474, "\t\t2'd1:    txrr_data[15:0] <= m_axi_rdata[31:16];\n"], [475, "\t\t2'd2:    txrr_data[15:0] <= m_axi_rdata[47:32];\n"], [476, "\t\tdefault: txrr_data[15:0] <= m_axi_rdata[63:48];\n"], [480, "               txrr_data[31:0] <= m_axi_rdata[63:32];\n"], [482, "               txrr_data[31:0] <= m_axi_rdata[31:0];\n"], [486, "\t\ttxrr_data[31:0]  <= m_axi_rdata[31:0];\n"], [487, "\t\ttxrr_srcaddr[31:0]  <= m_axi_rdata[63:32];\n"]], "Add": [[469, "\t\t3'd0:     txrr_data[7:0] <= m_axi_rdata_reg[7:0];\n"], [469, "\t\t3'd1:     txrr_data[7:0] <= m_axi_rdata_reg[15:8];\n"], [469, "\t\t3'd2:     txrr_data[7:0] <= m_axi_rdata_reg[23:16];\n"], [469, "\t\t3'd3:     txrr_data[7:0] <= m_axi_rdata_reg[31:24];\n"], [469, "\t\t3'd4:     txrr_data[7:0] <= m_axi_rdata_reg[39:32];\n"], [469, "\t\t3'd5:     txrr_data[7:0] <= m_axi_rdata_reg[47:40];\n"], [469, "\t\t3'd6:     txrr_data[7:0] <= m_axi_rdata_reg[55:48];\n"], [469, "\t\tdefault:  txrr_data[7:0] <= m_axi_rdata_reg[63:56];\n"], [476, "\t\t2'd0:    txrr_data[15:0] <= m_axi_rdata_reg[15:0];\n"], [476, "\t\t2'd1:    txrr_data[15:0] <= m_axi_rdata_reg[31:16];\n"], [476, "\t\t2'd2:    txrr_data[15:0] <= m_axi_rdata_reg[47:32];\n"], [476, "\t\tdefault: txrr_data[15:0] <= m_axi_rdata_reg[63:48];\n"], [480, "               txrr_data[31:0] <= m_axi_rdata_reg[63:32];\n"], [482, "               txrr_data[31:0] <= m_axi_rdata_reg[31:0];\n"], [487, "\t\ttxrr_data[31:0]  <= m_axi_rdata_reg[31:0];\n"], [487, "\t\ttxrr_srcaddr[31:0]  <= m_axi_rdata_reg[63:32];\n"]]}}