#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 22 21:36:59 2020
# Process ID: 48836
# Current directory: /home/caohy/work/tpu_total/tpu_double/tpu_transmit
# Command line: vivado
# Log file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/vivado.log
# Journal file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 6743.562 ; gain = 210.809 ; free physical = 57027 ; free virtual = 63274
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.dcp' for cell 'tpu_transmit_clock'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo.dcp' for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0.dcp' for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0.dcp' for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8.dcp' for cell 'tpu_upstream/buffer[0].axis_fifo_t8I'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t.dcp' for cell 'tpu_upstream/buffer[0].axis_fifo_tI'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder.dcp' for cell 'tpu_upstream/layer1_upstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc.dcp' for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/add_duc'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i.dcp' for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/dds_125m_i'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q.dcp' for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/dds_125m_q'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo.dcp' for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc.dcp' for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_coscos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc.dcp' for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/sub_duc'
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 7278.625 ; gain = 0.000 ; free physical = 56447 ; free virtual = 62750
INFO: [Netlist 29-17] Analyzing 2889 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc:55]
INFO: [Timing 38-2] Deriving generated clocks [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc:55]
all_fanin: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7712.270 ; gain = 329.879 ; free physical = 56133 ; free virtual = 62455
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_board.xdc] for cell 'tpu_transmit_clock/inst'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_board.xdc] for cell 'tpu_transmit_clock/inst'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xdc] for cell 'tpu_transmit_clock/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xdc:57]
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xdc] for cell 'tpu_transmit_clock/inst'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_clocks.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_clocks.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_clocks.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_clocks.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst' of design 'synth_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'synth_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'synth_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'synth_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'synth_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst' of design 'synth_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7717.309 ; gain = 0.000 ; free physical = 56184 ; free virtual = 62506
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 290 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 48 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 14 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 78 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 80 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 8025.340 ; gain = 967.832 ; free physical = 55941 ; free virtual = 62266
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/synth/func/xsim/tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/synth/func/xsim/tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_duc
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_axis_data_fifo_v2_0_2_top
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_counter_updn__parameterized0
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_counter_updn__parameterized0_0
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_counter_updn__parameterized1_1
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_fifo_axis
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_fifo_base
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module axis_fifo_t8_xpm_memory_base
INFO: [VRFC 10-311] analyzing module axis_fifo_t_axis_data_fifo_v2_0_2_top
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_counter_updn__parameterized0
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_counter_updn__parameterized0_0
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_counter_updn__parameterized1_1
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_fifo_axis
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_fifo_base
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module axis_fifo_t_xpm_memory_base
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-311] analyzing module bb_interface_fifo_HD2
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__axis_data_fifo_v2_0_2_top
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__axis_data_fifo_v2_0_2_top_HD3
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_cdc_gray__parameterized0
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_cdc_gray__parameterized0__2
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_cdc_gray__parameterized1
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_cdc_gray__parameterized2
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_cdc_single
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_cdc_sync_rst__3
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_cdc_sync_rst__4
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_counter_updn
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_counter_updn__parameterized0
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_counter_updn__parameterized2
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_counter_updn__parameterized2_1
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_counter_updn__parameterized3
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_counter_updn__parameterized3_2
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_fifo_axis
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_fifo_axis_HD4
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_fifo_base
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_fifo_base_HD8
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_fifo_reg_vec
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_fifo_reg_vec_0
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_memory_base
INFO: [VRFC 10-311] analyzing module bb_interface_fifo__xpm_memory_base_HD17
INFO: [VRFC 10-311] analyzing module crc24_calc_1bit
INFO: [VRFC 10-311] analyzing module crc24_calc_1bit_5
INFO: [VRFC 10-311] analyzing module crc24_insert_1bit
INFO: [VRFC 10-311] analyzing module crc24_insert_1bit_4
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-311] analyzing module crc_generator_0
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-311] analyzing module dds_125m_i
INFO: [VRFC 10-311] analyzing module dds_125m_q
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-311] analyzing module duc__xdcDup__1
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-311] analyzing module duc_out_fifo__axis_data_fifo_v2_0_2_top
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_counter_updn__parameterized0
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_counter_updn__parameterized0_0
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_counter_updn__parameterized1_1
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_fifo_axis
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_fifo_base
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module duc_out_fifo__xpm_memory_base
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_36
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_37
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_38
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_39
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_40
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_41
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_42
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_43
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_44
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_45
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_bit_synchronizer_46
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_gtwiz_reset
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer_53
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_synchronizer
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_synchronizer_47
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_synchronizer_48
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_synchronizer_49
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_synchronizer_50
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_synchronizer_51
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_synchronizer_52
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__gtwizard_ultrascale_v1_7_7_reset_synchronizer_54
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_16
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_17
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_18
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_28
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_29
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_3
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_30
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_33
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_35
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_4
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_5
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_6
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_7
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_8
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_0
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_1
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_10
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_11
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_12
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_19
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_2
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_20
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_21
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_22
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_23
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_24
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_25
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_26
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_27
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_31
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_32
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_34
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst_9
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst__parameterized0
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst__parameterized0_13
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst__parameterized0_14
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst__parameterized0_15
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_3b101_0
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-311] analyzing module mult_duc
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-311] analyzing module qam_2
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-311] analyzing module rs_encoder
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-311] analyzing module scrambler_3
INFO: [VRFC 10-311] analyzing module sub_duc
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-311] analyzing module tpu_upstream
INFO: [VRFC 10-311] analyzing module add_duc_c_addsub_v12_0_14
INFO: [VRFC 10-311] analyzing module dds_125m_i_dds_compiler_v6_0_19
INFO: [VRFC 10-311] analyzing module dds_125m_q_dds_compiler_v6_0_19
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_asynch_fifo
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_baser_gen
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_baser_top
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_coherent_resyncs_en
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_coherent_resyncs_en__parameterized0
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_common_ieee_registers
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_dp_ram
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_drp_ipif
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_elastic_buffer
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_elastic_buffer_wrapper
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register_72
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register_73
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register_74
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register_75
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized0
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized0_76
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized1
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized10
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized10_78
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized10_79
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized10_80
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized1_77
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized1_81
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized2
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized2_88
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized2_89
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized3
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized4
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized5
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized5_82
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized5_83
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized5_84
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized5_85
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized5_86
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized6
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized6_87
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized7
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized8
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_register__parameterized9
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_resyncs
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_resyncs__parameterized0
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_g_resyncs_en
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_idle_delete
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_idle_detect
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_idle_detect_93
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_idle_insert
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_ieee_counters
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_ieee_registers
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_ipif_access
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_management_mdio
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_management_top
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_mdio_interface
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pcs_descramble
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pcs_scramble
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pcs_top
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pulse_synchronizer
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pulse_synchronizer_60
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pulse_synchronizer_61
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pulse_synchronizer_66
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pulse_synchronizer_67
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pulse_synchronizer_68
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pulse_synchronizer_69
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pulse_synchronizer_70
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_pulse_synchronizer_71
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_rx_ber_mon_fsm
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_rx_block_lock_fsm
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_rx_decoder
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_rx_pcs
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_rx_pcs_fsm
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_rx_pcs_test
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_rxusrclk2_coreclk_counter_resync
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_rxusrclk2_coreclk_counter_resync_55
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_rxusrclk2_coreclk_counter_resync_59
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_seq_detect
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_seq_detect_94
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_56
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_57
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_58
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_62
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_63
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_64
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_65
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_90
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_91
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_92
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_95
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_96
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__1
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__10
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__11
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__12
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__13
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__14
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__15
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__16
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__17
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__18
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__19
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__2
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__20
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__3
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__4
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__5
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__6
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__7
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__8
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_synchronizer_enable__9
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_toggle_synchronizer
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_toggle_synchronizer__parameterized0
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_tx_encoder
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_tx_pcs
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_tx_pcs_fsm
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0__ten_gig_eth_pcs_pma_v6_0_16_wrapper
INFO: [VRFC 10-311] analyzing module mult_duc_mult_gen_v12_0_16
INFO: [VRFC 10-311] analyzing module rs_encoder_rs_encoder_v9_0_16
INFO: [VRFC 10-311] analyzing module sub_duc_c_addsub_v12_0_14
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-311] analyzing module add_duc_c_addsub_v12_0_14_fabric_legacy
INFO: [VRFC 10-311] analyzing module add_duc_c_addsub_v12_0_14_legacy
INFO: [VRFC 10-311] analyzing module add_duc_c_addsub_v12_0_14_lut6_legacy
INFO: [VRFC 10-311] analyzing module add_duc_c_addsub_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module add_duc_c_reg_fd_v12_0_6_viv
INFO: [VRFC 10-311] analyzing module dds_125m_i_accum
INFO: [VRFC 10-311] analyzing module dds_125m_i_dds_compiler_v6_0_19_core
INFO: [VRFC 10-311] analyzing module dds_125m_i_dds_compiler_v6_0_19_rdy
INFO: [VRFC 10-311] analyzing module dds_125m_i_dds_compiler_v6_0_19_viv
INFO: [VRFC 10-311] analyzing module dds_125m_i_pipe_add
INFO: [VRFC 10-311] analyzing module dds_125m_i_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module dds_125m_i_xbip_pipe_v3_0_6_viv_0
INFO: [VRFC 10-311] analyzing module dds_125m_i_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module dds_125m_i_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module dds_125m_i_xbip_pipe_v3_0_6_viv__parameterized7
INFO: [VRFC 10-311] analyzing module dds_125m_q_accum
INFO: [VRFC 10-311] analyzing module dds_125m_q_dds_compiler_v6_0_19_core
INFO: [VRFC 10-311] analyzing module dds_125m_q_dds_compiler_v6_0_19_rdy
INFO: [VRFC 10-311] analyzing module dds_125m_q_dds_compiler_v6_0_19_viv
INFO: [VRFC 10-311] analyzing module dds_125m_q_pipe_add
INFO: [VRFC 10-311] analyzing module dds_125m_q_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module dds_125m_q_xbip_pipe_v3_0_6_viv_0
INFO: [VRFC 10-311] analyzing module dds_125m_q_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module dds_125m_q_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module dds_125m_q_xbip_pipe_v3_0_6_viv__parameterized7
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_axi_lite_mux
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_config
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_management
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_mdio
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_pfc_tx_cntl
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_reset_gen
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rs_64bit
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_64bit
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_config_sync
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_control
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_crc
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_decode_64bit
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_detect
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_fsm
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_info
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_size
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_stats_count
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_rx_user
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_stats
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_0
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_1
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_10
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_13
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_14
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_15
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_16
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_17
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_18
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_19
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_2
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_20
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_21
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_3
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_4
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_5
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_6
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_7
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_8
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_block_9
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_reset
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_reset_11
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_sync_reset_12
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_64bit
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_config_sync
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_crc
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_crc_control
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_dec
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_frame_size
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_ifg
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_mux_1
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_mux_2
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_mux_final
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_pause_cntl
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_sm
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0__ten_gig_eth_mac_v15_1_7_tx_stats_count
INFO: [VRFC 10-311] analyzing module mult_duc_luts
INFO: [VRFC 10-311] analyzing module mult_duc_mult_gen_v12_0_16_viv
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidpb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn3d
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn43
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn44
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toa1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tobb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tobc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toc2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toc5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toe0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tofa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tofd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tog3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tog4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr01
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr1b
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr1c
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr23
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr24
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr40
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr5a
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr5d
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tru2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tru5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trw1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trxb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trxc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5try2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5try5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsa2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsa5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsc1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsdb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsdc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tse3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsabpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tse4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxyadbusqb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzceda
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5g1wd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5g1zk
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidoptn21
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppt0d
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppt3n
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppt4c
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppte
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptn00
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptnm
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptnu3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptnu4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptnw0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptnxa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptnxd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptny3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptny4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptod
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptrl
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptro
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptsb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptvk
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptvp
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptwa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidpptzm
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppubn
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppucc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppud
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppufm
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppugd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppujk
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppujp
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppuka
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppunl
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppuno
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpqeqt5pr2aradargeisdeidppuob
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedptn3a
INFO: [VRFC 10-311] analyzing module rs_encoder_obsaiuxzcedpxy4aiqbqitcejbsebwd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfasa12dccybr45dybcagbcmiregiqg4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfasa12dccybr4nxma
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpqagdjfah2vnxhzv4nxxykaaujaf4frayacma
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpqagdjfah2vnxhzv4nxxzkikb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidnwd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidnxb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidqb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn42
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn45
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toa0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toba
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tobd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toc3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toc4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toe1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tofb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tofc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tog2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tog5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr00
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr1a
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr1d
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr22
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr25
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr41
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr5b
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr5c
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tru3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tru4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trw0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trxa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trxd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5try3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5try4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsa3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsa4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsc0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsda
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsdd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tse2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfdcyh2sis5ykictc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxyinbdqmir5ac2r4leia4pceb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5g1wc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidoa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppt0c
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppt3m
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppt4d
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptg
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptn01
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptn1b
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptnn
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptnu2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptnu5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptnw1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptnxb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptnxc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptny2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptny5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptoc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptrk
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptrp
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptsa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptvl
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptvo
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptwb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidpptzn
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppub
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppubm
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppucd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppufn
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppugc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppujl
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppujo
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppukb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppunk
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppunp
INFO: [VRFC 10-311] analyzing module rs_encoder_obsfiuxzcedpqeqt5pr2aradargeisdeidppuoa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsflqja54hsb2j4kxpzv4qpsuqv
INFO: [VRFC 10-311] analyzing module rs_encoder_obsflqja54hsb2j4kxpzv4qpsuqv5pr2aradargeisdeidob
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeido5tn23
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeido5tn24
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidq5tn3c
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn41
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn5b
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn5c
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toa3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toa4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toc0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toda
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5todd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toe2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toe5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tog1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tohb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tohc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr03
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr04
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr21
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr3b
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr3c
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr42
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr45
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tru0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trva
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trvd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trw3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trw4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5try0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trza
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trzd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsa0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsba
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsbd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsc3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsc4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tse1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsibpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidrb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5g1vp
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppt0a
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppt3l
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppt3o
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppt4b
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppth
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptn02
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptnk
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptnp
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptnu1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptnvb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptnvc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptnw2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptnw5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptny1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptnzb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptnzc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptoa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptrn
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptsc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptvm
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptwd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptzk
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidpptzp
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppua
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppubl
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppubo
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppucb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppufk
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppufp
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppuga
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppujm
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppukd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppunn
INFO: [VRFC 10-311] analyzing module rs_encoder_obsiiuxzcedpqeqt5pr2aradargeisdeidppuoc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsilqja54hsb2j4kxpzv4qpsuqv5pr2aradargeisdeidpb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnasa12dccybi
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpqagdjfah2vnxhzv4nxxywedaaji
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpqagdjfah2vnxhzv4nxxywujyhywedaaji
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeido5tn22
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeido5tn25
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidob
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidp5tn3b
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn40
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn5a
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tn5d
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toa2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toa5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toc1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5todb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5todc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toe3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toe4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tog0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5toha
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tohd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr02
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr05
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr20
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr3a
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr3d
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr43
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tr44
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tru1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trvb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trvc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trw2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trw5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5try1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trzb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5trzc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsa1
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsbb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsbc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsc2
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tsc5
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnbpseig5bip2vnxhzv4qpsuqv5pr2aradargeisdeidr5tse0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsndcyh2icv5yyajeyrb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxyinbdqmir5daaqn
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppt0b
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppt3k
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppt3p
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppt4a
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptf
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptn03
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptn04
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptnl
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptno
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptnu0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptnva
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptnvd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptnw3
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptnw4
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptny0
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptnza
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptnzd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptob
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptrm
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptsd
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptvn
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptwc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptzl
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidpptzo
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppubk
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppubp
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppuc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppuca
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppufl
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppufo
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppugb
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppujn
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppukc
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppunm
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidppuod
INFO: [VRFC 10-311] analyzing module rs_encoder_obsniuxzcedpqeqt5pr2aradargeisdeidqa
INFO: [VRFC 10-311] analyzing module rs_encoder_obsnlqja54hsb2j4kxpzv4qpsuqv5pr2aradargeisdeidnb
INFO: [VRFC 10-311] analyzing module rs_encoder_rs_encoder_v9_0_16_viv
INFO: [VRFC 10-311] analyzing module sub_duc_c_addsub_v12_0_14_fabric_legacy
INFO: [VRFC 10-311] analyzing module sub_duc_c_addsub_v12_0_14_legacy
INFO: [VRFC 10-311] analyzing module sub_duc_c_addsub_v12_0_14_lut6_legacy
INFO: [VRFC 10-311] analyzing module sub_duc_c_addsub_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module sub_duc_c_reg_fd_v12_0_6_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/synth/func/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAQ_tdata' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:196]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAI_tdata' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:195]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAQ_tlast' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:194]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAI_tlast' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:193]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAQ_tvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:192]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAI_tvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:191]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 8025.340 ; gain = 967.832 ; free physical = 55779 ; free virtual = 62174
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8681.664 ; gain = 0.000 ; free physical = 55173 ; free virtual = 61710
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/mac_phy.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_163  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_163  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 8851.520 ; gain = 489.879 ; free physical = 55039 ; free virtual = 61560
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_163  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_163  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13729  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13620  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
$finish called at time : 211004100 ps : File "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" Line 174
run: Time (s): cpu = 00:00:36 ; elapsed = 00:02:17 . Memory (MB): peak = 8851.520 ; gain = 0.000 ; free physical = 54858 ; free virtual = 61452
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:02:21 ; elapsed = 00:00:07 . Memory (MB): peak = 8851.520 ; gain = 0.000 ; free physical = 55037 ; free virtual = 60532
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 17:59:07 2020...
