<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Es_8_IO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="final_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="final_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="final_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="system_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1615990018" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1615990018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616008551" xil_pn:in_ck="-3247840124099680552" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1616008551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="common_defs.vhd"/>
      <outfile xil_pn:name="control_store.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="control_unit_tb.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="datapath_tb.vhd"/>
      <outfile xil_pn:name="device_mux.vhd"/>
      <outfile xil_pn:name="dp_ar_ram.vhd"/>
      <outfile xil_pn:name="final_tb.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="pwm.vhd"/>
      <outfile xil_pn:name="system.vhd"/>
      <outfile xil_pn:name="system_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1616008551" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5063282804486361473" xil_pn:start_ts="1616008551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616008551" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5303783292301381859" xil_pn:start_ts="1616008551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615990019" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7413959107306203796" xil_pn:start_ts="1615990019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616008551" xil_pn:in_ck="-3247840124099680552" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1616008551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="common_defs.vhd"/>
      <outfile xil_pn:name="control_store.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="control_unit_tb.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="datapath_tb.vhd"/>
      <outfile xil_pn:name="device_mux.vhd"/>
      <outfile xil_pn:name="dp_ar_ram.vhd"/>
      <outfile xil_pn:name="final_tb.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="pwm.vhd"/>
      <outfile xil_pn:name="system.vhd"/>
      <outfile xil_pn:name="system_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1616008555" xil_pn:in_ck="-3247840124099680552" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4133797982901143204" xil_pn:start_ts="1616008551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="final_tb_beh.prj"/>
      <outfile xil_pn:name="final_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1616008555" xil_pn:in_ck="7609511170052218775" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8944748506762222585" xil_pn:start_ts="1616008555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="final_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
