#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Feb 22 13:03:19 2025
# Process ID: 9908
# Current directory: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent736 E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.xpr
# Log file: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/vivado.log
# Journal file: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo\vivado.jou
# Running On        :RyuBAI-PC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19044
# Processor Detail  :AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency     :3700 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :34281 MB
# Swap memory       :17448 MB
# Total Virtual     :51729 MB
# Available Virtual :30166 MB
#-----------------------------------------------------------
start_gui
open_project E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/gpif_vfifo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/ProgramTools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'vfifo.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
vfifo_rst_mig_7series_0_100M_0
vfifo_axis_data_fifo_0_0
vfifo_auto_us_0
vfifo_axis_data_fifo_1_0
vfifo_axi_mem_intercon_0
vfifo_axi_vfifo_ctrl_0_0
vfifo_axis_switch_0_0
vfifo_axis_switch_1_0

WARNING: [IP_Flow 19-2162] IP 'hs_tx_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'hs_tx_fifo' (customized with software release 2019.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'data_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'data_fifo' (customized with software release 2019.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'hs_rx_pkt_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'hs_rx_pkt_fifo' (customized with software release 2019.1) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.887 ; gain = 564.902
update_compile_order -fileset sources_1
upgrade_ip -srcset hs_tx_fifo -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  hs_tx_fifo] -log ip_upgrade.log
Upgrading 'hs_tx_fifo'
INFO: [Project 1-386] Moving file 'E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.srcs/sources_1/ip/hs_tx_fifo/hs_tx_fifo.xci' from fileset 'hs_tx_fifo' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded hs_tx_fifo (FIFO Generator 13.2) from revision 4 to revision 10
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hs_tx_fifo'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips hs_tx_fifo] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset hs_rx_pkt_fifo -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  hs_rx_pkt_fifo] -log ip_upgrade.log
Upgrading 'hs_rx_pkt_fifo'
INFO: [Project 1-386] Moving file 'E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.srcs/sources_1/ip/hs_rx_pkt_fifo/hs_rx_pkt_fifo.xci' from fileset 'hs_rx_pkt_fifo' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded hs_rx_pkt_fifo (FIFO Generator 13.2) from revision 4 to revision 10
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hs_rx_pkt_fifo'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips hs_rx_pkt_fifo] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset data_fifo -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  data_fifo] -log ip_upgrade.log
Upgrading 'data_fifo'
INFO: [Project 1-386] Moving file 'E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.srcs/sources_1/ip/data_fifo/data_fifo.xci' from fileset 'data_fifo' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded data_fifo (FIFO Generator 13.2) from revision 4 to revision 10
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_fifo'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips data_fifo] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
reset_run vfifo_mig_7series_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.srcs/sources_1/bd/vfifo/ip/vfifo_mig_7series_0_0/vfifo_mig_7series_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_fifo'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: data_fifo
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hs_rx_pkt_fifo'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hs_rx_pkt_fifo
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hs_tx_fifo'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hs_tx_fifo
[Sat Feb 22 13:04:58 2025] Launched vfifo_mig_7series_0_0_synth_1, hs_tx_fifo_synth_1, data_fifo_synth_1, hs_rx_pkt_fifo_synth_1, synth_1...
Run output will be captured here:
vfifo_mig_7series_0_0_synth_1: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.runs/vfifo_mig_7series_0_0_synth_1/runme.log
hs_tx_fifo_synth_1: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.runs/hs_tx_fifo_synth_1/runme.log
data_fifo_synth_1: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.runs/data_fifo_synth_1/runme.log
hs_rx_pkt_fifo_synth_1: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.runs/hs_rx_pkt_fifo_synth_1/runme.log
synth_1: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.runs/synth_1/runme.log
[Sat Feb 22 13:04:59 2025] Launched impl_1...
Run output will be captured here: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.runs/impl_1/runme.log
open_bd_design {E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.srcs/sources_1/bd/vfifo/vfifo.bd}
Reading block design file <E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.srcs/sources_1/bd/vfifo/vfifo.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_vfifo_ctrl:2.0 - axi_vfifo_ctrl_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_1
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Successfully read diagram <vfifo> from block design file <E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.srcs/sources_1/bd/vfifo/vfifo.bd>
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.gen\sources_1\bd\vfifo\hdl\vfifo_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.gen\sources_1\bd\vfifo\hdl\vfifo_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.gen\sources_1\bd\vfifo\hdl\vfifo_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.gen\sources_1\bd\vfifo\hdl\vfifo_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\Hardware\gba-io\reference\Aritx7\FPGA例程\100T\gpif_vfifo\gpif_vfifo.srcs\sources_1\imports\sources_1\imports\slave_fifo_raw_data\gpif2_to_fifo32.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-08:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1789.902 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/FRKTEK083857A
set_property PROGRAM.FILE {E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"c/ila_cart_i"}]]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [lindex [get_cfgmem_parts {is25lp128f-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
write_cfgmem  -format mcs -size 16 -interface SPIx4 -loadbit {up 0x00000000 "E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_vfifo/gpif_vfifo.runs/impl_1/top.bit" } -file "E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_vfifo/flash.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -loadbit {up 0x00000000 "E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_vfifo/gpif_vfifo.runs/impl_1/top.bit" } -file E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_vfifo/flash.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_vfifo/gpif_vfifo.runs/impl_1/top.bit
ERROR: [Bitstream 40-47] File E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_vfifo/gpif_vfifo.runs/impl_1/top.bit does not exist.
ERROR: [Bitstream 40-46] File E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_vfifo/gpif_vfifo.runs/impl_1/top.bit cannot be opened for input.
ERROR: [Writecfgmem 68-7] Could not load bitfile E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_vfifo/gpif_vfifo.runs/impl_1/top.bit.
0 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_cfgmem failed
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
save_wave_config {E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA例程/100T/gpif_vfifo/gpif_vfifo.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 22 14:01:22 2025...
