#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr 21 16:37:19 2019
# Process ID: 16628
# Current directory: C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5148 C:\Users\Ryan\Desktop\Spring 2019\ECE351\newBlockDesign_WithPWMOutput\newBlockDesign_WithPWMOutput.xpr
# Log file: C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/vivado.log
# Journal file: C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.xpr}
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.sdk}
file copy -force {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/impl_1/design_5_wrapper.sysdef} {C:/Users/Ryan/Desktop/Spring 2019/ECE351/design_5_wrapper.hdf}

open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}
set_property  ip_repo_paths  {c:/Users/Ryan/Downloads/vivado-library-2018.2-2 {C:/Users/Ryan/Desktop/Spring 2019/ECE351/TannersIP}} [current_project]
update_ip_catalog
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TOP:1.0 TOP_0
endgroup
set_property location {5.5 2097 232} [get_bd_cells TOP_0]
delete_bd_objs [get_bd_nets axi_timer_0_pwm0] [get_bd_intf_nets microblaze_0_axi_periph_M05_AXI] [get_bd_cells axi_timer_0]
delete_bd_objs [get_bd_ports PWM_Output]
set_property location {5 1750 260} [get_bd_cells TOP_0]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M05_AXI_rdata] [get_bd_pins TOP_0/data]
create_bd_port -dir O -from 15 -to 0 myLEDOutput
startgroup
connect_bd_net [get_bd_ports myLEDOutput] [get_bd_pins TOP_0/output]
endgroup
save_bd_design
generate_target all [get_files {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}}]
launch_runs design_5_lmb_bram_0_synth_1
wait_on_run design_5_lmb_bram_0_synth_1
launch_runs design_5_PmodHYGRO_0_0_synth_1
wait_on_run design_5_PmodHYGRO_0_0_synth_1
launch_runs design_5_rst_clk_wiz_0_100M_0_synth_1
wait_on_run design_5_rst_clk_wiz_0_100M_0_synth_1
launch_runs design_5_microblaze_0_0_synth_1
wait_on_run design_5_microblaze_0_0_synth_1
launch_runs design_5_axi_uartlite_0_0_synth_1
wait_on_run design_5_axi_uartlite_0_0_synth_1
launch_runs design_5_dlmb_v10_0_synth_1
wait_on_run design_5_dlmb_v10_0_synth_1
launch_runs design_5_ilmb_v10_0_synth_1
wait_on_run design_5_ilmb_v10_0_synth_1
launch_runs design_5_dlmb_bram_if_cntlr_0_synth_1
wait_on_run design_5_dlmb_bram_if_cntlr_0_synth_1
launch_runs design_5_mdm_1_0_synth_1
wait_on_run design_5_mdm_1_0_synth_1
launch_runs design_5_xbar_0_synth_1
wait_on_run design_5_xbar_0_synth_1
launch_runs design_5_axi_gpio_0_0_synth_1
wait_on_run design_5_axi_gpio_0_0_synth_1
launch_runs design_5_ilmb_bram_if_cntlr_0_synth_1
wait_on_run design_5_ilmb_bram_if_cntlr_0_synth_1
launch_runs design_5_axi_gpio_1_0_synth_1
wait_on_run design_5_axi_gpio_1_0_synth_1
launch_runs design_5_clk_wiz_0_0_synth_1
wait_on_run design_5_clk_wiz_0_0_synth_1
launch_runs design_5_TOP_0_0_synth_1
wait_on_run design_5_TOP_0_0_synth_1
synth_design -rtl -name rtl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/constrs_1/new/masterXDC.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/constrs_1/new/masterXDC.xdc}}
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}
validate_bd_design -force
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}}]
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[15]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[14]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[13]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[12]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[11]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[10]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[9]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[8]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {myLEDOutput[0]}]]
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[0]}]]
place_ports {myLEDOutput[0]} U16
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[1]}]]
place_ports {myLEDOutput[1]} E19
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[2]}]]
place_ports {myLEDOutput[2]} U19
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[3]}]]
place_ports {myLEDOutput[3]} V19
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[4]}]]
place_ports {myLEDOutput[4]} W18
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[5]}]]
place_ports {myLEDOutput[5]} U15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[6]}]]
place_ports {myLEDOutput[6]} U14
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[7]}]]
place_ports {myLEDOutput[7]} V14
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[8]}]]
place_ports {myLEDOutput[8]} V13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[9]}]]
place_ports {myLEDOutput[9]} V3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[10]}]]
place_ports {myLEDOutput[10]} W3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[11]}]]
place_ports {myLEDOutput[11]} U3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[12]}]]
place_ports {myLEDOutput[12]} P3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[13]}]]
place_ports {myLEDOutput[13]} N3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[14]}]]
place_ports {myLEDOutput[14]} P1
endgroup
startgroup
set_property package_pin "" [get_ports [list  {led_16bits_tri_io[15]}]]
place_ports {myLEDOutput[15]} L1
endgroup
close [ open {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/constrs_1/new/master.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/constrs_1/new/master.xdc}}
set_property target_constrs_file {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/constrs_1/new/master.xdc} [current_fileset -constrset]
save_constraints -force
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_ports dip_switches_16bits] [get_bd_intf_ports led_16bits]
save_bd_design
regenerate_bd_layout
validate_bd_design
reset_run design_5_xbar_0_synth_1
launch_runs design_5_xbar_0_synth_1
wait_on_run design_5_xbar_0_synth_1
generate_target all [get_files {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}}]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/impl_1/design_5_wrapper.sysdef} {C:/Users/Ryan/Desktop/Spring 2019/ECE351/design6_export/design_5_wrapper.hdf}

open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/design_5.bd}
