A simple counter in hardware using Verilog HDL on the Terasic DE0-nano board.
HardwareCounter.v is the top-level schematic and simple\_counter.v is the counter logic.
