Analysis & Synthesis report for usbfunc
Thu Dec 21 17:08:47 2017
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Dec 21 17:08:47 2017          ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; usbfunc                                    ;
; Top-level Entity Name              ; Block1                                     ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C8       ;                    ;
; Top-level entity name                                                      ; Block1             ; usbfunc            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------+-------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                           ;
+--------+--------------+---------+--------------+--------------+--------------------------+-------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Block1|altpll0:inst1    ; C:/altera_projects/usbfunc/altpll0.v      ;
; Altera ; ALTIOBUF     ; 13.0    ; N/A          ; N/A          ; |Block1|altiobuf0:inst14 ; C:/altera_projects/usbfunc/db/altiobuf0.v ;
; Altera ; ALTIOBUF     ; 13.0    ; N/A          ; N/A          ; |Block1|altiobuf0:inst15 ; C:/altera_projects/usbfunc/db/altiobuf0.v ;
+--------+--------------+---------+--------------+--------------+--------------------------+-------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Dec 21 17:08:45 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off usbfunc -c usbfunc
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ls_usb_sender.v
    Info (12023): Found entity 1: ls_usb_sender
Info (12021): Found 1 design units, including 1 entities, in source file ls_usb_recv.v
    Info (12023): Found entity 1: ls_usb_recv
Info (12021): Found 1 design units, including 1 entities, in source file ls_usb_core.v
    Info (12023): Found entity 1: ls_usb_core
Info (12021): Found 1 design units, including 1 entities, in source file altpll0.v
    Info (12023): Found entity 1: altpll0
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 2 design units, including 1 entities, in source file altvds.vhd
    Info (12022): Found design unit 1: altvds-SYN
    Info (12023): Found entity 1: altvds
Info (12021): Found 1 design units, including 1 entities, in source file altlvds_rx0.v
    Info (12023): Found entity 1: altlvds_rx0
Info (12021): Found 1 design units, including 1 entities, in source file pci.v
    Info (12023): Found entity 1: pci
Info (12021): Found 1 design units, including 1 entities, in source file lpm_counter0.v
    Info (12023): Found entity 1: lpm_counter0
Warning (12136): Clear box output file C:/altera_projects/usbfunc/altiobuf_dif.v is not compatible with the current compile. Used regenerated output file C:/altera_projects/usbfunc/db/altiobuf_dif.v for elaboration
Info (12021): Found 2 design units, including 2 entities, in source file db/altiobuf_dif.v
    Info (12023): Found entity 1: altiobuf_dif_iobuf_bidir_06q
    Info (12023): Found entity 2: altiobuf_dif
Warning (12136): Clear box output file C:/altera_projects/usbfunc/altiobuf.v is not compatible with the current compile. Used regenerated output file C:/altera_projects/usbfunc/db/altiobuf.v for elaboration
Info (12021): Found 2 design units, including 2 entities, in source file db/altiobuf.v
    Info (12023): Found entity 1: altiobuf_iobuf_bidir_30p
    Info (12023): Found entity 2: altiobuf
Warning (12136): Clear box output file C:/altera_projects/usbfunc/altiobuf0.v is not compatible with the current compile. Used regenerated output file C:/altera_projects/usbfunc/db/altiobuf0.v for elaboration
Info (12021): Found 2 design units, including 2 entities, in source file db/altiobuf0.v
    Info (12023): Found entity 1: altiobuf0_iobuf_bidir_30p
    Info (12023): Found entity 2: altiobuf0
Info (12021): Found 1 design units, including 1 entities, in source file uart_cntlr.v
    Info (12023): Found entity 1: uart_cntlr
Warning (10236): Verilog HDL Implicit Net warning at ls_usb_recv.v(61): created implicit net for "EOP_condition"
Info (12127): Elaborating entity "Block1" for the top level hierarchy
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst1|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "500"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "121"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "15625"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "36"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_ocf2.tdf
    Info (12023): Found entity 1: altpll_ocf2
Info (12128): Elaborating entity "altpll_ocf2" for hierarchy "altpll0:inst1|altpll:altpll_component|altpll_ocf2:auto_generated"
Info (12128): Elaborating entity "ls_usb_recv" for hierarchy "ls_usb_recv:inst"
Warning (10036): Verilog HDL or VHDL warning at ls_usb_recv.v(24): object "dnrzi" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ls_usb_recv.v(76): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "altiobuf0" for hierarchy "altiobuf0:inst15"
Info (12128): Elaborating entity "altiobuf0_iobuf_bidir_30p" for hierarchy "altiobuf0:inst15|altiobuf0_iobuf_bidir_30p:altiobuf0_iobuf_bidir_30p_component"
Info (12128): Elaborating entity "ls_usb_sender" for hierarchy "ls_usb_sender:inst7"
Warning (10230): Verilog HDL assignment warning at ls_usb_sender.v(103): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "ls_usb_core" for hierarchy "ls_usb_core:inst2"
Warning (10036): Verilog HDL or VHDL warning at ls_usb_core.v(60): object "wIndex" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at ls_usb_core.v(81): inferring latch(es) for variable "send_reg", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(648): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(654): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(666): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(675): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(681): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(693): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(734): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(738): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(743): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ls_usb_core.v(854): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "SETUP_token" at ls_usb_core.v(10) has no driver
Info (10041): Inferred latch for "send_reg[0]" at ls_usb_core.v(81)
Info (10041): Inferred latch for "send_reg[1]" at ls_usb_core.v(81)
Info (10041): Inferred latch for "send_reg[2]" at ls_usb_core.v(81)
Info (10041): Inferred latch for "send_reg[3]" at ls_usb_core.v(81)
Info (10041): Inferred latch for "send_reg[4]" at ls_usb_core.v(81)
Info (10041): Inferred latch for "send_reg[5]" at ls_usb_core.v(81)
Info (10041): Inferred latch for "send_reg[6]" at ls_usb_core.v(81)
Info (10041): Inferred latch for "send_reg[7]" at ls_usb_core.v(81)
Error (12006): Node instance "inst3" instantiates undefined entity "uart_controller"
Info (144001): Generated suppressed messages file C:/altera_projects/usbfunc/usbfunc.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 20 warnings
    Error: Peak virtual memory: 357 megabytes
    Error: Processing ended: Thu Dec 21 17:08:48 2017
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera_projects/usbfunc/usbfunc.map.smsg.


