Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 17 17:05:23 2024
| Host         : StevenKlaus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Smart_responder_timing_summary_routed.rpt -pb Smart_responder_timing_summary_routed.pb -rpx Smart_responder_timing_summary_routed.rpx -warn_on_violation
| Design       : Smart_responder
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  156          inf        0.000                      0                  156           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/cnt_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 1.587ns (18.584%)  route 6.953ns (81.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.378     8.540    cnt_down/AR[0]
    SLICE_X65Y75         FDCE                                         f  cnt_down/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/cnt_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 1.587ns (18.584%)  route 6.953ns (81.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.378     8.540    cnt_down/AR[0]
    SLICE_X65Y75         FDCE                                         f  cnt_down/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/cnt_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 1.587ns (18.584%)  route 6.953ns (81.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.378     8.540    cnt_down/AR[0]
    SLICE_X65Y75         FDCE                                         f  cnt_down/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/cnt_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 1.587ns (18.584%)  route 6.953ns (81.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.378     8.540    cnt_down/AR[0]
    SLICE_X65Y75         FDCE                                         f  cnt_down/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/cnt_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 1.587ns (18.896%)  route 6.812ns (81.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.237     8.399    cnt_down/AR[0]
    SLICE_X65Y76         FDCE                                         f  cnt_down/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/cnt_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 1.587ns (18.896%)  route 6.812ns (81.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.237     8.399    cnt_down/AR[0]
    SLICE_X65Y76         FDCE                                         f  cnt_down/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/cnt_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 1.587ns (18.896%)  route 6.812ns (81.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.237     8.399    cnt_down/AR[0]
    SLICE_X65Y76         FDCE                                         f  cnt_down/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/cnt_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 1.587ns (18.896%)  route 6.812ns (81.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.237     8.399    cnt_down/AR[0]
    SLICE_X65Y76         FDCE                                         f  cnt_down/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/seg_code_reg[1]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 1.587ns (18.922%)  route 6.800ns (81.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.225     8.387    cnt_down/AR[0]
    SLICE_X64Y81         FDPE                                         f  cnt_down/seg_code_reg[1]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_down/seg_code_reg[2]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 1.587ns (18.922%)  route 6.800ns (81.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.575     3.038    cnt_down/rst_n_IBUF
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.162 f  cnt_down/pos[3]_i_2__0/O
                         net (fo=64, routed)          5.225     8.387    cnt_down/AR[0]
    SLICE_X64Y81         FDPE                                         f  cnt_down/seg_code_reg[2]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 push_detect/pos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            push_detect/pos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE                         0.000     0.000 r  push_detect/pos_reg[2]/C
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  push_detect/pos_reg[2]/Q
                         net (fo=6, routed)           0.125     0.266    push_detect/pos[2]
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.045     0.311 r  push_detect/pos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    push_detect/pos[1]_i_1_n_0
    SLICE_X64Y41         FDCE                                         r  push_detect/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 push_detect/pos_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            push_detect/pos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE                         0.000     0.000 r  push_detect/pos_reg[1]/C
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  push_detect/pos_reg[1]/Q
                         net (fo=6, routed)           0.117     0.281    push_detect/pos[1]
    SLICE_X65Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.326 r  push_detect/pos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    push_detect/pos[2]_i_1_n_0
    SLICE_X65Y41         FDCE                                         r  push_detect/pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 push_detect/pos_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            push_detect/pos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE                         0.000     0.000 r  push_detect/pos_reg[1]/C
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  push_detect/pos_reg[1]/Q
                         net (fo=6, routed)           0.118     0.282    push_detect/pos[1]
    SLICE_X65Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.327 r  push_detect/pos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.327    push_detect/pos[3]_i_1_n_0
    SLICE_X65Y41         FDCE                                         r  push_detect/pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_down/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_down/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.539%)  route 0.161ns (46.461%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  cnt_down/cnt_reg[0]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_down/cnt_reg[0]/Q
                         net (fo=29, routed)          0.161     0.302    cnt_down/cnt[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.045     0.347 r  cnt_down/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.347    cnt_down/cnt_0[6]
    SLICE_X65Y73         FDCE                                         r  cnt_down/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_down/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_down/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.189ns (53.937%)  route 0.161ns (46.063%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  cnt_down/cnt_reg[0]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_down/cnt_reg[0]/Q
                         net (fo=29, routed)          0.161     0.302    cnt_down/cnt[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.048     0.350 r  cnt_down/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.350    cnt_down/cnt_0[7]
    SLICE_X65Y73         FDCE                                         r  cnt_down/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_who/pos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            show_who/pos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.209ns (57.647%)  route 0.154ns (42.353%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE                         0.000     0.000 r  show_who/pos_reg[2]/C
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  show_who/pos_reg[2]/Q
                         net (fo=10, routed)          0.154     0.318    show_who/pos[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.363 r  show_who/pos[3]_i_2/O
                         net (fo=1, routed)           0.000     0.363    show_who/pos[3]_i_2_n_0
    SLICE_X64Y65         FDCE                                         r  show_who/pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_down/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_down/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  cnt_down/cnt_reg[0]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_down/cnt_reg[0]/Q
                         net (fo=29, routed)          0.180     0.321    cnt_down/cnt[0]
    SLICE_X65Y72         LUT4 (Prop_lut4_I2_O)        0.042     0.363 r  cnt_down/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    cnt_down/cnt_0[1]
    SLICE_X65Y72         FDCE                                         r  cnt_down/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_who/pos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            show_who/pos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.209ns (57.331%)  route 0.156ns (42.669%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE                         0.000     0.000 r  show_who/pos_reg[2]/C
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  show_who/pos_reg[2]/Q
                         net (fo=10, routed)          0.156     0.320    show_who/pos[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.365 r  show_who/pos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    show_who/pos[1]_i_1_n_0
    SLICE_X64Y65         FDCE                                         r  show_who/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_down/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_down/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  cnt_down/cnt_reg[0]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_down/cnt_reg[0]/Q
                         net (fo=29, routed)          0.180     0.321    cnt_down/cnt[0]
    SLICE_X65Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.366 r  cnt_down/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    cnt_down/cnt_0[0]
    SLICE_X65Y72         FDCE                                         r  cnt_down/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_down/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_down/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.840%)  route 0.187ns (50.160%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  cnt_down/cnt_reg[0]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_down/cnt_reg[0]/Q
                         net (fo=29, routed)          0.187     0.328    cnt_down/cnt[0]
    SLICE_X65Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.373 r  cnt_down/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.373    cnt_down/cnt_0[4]
    SLICE_X65Y72         FDCE                                         r  cnt_down/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





