#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  3 12:51:13 2024
# Process ID: 1472
# Current directory: C:/Users/Paula/Downloads/mezclador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14584 C:\Users\Paula\Downloads\mezclador\mezclador.xpr
# Log file: C:/Users/Paula/Downloads/mezclador/vivado.log
# Journal file: C:/Users/Paula/Downloads/mezclador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Paula/Downloads/mezclador/mezclador.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 715.398 ; gain = 72.430
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mezclador' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_I.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_Q.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_mezclador_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj tb_mezclador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dds_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/sim/design_1_xbip_dsp48_macro_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_2/sim/design_1_xbip_dsp48_macro_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mezclador
ERROR: [VRFC 10-91] m_a_0_tvalid is not declared [C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd:49]
ERROR: [VRFC 10-283] actual of formal out port m_axis_data_0_tvalid cannot be an expression [C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd:49]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 727.449 ; gain = 1.688
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mezclador' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_I.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_Q.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_mezclador_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj tb_mezclador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dds_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/sim/design_1_xbip_dsp48_macro_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_2/sim/design_1_xbip_dsp48_macro_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mezclador
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 82afaa96a0be45a794b994c63437d643 --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_15 -L xil_defaultlib -L xbip_dsp48_macro_v3_0_15 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mezclador_behav xil_defaultlib.tb_mezclador xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_15.pkg_dds_compiler_v6_0_15
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_15.pkg_betas
Compiling package dds_compiler_v6_0_15.pkg_alphas
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_rdy [\dds_compiler_v6_0_15_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_15.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_core [\dds_compiler_v6_0_15_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv [\dds_compiler_v6_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15 [\dds_compiler_v6_0_15(c_xdevicef...]
Compiling architecture design_1_dds_compiler_0_0_arch of entity xil_defaultlib.design_1_dds_compiler_0_0 [design_1_dds_compiler_0_0_defaul...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=11...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture design_1_xbip_dsp48_macro_0_0_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_0 [design_1_xbip_dsp48_macro_0_0_de...]
Compiling architecture design_1_xbip_dsp48_macro_0_2_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_2 [design_1_xbip_dsp48_macro_0_2_de...]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture tb of entity xil_defaultlib.tb_mezclador
Built simulation snapshot tb_mezclador_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/xsim.dir/tb_mezclador_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  3 12:53:22 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 738.090 ; gain = 0.547
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mezclador_behav -key {Behavioral:sim_1:Functional:tb_mezclador} -tclbatch {tb_mezclador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_mezclador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_mezclador/file_handle was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mezclador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 753.273 ; gain = 15.891
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:xbip_dsp48_macro:3.0 - mult0
Adding cell -- xilinx.com:ip:xbip_dsp48_macro:3.0 - mult1
Adding cell -- xilinx.com:ip:xlslice:1.0 - cos
Adding cell -- xilinx.com:ip:xlslice:1.0 - sin
Successfully read diagram <design_1> from BD file <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 852.465 ; gain = 97.848
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA] [get_bd_intf_ports M_AXIS_DATA_0]
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tdata]
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/m_axis_data_tdata]
WARNING: [BD 41-1306] The connection to interface pin /dds_compiler_0/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/m_axis_data_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /dds_compiler_0/m_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins cos/Din] [get_bd_pins dds_compiler_0/m_axis_data_tdata]
connect_bd_net [get_bd_pins sin/Din] [get_bd_pins dds_compiler_0/m_axis_data_tdata]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult0 a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult0 b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult1 a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult1 b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cos .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sin .
Exporting to file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files -ipstatic_source_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/questa} {riviera=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mezclador' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_I.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_Q.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_mezclador_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj tb_mezclador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dds_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/sim/design_1_xbip_dsp48_macro_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_2/sim/design_1_xbip_dsp48_macro_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mezclador
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 82afaa96a0be45a794b994c63437d643 --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_15 -L xil_defaultlib -L xbip_dsp48_macro_v3_0_15 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mezclador_behav xil_defaultlib.tb_mezclador xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_15.pkg_dds_compiler_v6_0_15
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_15.pkg_betas
Compiling package dds_compiler_v6_0_15.pkg_alphas
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_rdy [\dds_compiler_v6_0_15_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_15.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_core [\dds_compiler_v6_0_15_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv [\dds_compiler_v6_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15 [\dds_compiler_v6_0_15(c_xdevicef...]
Compiling architecture design_1_dds_compiler_0_0_arch of entity xil_defaultlib.design_1_dds_compiler_0_0 [design_1_dds_compiler_0_0_defaul...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=11...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture design_1_xbip_dsp48_macro_0_0_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_0 [design_1_xbip_dsp48_macro_0_0_de...]
Compiling architecture design_1_xbip_dsp48_macro_0_2_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_2 [design_1_xbip_dsp48_macro_0_2_de...]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture tb of entity xil_defaultlib.tb_mezclador
Built simulation snapshot tb_mezclador_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/xsim.dir/tb_mezclador_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  3 12:59:35 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 993.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mezclador_behav -key {Behavioral:sim_1:Functional:tb_mezclador} -tclbatch {tb_mezclador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_mezclador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_mezclador/file_handle was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mezclador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1002.766 ; gain = 9.285
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_port -dir O -from 10 -to 0 coseno
connect_bd_net [get_bd_ports coseno] [get_bd_pins cos/Dout]
create_bd_port -dir O -from 10 -to 0 seno
connect_bd_net [get_bd_ports seno] [get_bd_pins sin/Dout]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult0 a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult0 b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult1 a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult1 b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cos .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sin .
Exporting to file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbip_dsp48_macro_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbip_dsp48_macro_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_xlslice_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlslice_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_dds_compiler_0_0_synth_1 design_1_xbip_dsp48_macro_0_0_synth_1 design_1_xbip_dsp48_macro_0_2_synth_1 design_1_xlslice_0_0_synth_1 design_1_xlslice_0_1_synth_1}
[Wed Jan  3 13:01:58 2024] Launched design_1_dds_compiler_0_0_synth_1, design_1_xbip_dsp48_macro_0_0_synth_1, design_1_xbip_dsp48_macro_0_2_synth_1, design_1_xlslice_0_0_synth_1, design_1_xlslice_0_1_synth_1...
Run output will be captured here:
design_1_dds_compiler_0_0_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_dds_compiler_0_0_synth_1/runme.log
design_1_xbip_dsp48_macro_0_0_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_xbip_dsp48_macro_0_0_synth_1/runme.log
design_1_xbip_dsp48_macro_0_2_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_xbip_dsp48_macro_0_2_synth_1/runme.log
design_1_xlslice_0_0_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_xlslice_0_0_synth_1/runme.log
design_1_xlslice_0_1_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_xlslice_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files -ipstatic_source_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/questa} {riviera=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -top
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1164.762 ; gain = 83.922
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/tb_mezclador_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mezclador' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_I.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_Q.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_mezclador_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj tb_mezclador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dds_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/sim/design_1_xbip_dsp48_macro_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_2/sim/design_1_xbip_dsp48_macro_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mezclador
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1164.762 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 82afaa96a0be45a794b994c63437d643 --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_15 -L xil_defaultlib -L xbip_dsp48_macro_v3_0_15 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mezclador_behav xil_defaultlib.tb_mezclador xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_15.pkg_dds_compiler_v6_0_15
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_15.pkg_betas
Compiling package dds_compiler_v6_0_15.pkg_alphas
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_rdy [\dds_compiler_v6_0_15_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_15.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_core [\dds_compiler_v6_0_15_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv [\dds_compiler_v6_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15 [\dds_compiler_v6_0_15(c_xdevicef...]
Compiling architecture design_1_dds_compiler_0_0_arch of entity xil_defaultlib.design_1_dds_compiler_0_0 [design_1_dds_compiler_0_0_defaul...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=11...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture design_1_xbip_dsp48_macro_0_0_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_0 [design_1_xbip_dsp48_macro_0_0_de...]
Compiling architecture design_1_xbip_dsp48_macro_0_2_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_2 [design_1_xbip_dsp48_macro_0_2_de...]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture tb of entity xil_defaultlib.tb_mezclador
Built simulation snapshot tb_mezclador_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/xsim.dir/tb_mezclador_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  3 13:04:12 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1164.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mezclador_behav -key {Behavioral:sim_1:Functional:tb_mezclador} -tclbatch {tb_mezclador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_mezclador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_mezclador/file_handle was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mezclador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1165.422 ; gain = 0.660
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.Phase_offset {Fixed} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {8}] [get_bd_cells dds_compiler_0]
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult0 a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult0 b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult1 a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /mult1 b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cos .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sin .
Exporting to file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files -ipstatic_source_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/questa} {riviera=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mezclador' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_I.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_Q.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_mezclador_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj tb_mezclador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dds_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/sim/design_1_xbip_dsp48_macro_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_2/sim/design_1_xbip_dsp48_macro_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mezclador
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 82afaa96a0be45a794b994c63437d643 --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_15 -L xil_defaultlib -L xbip_dsp48_macro_v3_0_15 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mezclador_behav xil_defaultlib.tb_mezclador xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_15.pkg_dds_compiler_v6_0_15
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_15.pkg_betas
Compiling package dds_compiler_v6_0_15.pkg_alphas
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_rdy [\dds_compiler_v6_0_15_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_15.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_core [\dds_compiler_v6_0_15_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv [\dds_compiler_v6_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15 [\dds_compiler_v6_0_15(c_xdevicef...]
Compiling architecture design_1_dds_compiler_0_0_arch of entity xil_defaultlib.design_1_dds_compiler_0_0 [design_1_dds_compiler_0_0_defaul...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=11...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture design_1_xbip_dsp48_macro_0_0_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_0 [design_1_xbip_dsp48_macro_0_0_de...]
Compiling architecture design_1_xbip_dsp48_macro_0_2_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_2 [design_1_xbip_dsp48_macro_0_2_de...]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture tb of entity xil_defaultlib.tb_mezclador
Built simulation snapshot tb_mezclador_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/xsim.dir/tb_mezclador_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  3 13:11:18 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1227.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mezclador_behav -key {Behavioral:sim_1:Functional:tb_mezclador} -tclbatch {tb_mezclador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_mezclador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_mezclador/file_handle was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mezclador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1236.109 ; gain = 8.266
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.Phase_Increment {Fixed} CONFIG.Phase_offset {None} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {7} CONFIG.Output_Frequency1 {0}] [get_bd_cells dds_compiler_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.840 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  3 17:05:47 2024...
