<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - v0.6.0-142-gb6330da - src/MSRIO.hpp</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html" target="_parent">top level</a> - <a href="index.html" target="_parent">src</a> - MSRIO.hpp<span style="font-size: 80%;"> (source / <a href="MSRIO.hpp.func.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">v0.6.0-142-gb6330da</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-12-21</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">66.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright (c) 2015, 2016, 2017, 2018, Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Redistribution and use in source and binary forms, with or without
<a name="5"><span class="lineNum">       5 </span>            :  * modification, are permitted provided that the following conditions</a>
<span class="lineNum">       6 </span>            :  * are met:
<span class="lineNum">       7 </span>            :  *
<span class="lineNum">       8 </span>            :  *     * Redistributions of source code must retain the above copyright
<a name="9"><span class="lineNum">       9 </span>            :  *       notice, this list of conditions and the following disclaimer.</a>
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  *     * Redistributions in binary form must reproduce the above copyright
<span class="lineNum">      12 </span>            :  *       notice, this list of conditions and the following disclaimer in
<a name="13"><span class="lineNum">      13 </span>            :  *       the documentation and/or other materials provided with the</a>
<span class="lineNum">      14 </span>            :  *       distribution.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  *     * Neither the name of Intel Corporation nor the names of its
<a name="17"><span class="lineNum">      17 </span>            :  *       contributors may be used to endorse or promote products derived</a>
<span class="lineNum">      18 </span>            :  *       from this software without specific prior written permission.
<span class="lineNum">      19 </span>            :  *
<span class="lineNum">      20 </span>            :  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
<a name="21"><span class="lineNum">      21 </span>            :  * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</a>
<span class="lineNum">      22 </span>            :  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
<span class="lineNum">      23 </span>            :  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
<span class="lineNum">      24 </span>            :  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
<a name="25"><span class="lineNum">      25 </span>            :  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</a>
<span class="lineNum">      26 </span>            :  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
<span class="lineNum">      27 </span>            :  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
<span class="lineNum">      28 </span>            :  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
<a name="29"><span class="lineNum">      29 </span>            :  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY LOG OF THE USE</a>
<span class="lineNum">      30 </span>            :  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
<span class="lineNum">      31 </span>            :  */
<span class="lineNum">      32 </span>            : 
<a name="33"><span class="lineNum">      33 </span>            : #ifndef MSRIO_HPP_INCLUDE</a>
<span class="lineNum">      34 </span>            : #define MSRIO_HPP_INCLUDE
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : #include &lt;stdint.h&gt;
<a name="37"><span class="lineNum">      37 </span>            : #include &lt;string&gt;</a>
<span class="lineNum">      38 </span>            : #include &lt;vector&gt;
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span>            : namespace geopm
<a name="41"><span class="lineNum">      41 </span>            : {</a>
<span class="lineNum">      42 </span>            :     class IMSRIO
<a name="43"><span class="lineNum">      43 </span>            :     {</a>
<a name="44"><span class="lineNum">      44 </span>            :         public:</a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">         47 :             IMSRIO() = default;</span></a>
<span class="lineNum">      46 </span><span class="lineCov">         47 :             virtual ~IMSRIO() = default;</span>
<span class="lineNum">      47 </span>            :             /// @brief Read from a single MSR on a CPU.
<span class="lineNum">      48 </span>            :             /// @brief [in] cpu_idx logical Linux CPU index to read
<a name="49"><span class="lineNum">      49 </span>            :             ///        from.</a>
<span class="lineNum">      50 </span>            :             /// @param [in] offset The MSR offset to read from.
<span class="lineNum">      51 </span>            :             /// @return The raw encoded MSR value read.
<span class="lineNum">      52 </span>            :             virtual uint64_t read_msr(int cpu_idx,
<a name="53"><span class="lineNum">      53 </span>            :                                       uint64_t offset) = 0;</a>
<span class="lineNum">      54 </span>            :             /// @brief Write to a single MSR on a CPU.
<span class="lineNum">      55 </span>            :             /// @param [in] cpu_idx logical Linux CPU index to write
<span class="lineNum">      56 </span>            :             ///        to.
<a name="57"><span class="lineNum">      57 </span>            :             /// @param [in] offset The MSR offset to write to.</a>
<span class="lineNum">      58 </span>            :             /// @param [in] raw_value The raw encoded MSR value to
<span class="lineNum">      59 </span>            :             ///        write, only bits where the write_mask is set
<span class="lineNum">      60 </span>            :             ///        will be written, other bits in the MSR will be
<a name="61"><span class="lineNum">      61 </span>            :             ///        unmodified.</a>
<span class="lineNum">      62 </span>            :             /// @param [in] write_mask The mask determines the bits of
<span class="lineNum">      63 </span>            :             ///        the MSR that will be modified.
<span class="lineNum">      64 </span>            :             virtual void write_msr(int cpu_idx,
<a name="65"><span class="lineNum">      65 </span>            :                                    uint64_t offset,</a>
<span class="lineNum">      66 </span>            :                                    uint64_t raw_value,
<span class="lineNum">      67 </span>            :                                    uint64_t write_mask) = 0;
<span class="lineNum">      68 </span>            :             /// @brief initialize internal data structures to batch
<a name="69"><span class="lineNum">      69 </span>            :             ///        read/write from MSRs.</a>
<span class="lineNum">      70 </span>            :             /// @param [in] read_cpu_idx A vector of logical Linux CPU
<span class="lineNum">      71 </span>            :             ///        indicies to read from when read_batch() method
<span class="lineNum">      72 </span>            :             ///        is called.
<a name="73"><span class="lineNum">      73 </span>            :             /// @param [in] read_offset A vector of the MSR offsets to</a>
<span class="lineNum">      74 </span>            :             ///        be read from when the read_batch() method is
<span class="lineNum">      75 </span>            :             ///        called.
<span class="lineNum">      76 </span>            :             /// @param [in] write_cpu_idx A vector of logical Linux
<a name="77"><span class="lineNum">      77 </span>            :             ///        CPU indicies to write to when the write_batch()</a>
<span class="lineNum">      78 </span>            :             ///        method is called.
<span class="lineNum">      79 </span>            :             /// @param [in] write_offset A vector of the MSR offset to
<span class="lineNum">      80 </span>            :             ///        be written to when the write_batch() method is
<a name="81"><span class="lineNum">      81 </span>            :             ///        called.</a>
<span class="lineNum">      82 </span>            :             /// @param [in] write_mask A vector of write masks that
<span class="lineNum">      83 </span>            :             ///        will determine the bits of the MSRs to be
<span class="lineNum">      84 </span>            :             ///        modified when the write_batch() method is s
<a name="85"><span class="lineNum">      85 </span>            :             ///        called.</a>
<span class="lineNum">      86 </span>            :             virtual void config_batch(const std::vector&lt;int&gt; &amp;read_cpu_idx,
<span class="lineNum">      87 </span>            :                                       const std::vector&lt;uint64_t&gt; &amp;read_offset,
<span class="lineNum">      88 </span>            :                                       const std::vector&lt;int&gt; &amp;write_cpu_idx,
<a name="89"><span class="lineNum">      89 </span>            :                                       const std::vector&lt;uint64_t&gt; &amp;write_offset,</a>
<span class="lineNum">      90 </span>            :                                       const std::vector&lt;uint64_t&gt; &amp;write_mask) = 0;
<span class="lineNum">      91 </span>            :             /// @brief Batch read a set of MSRs configured by a
<span class="lineNum">      92 </span>            :             ///        previous call to the batch_config() method.
<a name="93"><span class="lineNum">      93 </span>            :             /// @param [out] raw_value The raw encoded MSR values to</a>
<span class="lineNum">      94 </span>            :             ///        be read.
<span class="lineNum">      95 </span>            :             virtual void read_batch(std::vector&lt;uint64_t&gt; &amp;raw_value) = 0;
<span class="lineNum">      96 </span>            :             /// @brief Batch write a set of MSRs configured by a
<a name="97"><span class="lineNum">      97 </span>            :             ///        previous call to the batch_config() method.</a>
<span class="lineNum">      98 </span>            :             /// @param [in] raw_value The raw encoded MSR values to be
<span class="lineNum">      99 </span>            :             ///        written.
<span class="lineNum">     100 </span>            :             virtual void write_batch(const std::vector&lt;uint64_t&gt; &amp;raw_value) = 0;
<a name="101"><span class="lineNum">     101 </span>            :     };</a>
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span>            :     class MSRIO : public IMSRIO
<span class="lineNum">     104 </span>            :     {
<a name="105"><span class="lineNum">     105 </span>            :         public:</a>
<span class="lineNum">     106 </span>            :             MSRIO();
<span class="lineNum">     107 </span>            :             MSRIO(int num_cpu);
<span class="lineNum">     108 </span>            :             virtual ~MSRIO();
<a name="109"><span class="lineNum">     109 </span>            :             uint64_t read_msr(int cpu_idx,</a>
<span class="lineNum">     110 </span>            :                               uint64_t offset) override;
<span class="lineNum">     111 </span>            :             void write_msr(int cpu_idx,
<span class="lineNum">     112 </span>            :                            uint64_t offset,
<a name="113"><span class="lineNum">     113 </span>            :                            uint64_t raw_value,</a>
<span class="lineNum">     114 </span>            :                            uint64_t write_mask) override;
<span class="lineNum">     115 </span>            :             void config_batch(const std::vector&lt;int&gt; &amp;read_cpu_idx,
<span class="lineNum">     116 </span>            :                               const std::vector&lt;uint64_t&gt; &amp;read_offset,
<a name="117"><span class="lineNum">     117 </span>            :                               const std::vector&lt;int&gt; &amp;write_cpu_idx,</a>
<span class="lineNum">     118 </span>            :                               const std::vector&lt;uint64_t&gt; &amp;write_offset,
<span class="lineNum">     119 </span>            :                               const std::vector&lt;uint64_t&gt; &amp;write_mask) override;
<span class="lineNum">     120 </span>            :             void read_batch(std::vector&lt;uint64_t&gt; &amp;raw_value) override;
<a name="121"><span class="lineNum">     121 </span>            :             void write_batch(const std::vector&lt;uint64_t&gt; &amp;raw_value) override;</a>
<span class="lineNum">     122 </span>            :         private:
<span class="lineNum">     123 </span>            :             struct m_msr_batch_op_s {
<span class="lineNum">     124 </span>            :                 uint16_t cpu;      /// @brief In: CPU to execute {rd/wr}msr ins.
<a name="125"><span class="lineNum">     125 </span>            :                 uint16_t isrdmsr;  /// @brief In: 0=wrmsr, non-zero=rdmsr</a>
<span class="lineNum">     126 </span>            :                 int32_t err;       /// @brief Out: Error code from operation
<span class="lineNum">     127 </span>            :                 uint32_t msr;      /// @brief In: MSR Address to perform op
<span class="lineNum">     128 </span>            :                 uint64_t msrdata;  /// @brief In/Out: Input/Result to/from operation
<a name="129"><span class="lineNum">     129 </span>            :                 uint64_t wmask;    /// @brief Out: Write mask applied to wrmsr</a>
<span class="lineNum">     130 </span>            :             };
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span>            :             struct m_msr_batch_array_s {
<a name="133"><span class="lineNum">     133 </span>            :                 uint32_t numops;               /// @brief In: # of operations in ops array</a>
<span class="lineNum">     134 </span>            :                 struct m_msr_batch_op_s *ops;  /// @brief In: Array[numops] of operations
<span class="lineNum">     135 </span>            :             };
<span class="lineNum">     136 </span>            : 
<a name="137"><span class="lineNum">     137 </span>            :             void open_msr(int cpu_idx);</a>
<span class="lineNum">     138 </span>            :             void open_msr_batch(void);
<span class="lineNum">     139 </span>            :             void close_msr(int cpu_idx);
<span class="lineNum">     140 </span>            :             void close_msr_batch(void);
<a name="141"><span class="lineNum">     141 </span>            :             int msr_desc(int cpu_idx);</a>
<span class="lineNum">     142 </span>            :             int msr_batch_desc(void);
<span class="lineNum">     143 </span>            :             void msr_ioctl(bool is_read);
<span class="lineNum">     144 </span>            :             virtual void msr_path(int cpu_idx,
<a name="145"><span class="lineNum">     145 </span>            :                                   bool is_fallback,</a>
<span class="lineNum">     146 </span>            :                                   std::string &amp;path);
<span class="lineNum">     147 </span>            :             virtual void msr_batch_path(std::string &amp;path);
<span class="lineNum">     148 </span>            : 
<a name="149"><span class="lineNum">     149 </span>            :             const int m_num_cpu;</a>
<span class="lineNum">     150 </span>            :             std::vector&lt;int&gt; m_file_desc;
<span class="lineNum">     151 </span>            :             bool m_is_batch_enabled;
<span class="lineNum">     152 </span>            :             struct m_msr_batch_array_s m_read_batch;
<a name="153"><span class="lineNum">     153 </span>            :             struct m_msr_batch_array_s m_write_batch;</a>
<span class="lineNum">     154 </span>            :             std::vector&lt;struct m_msr_batch_op_s&gt; m_read_batch_op;
<span class="lineNum">     155 </span>            :             std::vector&lt;struct m_msr_batch_op_s&gt; m_write_batch_op;
<span class="lineNum">     156 </span>            :     };
<a name="157"><span class="lineNum">     157 </span>            : }</a>
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.10</a></td></tr>
  </table>
  <br>

</body>
</html>
