--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16397 paths analyzed, 1229 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.034ns.
--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_1 (SLICE_X58Y53.F3), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:          spi_data_byte_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.994ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 to spi_data_byte_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.652   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    SLICE_X52Y37.G4      net (fanout=13)       5.816   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
    SLICE_X52Y37.Y       Tilo                  0.759   rd_d1<3>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41
    SLICE_X58Y53.G1      net (fanout=1)        1.093   rd_d1<1>
    SLICE_X58Y53.Y       Tilo                  0.759   spi_data_byte_data<1>
                                                       spi_data_byte_data_mux0000<1>_SW0_SW0
    SLICE_X58Y53.F3      net (fanout=1)        0.023   spi_data_byte_data_mux0000<1>_SW0_SW0/O
    SLICE_X58Y53.CLK     Tfck                  0.892   spi_data_byte_data<1>
                                                       spi_data_byte_data_mux0000<1>
                                                       spi_data_byte_data_1
    -------------------------------------------------  ---------------------------
    Total                                      9.994ns (3.062ns logic, 6.932ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAM)
  Destination:          spi_data_byte_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.852ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B to spi_data_byte_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOB1     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    SLICE_X52Y37.G2      net (fanout=1)        3.514   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<1>
    SLICE_X52Y37.Y       Tilo                  0.759   rd_d1<3>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41
    SLICE_X58Y53.G1      net (fanout=1)        1.093   rd_d1<1>
    SLICE_X58Y53.Y       Tilo                  0.759   spi_data_byte_data<1>
                                                       spi_data_byte_data_mux0000<1>_SW0_SW0
    SLICE_X58Y53.F3      net (fanout=1)        0.023   spi_data_byte_data_mux0000<1>_SW0_SW0/O
    SLICE_X58Y53.CLK     Tfck                  0.892   spi_data_byte_data<1>
                                                       spi_data_byte_data_mux0000<1>
                                                       spi_data_byte_data_1
    -------------------------------------------------  ---------------------------
    Total                                      9.852ns (5.222ns logic, 4.630ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:          spi_data_byte_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.657ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 to spi_data_byte_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.652   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    SLICE_X60Y46.G1      net (fanout=13)       1.047   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
    SLICE_X60Y46.Y       Tilo                  0.759   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux131
    SLICE_X52Y37.G3      net (fanout=12)       3.673   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux13
    SLICE_X52Y37.Y       Tilo                  0.759   rd_d1<3>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41
    SLICE_X58Y53.G1      net (fanout=1)        1.093   rd_d1<1>
    SLICE_X58Y53.Y       Tilo                  0.759   spi_data_byte_data<1>
                                                       spi_data_byte_data_mux0000<1>_SW0_SW0
    SLICE_X58Y53.F3      net (fanout=1)        0.023   spi_data_byte_data_mux0000<1>_SW0_SW0/O
    SLICE_X58Y53.CLK     Tfck                  0.892   spi_data_byte_data<1>
                                                       spi_data_byte_data_mux0000<1>
                                                       spi_data_byte_data_1
    -------------------------------------------------  ---------------------------
    Total                                      9.657ns (3.821ns logic, 5.836ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X58Y58.G4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_11 (FF)
  Destination:          state_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.954ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_11 to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y39.XQ      Tcko                  0.592   inst_addrgen1/addr<11>
                                                       inst_addrgen1/addr_11
    SLICE_X60Y41.F1      net (fanout=18)       1.059   inst_addrgen1/addr<11>
    SLICE_X60Y41.X       Tilo                  0.759   state_cmp_eq000122
                                                       state_cmp_eq000122
    SLICE_X61Y51.G3      net (fanout=1)        4.654   state_cmp_eq000122
    SLICE_X61Y51.Y       Tilo                  0.704   state_FSM_FFd33
                                                       state_cmp_eq000137
    SLICE_X58Y58.G4      net (fanout=2)        0.901   state_cmp_eq0001
    SLICE_X58Y58.CLK     Tgck                  1.285   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8-In_f5
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      9.954ns (3.340ns logic, 6.614ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_8 (FF)
  Destination:          state_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.947ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_8 to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y38.YQ      Tcko                  0.652   inst_addrgen1/addr<9>
                                                       inst_addrgen1/addr_8
    SLICE_X60Y43.F2      net (fanout=18)       1.450   inst_addrgen1/addr<8>
    SLICE_X60Y43.X       Tilo                  0.759   state_cmp_eq000127
                                                       state_cmp_eq000127
    SLICE_X61Y51.G1      net (fanout=1)        4.196   state_cmp_eq000127
    SLICE_X61Y51.Y       Tilo                  0.704   state_FSM_FFd33
                                                       state_cmp_eq000137
    SLICE_X58Y58.G4      net (fanout=2)        0.901   state_cmp_eq0001
    SLICE_X58Y58.CLK     Tgck                  1.285   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8-In_f5
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      9.947ns (3.400ns logic, 6.547ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_1 (FF)
  Destination:          state_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.945ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_1 to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y34.XQ      Tcko                  0.592   inst_addrgen1/addr<1>
                                                       inst_addrgen1/addr_1
    SLICE_X61Y40.F1      net (fanout=18)       1.096   inst_addrgen1/addr<1>
    SLICE_X61Y40.X       Tilo                  0.704   state_cmp_eq00015
                                                       state_cmp_eq00015
    SLICE_X61Y51.G2      net (fanout=1)        4.663   state_cmp_eq00015
    SLICE_X61Y51.Y       Tilo                  0.704   state_FSM_FFd33
                                                       state_cmp_eq000137
    SLICE_X58Y58.G4      net (fanout=2)        0.901   state_cmp_eq0001
    SLICE_X58Y58.CLK     Tgck                  1.285   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8-In_f5
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      9.945ns (3.285ns logic, 6.660ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_6 (SLICE_X57Y62.F1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:          spi_data_byte_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.950ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 to spi_data_byte_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.652   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    SLICE_X59Y51.F2      net (fanout=13)       6.668   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
    SLICE_X59Y51.X       Tilo                  0.704   rd_d1<6>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux91
    SLICE_X57Y62.F1      net (fanout=2)        1.089   rd_d1<6>
    SLICE_X57Y62.CLK     Tfck                  0.837   spi_data_byte_data<6>
                                                       spi_data_byte_data_mux0000<6>
                                                       spi_data_byte_data_6
    -------------------------------------------------  ---------------------------
    Total                                      9.950ns (2.193ns logic, 7.757ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAM)
  Destination:          spi_data_byte_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.881ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.B to spi_data_byte_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOB2     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    SLICE_X59Y51.F3      net (fanout=1)        4.439   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<2>
    SLICE_X59Y51.X       Tilo                  0.704   rd_d1<6>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux91
    SLICE_X57Y62.F1      net (fanout=2)        1.089   rd_d1<6>
    SLICE_X57Y62.CLK     Tfck                  0.837   spi_data_byte_data<6>
                                                       spi_data_byte_data_mux0000<6>
                                                       spi_data_byte_data_6
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (4.353ns logic, 5.528ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:          spi_data_byte_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.826ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 to spi_data_byte_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.652   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    SLICE_X60Y46.G1      net (fanout=13)       1.047   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
    SLICE_X60Y46.Y       Tilo                  0.759   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux131
    SLICE_X59Y51.F1      net (fanout=12)       4.738   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux13
    SLICE_X59Y51.X       Tilo                  0.704   rd_d1<6>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux91
    SLICE_X57Y62.F1      net (fanout=2)        1.089   rd_d1<6>
    SLICE_X57Y62.CLK     Tfck                  0.837   spi_data_byte_data<6>
                                                       spi_data_byte_data_mux0000<6>
                                                       spi_data_byte_data_6
    -------------------------------------------------  ---------------------------
    Total                                      9.826ns (2.952ns logic, 6.874ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_0 (SLICE_X58Y52.F4), 33 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 3)
  Clock Path Skew:      6.202ns (5.342 - -0.860)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 0.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Tbcko                 2.250   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X60Y46.F4      net (fanout=1)        1.750   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb
    SLICE_X60Y46.X       Tilo                  0.607   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux14
    SLICE_X58Y52.G3      net (fanout=1)        0.470   rd_d1<0>
    SLICE_X58Y52.Y       Tilo                  0.607   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>_SW0_SW0
    SLICE_X58Y52.F4      net (fanout=1)        0.018   spi_data_byte_data_mux0000<0>_SW0_SW0/O
    SLICE_X58Y52.CLK     Tckf        (-Th)    -0.560   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>
                                                       spi_data_byte_data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (4.024ns logic, 2.238ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          spi_data_byte_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      7.030ns (Levels of Logic = 4)
  Clock Path Skew:      6.314ns (5.342 - -0.972)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 0.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to spi_data_byte_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y46.YQ      Tcko                  0.470   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X60Y46.G4      net (fanout=1)        0.339   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X60Y46.Y       Tilo                  0.607   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux131
    SLICE_X60Y46.F3      net (fanout=12)       3.352   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux13
    SLICE_X60Y46.X       Tilo                  0.607   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux14
    SLICE_X58Y52.G3      net (fanout=1)        0.470   rd_d1<0>
    SLICE_X58Y52.Y       Tilo                  0.607   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>_SW0_SW0
    SLICE_X58Y52.F4      net (fanout=1)        0.018   spi_data_byte_data_mux0000<0>_SW0_SW0/O
    SLICE_X58Y52.CLK     Tckf        (-Th)    -0.560   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>
                                                       spi_data_byte_data_0
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (2.851ns logic, 4.179ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          spi_data_byte_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 4)
  Clock Path Skew:      6.314ns (5.342 - -0.972)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 0.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to spi_data_byte_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y46.XQ      Tcko                  0.473   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X60Y46.G2      net (fanout=1)        0.373   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X60Y46.Y       Tilo                  0.607   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux131
    SLICE_X60Y46.F3      net (fanout=12)       3.352   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux13
    SLICE_X60Y46.X       Tilo                  0.607   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux14
    SLICE_X58Y52.G3      net (fanout=1)        0.470   rd_d1<0>
    SLICE_X58Y52.Y       Tilo                  0.607   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>_SW0_SW0
    SLICE_X58Y52.F4      net (fanout=1)        0.018   spi_data_byte_data_mux0000<0>_SW0_SW0/O
    SLICE_X58Y52.CLK     Tckf        (-Th)    -0.560   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>
                                                       spi_data_byte_data_0
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (2.854ns logic, 4.213ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd33 (SLICE_X61Y51.F4), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_7 (FF)
  Destination:          state_FSM_FFd33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.373ns (Levels of Logic = 3)
  Clock Path Skew:      6.304ns (5.333 - -0.971)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 0.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_addrgen1/addr_7 to state_FSM_FFd33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y37.XQ      Tcko                  0.474   inst_addrgen1/addr<7>
                                                       inst_addrgen1/addr_7
    SLICE_X60Y43.F4      net (fanout=18)       0.827   inst_addrgen1/addr<7>
    SLICE_X60Y43.X       Tilo                  0.607   state_cmp_eq000127
                                                       state_cmp_eq000127
    SLICE_X61Y51.G1      net (fanout=1)        3.356   state_cmp_eq000127
    SLICE_X61Y51.Y       Tilo                  0.563   state_FSM_FFd33
                                                       state_cmp_eq000137
    SLICE_X61Y51.F4      net (fanout=2)        0.030   state_cmp_eq0001
    SLICE_X61Y51.CLK     Tckf        (-Th)    -0.516   state_FSM_FFd33
                                                       state_FSM_FFd33-In
                                                       state_FSM_FFd33
    -------------------------------------------------  ---------------------------
    Total                                      6.373ns (2.160ns logic, 4.213ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_12 (FF)
  Destination:          state_FSM_FFd33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 3)
  Clock Path Skew:      6.311ns (5.333 - -0.978)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 0.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_addrgen1/addr_12 to state_FSM_FFd33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y40.YQ      Tcko                  0.522   inst_addrgen1/addr<13>
                                                       inst_addrgen1/addr_12
    SLICE_X60Y41.F4      net (fanout=17)       0.456   inst_addrgen1/addr<12>
    SLICE_X60Y41.X       Tilo                  0.607   state_cmp_eq000122
                                                       state_cmp_eq000122
    SLICE_X61Y51.G3      net (fanout=1)        3.723   state_cmp_eq000122
    SLICE_X61Y51.Y       Tilo                  0.563   state_FSM_FFd33
                                                       state_cmp_eq000137
    SLICE_X61Y51.F4      net (fanout=2)        0.030   state_cmp_eq0001
    SLICE_X61Y51.CLK     Tckf        (-Th)    -0.516   state_FSM_FFd33
                                                       state_FSM_FFd33-In
                                                       state_FSM_FFd33
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (2.208ns logic, 4.209ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_13 (FF)
  Destination:          state_FSM_FFd33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.439ns (Levels of Logic = 3)
  Clock Path Skew:      6.311ns (5.333 - -0.978)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 0.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_addrgen1/addr_13 to state_FSM_FFd33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y40.XQ      Tcko                  0.474   inst_addrgen1/addr<13>
                                                       inst_addrgen1/addr_13
    SLICE_X60Y41.F2      net (fanout=17)       0.526   inst_addrgen1/addr<13>
    SLICE_X60Y41.X       Tilo                  0.607   state_cmp_eq000122
                                                       state_cmp_eq000122
    SLICE_X61Y51.G3      net (fanout=1)        3.723   state_cmp_eq000122
    SLICE_X61Y51.Y       Tilo                  0.563   state_FSM_FFd33
                                                       state_cmp_eq000137
    SLICE_X61Y51.F4      net (fanout=2)        0.030   state_cmp_eq0001
    SLICE_X61Y51.CLK     Tckf        (-Th)    -0.516   state_FSM_FFd33
                                                       state_FSM_FFd33-In
                                                       state_FSM_FFd33
    -------------------------------------------------  ---------------------------
    Total                                      6.439ns (2.160ns logic, 4.279ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_4 (SLICE_X57Y63.F4), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.399ns (Levels of Logic = 2)
  Clock Path Skew:      6.218ns (5.353 - -0.865)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 0.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y9.DOB0     Tbcko                 2.250   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X56Y58.F3      net (fanout=1)        2.806   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb
    SLICE_X56Y58.X       Tilo                  0.607   rd_d1<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X57Y63.F4      net (fanout=1)        0.220   rd_d1<4>
    SLICE_X57Y63.CLK     Tckf        (-Th)    -0.516   spi_data_byte_data<4>
                                                       spi_data_byte_data_mux0000<4>
                                                       spi_data_byte_data_4
    -------------------------------------------------  ---------------------------
    Total                                      6.399ns (3.373ns logic, 3.026ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          spi_data_byte_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.544ns (Levels of Logic = 3)
  Clock Path Skew:      6.325ns (5.353 - -0.972)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 0.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to spi_data_byte_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y46.YQ      Tcko                  0.470   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X60Y46.G4      net (fanout=1)        0.339   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X60Y46.Y       Tilo                  0.607   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux131
    SLICE_X56Y58.F1      net (fanout=12)       3.785   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux13
    SLICE_X56Y58.X       Tilo                  0.607   rd_d1<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X57Y63.F4      net (fanout=1)        0.220   rd_d1<4>
    SLICE_X57Y63.CLK     Tckf        (-Th)    -0.516   spi_data_byte_data<4>
                                                       spi_data_byte_data_mux0000<4>
                                                       spi_data_byte_data_4
    -------------------------------------------------  ---------------------------
    Total                                      6.544ns (2.200ns logic, 4.344ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          spi_data_byte_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.581ns (Levels of Logic = 3)
  Clock Path Skew:      6.325ns (5.353 - -0.972)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clkcambuf rising at 0.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to spi_data_byte_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y46.XQ      Tcko                  0.473   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X60Y46.G2      net (fanout=1)        0.373   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X60Y46.Y       Tilo                  0.607   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux131
    SLICE_X56Y58.F1      net (fanout=12)       3.785   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux13
    SLICE_X56Y58.X       Tilo                  0.607   rd_d1<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X57Y63.F4      net (fanout=1)        0.220   rd_d1<4>
    SLICE_X57Y63.CLK     Tckf        (-Th)    -0.516   spi_data_byte_data<4>
                                                       spi_data_byte_data_mux0000<4>
                                                       spi_data_byte_data_4
    -------------------------------------------------  ---------------------------
    Total                                      6.581ns (2.203ns logic, 4.378ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 10.833ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 10.833ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 16.667ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1213 paths analyzed, 341 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.396ns.
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y3.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_13 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_13 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y40.XQ      Tcko                  0.592   inst_addrgen1/addr<13>
                                                       inst_addrgen1/addr_13
    RAMB16_X0Y3.ADDRB13  net (fanout=17)       7.387   inst_addrgen1/addr<13>
    RAMB16_X0Y3.CLKB     Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.356ns (0.969ns logic, 7.387ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y4.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_13 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_13 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y40.XQ      Tcko                  0.592   inst_addrgen1/addr<13>
                                                       inst_addrgen1/addr_13
    RAMB16_X0Y4.ADDRB13  net (fanout=17)       7.224   inst_addrgen1/addr<13>
    RAMB16_X0Y4.CLKB     Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (0.969ns logic, 7.224ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y5.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y34.YQ      Tcko                  0.652   inst_addrgen1/addr<1>
                                                       inst_addrgen1/addr_14
    RAMB16_X0Y5.ENB      net (fanout=17)       6.744   inst_addrgen1/addr<14>
    RAMB16_X0Y5.CLKB     Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.166ns (1.422ns logic, 6.744ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (SLICE_X61Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_13 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.018 - 0.012)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_13 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y40.XQ      Tcko                  0.474   inst_addrgen1/addr<13>
                                                       inst_addrgen1/addr_13
    SLICE_X61Y46.BX      net (fanout=17)       0.665   inst_addrgen1/addr<13>
    SLICE_X61Y46.CLK     Tckdi       (-Th)    -0.093   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.567ns logic, 0.665ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (SLICE_X61Y46.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_12 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.018 - 0.012)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_12 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y40.YQ      Tcko                  0.522   inst_addrgen1/addr<13>
                                                       inst_addrgen1/addr_12
    SLICE_X61Y46.BY      net (fanout=17)       0.690   inst_addrgen1/addr<12>
    SLICE_X61Y46.CLK     Tckdi       (-Th)    -0.135   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.657ns logic, 0.690ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/v (SLICE_X48Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_vgatiming/vcnt_2 (FF)
  Destination:          inst_vgatiming/v (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.062 - 0.059)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_vgatiming/vcnt_2 to inst_vgatiming/v
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y23.YQ      Tcko                  0.522   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    SLICE_X48Y23.F4      net (fanout=3)        0.388   inst_vgatiming/vcnt<2>
    SLICE_X48Y23.CLK     Tckf        (-Th)    -0.560   inst_vgatiming/v
                                                       inst_vgatiming/v_mux000134
                                                       inst_vgatiming/v
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (1.082ns logic, 0.388ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_addrgen1/addr<0>/SR
  Logical resource: inst_addrgen1/addr_0/SR
  Location pin: SLICE_X61Y41.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_addrgen1/addr<0>/SR
  Logical resource: inst_addrgen1/addr_0/SR
  Location pin: SLICE_X61Y41.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/vcnt<0>/SR
  Logical resource: inst_vgatiming/vcnt_0/SR
  Location pin: SLICE_X48Y21.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 680 paths analyzed, 344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.445ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_14 (SLICE_X68Y45.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_14 (FF)
  Requirement:          10.417ns
  Data Path Delay:      3.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.030 - 0.041)
  Source Clock:         clock3b falling at 10.416ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y47.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X68Y43.G1      net (fanout=16)       0.797   inst_ov7670capt1/latched_vsync
    SLICE_X68Y43.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X68Y45.CE      net (fanout=8)        1.173   inst_ov7670capt1/address_not0001
    SLICE_X68Y45.CLK     Tceck                 0.555   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_14
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.901ns logic, 1.970ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_14 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.625ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.030 - 0.032)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y43.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X68Y43.G4      net (fanout=17)       0.546   inst_ov7670capt1/we_reg
    SLICE_X68Y43.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X68Y45.CE      net (fanout=8)        1.173   inst_ov7670capt1/address_not0001
    SLICE_X68Y45.CLK     Tceck                 0.555   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_14
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (1.906ns logic, 1.719ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_7 (SLICE_X68Y41.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          10.417ns
  Data Path Delay:      3.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.034 - 0.041)
  Source Clock:         clock3b falling at 10.416ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y47.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X68Y43.G1      net (fanout=16)       0.797   inst_ov7670capt1/latched_vsync
    SLICE_X68Y43.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X68Y41.CE      net (fanout=8)        1.174   inst_ov7670capt1/address_not0001
    SLICE_X68Y41.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (1.901ns logic, 1.971ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y43.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X68Y43.G4      net (fanout=17)       0.546   inst_ov7670capt1/we_reg
    SLICE_X68Y43.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X68Y41.CE      net (fanout=8)        1.174   inst_ov7670capt1/address_not0001
    SLICE_X68Y41.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.906ns logic, 1.720ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_6 (SLICE_X68Y41.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_6 (FF)
  Requirement:          10.417ns
  Data Path Delay:      3.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.034 - 0.041)
  Source Clock:         clock3b falling at 10.416ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y47.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X68Y43.G1      net (fanout=16)       0.797   inst_ov7670capt1/latched_vsync
    SLICE_X68Y43.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X68Y41.CE      net (fanout=8)        1.174   inst_ov7670capt1/address_not0001
    SLICE_X68Y41.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_6
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (1.901ns logic, 1.971ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y43.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X68Y43.G4      net (fanout=17)       0.546   inst_ov7670capt1/we_reg
    SLICE_X68Y43.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X68Y41.CE      net (fanout=8)        1.174   inst_ov7670capt1/address_not0001
    SLICE_X68Y41.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_6
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.906ns logic, 1.720ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y5.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_5 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.104 - 0.100)
  Source Clock:         clock3b rising at 20.833ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_5 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y36.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_5
    RAMB16_X1Y5.DIA1     net (fanout=2)        0.733   inst_ov7670capt1/d_latch<5>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.347ns logic, 0.733ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y6.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_11 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.116 - 0.091)
  Source Clock:         clock3b rising at 20.833ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_11 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y44.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_11
    RAMB16_X1Y6.DIA3     net (fanout=2)        0.771   inst_ov7670capt1/d_latch<11>
    RAMB16_X1Y6.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.347ns logic, 0.771ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y4.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_2 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.108 - 0.106)
  Source Clock:         clock3b rising at 20.833ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_2 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y29.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<3>
                                                       inst_ov7670capt1/d_latch_2
    RAMB16_X1Y4.DIA2     net (fanout=3)        0.787   inst_ov7670capt1/d_latch<2>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (0.344ns logic, 0.787ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<1>/SR
  Logical resource: inst_ov7670capt1/address_1/SR
  Location pin: SLICE_X66Y38.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<1>/SR
  Logical resource: inst_ov7670capt1/address_1/SR
  Location pin: SLICE_X66Y38.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<1>/SR
  Logical resource: inst_ov7670capt1/address_0/SR
  Location pin: SLICE_X66Y38.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|     10.034ns|      2.099ns|            1|            0|        16397|         1213|
| TS_clk251                     |     40.000ns|      8.396ns|          N/A|            0|            0|         1213|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     20.833ns|     10.000ns|      8.445ns|            0|            0|            0|          680|
| TS_clock3a                    |     20.833ns|      8.445ns|          N/A|            0|            0|          680|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |   10.034|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.445|    3.932|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 34  (Setup/Max: 34, Hold: 0)

Constraints cover 18290 paths, 0 nets, and 3979 connections

Design statistics:
   Minimum period:  10.034ns{1}   (Maximum frequency:  99.661MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 12 14:33:54 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



