-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pynq_filters_Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    p_src_data_stream_V_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_dst_data_stream_V_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_0_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_kernel_val_1_V_1_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_kernel_val_2_V_2_read : IN STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of pynq_filters_Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_pp0_stg0_fsm_3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_st12_fsm_4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv9_1E2 : STD_LOGIC_VECTOR (8 downto 0) := "111100010";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1DF : STD_LOGIC_VECTOR (8 downto 0) := "111011111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_1E0 : STD_LOGIC_VECTOR (9 downto 0) := "0111100000";
    constant ap_const_lv10_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000011";
    constant ap_const_lv10_3FE : STD_LOGIC_VECTOR (9 downto 0) := "1111111110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_3FD : STD_LOGIC_VECTOR (9 downto 0) := "1111111101";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv10_282 : STD_LOGIC_VECTOR (9 downto 0) := "1010000010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_280 : STD_LOGIC_VECTOR (10 downto 0) := "01010000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_4FF : STD_LOGIC_VECTOR (11 downto 0) := "010011111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_22 : BOOLEAN;
    signal p_src_data_stream_V_V_blk_n : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_1589 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1545 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1536 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_V_blk_n : STD_LOGIC;
    signal or_cond_i_reg_1610 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0104_0_i_reg_346 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_114 : BOOLEAN;
    signal OP2_V_fu_363_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_reg_1482 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_s_phi_fu_328_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal OP2_V_0_1_fu_366_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_0_1_reg_1487 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_0_2_fu_369_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_0_2_reg_1492 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_1_fu_372_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_1_reg_1497 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_1_1_fu_375_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_1_1_reg_1502 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_1_2_fu_378_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_1_2_reg_1507 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_2_fu_381_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_2_reg_1512 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_2_1_fu_384_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_2_1_reg_1517 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_2_2_fu_387_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal OP2_V_2_2_reg_1522 : STD_LOGIC_VECTOR (21 downto 0);
    signal exitcond1_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_144 : BOOLEAN;
    signal i_V_fu_400_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_V_reg_1531 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_36_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_not_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_not_reg_1540 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1550 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_188_2_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_188_2_reg_1554 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_1558 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_8_fu_630_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_reg_1565 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_1_t_fu_644_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_1_t_reg_1570 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_2_t_fu_658_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_2_t_reg_1575 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_1580 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_3 : STD_LOGIC;
    signal ap_sig_173 : BOOLEAN;
    signal ap_sig_179 : BOOLEAN;
    signal ap_sig_183 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_1580_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_1580_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_1580_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_674_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond_i_i_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_804_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_reg_1593 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_117_fu_812_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_117_reg_1598 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_117_reg_1598_pp0_iter1 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_1603_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_V_addr_reg_1614 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_V_addr_reg_1620 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_V_addr_reg_1626 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_0_V_0_fu_933_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_0_V_0_reg_1632 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter4 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_1_V_0_fu_951_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_1_V_0_reg_1638 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_1_V_0_reg_1638_pp0_iter3 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_2_V_0_fu_969_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_2_V_0_reg_1644 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_2_V_1_s_reg_1649 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_fu_1370_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_s_reg_1654 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1356_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_24_0_2_reg_1659 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_21_1_2_fu_1339_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_21_1_2_reg_1664 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1344_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp1_reg_1669 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1332_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp2_reg_1674 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_21_2_1_fu_1351_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_21_2_1_reg_1679 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_24_2_fu_1072_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of p_Val2_24_2_fu_1072_p2 : signal is "no";
    signal p_Val2_24_2_reg_1684 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1325_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp4_reg_1689 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_2_fu_1133_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1694 : STD_LOGIC_VECTOR (9 downto 0);
    signal newsignbit_fu_1139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_reg_1700 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_reg_1705 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_1710 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_1715 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_fu_1231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_reg_1725 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_i_fu_1237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_i_reg_1731 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_1255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_1736 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_V_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_V_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_V_we1 : STD_LOGIC;
    signal k_buf_0_val_4_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_V_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_V_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_V_we1 : STD_LOGIC;
    signal k_buf_0_val_4_V_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_V_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_V_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_V_we1 : STD_LOGIC;
    signal k_buf_0_val_5_V_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_reg_324 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_089_0_i_reg_335 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_st12_fsm_4 : STD_LOGIC;
    signal ap_sig_342 : BOOLEAN;
    signal tmp_58_fu_829_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_val_0_V_1_fu_174 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_0_V_1_1_fu_178 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_1_V_1_fu_182 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_1_V_1_1_fu_186 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_2_V_1_fu_190 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_2_V_1_1_fu_194 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_border_buf_0_val_0_V_0_fu_198 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_buf_0_val_0_V_0_fu_862_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_border_buf_0_val_2_V_0_fu_202 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_buf_0_val_2_V_0_fu_900_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_border_buf_0_val_1_V_0_fu_206 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_buf_0_val_1_V_0_fu_881_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_99_fu_418_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_cast_cast_fu_390_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_40_fu_452_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_100_fu_458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_484_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_492_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_p_i548_i_fu_498_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_assign_6_1_fu_518_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_105_fu_544_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_104_fu_536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_548_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_102_fu_524_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_6_2_fu_562_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_108_fu_580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_588_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_106_fu_568_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_512_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_44_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_606_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_111_fu_610_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i547_i_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_fu_602_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_fu_614_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_113_fu_622_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_103_fu_528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_554_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_1_1_fu_636_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_fu_572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_594_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_1_2_fu_650_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_114_fu_680_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_63_cast_cast_fu_664_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_fu_696_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_115_fu_706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_fu_732_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_fu_740_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_p_i_i_fu_746_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_p_i_i_cast_fu_754_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal addconv_fu_768_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_cast_fu_702_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal addconv_cast_fu_774_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_54_not_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p_i_i_cast8_fu_758_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp_fu_778_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp1_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_cast_fu_826_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_1_t_fu_845_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_fu_850_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_60_fu_869_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_61_fu_888_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_62_fu_922_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_63_fu_940_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_64_fu_958_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_cast_fu_1069_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp4_cast_fu_1086_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_24_2_cast_fu_1083_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_fu_1089_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_119_fu_1113_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_1103_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_i_fu_1121_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_120_fu_1125_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1167_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_1183_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_122_fu_1159_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_1177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_fu_1205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_fu_1211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_fu_1095_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_1217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_demorgan_fu_1243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_1261_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_i_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_mux_i_fu_1296_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_i_fu_1303_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1318_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1325_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1332_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1318_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_21_1_2_fu_1339_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1344_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_21_2_1_fu_1351_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1356_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1362_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1362_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_fu_1370_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_1077 : BOOLEAN;
    signal ap_sig_1079 : BOOLEAN;
    signal ap_sig_1076 : BOOLEAN;

    component pynq_filters_mux_3to1_sel2_10_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (9 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component pynq_filters_mac_muladd_12s_10s_22s_23_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component pynq_filters_mac_muladd_12s_10s_23s_23_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component pynq_filters_mul_mul_12s_10s_22_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component pynq_filters_mac_muladd_12s_10s_23s_24_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component pynq_filters_Filter2D_k_buf_0_val_3_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    k_buf_0_val_3_V_U : component pynq_filters_Filter2D_k_buf_0_val_3_V
    generic map (
        DataWidth => 10,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_V_address0,
        ce0 => k_buf_0_val_3_V_ce0,
        q0 => k_buf_0_val_3_V_q0,
        address1 => k_buf_0_val_3_V_addr_reg_1614,
        ce1 => k_buf_0_val_3_V_ce1,
        we1 => k_buf_0_val_3_V_we1,
        d1 => p_src_data_stream_V_V_dout);

    k_buf_0_val_4_V_U : component pynq_filters_Filter2D_k_buf_0_val_3_V
    generic map (
        DataWidth => 10,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_V_address0,
        ce0 => k_buf_0_val_4_V_ce0,
        q0 => k_buf_0_val_4_V_q0,
        address1 => k_buf_0_val_4_V_addr_reg_1620,
        ce1 => k_buf_0_val_4_V_ce1,
        we1 => k_buf_0_val_4_V_we1,
        d1 => k_buf_0_val_4_V_d1);

    k_buf_0_val_5_V_U : component pynq_filters_Filter2D_k_buf_0_val_3_V
    generic map (
        DataWidth => 10,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_V_address0,
        ce0 => k_buf_0_val_5_V_ce0,
        q0 => k_buf_0_val_5_V_q0,
        address1 => k_buf_0_val_5_V_addr_reg_1626,
        ce1 => k_buf_0_val_5_V_ce1,
        we1 => k_buf_0_val_5_V_we1,
        d1 => k_buf_0_val_5_V_d1);

    pynq_filters_mux_3to1_sel2_10_1_U72 : component pynq_filters_mux_3to1_sel2_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din1 => right_border_buf_0_val_0_V_0_fu_198,
        din2 => ap_const_lv10_0,
        din3 => ap_const_lv10_0,
        din4 => col_assign_1_t_fu_845_p2,
        dout => tmp_59_fu_850_p5);

    pynq_filters_mux_3to1_sel2_10_1_U73 : component pynq_filters_mux_3to1_sel2_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din1 => right_border_buf_0_val_1_V_0_fu_206,
        din2 => ap_const_lv10_0,
        din3 => ap_const_lv10_0,
        din4 => col_assign_1_t_fu_845_p2,
        dout => tmp_60_fu_869_p5);

    pynq_filters_mux_3to1_sel2_10_1_U74 : component pynq_filters_mux_3to1_sel2_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din1 => right_border_buf_0_val_2_V_0_fu_202,
        din2 => ap_const_lv10_0,
        din3 => ap_const_lv10_0,
        din4 => col_assign_1_t_fu_845_p2,
        dout => tmp_61_fu_888_p5);

    pynq_filters_mux_3to1_sel2_10_1_U75 : component pynq_filters_mux_3to1_sel2_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din1 => col_buf_0_val_0_V_0_fu_862_p3,
        din2 => col_buf_0_val_1_V_0_fu_881_p3,
        din3 => col_buf_0_val_2_V_0_fu_900_p3,
        din4 => row_assign_8_reg_1565,
        dout => tmp_62_fu_922_p5);

    pynq_filters_mux_3to1_sel2_10_1_U76 : component pynq_filters_mux_3to1_sel2_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din1 => col_buf_0_val_0_V_0_fu_862_p3,
        din2 => col_buf_0_val_1_V_0_fu_881_p3,
        din3 => col_buf_0_val_2_V_0_fu_900_p3,
        din4 => row_assign_8_1_t_reg_1570,
        dout => tmp_63_fu_940_p5);

    pynq_filters_mux_3to1_sel2_10_1_U77 : component pynq_filters_mux_3to1_sel2_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din1 => col_buf_0_val_0_V_0_fu_862_p3,
        din2 => col_buf_0_val_1_V_0_fu_881_p3,
        din3 => col_buf_0_val_2_V_0_fu_900_p3,
        din4 => row_assign_8_2_t_reg_1575,
        dout => tmp_64_fu_958_p5);

    pynq_filters_mac_muladd_12s_10s_22s_23_1_U78 : component pynq_filters_mac_muladd_12s_10s_22s_23_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 22,
        dout_WIDTH => 23)
    port map (
        din0 => grp_fu_1318_p0,
        din1 => src_kernel_win_0_val_0_V_1_1_fu_178,
        din2 => p_Val2_21_1_2_reg_1664,
        dout => grp_fu_1318_p3);

    pynq_filters_mac_muladd_12s_10s_22s_23_1_U79 : component pynq_filters_mac_muladd_12s_10s_22s_23_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 22,
        dout_WIDTH => 23)
    port map (
        din0 => grp_fu_1325_p0,
        din1 => ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter4,
        din2 => p_Val2_21_2_1_reg_1679,
        dout => grp_fu_1325_p3);

    pynq_filters_mac_muladd_12s_10s_23s_23_1_U80 : component pynq_filters_mac_muladd_12s_10s_23s_23_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 23,
        dout_WIDTH => 23)
    port map (
        din0 => grp_fu_1332_p0,
        din1 => src_kernel_win_0_val_1_V_1_fu_182,
        din2 => grp_fu_1318_p3,
        dout => grp_fu_1332_p3);

    pynq_filters_mul_mul_12s_10s_22_1_U81 : component pynq_filters_mul_mul_12s_10s_22_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        dout_WIDTH => 22)
    port map (
        din0 => p_Val2_21_1_2_fu_1339_p0,
        din1 => src_kernel_win_0_val_1_V_0_reg_1638,
        dout => p_Val2_21_1_2_fu_1339_p2);

    pynq_filters_mac_muladd_12s_10s_23s_24_1_U82 : component pynq_filters_mac_muladd_12s_10s_23s_24_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_1344_p0,
        din1 => src_kernel_win_0_val_1_V_1_1_fu_186,
        din2 => p_Val2_24_0_2_reg_1659,
        dout => grp_fu_1344_p3);

    pynq_filters_mul_mul_12s_10s_22_1_U83 : component pynq_filters_mul_mul_12s_10s_22_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        dout_WIDTH => 22)
    port map (
        din0 => p_Val2_21_2_1_fu_1351_p0,
        din1 => src_kernel_win_0_val_0_V_1_fu_174,
        dout => p_Val2_21_2_1_fu_1351_p2);

    pynq_filters_mac_muladd_12s_10s_23s_23_1_U84 : component pynq_filters_mac_muladd_12s_10s_23s_23_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 23,
        dout_WIDTH => 23)
    port map (
        din0 => grp_fu_1356_p0,
        din1 => src_kernel_win_0_val_2_V_1_s_reg_1649,
        din2 => grp_fu_1362_p3,
        dout => grp_fu_1356_p3);

    pynq_filters_mac_muladd_12s_10s_22s_23_1_U85 : component pynq_filters_mac_muladd_12s_10s_22s_23_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 22,
        dout_WIDTH => 23)
    port map (
        din0 => grp_fu_1362_p0,
        din1 => src_kernel_win_0_val_2_V_0_reg_1644,
        din2 => p_Val2_s_reg_1654,
        dout => grp_fu_1362_p3);

    pynq_filters_mul_mul_12s_10s_22_1_U86 : component pynq_filters_mul_mul_12s_10s_22_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        dout_WIDTH => 22)
    port map (
        din0 => p_Val2_s_fu_1370_p0,
        din1 => src_kernel_win_0_val_2_V_1_1_fu_194,
        dout => p_Val2_s_fu_1370_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = exitcond_fu_668_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_394_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and (ap_const_lv1_0 = exitcond_fu_668_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_394_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = exitcond_fu_668_p2))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_394_p2))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_0104_0_i_reg_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and (ap_const_lv1_0 = exitcond_fu_668_p2))) then 
                p_0104_0_i_reg_346 <= j_V_fu_674_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_394_p2))) then 
                p_0104_0_i_reg_346 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_089_0_i_reg_335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_4)) then 
                p_089_0_i_reg_335 <= i_V_reg_1531;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_s_phi_fu_328_p4))) then 
                p_089_0_i_reg_335 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    tmp_s_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                tmp_s_reg_324 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_s_phi_fu_328_p4)))) then 
                tmp_s_reg_324 <= tmp_34_fu_357_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_s_phi_fu_328_p4))) then
                OP2_V_0_1_reg_1487 <= OP2_V_0_1_fu_366_p1;
                OP2_V_0_2_reg_1492 <= OP2_V_0_2_fu_369_p1;
                OP2_V_1_1_reg_1502 <= OP2_V_1_1_fu_375_p1;
                OP2_V_1_2_reg_1507 <= OP2_V_1_2_fu_378_p1;
                OP2_V_1_reg_1497 <= OP2_V_1_fu_372_p1;
                OP2_V_2_1_reg_1517 <= OP2_V_2_1_fu_384_p1;
                OP2_V_2_2_reg_1522 <= OP2_V_2_2_fu_387_p1;
                OP2_V_2_reg_1512 <= OP2_V_2_fu_381_p1;
                OP2_V_reg_1482 <= OP2_V_fu_363_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter5)))) then
                Range1_all_ones_reg_1710 <= Range1_all_ones_fu_1193_p2;
                Range1_all_zeros_reg_1715 <= Range1_all_zeros_fu_1199_p2;
                brmerge40_demorgan_i_i_reg_1731 <= brmerge40_demorgan_i_i_fu_1237_p2;
                carry_reg_1705 <= carry_fu_1153_p2;
                newsignbit_reg_1700 <= p_Val2_2_fu_1133_p2(9 downto 9);
                p_38_i_i_reg_1720 <= p_38_i_i_fu_1225_p2;
                p_Val2_2_reg_1694 <= p_Val2_2_fu_1133_p2;
                tmp_5_i_reg_1725 <= tmp_5_i_fu_1231_p2;
                underflow_reg_1736 <= underflow_fu_1255_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))))) then
                ap_reg_ppstg_brmerge_reg_1603_pp0_iter1 <= brmerge_reg_1603;
                ap_reg_ppstg_exitcond_reg_1580_pp0_iter1 <= exitcond_reg_1580;
                ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 <= or_cond_i_i_reg_1589;
                ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter1 <= or_cond_i_reg_1610;
                ap_reg_ppstg_tmp_117_reg_1598_pp0_iter1 <= tmp_117_reg_1598;
                exitcond_reg_1580 <= exitcond_fu_668_p2;
                k_buf_0_val_3_V_addr_reg_1614 <= tmp_58_fu_829_p1(10 - 1 downto 0);
                k_buf_0_val_4_V_addr_reg_1620 <= tmp_58_fu_829_p1(10 - 1 downto 0);
                k_buf_0_val_5_V_addr_reg_1626 <= tmp_58_fu_829_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) then
                ap_reg_ppstg_exitcond_reg_1580_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_1580_pp0_iter1;
                ap_reg_ppstg_exitcond_reg_1580_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_1580_pp0_iter2;
                ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter1;
                ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2;
                ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3;
                ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter5 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4;
                ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter5;
                ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter3 <= src_kernel_win_0_val_0_V_0_reg_1632;
                ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter4 <= ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter3;
                ap_reg_ppstg_src_kernel_win_0_val_1_V_0_reg_1638_pp0_iter3 <= src_kernel_win_0_val_1_V_0_reg_1638;
                src_kernel_win_0_val_0_V_0_reg_1632 <= src_kernel_win_0_val_0_V_0_fu_933_p3;
                src_kernel_win_0_val_1_V_0_reg_1638 <= src_kernel_win_0_val_1_V_0_fu_951_p3;
                src_kernel_win_0_val_2_V_0_reg_1644 <= src_kernel_win_0_val_2_V_0_fu_969_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and (ap_const_lv1_0 = exitcond_fu_668_p2))) then
                brmerge_reg_1603 <= brmerge_fu_816_p2;
                or_cond_i_i_reg_1589 <= or_cond_i_i_fu_726_p2;
                or_cond_i_reg_1610 <= or_cond_i_fu_821_p2;
                tmp_117_reg_1598 <= tmp_117_fu_812_p1;
                x_reg_1593 <= x_fu_804_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                i_V_reg_1531 <= i_V_fu_400_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_394_p2))) then
                icmp_reg_1545 <= icmp_fu_428_p2;
                row_assign_8_1_t_reg_1570 <= row_assign_8_1_t_fu_644_p2;
                row_assign_8_2_t_reg_1575 <= row_assign_8_2_t_fu_658_p2;
                row_assign_8_reg_1565 <= row_assign_8_fu_630_p2;
                tmp_139_not_reg_1540 <= tmp_139_not_fu_412_p2;
                tmp_188_2_reg_1554 <= tmp_188_2_fu_440_p2;
                tmp_36_reg_1536 <= tmp_36_fu_406_p2;
                tmp_38_reg_1550 <= tmp_38_fu_434_p2;
                tmp_39_reg_1558 <= tmp_39_fu_446_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2)))) then
                p_Val2_21_1_2_reg_1664 <= p_Val2_21_1_2_fu_1339_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3)))) then
                p_Val2_21_2_1_reg_1679 <= p_Val2_21_2_1_fu_1351_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2)))) then
                p_Val2_24_0_2_reg_1659 <= grp_fu_1356_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4)))) then
                p_Val2_24_2_reg_1684 <= p_Val2_24_2_fu_1072_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter1)))) then
                p_Val2_s_reg_1654 <= p_Val2_s_fu_1370_p2;
                src_kernel_win_0_val_2_V_1_s_reg_1649 <= src_kernel_win_0_val_2_V_1_fu_190;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))))) then
                right_border_buf_0_val_0_V_0_fu_198 <= col_buf_0_val_0_V_0_fu_862_p3;
                right_border_buf_0_val_1_V_0_fu_206 <= col_buf_0_val_1_V_0_fu_881_p3;
                right_border_buf_0_val_2_V_0_fu_202 <= col_buf_0_val_2_V_0_fu_900_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_1580_pp0_iter3))) then
                src_kernel_win_0_val_0_V_1_1_fu_178 <= src_kernel_win_0_val_0_V_1_fu_174;
                src_kernel_win_0_val_0_V_1_fu_174 <= ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter3;
                src_kernel_win_0_val_1_V_1_1_fu_186 <= src_kernel_win_0_val_1_V_1_fu_182;
                src_kernel_win_0_val_1_V_1_fu_182 <= ap_reg_ppstg_src_kernel_win_0_val_1_V_0_reg_1638_pp0_iter3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_1580_pp0_iter1))) then
                src_kernel_win_0_val_2_V_1_1_fu_194 <= src_kernel_win_0_val_2_V_1_fu_190;
                src_kernel_win_0_val_2_V_1_fu_190 <= src_kernel_win_0_val_2_V_0_fu_969_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3)))) then
                tmp1_reg_1669 <= grp_fu_1344_p3;
                tmp2_reg_1674 <= grp_fu_1332_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4)))) then
                tmp4_reg_1689 <= grp_fu_1325_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, tmp_s_phi_fu_328_p4, exitcond1_fu_394_p2, exitcond_fu_668_p2, ap_sig_179, ap_sig_183)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = tmp_s_phi_fu_328_p4)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = exitcond1_fu_394_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                end if;
            when ap_ST_pp0_stg0_fsm_3 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = exitcond_fu_668_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = exitcond_fu_668_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st12_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                end if;
            when ap_ST_st12_fsm_4 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
        OP2_V_0_1_fu_366_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_1_read),22));

        OP2_V_0_2_fu_369_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_2_read),22));

        OP2_V_1_1_fu_375_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_1_read),22));

        OP2_V_1_2_fu_378_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_2_read),22));

        OP2_V_1_fu_372_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_0_read),22));

        OP2_V_2_1_fu_384_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_1_read),22));

        OP2_V_2_2_fu_387_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_2_read),22));

        OP2_V_2_fu_381_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_0_read),22));

        OP2_V_fu_363_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_0_read),22));

    Range1_all_ones_fu_1193_p2 <= "1" when (tmp_67_fu_1183_p4 = ap_const_lv9_1FF) else "0";
    Range1_all_zeros_fu_1199_p2 <= "1" when (tmp_67_fu_1183_p4 = ap_const_lv9_0) else "0";
    Range2_all_ones_fu_1177_p2 <= "1" when (tmp_66_fu_1167_p4 = ap_const_lv8_FF) else "0";
    addconv_cast_fu_774_p1 <= std_logic_vector(resize(unsigned(addconv_fu_768_p2),13));
    addconv_fu_768_p2 <= std_logic_vector(unsigned(ap_const_lv12_4FF) - unsigned(p_p_i_i_cast_fu_754_p1));

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, exitcond1_fu_394_p2, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond1_fu_394_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond1_fu_394_p2, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond1_fu_394_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_1076_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1)
    begin
                ap_sig_1076 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)));
    end process;


    ap_sig_1077_assign_proc : process(icmp_reg_1545, tmp_38_reg_1550)
    begin
                ap_sig_1077 <= ((ap_const_lv1_0 = icmp_reg_1545) and not((ap_const_lv1_0 = tmp_38_reg_1550)));
    end process;


    ap_sig_1079_assign_proc : process(icmp_reg_1545, tmp_36_reg_1536)
    begin
                ap_sig_1079 <= (not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)));
    end process;


    ap_sig_114_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_114 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_144_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_144 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_173_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_173 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_179_assign_proc : process(p_src_data_stream_V_V_empty_n, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1, icmp_reg_1545, tmp_36_reg_1536)
    begin
                ap_sig_179 <= ((not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and (ap_const_lv1_0 = icmp_reg_1545) and (p_src_data_stream_V_V_empty_n = ap_const_logic_0)) or (not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)) and (p_src_data_stream_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_sig_183_assign_proc : process(p_dst_data_stream_V_V_full_n, ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6)
    begin
                ap_sig_183 <= (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6)) and (p_dst_data_stream_V_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_22_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_22 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_342_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_342 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_3_assign_proc : process(ap_sig_173)
    begin
        if (ap_sig_173) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st12_fsm_4_assign_proc : process(ap_sig_342)
    begin
        if (ap_sig_342) then 
            ap_sig_cseq_ST_st12_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_22)
    begin
        if (ap_sig_22) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_114)
    begin
        if (ap_sig_114) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_144)
    begin
        if (ap_sig_144) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge40_demorgan_i_i_fu_1237_p2 <= (newsignbit_fu_1139_p3 and deleted_ones_fu_1217_p3);
    brmerge_fu_816_p2 <= (tmp_139_not_reg_1540 or tmp_54_fu_720_p2);
    brmerge_i_i_fu_1272_p2 <= (newsignbit_reg_1700 or p_not_i_i_fu_1266_p2);
    brmerge_i_i_i_fu_1282_p2 <= (underflow_reg_1736 or overflow_fu_1277_p2);
    carry_fu_1153_p2 <= (tmp_120_fu_1125_p3 and tmp_2_i_fu_1147_p2);
    col_assign_1_t_fu_845_p2 <= (ap_reg_ppstg_tmp_117_reg_1598_pp0_iter1 xor ap_const_lv2_3);
        col_assign_cast_fu_826_p1 <= std_logic_vector(resize(signed(x_reg_1593),32));

    col_buf_0_val_0_V_0_fu_862_p3 <= 
        k_buf_0_val_3_V_q0 when (ap_reg_ppstg_brmerge_reg_1603_pp0_iter1(0) = '1') else 
        tmp_59_fu_850_p5;
    col_buf_0_val_1_V_0_fu_881_p3 <= 
        k_buf_0_val_4_V_q0 when (ap_reg_ppstg_brmerge_reg_1603_pp0_iter1(0) = '1') else 
        tmp_60_fu_869_p5;
    col_buf_0_val_2_V_0_fu_900_p3 <= 
        k_buf_0_val_5_V_q0 when (ap_reg_ppstg_brmerge_reg_1603_pp0_iter1(0) = '1') else 
        tmp_61_fu_888_p5;
    deleted_ones_fu_1217_p3 <= 
        p_41_i_i_fu_1211_p2 when (carry_fu_1153_p2(0) = '1') else 
        Range1_all_ones_fu_1193_p2;
    deleted_zeros_fu_1261_p3 <= 
        Range1_all_ones_reg_1710 when (carry_reg_1705(0) = '1') else 
        Range1_all_zeros_reg_1715;
    exitcond1_fu_394_p2 <= "1" when (p_089_0_i_reg_335 = ap_const_lv9_1E2) else "0";
    exitcond_fu_668_p2 <= "1" when (p_0104_0_i_reg_346 = ap_const_lv10_282) else "0";
    grp_fu_1318_p0 <= OP2_V_2_reg_1512(12 - 1 downto 0);
    grp_fu_1325_p0 <= OP2_V_2_2_reg_1522(12 - 1 downto 0);
    grp_fu_1332_p0 <= OP2_V_1_1_reg_1502(12 - 1 downto 0);
    grp_fu_1344_p0 <= OP2_V_1_reg_1497(12 - 1 downto 0);
    grp_fu_1356_p0 <= OP2_V_0_1_reg_1487(12 - 1 downto 0);
    grp_fu_1362_p0 <= OP2_V_0_2_reg_1492(12 - 1 downto 0);
    i_V_fu_400_p2 <= std_logic_vector(unsigned(p_089_0_i_reg_335) + unsigned(ap_const_lv9_1));
    icmp1_fu_690_p2 <= "0" when (tmp_114_fu_680_p4 = ap_const_lv9_0) else "1";
    icmp_fu_428_p2 <= "0" when (tmp_99_fu_418_p4 = ap_const_lv8_0) else "1";
    j_V_fu_674_p2 <= std_logic_vector(unsigned(p_0104_0_i_reg_346) + unsigned(ap_const_lv10_1));
    k_buf_0_val_3_V_address0 <= tmp_58_fu_829_p1(10 - 1 downto 0);

    k_buf_0_val_3_V_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_179, ap_sig_183)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))))) then 
            k_buf_0_val_3_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_V_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1, icmp_reg_1545, tmp_36_reg_1536, tmp_188_2_reg_1554, ap_sig_179, ap_sig_183)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and (ap_const_lv1_0 = icmp_reg_1545) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = tmp_188_2_reg_1554))))) then 
            k_buf_0_val_3_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_V_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1, icmp_reg_1545, tmp_36_reg_1536, tmp_188_2_reg_1554, ap_sig_179, ap_sig_183)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and (ap_const_lv1_0 = icmp_reg_1545) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = tmp_188_2_reg_1554))))) then 
            k_buf_0_val_3_V_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_V_address0 <= tmp_58_fu_829_p1(10 - 1 downto 0);

    k_buf_0_val_4_V_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_179, ap_sig_183)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))))) then 
            k_buf_0_val_4_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_V_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1, icmp_reg_1545, tmp_36_reg_1536, tmp_38_reg_1550, ap_sig_179, ap_sig_183)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and (ap_const_lv1_0 = icmp_reg_1545) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = tmp_38_reg_1550))))) then 
            k_buf_0_val_4_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_V_d1_assign_proc : process(p_src_data_stream_V_V_dout, k_buf_0_val_3_V_q0, ap_sig_1077, ap_sig_1079, ap_sig_1076)
    begin
        if (ap_sig_1076) then
            if (ap_sig_1079) then 
                k_buf_0_val_4_V_d1 <= k_buf_0_val_3_V_q0;
            elsif (ap_sig_1077) then 
                k_buf_0_val_4_V_d1 <= p_src_data_stream_V_V_dout;
            else 
                k_buf_0_val_4_V_d1 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_V_d1 <= "XXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_V_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1, icmp_reg_1545, tmp_36_reg_1536, tmp_38_reg_1550, ap_sig_179, ap_sig_183)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and (ap_const_lv1_0 = icmp_reg_1545) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = tmp_38_reg_1550))))) then 
            k_buf_0_val_4_V_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_V_address0 <= tmp_58_fu_829_p1(10 - 1 downto 0);

    k_buf_0_val_5_V_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_179, ap_sig_183)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))))) then 
            k_buf_0_val_5_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_V_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1, icmp_reg_1545, tmp_36_reg_1536, tmp_38_reg_1550, ap_sig_179, ap_sig_183)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and (ap_const_lv1_0 = icmp_reg_1545) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = tmp_38_reg_1550))))) then 
            k_buf_0_val_5_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_V_d1_assign_proc : process(p_src_data_stream_V_V_dout, k_buf_0_val_4_V_q0, ap_sig_1077, ap_sig_1079, ap_sig_1076)
    begin
        if (ap_sig_1076) then
            if (ap_sig_1079) then 
                k_buf_0_val_5_V_d1 <= k_buf_0_val_4_V_q0;
            elsif (ap_sig_1077) then 
                k_buf_0_val_5_V_d1 <= p_src_data_stream_V_V_dout;
            else 
                k_buf_0_val_5_V_d1 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_V_d1 <= "XXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_V_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1, icmp_reg_1545, tmp_36_reg_1536, tmp_38_reg_1550, ap_sig_179, ap_sig_183)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and (ap_const_lv1_0 = icmp_reg_1545) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))) and not((ap_const_lv1_0 = tmp_38_reg_1550))))) then 
            k_buf_0_val_5_V_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    newsignbit_fu_1139_p3 <= p_Val2_2_fu_1133_p2(9 downto 9);
    or_cond_i547_i_fu_478_p2 <= (tmp_42_fu_472_p2 and rev_fu_466_p2);
    or_cond_i_fu_821_p2 <= (icmp_reg_1545 and icmp1_fu_690_p2);
    or_cond_i_i_fu_726_p2 <= (tmp_54_fu_720_p2 and rev1_fu_714_p2);
    overflow_fu_1277_p2 <= (brmerge_i_i_fu_1272_p2 and tmp_5_i_reg_1725);
    p_38_i_i_fu_1225_p2 <= (carry_fu_1153_p2 and Range1_all_ones_fu_1193_p2);
    p_41_i_i_fu_1211_p2 <= (Range2_all_ones_fu_1177_p2 and tmp_3_i_fu_1205_p2);
    p_Val2_10_mux_i_fu_1296_p3 <= 
        ap_const_lv10_1FF when (brmerge_i_i_i_fu_1282_p2(0) = '1') else 
        p_Val2_2_reg_1694;
    p_Val2_1_fu_1103_p4 <= p_Val2_4_fu_1089_p2(15 downto 6);
    p_Val2_21_1_2_fu_1339_p0 <= OP2_V_1_2_reg_1507(12 - 1 downto 0);
    p_Val2_21_2_1_fu_1351_p0 <= OP2_V_2_1_reg_1517(12 - 1 downto 0);
        p_Val2_24_2_cast_fu_1083_p1 <= std_logic_vector(resize(signed(p_Val2_24_2_reg_1684),25));

    p_Val2_24_2_fu_1072_p2 <= std_logic_vector(signed(tmp2_cast_fu_1069_p1) + signed(tmp1_reg_1669));
    p_Val2_2_fu_1133_p2 <= std_logic_vector(unsigned(p_Val2_1_fu_1103_p4) + unsigned(tmp_1_i_fu_1121_p1));
    p_Val2_4_fu_1089_p2 <= std_logic_vector(signed(tmp4_cast_fu_1086_p1) + signed(p_Val2_24_2_cast_fu_1083_p1));
    p_Val2_i_fu_1303_p3 <= 
        ap_const_lv10_200 when (underflow_reg_1736(0) = '1') else 
        p_Val2_2_reg_1694;
    p_Val2_s_fu_1370_p0 <= OP2_V_reg_1482(12 - 1 downto 0);
    p_assign_6_1_fu_518_p2 <= std_logic_vector(unsigned(tmp_60_cast_cast_fu_390_p1) + unsigned(ap_const_lv10_3FE));
    p_assign_6_2_fu_562_p2 <= std_logic_vector(unsigned(tmp_60_cast_cast_fu_390_p1) + unsigned(ap_const_lv10_3FD));
    p_assign_7_fu_492_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(tmp_60_cast_cast_fu_390_p1));
    p_assign_fu_740_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(tmp_63_cast_cast_fu_664_p1));

    p_dst_data_stream_V_V_blk_n_assign_proc : process(p_dst_data_stream_V_V_full_n, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6)))) then 
            p_dst_data_stream_V_V_blk_n <= p_dst_data_stream_V_V_full_n;
        else 
            p_dst_data_stream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_V_din <= 
        p_Val2_10_mux_i_fu_1296_p3 when (underflow_not_i_fu_1291_p2(0) = '1') else 
        p_Val2_i_fu_1303_p3;

    p_dst_data_stream_V_V_write_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6, ap_sig_179, ap_sig_183)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183))))) then 
            p_dst_data_stream_V_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_not_i_i_fu_1266_p2 <= (deleted_zeros_fu_1261_p3 xor ap_const_lv1_1);
    p_p_i548_i_fu_498_p3 <= 
        p_assign_7_fu_492_p2 when (tmp_101_fu_484_p3(0) = '1') else 
        tmp_40_fu_452_p2;
        p_p_i_i_cast8_fu_758_p1 <= std_logic_vector(resize(signed(p_p_i_i_fu_746_p3),13));

        p_p_i_i_cast_fu_754_p1 <= std_logic_vector(resize(signed(p_p_i_i_fu_746_p3),12));

    p_p_i_i_fu_746_p3 <= 
        p_assign_fu_740_p2 when (tmp_116_fu_732_p3(0) = '1') else 
        r_V_fu_696_p2;

    p_src_data_stream_V_V_blk_n_assign_proc : process(p_src_data_stream_V_V_empty_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1, icmp_reg_1545, tmp_36_reg_1536)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and (ap_const_lv1_0 = icmp_reg_1545)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536))))) then 
            p_src_data_stream_V_V_blk_n <= p_src_data_stream_V_V_empty_n;
        else 
            p_src_data_stream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_V_read_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1, icmp_reg_1545, tmp_36_reg_1536, ap_sig_179, ap_sig_183)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and (ap_const_lv1_0 = icmp_reg_1545) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = icmp_reg_1545)) and not((ap_const_lv1_0 = tmp_36_reg_1536)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_179) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_183)))))) then 
            p_src_data_stream_V_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

        r_V_cast_fu_702_p1 <= std_logic_vector(resize(signed(r_V_fu_696_p2),13));

    r_V_fu_696_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(tmp_63_cast_cast_fu_664_p1));
    rev1_fu_714_p2 <= (tmp_115_fu_706_p3 xor ap_const_lv1_1);
    rev_fu_466_p2 <= (tmp_100_fu_458_p3 xor ap_const_lv1_1);
    row_assign_8_1_t_fu_644_p2 <= (y_1_1_fu_636_p3 xor ap_const_lv2_3);
    row_assign_8_2_t_fu_658_p2 <= (y_1_2_fu_650_p3 xor ap_const_lv2_3);
    row_assign_8_fu_630_p2 <= (tmp_113_fu_622_p3 xor ap_const_lv2_3);
    sel_tmp4_fu_792_p2 <= (tmp_115_fu_706_p3 or tmp_54_not_fu_786_p2);
    sel_tmp5_fu_798_p2 <= (tmp_56_fu_762_p2 and sel_tmp4_fu_792_p2);
    sel_tmp_fu_778_p3 <= 
        r_V_cast_fu_702_p1 when (or_cond_i_i_fu_726_p2(0) = '1') else 
        addconv_cast_fu_774_p1;
    signbit_fu_1095_p3 <= p_Val2_4_fu_1089_p2(24 downto 24);
    src_kernel_win_0_val_0_V_0_fu_933_p3 <= 
        tmp_62_fu_922_p5 when (tmp_39_reg_1558(0) = '1') else 
        col_buf_0_val_0_V_0_fu_862_p3;
    src_kernel_win_0_val_1_V_0_fu_951_p3 <= 
        tmp_63_fu_940_p5 when (tmp_39_reg_1558(0) = '1') else 
        col_buf_0_val_1_V_0_fu_881_p3;
    src_kernel_win_0_val_2_V_0_fu_969_p3 <= 
        tmp_64_fu_958_p5 when (tmp_39_reg_1558(0) = '1') else 
        col_buf_0_val_2_V_0_fu_900_p3;
        tmp2_cast_fu_1069_p1 <= std_logic_vector(resize(signed(tmp2_reg_1674),24));

        tmp4_cast_fu_1086_p1 <= std_logic_vector(resize(signed(tmp4_reg_1689),25));

    tmp5_demorgan_fu_1243_p2 <= (p_38_i_i_fu_1225_p2 or brmerge40_demorgan_i_i_fu_1237_p2);
    tmp5_fu_1249_p2 <= (tmp5_demorgan_fu_1243_p2 xor ap_const_lv1_1);
    tmp6_fu_1287_p2 <= (brmerge40_demorgan_i_i_reg_1731 or tmp_5_i_reg_1725);
    tmp_100_fu_458_p3 <= tmp_40_fu_452_p2(9 downto 9);
    tmp_101_fu_484_p3 <= tmp_40_fu_452_p2(9 downto 9);
    tmp_102_fu_524_p1 <= p_assign_6_1_fu_518_p2(2 - 1 downto 0);
    tmp_103_fu_528_p3 <= p_assign_6_1_fu_518_p2(9 downto 9);
    tmp_104_fu_536_p3 <= p_assign_6_1_fu_518_p2(9 downto 9);
    tmp_105_fu_544_p1 <= p_089_0_i_reg_335(2 - 1 downto 0);
    tmp_106_fu_568_p1 <= p_assign_6_2_fu_562_p2(2 - 1 downto 0);
    tmp_107_fu_572_p3 <= p_assign_6_2_fu_562_p2(9 downto 9);
    tmp_108_fu_580_p3 <= p_assign_6_2_fu_562_p2(9 downto 9);
    tmp_109_fu_602_p1 <= tmp_40_fu_452_p2(2 - 1 downto 0);
    tmp_110_fu_606_p1 <= p_p_i548_i_fu_498_p3(2 - 1 downto 0);
    tmp_111_fu_610_p1 <= tmp_45_fu_512_p2(2 - 1 downto 0);
    tmp_112_fu_614_p3 <= 
        tmp_110_fu_606_p1 when (tmp_44_fu_506_p2(0) = '1') else 
        tmp_111_fu_610_p1;
    tmp_113_fu_622_p3 <= 
        tmp_109_fu_602_p1 when (or_cond_i547_i_fu_478_p2(0) = '1') else 
        tmp_112_fu_614_p3;
    tmp_114_fu_680_p4 <= p_0104_0_i_reg_346(9 downto 1);
    tmp_115_fu_706_p3 <= r_V_fu_696_p2(10 downto 10);
    tmp_116_fu_732_p3 <= r_V_fu_696_p2(10 downto 10);
    tmp_117_fu_812_p1 <= x_fu_804_p3(2 - 1 downto 0);
    tmp_119_fu_1113_p3 <= p_Val2_4_fu_1089_p2(5 downto 5);
    tmp_120_fu_1125_p3 <= p_Val2_4_fu_1089_p2(15 downto 15);
    tmp_122_fu_1159_p3 <= p_Val2_4_fu_1089_p2(16 downto 16);
    tmp_139_not_fu_412_p2 <= "1" when (unsigned(p_089_0_i_reg_335) > unsigned(ap_const_lv9_1DF)) else "0";
    tmp_188_2_fu_440_p2 <= "1" when (p_089_0_i_reg_335 = ap_const_lv9_1) else "0";
    tmp_1_i_fu_1121_p1 <= std_logic_vector(resize(unsigned(tmp_119_fu_1113_p3),10));
    tmp_2_i_fu_1147_p2 <= (newsignbit_fu_1139_p3 xor ap_const_lv1_1);
    tmp_34_fu_357_p2 <= (tmp_s_reg_324 xor ap_const_lv1_1);
    tmp_36_fu_406_p2 <= "1" when (unsigned(p_089_0_i_reg_335) < unsigned(ap_const_lv9_1E0)) else "0";
    tmp_38_fu_434_p2 <= "1" when (p_089_0_i_reg_335 = ap_const_lv9_0) else "0";
    tmp_39_fu_446_p2 <= "1" when (unsigned(p_089_0_i_reg_335) > unsigned(ap_const_lv9_1E0)) else "0";
    tmp_3_i_fu_1205_p2 <= (tmp_122_fu_1159_p3 xor ap_const_lv1_1);
    tmp_40_fu_452_p2 <= std_logic_vector(unsigned(tmp_60_cast_cast_fu_390_p1) + unsigned(ap_const_lv10_3FF));
    tmp_42_fu_472_p2 <= "1" when (signed(tmp_40_fu_452_p2) < signed(ap_const_lv10_1E0)) else "0";
    tmp_44_fu_506_p2 <= "1" when (signed(p_p_i548_i_fu_498_p3) < signed(ap_const_lv10_1E0)) else "0";
    tmp_45_fu_512_p2 <= (p_p_i548_i_fu_498_p3 xor ap_const_lv10_3);
    tmp_47_fu_548_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_105_fu_544_p1));
    tmp_48_fu_554_p3 <= 
        tmp_47_fu_548_p2 when (tmp_104_fu_536_p3(0) = '1') else 
        tmp_102_fu_524_p1;
    tmp_49_fu_588_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_105_fu_544_p1));
    tmp_50_fu_594_p3 <= 
        tmp_49_fu_588_p2 when (tmp_108_fu_580_p3(0) = '1') else 
        tmp_106_fu_568_p1;
    tmp_54_fu_720_p2 <= "1" when (signed(r_V_fu_696_p2) < signed(ap_const_lv11_280)) else "0";
    tmp_54_not_fu_786_p2 <= (tmp_54_fu_720_p2 xor ap_const_lv1_1);
    tmp_56_fu_762_p2 <= "1" when (signed(p_p_i_i_fu_746_p3) < signed(ap_const_lv11_280)) else "0";
    tmp_58_fu_829_p1 <= std_logic_vector(resize(unsigned(col_assign_cast_fu_826_p1),64));
    tmp_5_i_fu_1231_p2 <= (signbit_fu_1095_p3 xor ap_const_lv1_1);
    tmp_60_cast_cast_fu_390_p1 <= std_logic_vector(resize(unsigned(p_089_0_i_reg_335),10));
    tmp_63_cast_cast_fu_664_p1 <= std_logic_vector(resize(unsigned(p_0104_0_i_reg_346),11));
    tmp_66_fu_1167_p4 <= p_Val2_4_fu_1089_p2(24 downto 17);
    tmp_67_fu_1183_p4 <= p_Val2_4_fu_1089_p2(24 downto 16);
    tmp_99_fu_418_p4 <= p_089_0_i_reg_335(8 downto 1);
    tmp_s_phi_fu_328_p4 <= tmp_s_reg_324;
    underflow_fu_1255_p2 <= (signbit_fu_1095_p3 and tmp5_fu_1249_p2);
    underflow_not_i_fu_1291_p2 <= (tmp6_fu_1287_p2 or p_38_i_i_reg_1720);
    x_fu_804_p3 <= 
        p_p_i_i_cast8_fu_758_p1 when (sel_tmp5_fu_798_p2(0) = '1') else 
        sel_tmp_fu_778_p3;
    y_1_1_fu_636_p3 <= 
        tmp_48_fu_554_p3 when (tmp_103_fu_528_p3(0) = '1') else 
        tmp_102_fu_524_p1;
    y_1_2_fu_650_p3 <= 
        tmp_50_fu_594_p3 when (tmp_107_fu_572_p3(0) = '1') else 
        tmp_106_fu_568_p1;
end behav;
