C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1   -part LFE3_70EA  -package FN672C  -grade -7    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synlog\report\Test403_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  Top  -implementation  impl1  -flow mapping  -multisrs  -oedif  C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\Test403_impl1.edi   -freq 200.000   C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synwork\Test403_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\syntmp\Test403_impl1.plg  -osyn  C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\Test403_impl1.srm  -prjdir  C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\  -prjname  proj_1  -log  C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synlog\Test403_impl1_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LFE3_70EA -package FN672C -grade -7 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\Test403_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module Top -implementation impl1 -flow mapping -multisrs -oedif ..\Test403_impl1.edi -freq 200.000 ..\synwork\Test403_impl1_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam Test403_impl1.plg -osyn ..\Test403_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\Test403_impl1_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\Test403_impl1.edi|io:o|time:1615373718|size:1087857|exec:0|csum:
file:..\synwork\Test403_impl1_prem.srd|io:i|time:1615373713|size:230866|exec:0|csum:0397580F94AA246314A0ADEB17AD497A
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v|io:i|time:1603963254|size:120358|exec:0|csum:665379F62F02140575933AC4E19E0F5B
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603963254|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:Test403_impl1.plg|io:o|time:1615373719|size:1152|exec:0|csum:
file:..\Test403_impl1.srm|io:o|time:1615373717|size:13011|exec:0|csum:
file:..\synlog\Test403_impl1_fpga_mapper.srr|io:o|time:1615373719|size:77399|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604328808|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
