/*
 * Copyright 2016 Boundary Devices, Inc.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	iomuxc_imx6q_acl: iomuxc-imx6q-aclgrp {
		status = "okay";
	};
};

&iomuxc_imx6q_acl {
	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
			MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
			MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x000b1
#define GP_ECSPI1_NOR_CS	<&gpio3 19 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x0b0b1
		>;
	};

	pinctrl_ecspi2: ecspi2grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO	0x100b1
			MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI	0x100b1
			MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK	0x000b1
#define GP_ECSPI2_MOTOR0	<&gpio5 29 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29	0x0b0b1
#define GP_ECSPI2_MOTOR1	<&gpio2 27 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_LBA__GPIO2_IO27		0x0b0b1
#define GP_ECSPI2_OPTICS	<&gpio1 14 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD2_DAT1__GPIO1_IO14		0x0b0b0
		>;
	};

	pinctrl_ecspi2_lmp90079: ecspi2_lmp90079grp {
		fsl,pins = <
#define GPIRQ_LMP90079		<&gpio7 1 IRQ_TYPE_EDGE_FALLING>
			MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x1b0b0
		>;
	};

	pinctrl_ecspi4: ecspi4grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D28__ECSPI4_MOSI		0x1b0b1
			MX6QDL_PAD_EIM_D21__ECSPI4_SCLK		0x0b0b1
#define GP_ECSPI4_DUMMY_CS0	<&gpio3 20 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x000b1
		>;
	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x100b0
			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x100b0
			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x100b0
			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x100b0
			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x100b0
			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x100b0
			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x100b0
			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
#define GP_ENET_PHY_RESET	<&gpio1 27 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x030b0
#define GPIRQ_ENET_PHY		<&gpio1 28 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0
#define GPIRQ_ENET		<&gpio1 6 IRQ_TYPE_LEVEL_HIGH>
			MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
			/* Buzzer */
			MX6QDL_PAD_GPIO_3__GPIO1_IO03		0x130b0
			/* Fan */
			MX6QDL_PAD_GPIO_8__GPIO1_IO08		0x1b0b0
			MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x130b0
			MX6QDL_PAD_EIM_DA13__GPIO3_IO13		0x130b0
			/* Motors */
			MX6QDL_PAD_EIM_CS1__GPIO2_IO24		0x130b0
			MX6QDL_PAD_EIM_CS0__GPIO2_IO23		0x130b0
			MX6QDL_PAD_EIM_OE__GPIO2_IO25		0x130b0
			MX6QDL_PAD_EIM_RW__GPIO2_IO26		0x130b0
			/* motor control for CS0, STEP1_RESET */
			MX6QDL_PAD_EIM_DA8__GPIO3_IO08		0x1b8b0
			MX6QDL_PAD_EIM_DA9__GPIO3_IO09		0x1b0b0
			MX6QDL_PAD_EIM_DA10__GPIO3_IO10		0x1b0b0
			MX6QDL_PAD_EIM_DA11__GPIO3_IO11		0x130b0
			/* motor control for CS1, STEP2_RESET */
			MX6QDL_PAD_EIM_EB3__GPIO2_IO31		0x1b8b0
			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x1b0b0
			MX6QDL_PAD_EIM_BCLK__GPIO6_IO31		0x1b0b0
			MX6QDL_PAD_EIM_EB0__GPIO2_IO28		0x130b0
			/* Printer */
#define GP_PRT_MOTOR_BDCAY	<&gpio2 22 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_A16__GPIO2_IO22		0x1b0b0
#define GP_PRT_MOTOR_ADCAY	<&gpio2 21 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_A17__GPIO2_IO21		0x1b0b0
#define GP_PRT_MOTOR_TOFF	<&gpio2 20 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_A18__GPIO2_IO20		0x1b0b0
#define GP_PRT_MOTOR_ATE	<&gpio2 19 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_A19__GPIO2_IO19		0x1b0b0
#define GP_PRT_MOTOR_SLEEP	<&gpio2 18 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_A20__GPIO2_IO18		0x1b0b0
#define GP_PRT_MOTOR_B1		<&gpio2 17 GPIO_ACTIVE_HIGH>
	   		MX6QDL_PAD_EIM_A21__GPIO2_IO17		0x1b0b0
#define GP_PRT_MOTOR_B2		<&gpio2 16 GPIO_ACTIVE_HIGH>
	        	MX6QDL_PAD_EIM_A22__GPIO2_IO16		0x1b0b0
#define GP_PRT_MOTOR_A1		<&gpio6 6 GPIO_ACTIVE_HIGH>
	        	MX6QDL_PAD_EIM_A23__GPIO6_IO06		0x1b0b0
#define GP_PRT_MOTOR_A2		<&gpio5 4 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_A24__GPIO5_IO04		0x1b0b0
#define GP_PRT_STROBE1		<&gpio3 0 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA0__GPIO3_IO00		0x1b0b0
#define GP_PRT_STROBE2		<&gpio3 1 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA1__GPIO3_IO01		0x1b0b0
#define GP_PRT_STROBE3		<&gpio3 2 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA2__GPIO3_IO02		0x1b0b0
#define GP_PRT_STROBE4		<&gpio3 3 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA3__GPIO3_IO03		0x1b0b0
#define GP_PRT_STROBE5		<&gpio3 4 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA4__GPIO3_IO04		0x1b0b0
#define GP_PRT_STROBE6		<&gpio3 5 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA5__GPIO3_IO05		0x1b0b0
#define GP_PRT_LATCH		<&gpio3 7 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA7__GPIO3_IO07		0x1b0b0
#define GP_PRT_TRQ0		<&gpio5 22 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22	0x1b0b0
#define GP_PRT_TRQ1		<&gpio5 23 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23	0x1b0b0
#define GP_PRT_MOTOR_FAULT	<&gpio5 24 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24	0x1b0b0
#define GP_PRT_DOUT		<&gpio1 13 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_SD2_DAT2__GPIO1_IO13		0x1b0b0
#define GP_PRT_PAPER_OUT	<&gpio1 12 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_SD2_DAT3__GPIO1_IO12		0x1b0b0
#define GP_STAT_LED1		<&gpio3 29 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D29__GPIO3_IO29		0x130b0
#define GP_STAT_LED2		<&gpio3 29 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_EB1__GPIO2_IO29		0x130b0
			/* Scanner */
			MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19	0x130b0
			MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18	0x130b0
			MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02	0x130b0
			MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03	0x130b0
			/* Solenoids */
			MX6QDL_PAD_GPIO_19__GPIO4_IO05		0x1b0b0
			MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x1b0b0
			MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x1b0b0
			MX6QDL_PAD_SD1_DAT0__GPIO1_IO16		0x1b0b0
			MX6QDL_PAD_GPIO_18__GPIO7_IO13		0x1b0b0
			MX6QDL_PAD_GPIO_0__GPIO1_IO00		0x1b0b0
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c2_adc081c: i2c2-adc081cgrp {
		fsl,pins = <
#define GPIRQ_PRINT_ALERT	<&gpio4 6 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x1b0b0
		>;
	};

	pinctrl_i2c2_rv4162: i2c2-rv4162grp {
		fsl,pins = <
#define GPIRQ_RTC_RV4162	<&gpio4 6 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_KEY_COL0__GPIO4_IO06		0x1b0b0
		>;
	};

	pinctrl_i2c3_ads7924: i2c3_ads7924grp {
		fsl,pins = <
#define GPIRQ_ADC_INTR		<&gpio3 14 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_EIM_DA14__GPIO3_IO14		0x1b0b0
#define GP_ADC_RESET		<&gpio3 15 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA15__GPIO3_IO15		0x130b0
		>;
	};

	pinctrl_i2c3_adt75: i2c3_adt75grp {
		fsl,pins = <
#define GPIRQ_TEMP_ALERT		<&gpio4 4 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x1b0b0
		>;
	};

	pinctrl_i2c3_gslx680: i2c3_gslx680grp {
		fsl,pins = <
#define GPIRQ_GSLX680			<&gpio4 10 IRQ_TYPE_LEVEL_HIGH>
#define GP_GSLX680_IRQ			<&gpio4 10 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_COL2__GPIO4_IO10		0x130b0
#define GP_GSLX680_SHUTDOWN		<&gpio4 11 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_KEY_ROW2__GPIO4_IO11		0x1b0b0
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
			MX6QDL_PAD_GPIO_16__I2C3_SDA		0x4001b8b1
		>;
	};

	pinctrl_lcd: lcdgrp {
		fsl,pins = <
			MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK	0x10
			MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15		0x10
			MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02		0x10
			MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03		0x10
			MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00	0x10
			MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01	0x10
			MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02	0x10
			MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03	0x10
			MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04	0x10
			MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05	0x10
			MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06	0x10
			MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07	0x10
			MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08	0x10
			MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09	0x10
			MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10	0x10
			MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11	0x10
			MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12	0x10
			MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13	0x10
			MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14	0x10
			MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15	0x10
			MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16	0x10
			MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17	0x10
			MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18	0x10
			MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19	0x10
			MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20	0x10
			MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21	0x10
			MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22	0x10
			MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23	0x10
		>;
	};

	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x030b1
		>;
	};

	pinctrl_pwm2: pwm2grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_DAT2__PWM2_OUT		0x030b1
		>;
	};

	pinctrl_pwm3: pwm3grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_DAT1__PWM3_OUT		0x030b1
		>;
	};

	pinctrl_pwm4: pwm4grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_CMD__PWM4_OUT		0x030b1
		>;
	};

	pinctrl_reg_usbotg_vbus: reg-usbotg-vbusgrp {
		fsl,pins = <
#define GP_REG_USBOTG	<&gpio3 22 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D22__GPIO3_IO22		0x030b0
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D23__UART3_CTS_B		0x1b0b1
			MX6QDL_PAD_EIM_D31__UART3_RTS_B		0x1b0b1
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b0b1
			MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1
			MX6QDL_PAD_KEY_ROW4__UART5_CTS_B	0x1b0b1
			MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B	0x1b0b1
		>;
	};

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
			MX6QDL_PAD_NANDF_CS1__SD3_VSELECT	0x100b0		/* sd3 voltage select */
#define GP_USDHC3_CD	<&gpio7 0 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x1b0b0
		>;
	};

	pinctrl_usdhc4: usdhc4grp {
		fsl,pins = <
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
			MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
			MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
			MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
			MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
		>;
	};
};

/ {
	aliases {
		backlight_lcd = &backlight_lcd;
		fb_lcd = &fb_lcd;
		lcd = &lcd;
		mmc0 = &usdhc3;
		mmc1 = &usdhc4;
		mxcfb0 = &fb_lcd;
		pwm_lcd = &pwm3;
	};

	backlight_lcd: backlight_lcd {
		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10>;
		compatible = "pwm-backlight";
		default-brightness-level = <8>;
		display = <&fb_lcd>;
		pwms = <&pwm3 0 5000000>;
	};

	clk_optics: clk-optics {
		compatible = "pwm-clock";
		#clock-cells = <0>;
		clock-frequency = <3666667>;
		clock-output-names = "optics";
		pwms = <&pwm4 0 273>; /* 1 / 273 ns = 3.67 MHz */
	};

	fb_lcd: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		mode_str = "ASIT500MA6F5D";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "enabled";
	};

	lcd: lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lcd>;
		status = "okay";
	};

	memory {
		reg = <0x10000000 0x80000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p8v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p5v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_adc_vref: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "adc_vref";
			regulator-min-microvolt = <4096000>;
			regulator-max-microvolt = <4096000>;
		};

		reg_usbotg_vbus: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_usbotg_vbus>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = GP_REG_USBOTG;
			enable-active-high;
		};
	};
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI1_NOR_CS;
	status = "okay";

	flash: m25p80@0 {
		compatible = "sst,sst25vf016b";
		spi-max-frequency = <20000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		mtd@00000000 {
			label = "U-Boot";
			reg = <0x0 0xC0000>;
		};

		mtd@000C0000 {
			label = "env";
			reg = <0xC0000 0x2000>;
		};
		mtd@000C2000 {
			label = "splash";
			reg = <0xC2000 0x13e000>;
		};
	};
};

&ecspi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	fsl,spi-num-chipselects = <3>;
	cs-gpios = GP_ECSPI2_MOTOR0, GP_ECSPI2_MOTOR1, GP_ECSPI2_OPTICS;
	status = "okay";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <2000000>;
		reg = <0>;
	};

	spidev@1 {
		compatible = "spidev";
		spi-max-frequency = <2000000>;
		reg = <1>;
	};

	spidev@2 {
		clocks = <&clk_optics>;
		clock-names = "osc";
		compatible = "lmp90079";
		interrupts-extended = GPIRQ_LMP90079;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ecspi2_lmp90079>;
		spi-max-frequency = <2000000>;
		reg = <2>;
		vref-supply = <&reg_adc_vref>;
	};
};

&ecspi4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4>;
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI4_DUMMY_CS0;
	status = "okay";

	ftp628@0 {
		compatible = "fujitsu,ftp628";
		spi-max-frequency = <1000000>;
		reg = <0>;
		latch-gpio = GP_PRT_LATCH;
		mt-ab-gpios = GP_PRT_MOTOR_A1, GP_PRT_MOTOR_A2,
				GP_PRT_MOTOR_B1, GP_PRT_MOTOR_B2;
		mt-ate-gpio = GP_PRT_MOTOR_ATE;
		mt-fault-gpio = GP_PRT_MOTOR_FAULT;
		mt-dcay-gpios = GP_PRT_MOTOR_ADCAY, GP_PRT_MOTOR_BDCAY;
		mt-sleep-gpio = GP_PRT_MOTOR_SLEEP;
		mt-toff-gpio = GP_PRT_MOTOR_TOFF;
		mt-trq-gpios = GP_PRT_TRQ0, GP_PRT_TRQ1;
		paper-out-gpio = GP_PRT_PAPER_OUT;
		strobe-gpios = GP_PRT_STROBE1, GP_PRT_STROBE2, GP_PRT_STROBE3,
				GP_PRT_STROBE4, GP_PRT_STROBE5, GP_PRT_STROBE6;
	};
};

&fec {
	interrupts-extended = GPIRQ_ENET,
			      <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
	phy-handle = <&ethphy>;
	phy-mode = "rgmii";
#if 0
	phy-reset-gpios = GP_ENET_PHY_RESET;
#endif
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	status = "okay";

	mdio {
		#address-cells = <0>;
		#size-cells = <1>;

		ethphy: ethernet-phy@6 {
			reg = <6>;
			interrupts-extended = GPIRQ_ENET_PHY;
		};
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	adc081c@54 {
		compatible = "ti,adc081c";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_adc081c>;
		reg = <0x54>;
		vref-supply = <&reg_3p3v>;
		interrupts-extended = GPIRQ_PRINT_ALERT;
	};

	gslx680_ts@40 {
		compatible = "gslx680";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_gslx680>;
		reg = <0x40>;
		interrupts-extended = GPIRQ_GSLX680;
		wakeup-gpios = GP_GSLX680_IRQ;
		shutdown-gpios = GP_GSLX680_SHUTDOWN;
	};

	rv4162@68 {
		compatible = "mcrystal,rv4162";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_rv4162>;
		reg = <0x68>;
		interrupts-extended = GPIRQ_RTC_RV4162;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	ads7924_adc@48 {
		compatible = "ti,ads7924";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_ads7924>;
		reg = <0x48>;
		vref-supply = <&reg_3p3v>;
		reset-gpios = GP_ADC_RESET;
		interrupts-extended = GPIRQ_ADC_INTR;
		adc-irq-mode = /bits/ 8 <0x00>; /* IRQ for alarms */
		adc-mode = /bits/ 8 <0x3B>; /* Auto Scan w/ Sleep */
		adc-sleep-ms = <320>;
	};

	adt75_temp@49 {
		compatible = "adt75";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_adt75>;
		reg = <0x49>;
		interrupts-extended = GPIRQ_TEMP_ALERT;
	};
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usbh1 {
	disable-over-current;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usbotg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <4>;
	cd-gpios = GP_USDHC3_CD;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	vqmmc-1-8-v;
	vmmc-supply = <&reg_1p8v>;
	keep-power-in-suspend;
	status = "okay";
};
