{
	"floorplan__design__io": 12,
	"design__io__hpwl": 690938,
	"design__io": 14,
	"design__die__area": 10000,
	"design__core__area": 6761.48,
	"design__instance__count": 117,
	"design__instance__area": 502.982,
	"design__instance__count__stdcell": 117,
	"design__instance__area__stdcell": 502.982,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.0743893,
	"design__instance__utilization__stdcell": 0.0743893,
	"design__rows": 28,
	"design__rows:unithd": 28,
	"design__sites": 5404,
	"design__sites:unithd": 5404,
	"design__instance__count__class:fill_cell": 56,
	"design__instance__area__class:fill_cell": 210.202,
	"design__instance__count__class:tap_cell": 90,
	"design__instance__area__class:tap_cell": 112.608,
	"design__instance__count__class:sequential_cell": 8,
	"design__instance__area__class:sequential_cell": 210.202,
	"design__instance__count__class:multi_input_combinational_cell": 19,
	"design__instance__area__class:multi_input_combinational_cell": 180.173,
	"design__instance__count": 173,
	"design__instance__area": 713.184,
	"design__io": 14,
	"design__die__area": 10000,
	"design__core__area": 6761.48,
	"design__instance__count": 117,
	"design__instance__area": 502.982,
	"design__instance__count__stdcell": 117,
	"design__instance__area__stdcell": 502.982,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.0743893,
	"design__instance__utilization__stdcell": 0.0743893,
	"design__rows": 28,
	"design__rows:unithd": 28,
	"design__sites": 5404,
	"design__sites:unithd": 5404,
	"flow__warnings__count": 0,
	"flow__errors__count": 0
}