GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\pedro\repos\learn_fpga\uart\src\main.v'
Analyzing included file 'C:\Users\pedro\repos\learn_fpga\uart\src\receiver.v'("C:\Users\pedro\repos\learn_fpga\uart\src\main.v":1)
Back to file 'C:\Users\pedro\repos\learn_fpga\uart\src\main.v'("C:\Users\pedro\repos\learn_fpga\uart\src\main.v":1)
Compiling module 'main'("C:\Users\pedro\repos\learn_fpga\uart\src\main.v":2)
Compiling module 'receiver'("C:\Users\pedro\repos\learn_fpga\uart\src\receiver.v":1)
NOTE  (EX0101) : Current top module is "main"
WARN  (EX0211) : The output port "tx" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\pedro\repos\learn_fpga\uart\src\main.v":6)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk is unused("C:\Users\pedro\repos\learn_fpga\uart\src\main.v":3)
WARN  (CV0016) : Input rst_n is unused("C:\Users\pedro\repos\learn_fpga\uart\src\main.v":4)
WARN  (CV0016) : Input rx is unused("C:\Users\pedro\repos\learn_fpga\uart\src\main.v":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "receiver" instantiated to "uart_receiver" is swept in optimizing("C:\Users\pedro\repos\learn_fpga\uart\src\main.v":20)
[95%] Generate netlist file "C:\Users\pedro\repos\learn_fpga\uart\impl\gwsynthesis\uart.vg" completed
[100%] Generate report file "C:\Users\pedro\repos\learn_fpga\uart\impl\gwsynthesis\uart_syn.rpt.html" completed
GowinSynthesis finish
